#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed Sep 29 09:18:43 2021
# Process ID: 2204
# Current directory: D:/tmp/Ivanychev_IVT_32_APS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1388 D:\tmp\Ivanychev_IVT_32_APS\Ivanychev_IVT_32_APS.xpr
# Log file: D:/tmp/Ivanychev_IVT_32_APS/vivado.log
# Journal file: D:/tmp/Ivanychev_IVT_32_APS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50

Sub Test's
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
$finish called at time : 100 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-29] alu_oper_test expects 4 arguments [D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v:95]
ERROR: [VRFC 10-1040] module testbench ignored due to previous errors [D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-29] alu_oper_test expects 4 arguments [D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v:95]
ERROR: [VRFC 10-1040] module testbench ignored due to previous errors [D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160
$finish called at time : 160 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 FAILED in testbench.alu_oper_test 
operand_a_tb: 00000000000000000000000000000000
operand_b_tb: 00000000000000000000000000000001
result_tb: 00000000000000000000000000000001
result: 11111111111111111111111111111111
comparison_result_tb: 0
comparison_result: 0
Test   18 FAILED in testbench.alu_oper_test 
operand_a_tb: 00000000000000000000000000001000
operand_b_tb: 00000000000000000000000000000001
result_tb: 00000000000000000000000000001001
result: 00000000000000000000000000000111
comparison_result_tb: 0
comparison_result: 0
Test   19 FAILED in testbench.alu_oper_test 
operand_a_tb: 00000000000000000000000011010100
operand_b_tb: 00000000000000000000000010100010
result_tb: 00000000000000000000000001110110
result: 00000000000000000000000000110010
comparison_result_tb: 0
comparison_result: 0
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 FAILED in testbench.alu_oper_test 
operand_a_tb: 00110101111111111001010100101101
operand_b_tb: 10010101111111110110101010100101
result_tb: 10100000000000001111111110001000
result: 10100000000000000010101010001000
comparison_result_tb: 0
comparison_result: 0
$finish called at time : 220 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 122
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
$finish called at time : 220 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 123
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240
$finish called at time : 240 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 126
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   25 PASS in testbench.alu_oper_test
Time = 260
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   26 PASS in testbench.alu_oper_test
Time = 270
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   27 PASS in testbench.alu_oper_test
Time = 280
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   28 PASS in testbench.alu_oper_test
Time = 290
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   29 PASS in testbench.alu_oper_test
Time = 300
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   30 PASS in testbench.alu_oper_test
Time = 310
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   31 PASS in testbench.alu_oper_test
Time = 320
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
$finish called at time : 320 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 141
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   25 PASS in testbench.alu_oper_test
Time = 260
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   26 PASS in testbench.alu_oper_test
Time = 270
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   27 PASS in testbench.alu_oper_test
Time = 280
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   28 PASS in testbench.alu_oper_test
Time = 290
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   29 PASS in testbench.alu_oper_test
Time = 300
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   30 PASS in testbench.alu_oper_test
Time = 310
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   31 PASS in testbench.alu_oper_test
Time = 320
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
$finish called at time : 320 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 141
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   25 PASS in testbench.alu_oper_test
Time = 260
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   26 PASS in testbench.alu_oper_test
Time = 270
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   27 PASS in testbench.alu_oper_test
Time = 280
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   28 PASS in testbench.alu_oper_test
Time = 290
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   29 PASS in testbench.alu_oper_test
Time = 300
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   30 PASS in testbench.alu_oper_test
Time = 310
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   31 PASS in testbench.alu_oper_test
Time = 320
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
$finish called at time : 320 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 141
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   25 PASS in testbench.alu_oper_test
Time = 260
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   26 PASS in testbench.alu_oper_test
Time = 270
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   27 PASS in testbench.alu_oper_test
Time = 280
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   28 PASS in testbench.alu_oper_test
Time = 290
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   29 PASS in testbench.alu_oper_test
Time = 300
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   30 PASS in testbench.alu_oper_test
Time = 310
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
Test   31 PASS in testbench.alu_oper_test
Time = 320
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 42 is not valid.
$finish called at time : 320 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 141
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 41 is not valid.
Test   25 PASS in testbench.alu_oper_test
Time = 260
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 41 is not valid.
Test   26 PASS in testbench.alu_oper_test
Time = 270
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 41 is not valid.
Test   27 FAILED in testbench.alu_oper_test 
operand_a_tb: 00000000000000000000000011010100
operand_b_tb: 00000000000000000000000010100010
result_tb: 00000000000000000000000011110110
result: 00000000000000000000000001110110
comparison_result_tb: 0
comparison_result: 0
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 41 is not valid.
Test   28 FAILED in testbench.alu_oper_test 
operand_a_tb: 11111111111111111111111111111111
operand_b_tb: 11101110111011101110111011101110
result_tb: 11111111111111111111111111111111
result: 00010001000100010001000100010001
comparison_result_tb: 0
comparison_result: 0
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 41 is not valid.
Test   29 FAILED in testbench.alu_oper_test 
operand_a_tb: 00110101111111111001010100101101
operand_b_tb: 10010101111111110110101010100101
result_tb: 10110101111111111111111110101101
result: 10100000000000001111111110001000
comparison_result_tb: 0
comparison_result: 0
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 41 is not valid.
Test   30 FAILED in testbench.alu_oper_test 
operand_a_tb: 10010101010101011010010110100101
operand_b_tb: 11010101011001011110101000010101
result_tb: 11010101011101011110111110110101
result: 01000000001100000100111110110000
comparison_result_tb: 0
comparison_result: 0
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 41 is not valid.
Test   31 FAILED in testbench.alu_oper_test 
operand_a_tb: 10101100101111011110111100000001
operand_b_tb: 01001011101001111100100111011111
result_tb: 11101111101111111110111111011111
result: 11100111000110100010011011011110
comparison_result_tb: 0
comparison_result: 0
WARNING: File descriptor (-20000) passed to $fdisplay in file D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v at line 41 is not valid.
$finish called at time : 320 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 141
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320
$finish called at time : 320 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 147
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400
$finish called at time : 400 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 159
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
$finish called at time : 430 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 166
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
$finish called at time : 430 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 166
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 FAILED in testbench.alu_oper_test 
operand_a_tb: 10000000000000000000000010101010
operand_b_tb: 00000000000000000000000000000011
result_tb: 11010000000000000000000001010101
result: 00010000000000000000000000010101
comparison_result_tb: 0
comparison_result: 0
$finish called at time : 440 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 167
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 FAILED in testbench.alu_oper_test 
operand_a_tb: 10000000000000000000000010101010
operand_b_tb: 00000000000000000000000000000011
result_tb: 11110000000000000000000001010101
result:    00010000000000000000000000010101
comparison_result_tb: 0
comparison_result: 0
$finish called at time : 440 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 167
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 FAILED in testbench.alu_oper_test 
operand_a_tb: 10000000000000000000000010101010
operand_b_tb: 00000000000000000000000000000001
result_tb: 11110000000000000000000000010101
result:    01000000000000000000000001010101
comparison_result_tb: 0
comparison_result: 0
$finish called at time : 440 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 167
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 FAILED in testbench.alu_oper_test 
operand_a_tb: 10000000000000000000000010101010
operand_b_tb: 00000000000000000000000000000001
result_tb: 11110000000000000000000000010101
result:    11000000000000000000000001010101
comparison_result_tb: 0
comparison_result: 0
$finish called at time : 440 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 167
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 PASS in testbench.alu_oper_test
Time = 440
$finish called at time : 440 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 167
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 PASS in testbench.alu_oper_test
Time = 440
Test   44 PASS in testbench.alu_oper_test
Time = 450
Test   45 PASS in testbench.alu_oper_test
Time = 460
$finish called at time : 460 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 167
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 PASS in testbench.alu_oper_test
Time = 440
Test   44 PASS in testbench.alu_oper_test
Time = 450
Test   45 PASS in testbench.alu_oper_test
Time = 460
Test   46 PASS in testbench.alu_oper_test
Time = 470
Test   47 PASS in testbench.alu_oper_test
Time = 480

SRL Test's
Test   48 PASS in testbench.alu_oper_test
Time = 490
Test   49 PASS in testbench.alu_oper_test
Time = 500
Test   50 PASS in testbench.alu_oper_test
Time = 510
Test   51 PASS in testbench.alu_oper_test
Time = 520
Test   52 PASS in testbench.alu_oper_test
Time = 530
Test   53 PASS in testbench.alu_oper_test
Time = 540
Test   54 PASS in testbench.alu_oper_test
Time = 550
Test   55 PASS in testbench.alu_oper_test
Time = 560
$finish called at time : 560 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 182
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 PASS in testbench.alu_oper_test
Time = 440
Test   44 PASS in testbench.alu_oper_test
Time = 450
Test   45 PASS in testbench.alu_oper_test
Time = 460
Test   46 PASS in testbench.alu_oper_test
Time = 470
Test   47 PASS in testbench.alu_oper_test
Time = 480

SRL Test's
Test   48 PASS in testbench.alu_oper_test
Time = 490
Test   49 PASS in testbench.alu_oper_test
Time = 500
Test   50 PASS in testbench.alu_oper_test
Time = 510
Test   51 PASS in testbench.alu_oper_test
Time = 520
Test   52 PASS in testbench.alu_oper_test
Time = 530
Test   53 PASS in testbench.alu_oper_test
Time = 540
Test   54 PASS in testbench.alu_oper_test
Time = 550
Test   55 PASS in testbench.alu_oper_test
Time = 560

SLL Test's
Test   56 PASS in testbench.alu_oper_test
Time = 570
Test   57 PASS in testbench.alu_oper_test
Time = 580
Test   58 PASS in testbench.alu_oper_test
Time = 590
Test   59 FAILED in testbench.alu_oper_test 
operand_a_tb: 10000000000000000000000010101010
operand_b_tb: 00000000000000000000000000000011
result_tb: 00000000000000000101010100000000
result:    00000000000000000000010101010000
comparison_result_tb: 0
comparison_result: 0
Test   60 PASS in testbench.alu_oper_test
Time = 610
Test   61 PASS in testbench.alu_oper_test
Time = 620
Test   62 PASS in testbench.alu_oper_test
Time = 630
Test   63 PASS in testbench.alu_oper_test
Time = 640


$finish called at time : 640 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 197
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 PASS in testbench.alu_oper_test
Time = 440
Test   44 PASS in testbench.alu_oper_test
Time = 450
Test   45 PASS in testbench.alu_oper_test
Time = 460
Test   46 PASS in testbench.alu_oper_test
Time = 470
Test   47 PASS in testbench.alu_oper_test
Time = 480

SRL Test's
Test   48 PASS in testbench.alu_oper_test
Time = 490
Test   49 PASS in testbench.alu_oper_test
Time = 500
Test   50 PASS in testbench.alu_oper_test
Time = 510
Test   51 PASS in testbench.alu_oper_test
Time = 520
Test   52 PASS in testbench.alu_oper_test
Time = 530
Test   53 PASS in testbench.alu_oper_test
Time = 540
Test   54 PASS in testbench.alu_oper_test
Time = 550
Test   55 PASS in testbench.alu_oper_test
Time = 560

SLL Test's
Test   56 PASS in testbench.alu_oper_test
Time = 570
Test   57 PASS in testbench.alu_oper_test
Time = 580
Test   58 PASS in testbench.alu_oper_test
Time = 590
Test   59 PASS in testbench.alu_oper_test
Time = 600
Test   60 PASS in testbench.alu_oper_test
Time = 610
Test   61 PASS in testbench.alu_oper_test
Time = 620
Test   62 PASS in testbench.alu_oper_test
Time = 630
Test   63 PASS in testbench.alu_oper_test
Time = 640


$finish called at time : 640 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 197
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 PASS in testbench.alu_oper_test
Time = 440
Test   44 PASS in testbench.alu_oper_test
Time = 450
Test   45 PASS in testbench.alu_oper_test
Time = 460
Test   46 PASS in testbench.alu_oper_test
Time = 470
Test   47 PASS in testbench.alu_oper_test
Time = 480

SRL Test's
Test   48 PASS in testbench.alu_oper_test
Time = 490
Test   49 PASS in testbench.alu_oper_test
Time = 500
Test   50 PASS in testbench.alu_oper_test
Time = 510
Test   51 PASS in testbench.alu_oper_test
Time = 520
Test   52 PASS in testbench.alu_oper_test
Time = 530
Test   53 PASS in testbench.alu_oper_test
Time = 540
Test   54 PASS in testbench.alu_oper_test
Time = 550
Test   55 PASS in testbench.alu_oper_test
Time = 560

SLL Test's
Test   56 PASS in testbench.alu_oper_test
Time = 570
Test   57 PASS in testbench.alu_oper_test
Time = 580
Test   58 PASS in testbench.alu_oper_test
Time = 590
Test   59 PASS in testbench.alu_oper_test
Time = 600
Test   60 PASS in testbench.alu_oper_test
Time = 610
Test   61 PASS in testbench.alu_oper_test
Time = 620
Test   62 PASS in testbench.alu_oper_test
Time = 630
Test   63 PASS in testbench.alu_oper_test
Time = 640

LTS
Test   64 PASS in testbench.alu_oper_test
Time = 650
Test   65 FAILED in testbench.alu_oper_test 
operand_a_tb: 00000000000000000000000000000000
operand_b_tb: 00000000000000000000000000000001
result_tb: 00000000000000000000000000000001
result:    00000000000000000000000000000000
comparison_result_tb: 1
comparison_result: 0
Test   66 FAILED in testbench.alu_oper_test 
operand_a_tb: 00000000000000001111111000000000
operand_b_tb: 00000000000000001111111100000000
result_tb: 00000000000000000000000000000001
result:    00000000000000000000000000000000
comparison_result_tb: 1
comparison_result: 0
Test   67 PASS in testbench.alu_oper_test
Time = 680
$finish called at time : 680 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 199
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 PASS in testbench.alu_oper_test
Time = 440
Test   44 PASS in testbench.alu_oper_test
Time = 450
Test   45 PASS in testbench.alu_oper_test
Time = 460
Test   46 PASS in testbench.alu_oper_test
Time = 470
Test   47 PASS in testbench.alu_oper_test
Time = 480

SRL Test's
Test   48 PASS in testbench.alu_oper_test
Time = 490
Test   49 PASS in testbench.alu_oper_test
Time = 500
Test   50 PASS in testbench.alu_oper_test
Time = 510
Test   51 PASS in testbench.alu_oper_test
Time = 520
Test   52 PASS in testbench.alu_oper_test
Time = 530
Test   53 PASS in testbench.alu_oper_test
Time = 540
Test   54 PASS in testbench.alu_oper_test
Time = 550
Test   55 PASS in testbench.alu_oper_test
Time = 560

SLL Test's
Test   56 PASS in testbench.alu_oper_test
Time = 570
Test   57 PASS in testbench.alu_oper_test
Time = 580
Test   58 PASS in testbench.alu_oper_test
Time = 590
Test   59 PASS in testbench.alu_oper_test
Time = 600
Test   60 PASS in testbench.alu_oper_test
Time = 610
Test   61 PASS in testbench.alu_oper_test
Time = 620
Test   62 PASS in testbench.alu_oper_test
Time = 630
Test   63 PASS in testbench.alu_oper_test
Time = 640

LTS
Test   64 PASS in testbench.alu_oper_test
Time = 650
Test   65 PASS in testbench.alu_oper_test
Time = 660
Test   66 PASS in testbench.alu_oper_test
Time = 670
Test   67 FAILED in testbench.alu_oper_test 
operand_a_tb: 00010000000000001111111000000000
operand_b_tb: 00010000000000001111111100000000
result_tb: 00000000000000000000000000000000
result:    00000000000000000000000000000001
comparison_result_tb: 0
comparison_result: 1
$finish called at time : 680 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 200
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 PASS in testbench.alu_oper_test
Time = 440
Test   44 PASS in testbench.alu_oper_test
Time = 450
Test   45 PASS in testbench.alu_oper_test
Time = 460
Test   46 PASS in testbench.alu_oper_test
Time = 470
Test   47 PASS in testbench.alu_oper_test
Time = 480

SRL Test's
Test   48 PASS in testbench.alu_oper_test
Time = 490
Test   49 PASS in testbench.alu_oper_test
Time = 500
Test   50 PASS in testbench.alu_oper_test
Time = 510
Test   51 PASS in testbench.alu_oper_test
Time = 520
Test   52 PASS in testbench.alu_oper_test
Time = 530
Test   53 PASS in testbench.alu_oper_test
Time = 540
Test   54 PASS in testbench.alu_oper_test
Time = 550
Test   55 PASS in testbench.alu_oper_test
Time = 560

SLL Test's
Test   56 PASS in testbench.alu_oper_test
Time = 570
Test   57 PASS in testbench.alu_oper_test
Time = 580
Test   58 PASS in testbench.alu_oper_test
Time = 590
Test   59 PASS in testbench.alu_oper_test
Time = 600
Test   60 PASS in testbench.alu_oper_test
Time = 610
Test   61 PASS in testbench.alu_oper_test
Time = 620
Test   62 PASS in testbench.alu_oper_test
Time = 630
Test   63 PASS in testbench.alu_oper_test
Time = 640

LTS
Test   64 PASS in testbench.alu_oper_test
Time = 650
Test   65 PASS in testbench.alu_oper_test
Time = 660
Test   66 PASS in testbench.alu_oper_test
Time = 670
Test   67 FAILED in testbench.alu_oper_test 
operand_a_tb: 10000000000000001111111000000000
operand_b_tb: 10000000000000001111111100000000
result_tb: 00000000000000000000000000000000
result:    00000000000000000000000000000001
comparison_result_tb: 0
comparison_result: 1
$finish called at time : 680 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 200
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 PASS in testbench.alu_oper_test
Time = 440
Test   44 PASS in testbench.alu_oper_test
Time = 450
Test   45 PASS in testbench.alu_oper_test
Time = 460
Test   46 PASS in testbench.alu_oper_test
Time = 470
Test   47 PASS in testbench.alu_oper_test
Time = 480

SRL Test's
Test   48 PASS in testbench.alu_oper_test
Time = 490
Test   49 PASS in testbench.alu_oper_test
Time = 500
Test   50 PASS in testbench.alu_oper_test
Time = 510
Test   51 PASS in testbench.alu_oper_test
Time = 520
Test   52 PASS in testbench.alu_oper_test
Time = 530
Test   53 PASS in testbench.alu_oper_test
Time = 540
Test   54 PASS in testbench.alu_oper_test
Time = 550
Test   55 PASS in testbench.alu_oper_test
Time = 560

SLL Test's
Test   56 PASS in testbench.alu_oper_test
Time = 570
Test   57 PASS in testbench.alu_oper_test
Time = 580
Test   58 PASS in testbench.alu_oper_test
Time = 590
Test   59 PASS in testbench.alu_oper_test
Time = 600
Test   60 PASS in testbench.alu_oper_test
Time = 610
Test   61 PASS in testbench.alu_oper_test
Time = 620
Test   62 PASS in testbench.alu_oper_test
Time = 630
Test   63 PASS in testbench.alu_oper_test
Time = 640

LTS
Test   64 PASS in testbench.alu_oper_test
Time = 650
Test   65 PASS in testbench.alu_oper_test
Time = 660
Test   66 PASS in testbench.alu_oper_test
Time = 670
Test   67 FAILED in testbench.alu_oper_test 
operand_a_tb: 10000000000000001111111000000000
operand_b_tb: 10000000000000001111111100000000
result_tb: 00000000000000000000000000000000
result:    00000000000000000000000000000001
comparison_result_tb: 0
comparison_result: 1
$finish called at time : 680 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 200
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 PASS in testbench.alu_oper_test
Time = 440
Test   44 PASS in testbench.alu_oper_test
Time = 450
Test   45 PASS in testbench.alu_oper_test
Time = 460
Test   46 PASS in testbench.alu_oper_test
Time = 470
Test   47 PASS in testbench.alu_oper_test
Time = 480

SRL Test's
Test   48 PASS in testbench.alu_oper_test
Time = 490
Test   49 PASS in testbench.alu_oper_test
Time = 500
Test   50 PASS in testbench.alu_oper_test
Time = 510
Test   51 PASS in testbench.alu_oper_test
Time = 520
Test   52 PASS in testbench.alu_oper_test
Time = 530
Test   53 PASS in testbench.alu_oper_test
Time = 540
Test   54 PASS in testbench.alu_oper_test
Time = 550
Test   55 PASS in testbench.alu_oper_test
Time = 560

SLL Test's
Test   56 PASS in testbench.alu_oper_test
Time = 570
Test   57 PASS in testbench.alu_oper_test
Time = 580
Test   58 PASS in testbench.alu_oper_test
Time = 590
Test   59 PASS in testbench.alu_oper_test
Time = 600
Test   60 PASS in testbench.alu_oper_test
Time = 610
Test   61 PASS in testbench.alu_oper_test
Time = 620
Test   62 PASS in testbench.alu_oper_test
Time = 630
Test   63 PASS in testbench.alu_oper_test
Time = 640

LTS
Test   64 PASS in testbench.alu_oper_test
Time = 650
Test   65 PASS in testbench.alu_oper_test
Time = 660
Test   66 PASS in testbench.alu_oper_test
Time = 670
Test   67 PASS in testbench.alu_oper_test
Time = 680
Test   68 FAILED in testbench.alu_oper_test 
operand_a_tb: 10000000111111110000000000000000
operand_b_tb: 10000000111111100000000000000000
result_tb: 00000000000000000000000000000001
result:    00000000000000000000000000000000
comparison_result_tb: 1
comparison_result: 0
Test   69 PASS in testbench.alu_oper_test
Time = 700
$finish called at time : 700 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 201
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 PASS in testbench.alu_oper_test
Time = 440
Test   44 PASS in testbench.alu_oper_test
Time = 450
Test   45 PASS in testbench.alu_oper_test
Time = 460
Test   46 PASS in testbench.alu_oper_test
Time = 470
Test   47 PASS in testbench.alu_oper_test
Time = 480

SRL Test's
Test   48 PASS in testbench.alu_oper_test
Time = 490
Test   49 PASS in testbench.alu_oper_test
Time = 500
Test   50 PASS in testbench.alu_oper_test
Time = 510
Test   51 PASS in testbench.alu_oper_test
Time = 520
Test   52 PASS in testbench.alu_oper_test
Time = 530
Test   53 PASS in testbench.alu_oper_test
Time = 540
Test   54 PASS in testbench.alu_oper_test
Time = 550
Test   55 PASS in testbench.alu_oper_test
Time = 560

SLL Test's
Test   56 PASS in testbench.alu_oper_test
Time = 570
Test   57 PASS in testbench.alu_oper_test
Time = 580
Test   58 PASS in testbench.alu_oper_test
Time = 590
Test   59 PASS in testbench.alu_oper_test
Time = 600
Test   60 PASS in testbench.alu_oper_test
Time = 610
Test   61 PASS in testbench.alu_oper_test
Time = 620
Test   62 PASS in testbench.alu_oper_test
Time = 630
Test   63 PASS in testbench.alu_oper_test
Time = 640

LTS
Test   64 PASS in testbench.alu_oper_test
Time = 650
Test   65 PASS in testbench.alu_oper_test
Time = 660
Test   66 PASS in testbench.alu_oper_test
Time = 670
Test   67 PASS in testbench.alu_oper_test
Time = 680
Test   68 PASS in testbench.alu_oper_test
Time = 690
Test   69 PASS in testbench.alu_oper_test
Time = 700
Test   70 PASS in testbench.alu_oper_test
Time = 710
Test   71 PASS in testbench.alu_oper_test
Time = 720
$finish called at time : 720 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 203
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 PASS in testbench.alu_oper_test
Time = 440
Test   44 PASS in testbench.alu_oper_test
Time = 450
Test   45 PASS in testbench.alu_oper_test
Time = 460
Test   46 PASS in testbench.alu_oper_test
Time = 470
Test   47 PASS in testbench.alu_oper_test
Time = 480

SRL Test's
Test   48 PASS in testbench.alu_oper_test
Time = 490
Test   49 PASS in testbench.alu_oper_test
Time = 500
Test   50 PASS in testbench.alu_oper_test
Time = 510
Test   51 PASS in testbench.alu_oper_test
Time = 520
Test   52 PASS in testbench.alu_oper_test
Time = 530
Test   53 PASS in testbench.alu_oper_test
Time = 540
Test   54 PASS in testbench.alu_oper_test
Time = 550
Test   55 PASS in testbench.alu_oper_test
Time = 560

SLL Test's
Test   56 PASS in testbench.alu_oper_test
Time = 570
Test   57 PASS in testbench.alu_oper_test
Time = 580
Test   58 PASS in testbench.alu_oper_test
Time = 590
Test   59 PASS in testbench.alu_oper_test
Time = 600
Test   60 PASS in testbench.alu_oper_test
Time = 610
Test   61 PASS in testbench.alu_oper_test
Time = 620
Test   62 PASS in testbench.alu_oper_test
Time = 630
Test   63 PASS in testbench.alu_oper_test
Time = 640

LTS Test's
Test   64 PASS in testbench.alu_oper_test
Time = 650
Test   65 PASS in testbench.alu_oper_test
Time = 660
Test   66 PASS in testbench.alu_oper_test
Time = 670
Test   67 PASS in testbench.alu_oper_test
Time = 680
Test   68 PASS in testbench.alu_oper_test
Time = 690
Test   69 PASS in testbench.alu_oper_test
Time = 700
Test   70 PASS in testbench.alu_oper_test
Time = 710
Test   71 PASS in testbench.alu_oper_test
Time = 720
LTU Test's
Test   72 PASS in testbench.alu_oper_test
Time = 730
Test   73 PASS in testbench.alu_oper_test
Time = 740
Test   74 PASS in testbench.alu_oper_test
Time = 750
Test   75 PASS in testbench.alu_oper_test
Time = 760
Test   76 PASS in testbench.alu_oper_test
Time = 770
Test   77 PASS in testbench.alu_oper_test
Time = 780
Test   78 PASS in testbench.alu_oper_test
Time = 790
Test   79 PASS in testbench.alu_oper_test
Time = 800
$finish called at time : 800 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 217
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 PASS in testbench.alu_oper_test
Time = 440
Test   44 PASS in testbench.alu_oper_test
Time = 450
Test   45 PASS in testbench.alu_oper_test
Time = 460
Test   46 PASS in testbench.alu_oper_test
Time = 470
Test   47 PASS in testbench.alu_oper_test
Time = 480

SRL Test's
Test   48 PASS in testbench.alu_oper_test
Time = 490
Test   49 PASS in testbench.alu_oper_test
Time = 500
Test   50 PASS in testbench.alu_oper_test
Time = 510
Test   51 PASS in testbench.alu_oper_test
Time = 520
Test   52 PASS in testbench.alu_oper_test
Time = 530
Test   53 PASS in testbench.alu_oper_test
Time = 540
Test   54 PASS in testbench.alu_oper_test
Time = 550
Test   55 PASS in testbench.alu_oper_test
Time = 560

SLL Test's
Test   56 PASS in testbench.alu_oper_test
Time = 570
Test   57 PASS in testbench.alu_oper_test
Time = 580
Test   58 PASS in testbench.alu_oper_test
Time = 590
Test   59 PASS in testbench.alu_oper_test
Time = 600
Test   60 PASS in testbench.alu_oper_test
Time = 610
Test   61 PASS in testbench.alu_oper_test
Time = 620
Test   62 PASS in testbench.alu_oper_test
Time = 630
Test   63 PASS in testbench.alu_oper_test
Time = 640

LTS Test's
Test   64 PASS in testbench.alu_oper_test
Time = 650
Test   65 PASS in testbench.alu_oper_test
Time = 660
Test   66 PASS in testbench.alu_oper_test
Time = 670
Test   67 PASS in testbench.alu_oper_test
Time = 680
Test   68 PASS in testbench.alu_oper_test
Time = 690
Test   69 PASS in testbench.alu_oper_test
Time = 700
Test   70 PASS in testbench.alu_oper_test
Time = 710
Test   71 PASS in testbench.alu_oper_test
Time = 720

LTU Test's
Test   72 PASS in testbench.alu_oper_test
Time = 730
Test   73 PASS in testbench.alu_oper_test
Time = 740
Test   74 PASS in testbench.alu_oper_test
Time = 750
Test   75 PASS in testbench.alu_oper_test
Time = 760
Test   76 PASS in testbench.alu_oper_test
Time = 770
Test   77 PASS in testbench.alu_oper_test
Time = 780
Test   78 PASS in testbench.alu_oper_test
Time = 790
Test   79 PASS in testbench.alu_oper_test
Time = 800

GES Test's
Test   80 PASS in testbench.alu_oper_test
Time = 810
Test   81 PASS in testbench.alu_oper_test
Time = 820
Test   82 PASS in testbench.alu_oper_test
Time = 830
Test   83 PASS in testbench.alu_oper_test
Time = 840
Test   84 PASS in testbench.alu_oper_test
Time = 850
Test   85 PASS in testbench.alu_oper_test
Time = 860
Test   86 PASS in testbench.alu_oper_test
Time = 870
Test   87 PASS in testbench.alu_oper_test
Time = 880
$finish called at time : 880 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 232
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 PASS in testbench.alu_oper_test
Time = 440
Test   44 PASS in testbench.alu_oper_test
Time = 450
Test   45 PASS in testbench.alu_oper_test
Time = 460
Test   46 PASS in testbench.alu_oper_test
Time = 470
Test   47 PASS in testbench.alu_oper_test
Time = 480

SRL Test's
Test   48 PASS in testbench.alu_oper_test
Time = 490
Test   49 PASS in testbench.alu_oper_test
Time = 500
Test   50 PASS in testbench.alu_oper_test
Time = 510
Test   51 PASS in testbench.alu_oper_test
Time = 520
Test   52 PASS in testbench.alu_oper_test
Time = 530
Test   53 PASS in testbench.alu_oper_test
Time = 540
Test   54 PASS in testbench.alu_oper_test
Time = 550
Test   55 PASS in testbench.alu_oper_test
Time = 560

SLL Test's
Test   56 PASS in testbench.alu_oper_test
Time = 570
Test   57 PASS in testbench.alu_oper_test
Time = 580
Test   58 PASS in testbench.alu_oper_test
Time = 590
Test   59 PASS in testbench.alu_oper_test
Time = 600
Test   60 PASS in testbench.alu_oper_test
Time = 610
Test   61 PASS in testbench.alu_oper_test
Time = 620
Test   62 PASS in testbench.alu_oper_test
Time = 630
Test   63 PASS in testbench.alu_oper_test
Time = 640

LTS Test's
Test   64 PASS in testbench.alu_oper_test
Time = 650
Test   65 PASS in testbench.alu_oper_test
Time = 660
Test   66 PASS in testbench.alu_oper_test
Time = 670
Test   67 PASS in testbench.alu_oper_test
Time = 680
Test   68 PASS in testbench.alu_oper_test
Time = 690
Test   69 PASS in testbench.alu_oper_test
Time = 700
Test   70 PASS in testbench.alu_oper_test
Time = 710
Test   71 PASS in testbench.alu_oper_test
Time = 720

LTU Test's
Test   72 PASS in testbench.alu_oper_test
Time = 730
Test   73 PASS in testbench.alu_oper_test
Time = 740
Test   74 PASS in testbench.alu_oper_test
Time = 750
Test   75 PASS in testbench.alu_oper_test
Time = 760
Test   76 PASS in testbench.alu_oper_test
Time = 770
Test   77 PASS in testbench.alu_oper_test
Time = 780
Test   78 PASS in testbench.alu_oper_test
Time = 790
Test   79 PASS in testbench.alu_oper_test
Time = 800

GES Test's
Test   80 PASS in testbench.alu_oper_test
Time = 810
Test   81 PASS in testbench.alu_oper_test
Time = 820
Test   82 PASS in testbench.alu_oper_test
Time = 830
Test   83 PASS in testbench.alu_oper_test
Time = 840
Test   84 PASS in testbench.alu_oper_test
Time = 850
Test   85 PASS in testbench.alu_oper_test
Time = 860
Test   86 PASS in testbench.alu_oper_test
Time = 870
Test   87 PASS in testbench.alu_oper_test
Time = 880
GEU Test's
Test   88 FAILED in testbench.alu_oper_test 
operand_a_tb: 00000000000000000000000000000000
operand_b_tb: 00000000000000000000000000000000
result_tb: 00000000000000000000000000000000
result:    00000000000000000000000000000001
comparison_result_tb: 1
comparison_result: 1
Test   89 FAILED in testbench.alu_oper_test 
operand_a_tb: 00000000000000000000000000000000
operand_b_tb: 00000000000000000000000000000001
result_tb: 00000000000000000000000000000001
result:    00000000000000000000000000000000
comparison_result_tb: 0
comparison_result: 0
Test   90 PASS in testbench.alu_oper_test
Time = 910
Test   91 PASS in testbench.alu_oper_test
Time = 920
Test   92 PASS in testbench.alu_oper_test
Time = 930
Test   93 PASS in testbench.alu_oper_test
Time = 940
Test   94 PASS in testbench.alu_oper_test
Time = 950
Test   95 PASS in testbench.alu_oper_test
Time = 960
$finish called at time : 960 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 240
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 PASS in testbench.alu_oper_test
Time = 440
Test   44 PASS in testbench.alu_oper_test
Time = 450
Test   45 PASS in testbench.alu_oper_test
Time = 460
Test   46 PASS in testbench.alu_oper_test
Time = 470
Test   47 PASS in testbench.alu_oper_test
Time = 480

SRL Test's
Test   48 PASS in testbench.alu_oper_test
Time = 490
Test   49 PASS in testbench.alu_oper_test
Time = 500
Test   50 PASS in testbench.alu_oper_test
Time = 510
Test   51 PASS in testbench.alu_oper_test
Time = 520
Test   52 PASS in testbench.alu_oper_test
Time = 530
Test   53 PASS in testbench.alu_oper_test
Time = 540
Test   54 PASS in testbench.alu_oper_test
Time = 550
Test   55 PASS in testbench.alu_oper_test
Time = 560

SLL Test's
Test   56 PASS in testbench.alu_oper_test
Time = 570
Test   57 PASS in testbench.alu_oper_test
Time = 580
Test   58 PASS in testbench.alu_oper_test
Time = 590
Test   59 PASS in testbench.alu_oper_test
Time = 600
Test   60 PASS in testbench.alu_oper_test
Time = 610
Test   61 PASS in testbench.alu_oper_test
Time = 620
Test   62 PASS in testbench.alu_oper_test
Time = 630
Test   63 PASS in testbench.alu_oper_test
Time = 640

LTS Test's
Test   64 PASS in testbench.alu_oper_test
Time = 650
Test   65 PASS in testbench.alu_oper_test
Time = 660
Test   66 PASS in testbench.alu_oper_test
Time = 670
Test   67 PASS in testbench.alu_oper_test
Time = 680
Test   68 PASS in testbench.alu_oper_test
Time = 690
Test   69 PASS in testbench.alu_oper_test
Time = 700
Test   70 PASS in testbench.alu_oper_test
Time = 710
Test   71 PASS in testbench.alu_oper_test
Time = 720

LTU Test's
Test   72 PASS in testbench.alu_oper_test
Time = 730
Test   73 PASS in testbench.alu_oper_test
Time = 740
Test   74 PASS in testbench.alu_oper_test
Time = 750
Test   75 PASS in testbench.alu_oper_test
Time = 760
Test   76 PASS in testbench.alu_oper_test
Time = 770
Test   77 PASS in testbench.alu_oper_test
Time = 780
Test   78 PASS in testbench.alu_oper_test
Time = 790
Test   79 PASS in testbench.alu_oper_test
Time = 800

GES Test's
Test   80 PASS in testbench.alu_oper_test
Time = 810
Test   81 PASS in testbench.alu_oper_test
Time = 820
Test   82 PASS in testbench.alu_oper_test
Time = 830
Test   83 PASS in testbench.alu_oper_test
Time = 840
Test   84 PASS in testbench.alu_oper_test
Time = 850
Test   85 PASS in testbench.alu_oper_test
Time = 860
Test   86 PASS in testbench.alu_oper_test
Time = 870
Test   87 PASS in testbench.alu_oper_test
Time = 880
GEU Test's
Test   88 PASS in testbench.alu_oper_test
Time = 890
Test   89 PASS in testbench.alu_oper_test
Time = 900
Test   90 PASS in testbench.alu_oper_test
Time = 910
Test   91 PASS in testbench.alu_oper_test
Time = 920
Test   92 PASS in testbench.alu_oper_test
Time = 930
Test   93 PASS in testbench.alu_oper_test
Time = 940
Test   94 PASS in testbench.alu_oper_test
Time = 950
Test   95 PASS in testbench.alu_oper_test
Time = 960
$finish called at time : 960 ns : File "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" Line 240
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6f435d178d094d7eaddb90b200b473d0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" Line 16. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/tmp/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add Test's
Test    0 PASS in testbench.alu_oper_test
Time = 10
Test    1 PASS in testbench.alu_oper_test
Time = 20
Test    2 PASS in testbench.alu_oper_test
Time = 30
Test    3 PASS in testbench.alu_oper_test
Time = 40
Test    4 PASS in testbench.alu_oper_test
Time = 50
Test    5 PASS in testbench.alu_oper_test
Time = 60
Test    6 PASS in testbench.alu_oper_test
Time = 70
Test    7 PASS in testbench.alu_oper_test
Time = 80

Sub Test's
Test    8 PASS in testbench.alu_oper_test
Time = 90
Test    9 PASS in testbench.alu_oper_test
Time = 100
Test   10 PASS in testbench.alu_oper_test
Time = 110
Test   11 PASS in testbench.alu_oper_test
Time = 120
Test   12 PASS in testbench.alu_oper_test
Time = 130
Test   13 PASS in testbench.alu_oper_test
Time = 140
Test   14 PASS in testbench.alu_oper_test
Time = 150
Test   15 PASS in testbench.alu_oper_test
Time = 160

Xor Test's
Test   16 PASS in testbench.alu_oper_test
Time = 170
Test   17 PASS in testbench.alu_oper_test
Time = 180
Test   18 PASS in testbench.alu_oper_test
Time = 190
Test   19 PASS in testbench.alu_oper_test
Time = 200
Test   20 PASS in testbench.alu_oper_test
Time = 210
Test   21 PASS in testbench.alu_oper_test
Time = 220
Test   22 PASS in testbench.alu_oper_test
Time = 230
Test   23 PASS in testbench.alu_oper_test
Time = 240

Or Test's
Test   24 PASS in testbench.alu_oper_test
Time = 250
Test   25 PASS in testbench.alu_oper_test
Time = 260
Test   26 PASS in testbench.alu_oper_test
Time = 270
Test   27 PASS in testbench.alu_oper_test
Time = 280
Test   28 PASS in testbench.alu_oper_test
Time = 290
Test   29 PASS in testbench.alu_oper_test
Time = 300
Test   30 PASS in testbench.alu_oper_test
Time = 310
Test   31 PASS in testbench.alu_oper_test
Time = 320

And Test's
Test   32 PASS in testbench.alu_oper_test
Time = 330
Test   33 PASS in testbench.alu_oper_test
Time = 340
Test   34 PASS in testbench.alu_oper_test
Time = 350
Test   35 PASS in testbench.alu_oper_test
Time = 360
Test   36 PASS in testbench.alu_oper_test
Time = 370
Test   37 PASS in testbench.alu_oper_test
Time = 380
Test   38 PASS in testbench.alu_oper_test
Time = 390
Test   39 PASS in testbench.alu_oper_test
Time = 400

SRA Test's
Test   40 PASS in testbench.alu_oper_test
Time = 410
Test   41 PASS in testbench.alu_oper_test
Time = 420
Test   42 PASS in testbench.alu_oper_test
Time = 430
Test   43 PASS in testbench.alu_oper_test
Time = 440
Test   44 PASS in testbench.alu_oper_test
Time = 450
Test   45 PASS in testbench.alu_oper_test
Time = 460
Test   46 PASS in testbench.alu_oper_test
Time = 470
Test   47 PASS in testbench.alu_oper_test
Time = 480

SRL Test's
Test   48 PASS in testbench.alu_oper_test
Time = 490
Test   49 PASS in testbench.alu_oper_test
Time = 500
Test   50 PASS in testbench.alu_oper_test
Time = 510
Test   51 PASS in testbench.alu_oper_test
Time = 520
Test   52 PASS in testbench.alu_oper_test
Time = 530
Test   53 PASS in testbench.alu_oper_test
Time = 540
Test   54 PASS in testbench.alu_oper_test
Time = 550
Test   55 PASS in testbench.alu_oper_test
Time = 560

SLL Test's
Test   56 PASS in testbench.alu_oper_test
Time = 570
Test   57 PASS in testbench.alu_oper_test
Time = 580
Test   58 PASS in testbench.alu_oper_test
Time = 590
Test   59 PASS in testbench.alu_oper_test
Time = 600
Test   60 PASS in testbench.alu_oper_test
Time = 610
Test   61 PASS in testbench.alu_oper_test
Time = 620
Test   62 PASS in testbench.alu_oper_test
Time = 630
Test   63 PASS in testbench.alu_oper_test
Time = 640

LTS Test's
Test   64 PASS in testbench.alu_oper_test
Time = 650
Test   65 PASS in testbench.alu_oper_test
Time = 660
Test   66 PASS in testbench.alu_oper_test
Time = 670
Test   67 PASS in testbench.alu_oper_test
Time = 680
Test   68 PASS in testbench.alu_oper_test
Time = 690
Test   69 PASS in testbench.alu_oper_test
Time = 700
Test   70 PASS in testbench.alu_oper_test
Time = 710
Test   71 PASS in testbench.alu_oper_test
Time = 720

LTU Test's
Test   72 PASS in testbench.alu_oper_test
Time = 730
Test   73 PASS in testbench.alu_oper_test
Time = 740
Test   74 PASS in testbench.alu_oper_test
Time = 750
Test   75 PASS in testbench.alu_oper_test
Time = 760
Test   76 PASS in testbench.alu_oper_test
Time = 770
Test   77 PASS in testbench.alu_oper_test
Time = 780
Test   78 PASS in testbench.alu_oper_test
Time = 790
Test   79 PASS in testbench.alu_oper_test
Time = 800

GES Test's
Test   80 PASS in testbench.alu_oper_test
Time = 810
Test   81 PASS in testbench.alu_oper_test
Time = 820
Test   82 PASS in testbench.alu_oper_test
Time = 830
Test   83 PASS in testbench.alu_oper_test
Time = 840
Test   84 PASS in testbench.alu_oper_test
Time = 850
Test   85 PASS in testbench.alu_oper_test
Time = 860
Test   86 PASS in testbench.alu_oper_test
Time = 870
Test   87 PASS in testbench.alu_oper_test
Time = 880

GEU Test's
Test   88 PASS in testbench.alu_oper_test
Time = 890
Test   89 PASS in testbench.alu_oper_test
Time = 900
Test   90 PASS in testbench.alu_oper_test
Time = 910
Test   91 PASS in testbench.alu_oper_test
Time = 920
Test   92 PASS in testbench.alu_oper_test
Time = 930
Test   93 PASS in testbench.alu_oper_test
Time = 940
Test   94 PASS in testbench.alu_oper_test
Time = 950
Test   95 PASS in testbench.alu_oper_test
Time = 960

EQ Test's
Test   96 PASS in testbench.alu_oper_test
Time = 970
Test   97 PASS in testbench.alu_oper_test
Time = 980
Test   98 PASS in testbench.alu_oper_test
Time = 990
Test   99 PASS in testbench.alu_oper_test
Time = 1000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 29 12:08:23 2021...
