

================================================================
== Vitis HLS Report for 'spmv'
================================================================
* Date:           Mon Sep 12 11:23:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        CRS_HLS
* Solution:       crs_HLS (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  16.464 ns|     0.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- spmv_1   |        ?|        ?|         ?|          -|          -|   494|        no|
        | + spmv_2  |        ?|        ?|        14|          4|          1|     ?|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 4, D = 14, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 19 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 5 
19 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 20 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %val_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %val_r, i32 666, i32 17, i32 1"   --->   Operation 22 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %val_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %val_r"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_13 = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %cols, i32 666, i32 17, i32 1"   --->   Operation 26 'specmemcore' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rowDelimiters, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_14 = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %rowDelimiters, i32 666, i32 17, i32 1"   --->   Operation 30 'specmemcore' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rowDelimiters, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rowDelimiters"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vec, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_15 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %vec, i32 666, i32 17, i32 1"   --->   Operation 34 'specmemcore' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vec, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %vec"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_16 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %out_r, i32 666, i32 17, i32 1"   --->   Operation 38 'specmemcore' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_r"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%br_ln21 = br void" [../CCode_crs/spmv.c:21]   --->   Operation 42 'br' 'br_ln21' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%i = phi i9 %add_ln24, void %._crit_edge.loopexit, i9 0, void" [../CCode_crs/spmv.c:24]   --->   Operation 43 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.82ns)   --->   "%add_ln24 = add i9 %i, i9 1" [../CCode_crs/spmv.c:24]   --->   Operation 44 'add' 'add_ln24' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.66ns)   --->   "%icmp_ln21 = icmp_eq  i9 %i, i9 494" [../CCode_crs/spmv.c:21]   --->   Operation 45 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 494, i64 494, i64 494"   --->   Operation 46 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split2, void" [../CCode_crs/spmv.c:21]   --->   Operation 47 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i9 %i" [../CCode_crs/spmv.c:21]   --->   Operation 48 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%rowDelimiters_addr = getelementptr i32 %rowDelimiters, i64 0, i64 %zext_ln21" [../CCode_crs/spmv.c:23]   --->   Operation 49 'getelementptr' 'rowDelimiters_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (3.25ns)   --->   "%tmp_begin = load i9 %rowDelimiters_addr" [../CCode_crs/spmv.c:23]   --->   Operation 50 'load' 'tmp_begin' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 495> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [../CCode_crs/spmv.c:31]   --->   Operation 51 'ret' 'ret_ln31' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%tmp_begin = load i9 %rowDelimiters_addr" [../CCode_crs/spmv.c:23]   --->   Operation 52 'load' 'tmp_begin' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 495> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i9 %add_ln24" [../CCode_crs/spmv.c:24]   --->   Operation 53 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%rowDelimiters_addr_1 = getelementptr i32 %rowDelimiters, i64 0, i64 %zext_ln24" [../CCode_crs/spmv.c:24]   --->   Operation 54 'getelementptr' 'rowDelimiters_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%tmp_end = load i9 %rowDelimiters_addr_1" [../CCode_crs/spmv.c:24]   --->   Operation 55 'load' 'tmp_end' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 495> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../CCode_crs/spmv.c:19]   --->   Operation 56 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (3.25ns)   --->   "%tmp_end = load i9 %rowDelimiters_addr_1" [../CCode_crs/spmv.c:24]   --->   Operation 57 'load' 'tmp_end' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 495> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i32 %tmp_begin" [../CCode_crs/spmv.c:25]   --->   Operation 58 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln25_1 = sext i32 %tmp_end" [../CCode_crs/spmv.c:25]   --->   Operation 59 'sext' 'sext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.58ns)   --->   "%br_ln25 = br void" [../CCode_crs/spmv.c:25]   --->   Operation 60 'br' 'br_ln25' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%j_1 = phi i64 %add_ln25, void %.split, i64 %sext_ln25, void %.split2" [../CCode_crs/spmv.c:25]   --->   Operation 61 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (2.77ns)   --->   "%icmp_ln25 = icmp_slt  i64 %j_1, i64 %sext_ln25_1" [../CCode_crs/spmv.c:25]   --->   Operation 62 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %._crit_edge.loopexit, void %.split" [../CCode_crs/spmv.c:25]   --->   Operation 63 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%val_addr = getelementptr i64 %val_r, i64 0, i64 %j_1" [../CCode_crs/spmv.c:26]   --->   Operation 64 'getelementptr' 'val_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (3.25ns)   --->   "%val_load = load i11 %val_addr" [../CCode_crs/spmv.c:26]   --->   Operation 65 'load' 'val_load' <Predicate = (icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1666> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%cols_addr = getelementptr i32 %cols, i64 0, i64 %j_1" [../CCode_crs/spmv.c:26]   --->   Operation 66 'getelementptr' 'cols_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (3.25ns)   --->   "%cols_load = load i11 %cols_addr" [../CCode_crs/spmv.c:26]   --->   Operation 67 'load' 'cols_load' <Predicate = (icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1666> <RAM>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 68 [1/2] (3.25ns)   --->   "%val_load = load i11 %val_addr" [../CCode_crs/spmv.c:26]   --->   Operation 68 'load' 'val_load' <Predicate = (icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1666> <RAM>
ST_6 : Operation 69 [1/2] (3.25ns)   --->   "%cols_load = load i11 %cols_addr" [../CCode_crs/spmv.c:26]   --->   Operation 69 'load' 'cols_load' <Predicate = (icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1666> <RAM>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i32 %cols_load" [../CCode_crs/spmv.c:26]   --->   Operation 70 'zext' 'zext_ln26' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%vec_addr = getelementptr i64 %vec, i64 0, i64 %zext_ln26" [../CCode_crs/spmv.c:26]   --->   Operation 71 'getelementptr' 'vec_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 72 [2/2] (3.25ns)   --->   "%vec_load = load i9 %vec_addr" [../CCode_crs/spmv.c:26]   --->   Operation 72 'load' 'vec_load' <Predicate = (icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 494> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 73 [1/2] (3.25ns)   --->   "%vec_load = load i9 %vec_addr" [../CCode_crs/spmv.c:26]   --->   Operation 73 'load' 'vec_load' <Predicate = (icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 494> <RAM>

State 8 <SV = 7> <Delay = 7.78>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i64 %val_load" [../CCode_crs/spmv.c:26]   --->   Operation 74 'bitcast' 'bitcast_ln26' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln26_1 = bitcast i64 %vec_load" [../CCode_crs/spmv.c:26]   --->   Operation 75 'bitcast' 'bitcast_ln26_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 76 [6/6] (7.78ns)   --->   "%Si = dmul i64 %bitcast_ln26, i64 %bitcast_ln26_1" [../CCode_crs/spmv.c:26]   --->   Operation 76 'dmul' 'Si' <Predicate = (icmp_ln25)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (3.52ns)   --->   "%add_ln25 = add i64 %j_1, i64 1" [../CCode_crs/spmv.c:25]   --->   Operation 77 'add' 'add_ln25' <Predicate = (icmp_ln25)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.78>
ST_9 : Operation 78 [5/6] (7.78ns)   --->   "%Si = dmul i64 %bitcast_ln26, i64 %bitcast_ln26_1" [../CCode_crs/spmv.c:26]   --->   Operation 78 'dmul' 'Si' <Predicate = (icmp_ln25)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.78>
ST_10 : Operation 79 [4/6] (7.78ns)   --->   "%Si = dmul i64 %bitcast_ln26, i64 %bitcast_ln26_1" [../CCode_crs/spmv.c:26]   --->   Operation 79 'dmul' 'Si' <Predicate = (icmp_ln25)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.78>
ST_11 : Operation 80 [3/6] (7.78ns)   --->   "%Si = dmul i64 %bitcast_ln26, i64 %bitcast_ln26_1" [../CCode_crs/spmv.c:26]   --->   Operation 80 'dmul' 'Si' <Predicate = (icmp_ln25)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.78>
ST_12 : Operation 81 [2/6] (7.78ns)   --->   "%Si = dmul i64 %bitcast_ln26, i64 %bitcast_ln26_1" [../CCode_crs/spmv.c:26]   --->   Operation 81 'dmul' 'Si' <Predicate = (icmp_ln25)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.23>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%sum = phi i64 %sum_1, void %.split, i64 0, void %.split2"   --->   Operation 82 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 83 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/6] (7.78ns)   --->   "%Si = dmul i64 %bitcast_ln26, i64 %bitcast_ln26_1" [../CCode_crs/spmv.c:26]   --->   Operation 84 'dmul' 'Si' <Predicate = (icmp_ln25)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.23>
ST_14 : Operation 85 [5/5] (8.23ns)   --->   "%sum_1 = dadd i64 %sum, i64 %Si" [../CCode_crs/spmv.c:27]   --->   Operation 85 'dadd' 'sum_1' <Predicate = (icmp_ln25)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 16.4>
ST_15 : Operation 86 [4/5] (8.23ns)   --->   "%sum_1 = dadd i64 %sum, i64 %Si" [../CCode_crs/spmv.c:27]   --->   Operation 86 'dadd' 'sum_1' <Predicate = (icmp_ln25)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 16.4>
ST_16 : Operation 87 [3/5] (8.23ns)   --->   "%sum_1 = dadd i64 %sum, i64 %Si" [../CCode_crs/spmv.c:27]   --->   Operation 87 'dadd' 'sum_1' <Predicate = (icmp_ln25)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 16.4>
ST_17 : Operation 88 [2/5] (8.23ns)   --->   "%sum_1 = dadd i64 %sum, i64 %Si" [../CCode_crs/spmv.c:27]   --->   Operation 88 'dadd' 'sum_1' <Predicate = (icmp_ln25)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 16.4>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../CCode_crs/spmv.c:18]   --->   Operation 89 'specloopname' 'specloopname_ln18' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 90 [1/5] (8.23ns)   --->   "%sum_1 = dadd i64 %sum, i64 %Si" [../CCode_crs/spmv.c:27]   --->   Operation 90 'dadd' 'sum_1' <Predicate = (icmp_ln25)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 91 'br' 'br_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 3.25>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i64 %sum" [../CCode_crs/spmv.c:29]   --->   Operation 92 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i64 %out_r, i64 0, i64 %zext_ln21" [../CCode_crs/spmv.c:29]   --->   Operation 93 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %bitcast_ln29, i9 %out_addr" [../CCode_crs/spmv.c:29]   --->   Operation 94 'store' 'store_ln29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 494> <RAM>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ val_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rowDelimiters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000]
empty                (specmemcore      ) [ 00000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000]
empty_13             (specmemcore      ) [ 00000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000]
empty_14             (specmemcore      ) [ 00000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000]
empty_15             (specmemcore      ) [ 00000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000]
empty_16             (specmemcore      ) [ 00000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000]
br_ln21              (br               ) [ 01111111111111111111]
i                    (phi              ) [ 00100000000000000000]
add_ln24             (add              ) [ 01111111111111111111]
icmp_ln21            (icmp             ) [ 00111111111111111111]
empty_17             (speclooptripcount) [ 00000000000000000000]
br_ln21              (br               ) [ 00000000000000000000]
zext_ln21            (zext             ) [ 00011111111111111111]
rowDelimiters_addr   (getelementptr    ) [ 00010000000000000000]
ret_ln31             (ret              ) [ 00000000000000000000]
tmp_begin            (load             ) [ 00001000000000000000]
zext_ln24            (zext             ) [ 00000000000000000000]
rowDelimiters_addr_1 (getelementptr    ) [ 00001000000000000000]
specloopname_ln19    (specloopname     ) [ 00000000000000000000]
tmp_end              (load             ) [ 00000000000000000000]
sext_ln25            (sext             ) [ 00111111111111111111]
sext_ln25_1          (sext             ) [ 00000111111111111110]
br_ln25              (br               ) [ 00111111111111111111]
j_1                  (phi              ) [ 00000111100000000000]
icmp_ln25            (icmp             ) [ 00111111111111111111]
br_ln25              (br               ) [ 00000000000000000000]
val_addr             (getelementptr    ) [ 00000010000000000000]
cols_addr            (getelementptr    ) [ 00000010000000000000]
val_load             (load             ) [ 00000001100000000000]
cols_load            (load             ) [ 00000000000000000000]
zext_ln26            (zext             ) [ 00000000000000000000]
vec_addr             (getelementptr    ) [ 00000001000000000000]
vec_load             (load             ) [ 00000000100000000000]
bitcast_ln26         (bitcast          ) [ 00000111111111000000]
bitcast_ln26_1       (bitcast          ) [ 00000111111111000000]
add_ln25             (add              ) [ 00111111111111111111]
sum                  (phi              ) [ 00000111111111111111]
specpipeline_ln0     (specpipeline     ) [ 00000000000000000000]
Si                   (dmul             ) [ 00000111100000111110]
specloopname_ln18    (specloopname     ) [ 00000000000000000000]
sum_1                (dadd             ) [ 00111111111111111111]
br_ln0               (br               ) [ 00111111111111111111]
bitcast_ln29         (bitcast          ) [ 00000000000000000000]
out_addr             (getelementptr    ) [ 00000000000000000000]
store_ln29           (store            ) [ 00000000000000000000]
br_ln0               (br               ) [ 01111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="val_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rowDelimiters">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rowDelimiters"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vec">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="9"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="rowDelimiters_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="9" slack="0"/>
<pin id="78" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rowDelimiters_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="9" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_begin/2 tmp_end/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="rowDelimiters_addr_1_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="9" slack="0"/>
<pin id="91" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rowDelimiters_addr_1/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="val_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="64" slack="0"/>
<pin id="99" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_addr/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_load/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="cols_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="64" slack="0"/>
<pin id="112" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cols_addr/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="11" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cols_load/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="vec_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_addr/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_load/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="out_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="9" slack="12"/>
<pin id="138" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/19 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln29_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/19 "/>
</bind>
</comp>

<comp id="147" class="1005" name="i_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="1"/>
<pin id="149" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="j_1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="3"/>
<pin id="160" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="j_1_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="170" class="1005" name="sum_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="1"/>
<pin id="172" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="sum_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="64" slack="9"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/13 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="1"/>
<pin id="184" dir="0" index="1" bw="64" slack="1"/>
<pin id="185" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum_1/14 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="0"/>
<pin id="190" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="Si/8 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln24_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln21_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="0" index="1" bw="6" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln21_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln24_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sext_ln25_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sext_ln25_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_1/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln25_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="1"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln26_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="bitcast_ln26_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="2"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26/8 "/>
</bind>
</comp>

<comp id="233" class="1004" name="bitcast_ln26_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="1"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26_1/8 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln25_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="3"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/8 "/>
</bind>
</comp>

<comp id="243" class="1004" name="bitcast_ln29_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/19 "/>
</bind>
</comp>

<comp id="248" class="1005" name="add_ln24_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="9" slack="0"/>
<pin id="250" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="257" class="1005" name="zext_ln21_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="12"/>
<pin id="259" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="262" class="1005" name="rowDelimiters_addr_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="9" slack="1"/>
<pin id="264" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rowDelimiters_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_begin_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_begin "/>
</bind>
</comp>

<comp id="272" class="1005" name="rowDelimiters_addr_1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="9" slack="1"/>
<pin id="274" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rowDelimiters_addr_1 "/>
</bind>
</comp>

<comp id="277" class="1005" name="sext_ln25_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25 "/>
</bind>
</comp>

<comp id="282" class="1005" name="sext_ln25_1_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="1"/>
<pin id="284" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25_1 "/>
</bind>
</comp>

<comp id="287" class="1005" name="icmp_ln25_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="291" class="1005" name="val_addr_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="1"/>
<pin id="293" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="val_addr "/>
</bind>
</comp>

<comp id="296" class="1005" name="cols_addr_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="1"/>
<pin id="298" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cols_addr "/>
</bind>
</comp>

<comp id="301" class="1005" name="val_load_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="2"/>
<pin id="303" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="val_load "/>
</bind>
</comp>

<comp id="306" class="1005" name="vec_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="1"/>
<pin id="308" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="vec_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="vec_load_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="vec_load "/>
</bind>
</comp>

<comp id="316" class="1005" name="bitcast_ln26_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln26 "/>
</bind>
</comp>

<comp id="321" class="1005" name="bitcast_ln26_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="1"/>
<pin id="323" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln26_1 "/>
</bind>
</comp>

<comp id="326" class="1005" name="add_ln25_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="331" class="1005" name="Si_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="1"/>
<pin id="333" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Si "/>
</bind>
</comp>

<comp id="336" class="1005" name="sum_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="58" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="58" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="87" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="58" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="58" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="58" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="58" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="48" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="167"><net_src comp="161" pin="4"/><net_sink comp="95" pin=2"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="108" pin=2"/></net>

<net id="169"><net_src comp="161" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="173"><net_src comp="66" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="186"><net_src comp="170" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="195"><net_src comp="151" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="151" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="151" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="211"><net_src comp="208" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="218"><net_src comp="81" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="161" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="115" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="241"><net_src comp="158" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="64" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="170" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="251"><net_src comp="191" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="260"><net_src comp="203" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="265"><net_src comp="74" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="270"><net_src comp="81" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="275"><net_src comp="87" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="280"><net_src comp="212" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="285"><net_src comp="215" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="290"><net_src comp="219" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="95" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="299"><net_src comp="108" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="304"><net_src comp="102" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="309"><net_src comp="121" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="314"><net_src comp="128" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="319"><net_src comp="229" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="324"><net_src comp="233" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="329"><net_src comp="237" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="334"><net_src comp="187" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="339"><net_src comp="182" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="174" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {19 }
 - Input state : 
	Port: spmv : val_r | {5 6 }
	Port: spmv : cols | {5 6 }
	Port: spmv : rowDelimiters | {2 3 4 }
	Port: spmv : vec | {6 7 }
  - Chain level:
	State 1
	State 2
		add_ln24 : 1
		icmp_ln21 : 1
		br_ln21 : 2
		zext_ln21 : 1
		rowDelimiters_addr : 2
		tmp_begin : 3
	State 3
		rowDelimiters_addr_1 : 1
		tmp_end : 2
	State 4
		sext_ln25_1 : 1
	State 5
		icmp_ln25 : 1
		br_ln25 : 2
		val_addr : 1
		val_load : 2
		cols_addr : 1
		cols_load : 2
	State 6
		zext_ln26 : 1
		vec_addr : 2
		vec_load : 3
	State 7
	State 8
		Si : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		store_ln29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   dadd   |     grp_fu_182     |    3    |   445   |   1149  |
|----------|--------------------|---------|---------|---------|
|   dmul   |     grp_fu_187     |    11   |   317   |   578   |
|----------|--------------------|---------|---------|---------|
|    add   |   add_ln24_fu_191  |    0    |    0    |    14   |
|          |   add_ln25_fu_237  |    0    |    0    |    71   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln21_fu_197  |    0    |    0    |    11   |
|          |  icmp_ln25_fu_219  |    0    |    0    |    29   |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln21_fu_203  |    0    |    0    |    0    |
|   zext   |  zext_ln24_fu_208  |    0    |    0    |    0    |
|          |  zext_ln26_fu_224  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |  sext_ln25_fu_212  |    0    |    0    |    0    |
|          | sext_ln25_1_fu_215 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    14   |   762   |   1852  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         Si_reg_331         |   64   |
|      add_ln24_reg_248      |    9   |
|      add_ln25_reg_326      |   64   |
|   bitcast_ln26_1_reg_321   |   64   |
|    bitcast_ln26_reg_316    |   64   |
|      cols_addr_reg_296     |   11   |
|          i_reg_147         |    9   |
|      icmp_ln25_reg_287     |    1   |
|         j_1_reg_158        |   64   |
|rowDelimiters_addr_1_reg_272|    9   |
| rowDelimiters_addr_reg_262 |    9   |
|     sext_ln25_1_reg_282    |   64   |
|      sext_ln25_reg_277     |   64   |
|        sum_1_reg_336       |   64   |
|         sum_reg_170        |   64   |
|      tmp_begin_reg_267     |   32   |
|      val_addr_reg_291      |   11   |
|      val_load_reg_301      |   64   |
|      vec_addr_reg_306      |    9   |
|      vec_load_reg_311      |   64   |
|      zext_ln21_reg_257     |   64   |
+----------------------------+--------+
|            Total           |   868  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   4  |   9  |   36   ||    20   |
| grp_access_fu_102 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_115 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_128 |  p0  |   2  |   9  |   18   ||    9    |
|    sum_reg_170    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_187    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_187    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   482  || 11.3546 ||    74   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   762  |  1852  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   74   |
|  Register |    -   |    -   |   868  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |   11   |  1630  |  1926  |
+-----------+--------+--------+--------+--------+
