base register component - DONE
32-1 mux - DONE
32-5 encoder - DONE
MD register - DONE?

ALU plus ALL operations -> DONE

Tie everything together todo (CPU_BUS.vhd):
port map the 32 MUX
port map all registers
port map ALU
deal with the write/enable of the registers
its currently 4am so i definetly forgot something

create all the testbench stuff for each component and for phase 1 as a whole