var pairs =
{
"diffdrive":{"hdl":1,"1.6":1,"setting":1,"string":1,"pin_name":1,"portd":1,"diffdrive":1,"_strength":1,"diffdrive_strength":1}
,"hdl":{"attribute":1}
,"1.6":{"1.65":1}
,"1.65":{"1.7":1}
,"1.7":{"1.75":1}
,"1.75":{"1.81":1}
,"1.81":{"1.87":1}
,"1.87":{"1.93":1}
,"1.93":{"2.0":1}
,"attribute":{"sets":1,"diffdrive":1,"pin_name":1,"q_minilvds":1}
,"sets":{"differential":1}
,"differential":{"current":1,"outputs":1}
,"current":{"drive":1}
,"drive":{"strength":1}
,"strength":{"minilvds":1}
,"minilvds":{"output":1,"diffdrive":1}
,"output":{"standard":1,"mypin":1}
,"standard":{"bank":1}
,"bank":{"differential":1}
,"outputs":{"diffdrive":1}
,"setting":{"default":1}
,"default":{"value":1}
,"value":{"1.6ma":1}
,"device":{"support":1}
,"latticeecp3":{"ecp5":1}
,"ecp5":{"machxo2":1}
,"machxo2":{"machxo3d":1}
,"machxo3d":{"machxo3l":1}
,"vhdl":{"syntax":1,"example":1}
,"pin_name":{"signal":1,"diffdrive":1,"synthesis":1}
,"signal":{"diffdrive_strength":1,"1.6":1}
,"example":{"code":1}
,"portd":{"signal":1}
,"verilog":{"syntax":1,"example":1}
,"syntax":{"precision":1,"synplify":1}
,"pragma":{"attribute":1}
,"code":{"precision":1,"synplify":1}
,"q_minilvds":{"diffdrive":1}
,"pintype":{"pin_name":1}
,"synthesis":{"io_type":1}
,"io_type":{"type_name":1,"minilvds":1}
,"type_name":{"diffdrive":1}
,"mypin":{"synthesis":1}
,"iobuf":{"attributes":1}
}
;Search.control.loadWordPairs(pairs);
