#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Oct 28 16:30:26 2025
# Process ID         : 19548
# Current directory  : D:/uart-to-usb-v2-main/uart-to-usb-v2-main/vivado_project/riscv_led_shell.runs/synth_1
# Command line       : vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file           : D:/uart-to-usb-v2-main/uart-to-usb-v2-main/vivado_project/riscv_led_shell.runs/synth_1/top.vds
# Journal file       : D:/uart-to-usb-v2-main/uart-to-usb-v2-main/vivado_project/riscv_led_shell.runs/synth_1\vivado.jou
# Running On         : LAPTOP-32F8C2TA
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 7535HS with Radeon Graphics        
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16312 MB
# Swap memory        : 9663 MB
# Total Virtual      : 25976 MB
# Available Virtual  : 9662 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 542.277 ; gain = 247.316
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28592
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1264.645 ; gain = 492.578
---------------------------------------------------------------------------------
WARNING: [Synth 8-10929] literal value 'h10000 truncated to fit in 16 bits [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:52]
WARNING: [Synth 8-10929] literal value 'h10000 truncated to fit in 16 bits [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:54]
INFO: [Synth 8-6157] synthesizing module 'top' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:2]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory range [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:25]
INFO: [Synth 8-6157] synthesizing module 'picorv32' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:62]
	Parameter ENABLE_IRQ bound to: 1'b0 
WARNING: [Synth 8-151] case item 1'b0 is unreachable [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1268]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1314]
INFO: [Synth 8-155] case statement is not full and has no default [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1314]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1497]
INFO: [Synth 8-155] case statement is not full and has no default [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1497]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1583]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1583]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1583]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1583]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1583]
INFO: [Synth 8-6155] done synthesizing module 'picorv32' (0#1) [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:62]
WARNING: [Synth 8-7071] port 'trap' of module 'picorv32' is unconnected for instance 'cpu' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
WARNING: [Synth 8-7071] port 'mem_instr' of module 'picorv32' is unconnected for instance 'cpu' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
WARNING: [Synth 8-7071] port 'mem_la_read' of module 'picorv32' is unconnected for instance 'cpu' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
WARNING: [Synth 8-7071] port 'mem_la_write' of module 'picorv32' is unconnected for instance 'cpu' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
WARNING: [Synth 8-7071] port 'mem_la_addr' of module 'picorv32' is unconnected for instance 'cpu' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
WARNING: [Synth 8-7071] port 'mem_la_wdata' of module 'picorv32' is unconnected for instance 'cpu' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
WARNING: [Synth 8-7071] port 'mem_la_wstrb' of module 'picorv32' is unconnected for instance 'cpu' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
WARNING: [Synth 8-7071] port 'pcpi_valid' of module 'picorv32' is unconnected for instance 'cpu' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
WARNING: [Synth 8-7071] port 'pcpi_insn' of module 'picorv32' is unconnected for instance 'cpu' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
WARNING: [Synth 8-7071] port 'pcpi_rs1' of module 'picorv32' is unconnected for instance 'cpu' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
WARNING: [Synth 8-7071] port 'pcpi_rs2' of module 'picorv32' is unconnected for instance 'cpu' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
WARNING: [Synth 8-7071] port 'pcpi_wr' of module 'picorv32' is unconnected for instance 'cpu' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
WARNING: [Synth 8-7071] port 'pcpi_rd' of module 'picorv32' is unconnected for instance 'cpu' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
WARNING: [Synth 8-7071] port 'pcpi_wait' of module 'picorv32' is unconnected for instance 'cpu' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
WARNING: [Synth 8-7071] port 'pcpi_ready' of module 'picorv32' is unconnected for instance 'cpu' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
WARNING: [Synth 8-7071] port 'irq' of module 'picorv32' is unconnected for instance 'cpu' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
WARNING: [Synth 8-7071] port 'eoi' of module 'picorv32' is unconnected for instance 'cpu' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
WARNING: [Synth 8-7071] port 'trace_valid' of module 'picorv32' is unconnected for instance 'cpu' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
WARNING: [Synth 8-7071] port 'trace_data' of module 'picorv32' is unconnected for instance 'cpu' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
WARNING: [Synth 8-7023] instance 'cpu' of module 'picorv32' has 27 connections declared, but only 8 given [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:18]
INFO: [Synth 8-6157] synthesizing module 'uart_core' [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/uart_core.v:6]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
	Parameter BAUD bound to: 115200 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/uart_core.v:112]
INFO: [Synth 8-6155] done synthesizing module 'uart_core' (0#1) [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/uart_core.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:2]
WARNING: [Synth 8-6014] Unused sequential element mem_la_firstword_reg_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:392]
WARNING: [Synth 8-6014] Unused sequential element last_mem_valid_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:393]
WARNING: [Synth 8-6014] Unused sequential element next_insn_opcode_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:433]
WARNING: [Synth 8-6014] Unused sequential element mem_la_secondword_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:571]
WARNING: [Synth 8-6014] Unused sequential element prefetched_high_word_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:572]
WARNING: [Synth 8-6014] Unused sequential element q_ascii_instr_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:779]
WARNING: [Synth 8-6014] Unused sequential element q_insn_imm_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:780]
WARNING: [Synth 8-6014] Unused sequential element q_insn_opcode_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:781]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs1_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:782]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs2_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:783]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rd_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:784]
WARNING: [Synth 8-6014] Unused sequential element dbg_next_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:785]
WARNING: [Synth 8-6014] Unused sequential element dbg_valid_insn_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:788]
WARNING: [Synth 8-6014] Unused sequential element cached_ascii_instr_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:793]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_imm_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:794]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_opcode_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:796]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs1_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:799]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs2_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:800]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rd_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:801]
WARNING: [Synth 8-6014] Unused sequential element dbg_insn_addr_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:805]
WARNING: [Synth 8-6014] Unused sequential element clear_prefetched_high_word_q_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1293]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rinst_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1406]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rdata_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1407]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_wdata_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1408]
WARNING: [Synth 8-6014] Unused sequential element alu_out_0_q_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1410]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1413]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_2_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1414]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1417]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1418]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_valid_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1419]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_valid_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1420]
WARNING: [Synth 8-6014] Unused sequential element next_irq_pending_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1440]
WARNING: [Synth 8-6014] Unused sequential element decoder_trigger_q_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1447]
WARNING: [Synth 8-6014] Unused sequential element decoder_pseudo_trigger_q_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1449]
WARNING: [Synth 8-6014] Unused sequential element latched_trace_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1465]
WARNING: [Synth 8-6014] Unused sequential element irq_active_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1471]
WARNING: [Synth 8-6014] Unused sequential element irq_delay_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1472]
WARNING: [Synth 8-6014] Unused sequential element irq_mask_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1473]
WARNING: [Synth 8-6014] Unused sequential element irq_state_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1475]
WARNING: [Synth 8-6014] Unused sequential element timer_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1477]
WARNING: [Synth 8-6014] Unused sequential element current_pc_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1495]
WARNING: [Synth 8-6014] Unused sequential element irq_pending_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1963]
WARNING: [Synth 8-6014] Unused sequential element trace_valid_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1452]
WARNING: [Synth 8-6014] Unused sequential element instr_ecall_ebreak_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1086]
WARNING: [Synth 8-6014] Unused sequential element pcpi_timeout_reg was removed.  [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/picorv32.v:1470]
WARNING: [Synth 8-6014] Unused sequential element ram_reg was removed. 
WARNING: [Synth 8-3848] Net uart_rx_ready in module/entity top does not have driver. [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/src/top.v:29]
WARNING: [Synth 8-7129] Port pcpi_wr in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[31] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[30] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[29] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[28] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[27] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[26] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[25] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[24] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[23] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[22] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[21] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[20] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[19] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[18] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[17] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[16] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[15] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[14] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[13] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[12] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[11] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[10] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[9] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[8] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[7] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[6] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[5] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[4] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[3] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[2] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[1] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[0] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_wait in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_ready in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[31] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[30] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[29] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[28] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[27] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[26] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[25] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[24] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[23] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[22] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[21] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[20] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[19] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[18] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[17] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[16] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[15] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[14] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[13] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[12] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[11] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[10] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[9] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[8] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[7] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[6] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[5] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[4] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[3] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[2] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[1] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq[0] in module picorv32 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1387.281 ; gain = 615.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1387.281 ; gain = 615.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1387.281 ; gain = 615.215
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1387.281 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/constrs/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/constrs/Arty-Z7-20-Master.xdc]
Parsing XDC File [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/constrs/artyz7_pmod_leds.xdc]
Finished Parsing XDC File [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/constrs/artyz7_pmod_leds.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/uart-to-usb-v2-main/uart-to-usb-v2-main/constrs/artyz7_pmod_leds.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1433.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1433.102 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1433.102 ; gain = 661.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1433.102 ; gain = 661.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1433.102 ; gain = 661.035
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mem_state_reg' in module 'picorv32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                  iSTATE |                               10 |                               01
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mem_state_reg' using encoding 'sequential' in module 'picorv32'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1433.102 ; gain = 661.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 15    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 83    
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 24    
	   6 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 6     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   3 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 30    
	   7 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port pcpi_wr in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[31] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[30] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[29] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[28] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[27] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[26] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[25] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[24] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[23] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[22] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[21] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[20] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[19] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[18] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[17] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[16] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[15] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[14] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[13] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[12] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[11] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[10] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[9] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[8] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[7] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[6] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[5] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[4] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[3] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[2] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[1] in module picorv32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcpi_rd[0] in module picorv32 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1516.672 ; gain = 744.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------+-----------+----------------------+--------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------+-----------+----------------------+--------------+
|cpu         | cpuregs_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1603.820 ; gain = 831.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1634.938 ; gain = 862.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------+-----------+----------------------+--------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------+-----------+----------------------+--------------+
|cpu         | cpuregs_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (cpu/FSM_sequential_mem_state_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (cpu/FSM_sequential_mem_state_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1636.129 ; gain = 864.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1845.980 ; gain = 1073.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1845.980 ; gain = 1073.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1845.980 ; gain = 1073.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1845.980 ; gain = 1073.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1845.980 ; gain = 1073.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1845.980 ; gain = 1073.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     9|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1845.980 ; gain = 1073.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 1845.980 ; gain = 1028.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1845.980 ; gain = 1073.914
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1855.074 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1858.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 740f412e
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 181 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1858.699 ; gain = 1316.422
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1858.699 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/uart-to-usb-v2-main/uart-to-usb-v2-main/vivado_project/riscv_led_shell.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 28 16:31:43 2025...
