// SPDX-License-Identifier: GPL-2.0
/*
 * Analog Devices ADRV9002
 *
 * hdl_project: <adrv9001/zcu102>
 * board_revision: <>
 *
 * Copyright (C) 2020 Analog Devices Inc.
 */
#include "zynqmp-zcu102-rev1.0.dts"
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/iio/frequency/lmx2582.h>

&i2c1 {
	i2c-mux@75 {
		i2c@0 { /* HPC0 */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
			/* HPC0_IIC */
			eeprom@50 {
				compatible = "at24,24c02";
				reg = <0x50>;
			};
		};
	};
};

/ {
	fpga_axi  {
		interrupt-parent = <&gic>;
		compatible = "simple-bus";
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0 0 0 0xffffffff>;

		rx1_dma: dma@84A30000 {
			compatible = "adi,axi-dmac-1.00.a";
			reg = <0x84A30000 0x10000>;
			#dma-cells = <1>;
			dma-coherent;
			interrupts = <0 109 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&zynqmp_clk 71>;
		};

		rx2_dma: dma@84A40000 {
			compatible = "adi,axi-dmac-1.00.a";
			reg = <0x84A40000 0x10000>;
			#dma-cells = <1>;
			dma-coherent;
			interrupts = <0 108 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&zynqmp_clk 71>;
		};

		tx1_dma: dma@84A50000 {
			compatible = "adi,axi-dmac-1.00.a";
			reg = <0x84A50000 0x10000>;
			#dma-cells = <1>;
			dma-coherent;
			interrupts = <0 105 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&zynqmp_clk 71>;
		};

		tx2_dma: dma@84A6000 {
			compatible = "adi,axi-dmac-1.00.a";
			reg = <0x84A60000 0x10000>;
			#dma-cells = <1>;
			dma-coherent;
			interrupts = <0 106 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&zynqmp_clk 71>;
		};

		axi_adrv9002_core_rx1: axi-adrv9002-rx-lpc@84A00000 {
			compatible = "adi,axi-adrv9002-rx-1.0";
			reg = <0x84A00000 0x6000>;
			clocks = <&adc0_adrv9002 0>;
			dmas = <&rx1_dma 0>;
			dma-names = "rx";
			spibus-connected = <&adc0_adrv9002>;
		};

		axi_adrv9002_core_tx1: axi-adrv9002-tx-lpc@84A04000 {
			compatible = "adi,axi-adrv9002-tx-1.0";
			reg = <0x84A0A000 0x2000>;
			clocks = <&adc0_adrv9002 1>;
			clock-names = "sampl_clk";
			dmas = <&tx1_dma 0>;
			dma-names = "tx";
			adi,axi-dds-default-scale = <0x800>;
			adi,axi-dds-default-frequency = <2000000>;
		};

		axi_adrv9002_core_tdd1: axi-adrv9002-core-tdd1-lpc@44A0C800 {
			compatible = "adi,axi-tdd-1.00";
			reg = <0x84A0C800 0x400>;
			clocks = <&zynqmp_clk 71>, <&adc0_adrv9002 2>;
			clock-names = "s_axi_aclk", "intf_clk";
			label = "axi-core-tdd-1";
		};

		axi_adrv9002_core_rx2: axi-adrv9002-rx2-lpc@84A02000 {
			compatible = "adi,axi-adrv9002-rx2-1.0";
			reg = <0x84A09000 0x1000>;
			clocks = <&adc0_adrv9002 3>;
			clock-names = "sampl_clk";
			dmas = <&rx2_dma 0>;
			dma-names = "rx";
		};

		axi_adrv9002_core_tx2: axi-adrv9002-tx2-lpc@84A06000 {
			compatible = "adi,axi-adrv9002-tx-1.0";
			reg = <0x84A0C000 0x2000>;
			clocks = <&adc0_adrv9002 4>;
			clock-names = "sampl_clk";
			dmas = <&tx2_dma 0>;
			dma-names = "tx";
			adi,axi-dds-default-scale = <0x800>;
			adi,axi-dds-default-frequency = <2000000>;
		};

		axi_adrv9002_core_tdd2: axi-adrv9002-core-tdd2-lpc@44A0C800 {
			compatible = "adi,axi-tdd-1.00";
			reg = <0x84A0CC00 0x400>;
			clocks = <&zynqmp_clk 71>, <&adc0_adrv9002 5>;
			clock-names = "s_axi_aclk", "intf_clk";
			label = "axi-core-tdd-2";
		};

		axi_sysid_0: axi-sysid-0@85000000 {
			compatible = "adi,axi-sysid-1.00.a";
			reg = <0x85000000 0x10000>;
		};

    };
};

&spi0 {
	status = "okay";
	num-cs = <3>;
	is-decoded-cs = <0>;
};

#define fmc_spi spi0

#include "adi-adrv9002.dtsi"

/*
Name		HDL	Linux
ssi_sync	54	132
mcs		53	131
output_enable	52	130
tx2_enable	51	129
tx1_enable	50	128
rx2_enable	49	127
rx1_enable	48	126
sm_fan_tach	47	125
reset_trx	46	124
mode		45	123
gp_int		44	122
dgpio_11	43	121
dgpio_10	42	120
dgpio_9		41	119
dgpio_8		40	118
dgpio_7		39	117
dgpio_6		38	116
dgpio_5		37	115
dgpio_4		36	114
dgpio_3		35	113
dgpio_2		34	112
dgpio_1		33	111
dgpio_0		32	110
*/

&adc0_adrv9002 {
	reset-gpios = <&gpio 124 GPIO_ACTIVE_LOW>;

	/* Clocks */
	clocks = <&adrv9002_clkin>, <&lo1_synth 0>, <&lo1_synth 1>;
	clock-names = "adrv9002_ext_refclk", "ext_lo1", "ext_lo2";
};

/*
	ADRV9002 External LO Notes
	The LO clock should have correct frequency and needs to be synchronized
	to the Device Clock. This means feeding e.g. a 100 MHz clock to both the
	DEVCLK (by default 38.4 MHz on board oscillator is used) and EXT_LO1/2
	ref clock and set the dev clock to 100 MHz in TES GUI.
	Regenerate the profile and replace the Navassa_xxx_profile.json in
	firmware directory and rebuild the kernel.
*/

/ {
	clocks {
		adrv9002_clkin: clock@0 {
			compatible = "fixed-clock";

			clock-frequency = <100000000>;
			clock-output-names = "adrv9002_ext_refclk";
			#clock-cells = <0>;
		};
	};
};

&fmc_spi {
	lo1_synth: lmx2582_lo1_synth@1 {
		#address-cells = <1>;
		#size-cells = <0>;
		#clock-cells = <1>;
		compatible = "lmx2582";
		reg = <1>;
		spi-max-frequency = <100000>;
		clocks = <&adrv9002_clkin>;
		clock-names = "clkin";
		clock-output-names = "adrv9002_ext_lo1", "adrv9002_ext_lo2";
		//lmx,muxout-sel-readback;
		//lmx,osc-2x;
		lmx,mult = <LMX2582_MULT_BYPASS>;
		lmx,pll-r = <1>;
		lmx,pll-r-pre = <1>;
		//lmx,cp-disable;
		//lmx,cp-idn = <3>;
		//lmx,cp-iup = <3>;
		//lmx,cp-icoarse = <1>;
		lmx,pll-n-pre = <LMX2582_PLL_N_PRE_DIV2>;
		lmx,pll-n = <18>;
		lmx,pll-num = <0>;
		lmx,pll-den = <1>;
		//lmx,muxout-hdrv;
		//lmx,ld-type-calstat;
		lmx,chdiv-seg1 = <LMX2582_CHDIV_SEG1_DIV2>;
		lmx,chdiv-seg2 = <LMX2582_CHDIV_SEG2_DIV4>;
		lmx,chdiv-seg3 = <LMX2582_CHDIV_SEG3_DIV2>;
		lmx,chdiv-seg-sel = <LMX2582_CHDIV_SEG_SEL_12>;

		lo1_synth_c0: channel@0 {
			reg = <0>;
			lmx,output-enable;
			lmx,output-power = <30>;
			//lmx,mux-sel-vco;
		};

		lo1_synth_c1: channel@1 {
			reg = <1>;
			lmx,output-enable;
			//lmx,output-power = <15>;
			//lmx,mux-sel-vco;
		};
	};
};
