|--------------------------------------------------------------|
|- ispLEVER Classic 1.7.00.05.28.13 Fitter Report File        -|
|- Copyright(C), 1992-2012, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  lab113
Project Path         :  U:\ECE 270\lab 11\step3
Project Fitted on    :  Fri Apr 07 11:24:52 2017

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -5.8
Part Number          :  LC4256ZE-5TN144C
Source Format        :  ABEL_Schematic


// Project 'lab113' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.05 secs
Partition Time                  0.03 secs
Place Time                      0.02 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                30
Total Logic Functions           73
  Total Output Pins             40
  Total Bidir I/O Pins          0
  Total Buried Nodes            33
Total Flip-Flops                59
  Total D Flip-Flops            59
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             256

Total Reserved Pins             0
Total Locked Pins               70
Total Locked Nodes              2

Total Unique Output Enables     0
Total Unique Clocks             5
Total Unique Clock Enables      0
Total Unique Resets             2
Total Unique Presets            2

Fmax Logic Levels               -


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                  10        0     10    -->     0
  I/O / Enable Pins                 2        2      0    -->   100
I/O Pins                           94       68     26    -->    72
Logic Functions                   256       72    184    -->    28
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576      140    436    -->    24
Logical Product Terms            1280      153   1127    -->    11
Occupied GLBs                      16       15      1    -->    93
Macrocells                        256       71    185    -->    27

Control Product Terms:
  GLB Clock/Clock Enables          16       11      5    -->    68
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256        7    249    -->     2
  Macrocell Clock Enables         256        0    256    -->     0
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        1    255    -->     0
  Macrocell Presets               256        1    255    -->     0

Global Routing Pool               356       53    303    -->    14
  GRP from IFB                     ..       14     ..    -->    ..
    (from input signals)           ..       14     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       39     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      2    11    13      5/6      0    6      0             10       24        6
  GLB    B      9     8    17      6/6      0    6      0             10       18        7
  GLB    C      0     0     0      0/6      0    1      0             15        0        1
  GLB    D      0     0     0      0/6      0    0      0             16        0        0
-------------------------------------------------------------------------------------------
  GLB    E      3     6     9      4/6      0    4      0             12       14        5
  GLB    F     11     4    15      6/6      0    8      0              8       14        9
  GLB    G     14     2    16      3/6      0    4      0             12       11        5
  GLB    H      9     2    11      6/6      0    7      0              9        8        7
-------------------------------------------------------------------------------------------
  GLB    I      0     0     0      6/6      0    0      0             16        0        0
  GLB    J      2     4     6      0/6      0    2      0             14        4        2
  GLB    K      0     0     0      6/6      0    0      0             16        0        0
  GLB    L      2     5     7      6/6      0    4      0             12        6        4
-------------------------------------------------------------------------------------------
  GLB    M      3     8    11      6/6      0   13      0              3       14       13
  GLB    N      0     0     0      6/6      0    0      0             16        0        0
  GLB    O     14     3    17      3/6      0    3      0             13       20        6
  GLB    P     10     8    18      5/6      0   13      0              3       20       13
-------------------------------------------------------------------------------------------
TOTALS:        79    61   140     68/96     0   71      0            185      153       78

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   1      0         0      0      0      0      0
  GLB    B   1      0         2      0      0      1      1
  GLB    C   0      0         0      0      0      0      0
  GLB    D   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   1      0         2      0      0      0      0
  GLB    F   1      0         0      0      0      0      0
  GLB    G   1      0         1      0      0      0      0
  GLB    H   1      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    I   0      0         0      0      0      0      0
  GLB    J   1      0         0      0      0      0      0
  GLB    K   0      0         0      0      0      0      0
  GLB    L   1      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    M   1      0         0      0      0      0      0
  GLB    N   0      0         0      0      0      0      0
  GLB    O   1      0         1      0      0      0      0
  GLB    P   1      0         1      0      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@User_Signature                        
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



OSCTIMER_Summary
~~~~~~~~~~~~~~~~
OSCTIMER:                         Pin/Node
  OSCTIMER Instance Name                    I1
  Dynamic Disable Signal                    osc_dis
  Timer Reset Signal                        _dup_osc_dis
  Oscillator Output Clock         mfb C-15  osc_out
  Timer Output Clock              mfb F-15  tmr_out

  Oscillator Output Clock Frequency         5.0000 MHz
  Timer Output Clock Frequency              4.7684 Hz
  Timer Divider                             1048576


Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
-----------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |            |
2     | TDI   |   -  |    |        |                 |       |            |
3     |VCCIO0 |   -  |    |        |                 |       |            |
4     |  I_O  |   0  |C12 |        |                 |       |            |
5     |  I_O  |   0  |C10 |        |                 |       |            |
6     |  I_O  |   0  |C8  |        |                 |       |            |
7     |  I_O  |   0  |C6  |        |                 |       |            |
8     |  I_O  |   0  |C4  |        |                 |       |            |
9     |  I_O  |   0  |C2  |        |                 |       |            |
10    |GNDIO0 |   -  |    |        |                 |       |            |
11    |  I_O  |   0  |D14 |        |                 |       |            |
12    |  I_O  |   0  |D12 |        |                 |       |            |
13    |  I_O  |   0  |D10 |        |                 |       |            |
14    |  I_O  |   0  |D8  |        |                 |       |            |
15    |  I_O  |   0  |D6  |        |                 |       |            |
16    |  I_O  |   0  |D4  |        |                 |       |            |
17    | IN0   |   0  |    |        |                 |       |            |
18    | NC    |   -  |    |        |                 |       |            |
19    |VCCIO0 |   -  |    |        |                 |       |            |
20    | IN1   |   0  |    |        |                 |       |            |
21    |  I_O  |   0  |E2  |        |                 |       |            |
22    |  I_O  |   0  |E4  |        |                 |       |            |
23    |  I_O  |   0  |E6  |    *   |LVCMOS18         | Input |DIP4        |
24    |  I_O  |   0  |E8  |    *   |LVCMOS18         | Input |DIP5        |
25    |  I_O  |   0  |E10 |    *   |LVCMOS18         | Input |DIP6        |
26    |  I_O  |   0  |E12 |    *   |LVCMOS18         | Input |DIP7        |
27    |GNDIO0 |   -  |    |        |                 |       |            |
28    |  I_O  |   0  |F2  |    *   |LVCMOS18         | Output|LED7        |
29    |  I_O  |   0  |F4  |    *   |LVCMOS18         | Output|LED6        |
30    |  I_O  |   0  |F6  |    *   |LVCMOS18         | Output|LED5        |
31    |  I_O  |   0  |F8  |    *   |LVCMOS18         | Output|LED4        |
32    |  I_O  |   0  |F10 |    *   |LVCMOS18         | Output|LED3        |
33    |  I_O  |   0  |F12 |    *   |LVCMOS18         | Output|LED2        |
34    |VCCIO0 |   -  |    |        |                 |       |            |
35    | TCK   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    | IN2   |   0  |    |        |                 |       |            |
39    |  I_O  |   0  |G12 |    *   |LVCMOS18         | Output|LED1        |
40    |  I_O  |   0  |G10 |    *   |LVCMOS18         | Output|LED0        |
41    |  I_O  |   0  |G8  |        |                 |       |            |
42    |  I_O  |   0  |G6  |        |                 |       |            |
43    |  I_O  |   0  |G4  |        |                 |       |            |
44    |  I_O  |   0  |G2  |    *   |LVCMOS18         | Output|DIS4a       |
45    | IN3   |   0  |    |        |                 |       |            |
46    |GNDIO0 |   -  |    |        |                 |       |            |
47    |VCCIO0 |   -  |    |        |                 |       |            |
48    |  I_O  |   0  |H12 |    *   |LVCMOS18         | Output|DIS4b       |
49    |  I_O  |   0  |H10 |    *   |LVCMOS18         | Output|DIS4c       |
50    |  I_O  |   0  |H8  |    *   |LVCMOS18         | Output|DIS4d       |
51    |  I_O  |   0  |H6  |    *   |LVCMOS18         | Output|DIS4e       |
52    |  I_O  |   0  |H4  |    *   |LVCMOS18         | Output|DIS4f       |
53    |  I_O  |   0  |H2  |    *   |LVCMOS18         | Output|DIS4g       |
54    |INCLK1 |   0  |    |        |                 |       |            |
55    |GNDIO1 |   -  |    |        |                 |       |            |
56    |INCLK2 |   1  |    |        |                 |       |            |
57    | VCC   |   -  |    |        |                 |       |            |
58    |  I_O  |   1  |I2  |    *   |LVCMOS18         | Input |S1_NC       |
59    |  I_O  |   1  |I4  |    *   |LVCMOS18         | Input |S1_NO       |
60    |  I_O  |   1  |I6  |    *   |LVCMOS18         | Input |S2_NC       |
61    |  I_O  |   1  |I8  |    *   |LVCMOS18         | Input |S2_NO       |
62    |  I_O  |   1  |I10 |    *   |LVCMOS18         | Input |LED29       |
63    |  I_O  |   1  |I12 |    *   |LVCMOS18         | Input |LED28       |
64    |VCCIO1 |   -  |    |        |                 |       |            |
65    |GNDIO1 |   -  |    |        |                 |       |            |
66    |  I_O  |   1  |J2  |        |                 |       |            |
67    |  I_O  |   1  |J4  |        |                 |       |            |
68    |  I_O  |   1  |J6  |        |                 |       |            |
69    |  I_O  |   1  |J8  |        |                 |       |            |
70    |  I_O  |   1  |J10 |        |                 |       |            |
71    |  I_O  |   1  |J12 |        |                 |       |            |
72    | IN4   |   0  |    |        |                 |       |            |
73    | GND   |   -  |    |        |                 |       |            |
74    | TMS   |   -  |    |        |                 |       |            |
75    |VCCIO1 |   -  |    |        |                 |       |            |
76    |  I_O  |   1  |K12 |    *   |LVCMOS18         | Input |DIP3        |
77    |  I_O  |   1  |K10 |    *   |LVCMOS18         | Input |DIP2        |
78    |  I_O  |   1  |K8  |    *   |LVCMOS18         | Input |DIP1        |
79    |  I_O  |   1  |K6  |    *   |LVCMOS18         | Input |DIP0        |
80    |  I_O  |   1  |K4  |    *   |LVCMOS18         | Input |DIS1g       |
81    |  I_O  |   1  |K2  |    *   |LVCMOS18         | Input |DIS1f       |
82    |GNDIO1 |   -  |    |        |                 |       |            |
83    |  I_O  |   1  |L14 |    *   |LVCMOS18         | Input |DIS1e       |
84    |  I_O  |   1  |L12 |    *   |LVCMOS18         | Input |DIS1d       |
85    |  I_O  |   1  |L10 |    *   |LVCMOS18         | Input |DIS1c       |
86    |  I_O  |   1  |L8  |    *   |LVCMOS18         | Input |DIS1b       |
87    |  I_O  |   1  |L6  |    *   |LVCMOS18         | Input |DIS1a       |
88    |  I_O  |   1  |L4  |    *   |LVCMOS18         | Output|DIS2g       |
89    | IN5   |   1  |    |        |                 |       |            |
90    | NC    |   -  |    |        |                 |       |            |
91    |VCCIO1 |   -  |    |        |                 |       |            |
92    | IN6   |   1  |    |        |                 |       |            |
93    |  I_O  |   1  |M2  |    *   |LVCMOS18         | Output|DIS2f       |
94    |  I_O  |   1  |M4  |    *   |LVCMOS18         | Output|DIS2e       |
95    |  I_O  |   1  |M6  |    *   |LVCMOS18         | Output|DIS2d       |
96    |  I_O  |   1  |M8  |    *   |LVCMOS18         | Output|DIS2c       |
97    |  I_O  |   1  |M10 |    *   |LVCMOS18         | Output|DIS2b       |
98    |  I_O  |   1  |M12 |    *   |LVCMOS18         | Output|DIS2a       |
99    |GNDIO1 |   -  |    |        |                 |       |            |
100   |  I_O  |   1  |N2  |    *   |LVCMOS18         | Input |LED20       |
101   |  I_O  |   1  |N4  |    *   |LVCMOS18         | Input |LED21       |
102   |  I_O  |   1  |N6  |    *   |LVCMOS18         | Input |LED22       |
103   |  I_O  |   1  |N8  |    *   |LVCMOS18         | Input |LED23       |
104   |  I_O  |   1  |N10 |    *   |LVCMOS18         | Input |LED24       |
105   |  I_O  |   1  |N12 |    *   |LVCMOS18         | Input |LED25       |
106   |VCCIO1 |   -  |    |        |                 |       |            |
107   | TDO   |   -  |    |        |                 |       |            |
108   | VCC   |   -  |    |        |                 |       |            |
109   | GND   |   -  |    |        |                 |       |            |
110   | IN7   |   1  |    |        |                 |       |            |
111   |  I_O  |   1  |O12 |    *   |LVCMOS18         | Input |LED26       |
112   |  I_O  |   1  |O10 |    *   |LVCMOS18         | Input |LED27       |
113   |  I_O  |   1  |O8  |        |                 |       |            |
114   |  I_O  |   1  |O6  |        |                 |       |            |
115   |  I_O  |   1  |O4  |        |                 |       |            |
116   |  I_O  |   1  |O2  |    *   |LVCMOS18         | Output|DIS3g       |
117   | IN8   |   1  |    |        |                 |       |            |
118   |GNDIO1 |   -  |    |        |                 |       |            |
119   |VCCIO1 |   -  |    |        |                 |       |            |
120   |  I_O  |   1  |P12 |    *   |LVCMOS18         | Output|DIS3f       |
121   |  I_O  |   1  |P10 |    *   |LVCMOS18         | Output|DIS3e       |
122   |  I_O  |   1  |P8  |    *   |LVCMOS18         | Output|DIS3d       |
123   |  I_O  |   1  |P6  |    *   |LVCMOS18         | Output|DIS3c       |
124   |  I_O  |   1  |P4  |    *   |LVCMOS18         | Output|DIS3b       |
125   | I_O/OE|   1  |P2  |    *   |LVCMOS18         | Output|DIS3a       |
126   |INCLK3 |   1  |    |        |                 |       |            |
127   |GNDIO0 |   -  |    |        |                 |       |            |
128   |INCLK0 |   0  |    |        |                 |       |            |
129   | VCC   |   -  |    |        |                 |       |            |
130   | I_O/OE|   0  |A2  |    *   |LVCMOS18         | Output|LED15       |
131   |  I_O  |   0  |A4  |    *   |LVCMOS18         | Output|LED14       |
132   |  I_O  |   0  |A6  |    *   |LVCMOS18         | Output|LED13       |
133   |  I_O  |   0  |A8  |    *   |LVCMOS18         | Output|LED12       |
134   |  I_O  |   0  |A10 |    *   |LVCMOS18         | Output|LED11       |
135   |  I_O  |   0  |A12 |    *   |LVCMOS18         | Output|LED10       |
136   |VCCIO0 |   -  |    |        |                 |       |            |
137   |GNDIO0 |   -  |    |        |                 |       |            |
138   |  I_O  |   0  |B2  |    *   |LVCMOS18         | Output|LED9        |
139   |  I_O  |   0  |B4  |    *   |LVCMOS18         | Output|LED8        |
140   |  I_O  |   0  |B6  |    *   |LVCMOS18         | Output|LED16       |
141   |  I_O  |   0  |B8  |    *   |LVCMOS18         | Output|LED17       |
142   |  I_O  |   0  |B10 |    *   |LVCMOS18         | Output|LED18       |
143   |  I_O  |   0  |B12 |    *   |LVCMOS18         | Input |LED19       |
144   | IN9   |   0  |    |        |                 |       |            |
-----------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
-------------------------------------------------
  79   K  I/O   5  ----E--H-J-LM---    Down DIP0
  78   K  I/O   2  -----FG---------    Down DIP1
  77   K  I/O   1  --------------O-    Down DIP2
  76   K  I/O      ----------------    Down DIP3
  23   E  I/O      ----------------    Down DIP4
  24   E  I/O      ----------------    Down DIP5
  25   E  I/O      ----------------    Down DIP6
  26   E  I/O   11 AB--EFGH-J-LM-OP    Down DIP7
  87   L  I/O   1  ------------M---    Down DIS1a
  86   L  I/O   1  ------------M---    Down DIS1b
  85   L  I/O   1  ------------M---    Down DIS1c
  84   L  I/O   1  ------------M---    Down DIS1d
  83   L  I/O   1  ------------M---    Down DIS1e
  81   K  I/O   1  ------------M---    Down DIS1f
  80   K  I/O   1  -----------L----    Down DIS1g
 143   B  I/O      ----------------    Down LED19
 100   N  I/O      ----------------    Down LED20
 101   N  I/O      ----------------    Down LED21
 102   N  I/O      ----------------    Down LED22
 103   N  I/O      ----------------    Down LED23
 104   N  I/O      ----------------    Down LED24
 105   N  I/O      ----------------    Down LED25
 111   O  I/O      ----------------    Down LED26
 112   O  I/O      ----------------    Down LED27
  63   I  I/O      ----------------    Down LED28
  62   I  I/O      ----------------    Down LED29
  58   I  I/O   1  -B--------------    Down S1_NC
  59   I  I/O   1  -B--------------    Down S1_NO
  60   I  I/O      ----------------    Down S2_NC
  61   I  I/O   4  -----FG-------OP    Down S2_NO
-------------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
  98   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS2a
  97   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS2b
  96   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS2c
  95   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS2d
  94   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS2e
  93   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS2f
  88   L  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS2g
 125   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3a
 124   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3b
 123   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3c
 122   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3d
 121   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3e
 120   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3f
 116   O  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS3g
  44   G  3  -   2  1 DFF  *   S            ----------------  Fast   Down DIS4a
  48   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS4b
  49   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS4c
  50   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS4d
  51   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS4e
  52   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS4f
  53   H  3  -   1  1 DFF  *   S            ----------------  Fast   Down DIS4g
  40   G  2  1   1  1 COM                   ----------------  Fast   Down LED0
  39   G  2  1   1  1 COM                   ----------------  Fast   Down LED1
 135   A  8  -   4  1 DFF  *   S         2  AB--------------  Fast   Down LED10
 134   A  8  -   4  1 DFF  *   S         2  AB--------------  Fast   Down LED11
 133   A  8  -   4  1 DFF  *   S         2  AB--------------  Fast   Down LED12
 132   A  8  -   4  1 DFF  *   S         2  AB--------------  Fast   Down LED13
 131   A  8  -   4  1 DFF  *   S         2  AB--------------  Fast   Down LED14
 130   A  8  -   4  1 DFF  *   S         1  A---------------  Fast   Down LED15
 140   B  6  -   3  1 DFF      R         1  -B--------------  Fast   Down LED16
 141   B  3  -   1  1 COM                   ----------------  Fast   Down LED17
 142   B  4  -   2  1 COM                   ----------------  Fast   Down LED18
  33   F  2  1   1  1 COM                   ----------------  Fast   Down LED2
  32   F  2  1   1  1 COM                   ----------------  Fast   Down LED3
  31   F  2  1   1  1 COM                   ----------------  Fast   Down LED4
  30   F  2  1   1  1 COM                   ----------------  Fast   Down LED5
  29   F  2  1   1  1 COM                   ----------------  Fast   Down LED6
  28   F  2  1   1  1 COM                   ----------------  Fast   Down LED7
 139   B 13  -   6  2 DFF    * R         1  -B--------------  Fast   Down LED8
 138   B  8  -   5  1 DFF  *   S         2  AB--------------  Fast   Down LED9
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
---------------------------------------------------------------------
12   B  2  -   1  1 DFF  * * R       6  AB---FG-------OP  BFC
 3   P 11  -   8  2 DFF    * R       6  AB---FG-------OP  Q0
 3   F 11  -   8  2 DFF    * R       6  AB---FG-------OP  Q1
 6   G 11  -   7  2 DFF    * R       6  AB---FG-------OP  Q2
11   O 15  -  18  4 DFF    * R       6  AB---FG-------OP  Q3
 5   M  3  -   1  1 DFF    * R       1  ---------------P  RDIS2a
 7   M  3  -   1  1 DFF    * R       1  ---------------P  RDIS2b
 9   M  3  -   1  1 DFF    * R       1  ---------------P  RDIS2c
10   M  3  -   1  1 DFF    * R       1  ---------------P  RDIS2d
11   M  3  -   1  1 DFF    * R       1  ---------------P  RDIS2e
13   M  3  -   1  1 DFF    * R       1  ---------------P  RDIS2f
10   L  3  -   1  1 DFF    * R       1  --------------O-  RDIS2g
 5   P  3  -   1  1 DFF    * R       1  ------G---------  RDIS3a
 7   P  3  -   1  1 DFF    * R       1  -------H--------  RDIS3b
 9   P  3  -   1  1 DFF    * R       1  -------H--------  RDIS3c
10   P  3  -   1  1 DFF    * R       1  -------H--------  RDIS3d
11   P  3  -   1  1 DFF    * R       1  -------H--------  RDIS3e
13   P  3  -   1  1 DFF    * R       1  -------H--------  RDIS3f
 5   O  3  -   1  1 DFF    * R       1  -------H--------  RDIS3g
 1   E  7  -   6  2 DFF  *   S       4  ----E-G-----M-O-  X0
 3   M  5  -   2  1 DFF  *   S       6  -----FG----LM-OP  X1
 1   L  5  -   2  1 DFF  *   S       4  ----EF-----L--O-  X2
 3   L  5  -   2  1 DFF  *   S       6  ----EFG----L--OP  X3
10   E  5  -   2  1 DFF  *   S       5  ----EFG--J----O-  X4
 3   J  5  -   2  1 DFF  *   S       5  -----FG--J----OP  X5
 9   J  5  -   2  1 DFF  *   S       5  -----FGH-J----O-  X6
12   H  5  -   2  1 DFF  *   S       3  -----F-H-------P  X7
15   F  0  -   0  1 COM              1  ----E-----------  _dup_osc_dis
15   C  0  -   0  1 COM                 ----------------  osc_dis
 3   E  2  -   3  1 DFF      R       1  ----E-----------  timdiv1
 6   E  2  -   3  1 DFF      R       9  -B--E-GH-J-LM-OP  timdiv2
15   F  0  -   0  0 COM              1  ----E-----------  tmr_out
---------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~

BFC.D = 0 ; (0 pterm, 0 signal)
BFC.C = 0 ; (0 pterm, 0 signal)
BFC.AR = !S1_NC ; (1 pterm, 1 signal)
BFC.AP = !S1_NO ; (1 pterm, 1 signal)

DIS2a.D = DIS1a ; (1 pterm, 1 signal)
DIS2a.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS2a.AP = DIP7 ; (1 pterm, 1 signal)

DIS2b.D = DIS1b ; (1 pterm, 1 signal)
DIS2b.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS2b.AP = DIP7 ; (1 pterm, 1 signal)

DIS2c.D = DIS1c ; (1 pterm, 1 signal)
DIS2c.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS2c.AP = DIP7 ; (1 pterm, 1 signal)

DIS2d.D = DIS1d ; (1 pterm, 1 signal)
DIS2d.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS2d.AP = DIP7 ; (1 pterm, 1 signal)

DIS2e.D = DIS1e ; (1 pterm, 1 signal)
DIS2e.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS2e.AP = DIP7 ; (1 pterm, 1 signal)

DIS2f.D = DIS1f ; (1 pterm, 1 signal)
DIS2f.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS2f.AP = DIP7 ; (1 pterm, 1 signal)

DIS2g.D = DIS1g ; (1 pterm, 1 signal)
DIS2g.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS2g.AP = DIP7 ; (1 pterm, 1 signal)

DIS3a.D = !RDIS2a.Q ; (1 pterm, 1 signal)
DIS3a.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3a.AP = DIP7 ; (1 pterm, 1 signal)

DIS3b.D = !RDIS2b.Q ; (1 pterm, 1 signal)
DIS3b.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3b.AP = DIP7 ; (1 pterm, 1 signal)

DIS3c.D = !RDIS2c.Q ; (1 pterm, 1 signal)
DIS3c.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3c.AP = DIP7 ; (1 pterm, 1 signal)

DIS3d.D = !RDIS2d.Q ; (1 pterm, 1 signal)
DIS3d.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3d.AP = DIP7 ; (1 pterm, 1 signal)

DIS3e.D = !RDIS2e.Q ; (1 pterm, 1 signal)
DIS3e.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3e.AP = DIP7 ; (1 pterm, 1 signal)

DIS3f.D = !RDIS2f.Q ; (1 pterm, 1 signal)
DIS3f.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3f.AP = DIP7 ; (1 pterm, 1 signal)

DIS3g.D = !RDIS2g.Q ; (1 pterm, 1 signal)
DIS3g.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS3g.AP = DIP7 ; (1 pterm, 1 signal)

DIS4a.D = !RDIS3a.Q ; (1 pterm, 1 signal)
DIS4a.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS4a.AP = DIP7 ; (1 pterm, 1 signal)

DIS4b.D = !RDIS3b.Q ; (1 pterm, 1 signal)
DIS4b.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS4b.AP = DIP7 ; (1 pterm, 1 signal)

DIS4c.D = !RDIS3c.Q ; (1 pterm, 1 signal)
DIS4c.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS4c.AP = DIP7 ; (1 pterm, 1 signal)

DIS4d.D = !RDIS3d.Q ; (1 pterm, 1 signal)
DIS4d.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS4d.AP = DIP7 ; (1 pterm, 1 signal)

DIS4e.D = !RDIS3e.Q ; (1 pterm, 1 signal)
DIS4e.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS4e.AP = DIP7 ; (1 pterm, 1 signal)

DIS4f.D = !RDIS3f.Q ; (1 pterm, 1 signal)
DIS4f.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS4f.AP = DIP7 ; (1 pterm, 1 signal)

DIS4g.D = !RDIS3g.Q ; (1 pterm, 1 signal)
DIS4g.C = timdiv2.Q ; (1 pterm, 1 signal)
DIS4g.AP = DIP7 ; (1 pterm, 1 signal)

LED0 = !( DIP1 & X0.Q ) ; (1 pterm, 2 signals)

LED1 = !( DIP1 & X1.Q ) ; (1 pterm, 2 signals)

LED10.D.X1 = LED9.Q & !Q3.Q
    # !LED9.Q & LED10.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q
    # LED9.Q & !LED10.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q ; (3 pterms, 6 signals)
LED10.D.X2 = LED10.Q & Q3.Q ; (1 pterm, 2 signals)
LED10.C = BFC.Q ; (1 pterm, 1 signal)
LED10.AP = DIP7 ; (1 pterm, 1 signal)

LED11.D.X1 = LED10.Q & !Q3.Q
    # !LED10.Q & LED11.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q
    # LED10.Q & !LED11.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q ; (3 pterms, 6 signals)
LED11.D.X2 = LED11.Q & Q3.Q ; (1 pterm, 2 signals)
LED11.C = BFC.Q ; (1 pterm, 1 signal)
LED11.AP = DIP7 ; (1 pterm, 1 signal)

LED12.D.X1 = LED11.Q & !Q3.Q
    # !LED11.Q & LED12.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q
    # LED11.Q & !LED12.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q ; (3 pterms, 6 signals)
LED12.D.X2 = LED12.Q & Q3.Q ; (1 pterm, 2 signals)
LED12.C = BFC.Q ; (1 pterm, 1 signal)
LED12.AP = DIP7 ; (1 pterm, 1 signal)

LED13.D.X1 = LED12.Q & !Q3.Q
    # !LED12.Q & LED13.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q
    # LED12.Q & !LED13.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q ; (3 pterms, 6 signals)
LED13.D.X2 = LED13.Q & Q3.Q ; (1 pterm, 2 signals)
LED13.C = BFC.Q ; (1 pterm, 1 signal)
LED13.AP = DIP7 ; (1 pterm, 1 signal)

LED14.D.X1 = LED13.Q & !Q3.Q
    # !LED13.Q & LED14.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q
    # LED13.Q & !LED14.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q ; (3 pterms, 6 signals)
LED14.D.X2 = LED14.Q & Q3.Q ; (1 pterm, 2 signals)
LED14.C = BFC.Q ; (1 pterm, 1 signal)
LED14.AP = DIP7 ; (1 pterm, 1 signal)

LED15.D.X1 = LED14.Q & !Q3.Q
    # !LED14.Q & LED15.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q
    # LED14.Q & !LED15.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q ; (3 pterms, 6 signals)
LED15.D.X2 = LED15.Q & Q3.Q ; (1 pterm, 2 signals)
LED15.C = BFC.Q ; (1 pterm, 1 signal)
LED15.AP = DIP7 ; (1 pterm, 1 signal)

LED16.D = !( LED16.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q ) ; (1 pterm, 5 signals)
LED16.C = timdiv2.Q ; (1 pterm, 1 signal)

LED17 = !Q1.Q & !Q2.Q & Q3.Q ; (1 pterm, 3 signals)

LED18 = Q0.Q & !Q1.Q & !Q2.Q
    # !Q3.Q ; (2 pterms, 4 signals)

LED2 = !( DIP1 & X2.Q ) ; (1 pterm, 2 signals)

LED3 = !( DIP1 & X3.Q ) ; (1 pterm, 2 signals)

LED4 = !( DIP1 & X4.Q ) ; (1 pterm, 2 signals)

LED5 = !( DIP1 & X5.Q ) ; (1 pterm, 2 signals)

LED6 = !( DIP1 & X6.Q ) ; (1 pterm, 2 signals)

LED7 = !( DIP1 & X7.Q ) ; (1 pterm, 2 signals)

LED8.D = !( LED8.Q & LED9.Q & LED10.Q & LED11.Q & LED12.Q & LED13.Q & LED14.Q
       & Q0.Q & !Q1.Q & !Q2.Q
    # LED8.Q & LED9.Q & LED10.Q & LED11.Q & LED12.Q & LED13.Q & LED14.Q
       & !Q3.Q
    # !LED8.Q & Q1.Q & Q3.Q
    # !LED8.Q & Q2.Q & Q3.Q
    # !LED8.Q & !Q0.Q & Q3.Q ) ; (5 pterms, 11 signals)
LED8.C = BFC.Q ; (1 pterm, 1 signal)
LED8.AR = DIP7 ; (1 pterm, 1 signal)

LED9.D.X1 = LED8.Q & !Q3.Q
    # !LED8.Q & LED9.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q
    # LED8.Q & !LED9.Q & Q0.Q & !Q1.Q & !Q2.Q & Q3.Q ; (3 pterms, 6 signals)
LED9.D.X2 = LED9.Q & Q3.Q ; (1 pterm, 2 signals)
LED9.C = BFC.Q ; (1 pterm, 1 signal)
LED9.AP = DIP7 ; (1 pterm, 1 signal)

Q0.D.X1 = !Q0.Q & !Q3.Q
    # X1.Q & !Q1.Q & !Q2.Q & !Q3.Q
    # X3.Q & Q1.Q & !Q2.Q & !Q3.Q
    # X7.Q & Q1.Q & Q2.Q & !Q3.Q
    # X5.Q & !Q1.Q & Q2.Q & !Q3.Q
    # Q0.Q & !Q1.Q & !Q2.Q & Q3.Q ; (6 pterms, 8 signals)
Q0.D.X2 = !S2_NO & Q0.Q & !Q3.Q ; (1 pterm, 3 signals)
Q0.C = BFC.Q ; (1 pterm, 1 signal)
Q0.AR = DIP7 ; (1 pterm, 1 signal)

Q1.D = !S2_NO & X2.Q & !Q0.Q & Q1.Q & !Q2.Q & !Q3.Q
    # !S2_NO & X6.Q & !Q0.Q & Q1.Q & Q2.Q & !Q3.Q
    # !S2_NO & X1.Q & Q0.Q & !Q1.Q & !Q2.Q & !Q3.Q
    # !S2_NO & X5.Q & Q0.Q & !Q1.Q & Q2.Q & !Q3.Q
    # S2_NO & !X2.Q & !Q0.Q & Q1.Q & !Q2.Q & !Q3.Q
    # S2_NO & !X6.Q & !Q0.Q & Q1.Q & Q2.Q & !Q3.Q
    # S2_NO & !X1.Q & Q0.Q & !Q1.Q & !Q2.Q & !Q3.Q
    # S2_NO & !X5.Q & Q0.Q & !Q1.Q & Q2.Q & !Q3.Q ; (8 pterms, 9 signals)
Q1.C = BFC.Q ; (1 pterm, 1 signal)
Q1.AR = DIP7 ; (1 pterm, 1 signal)

Q2.D.X1 = !S2_NO & Q0.Q & Q1.Q & Q2.Q & !Q3.Q
    # !S2_NO & X3.Q & Q0.Q & Q1.Q & !Q3.Q
    # !X5.Q & Q0.Q & !Q1.Q & Q2.Q & !Q3.Q
    # !X6.Q & !Q0.Q & Q1.Q & Q2.Q & !Q3.Q
    # !X4.Q & !Q0.Q & !Q1.Q & Q2.Q & !Q3.Q
    # S2_NO & !X3.Q & Q0.Q & Q1.Q & !Q2.Q & !Q3.Q ; (6 pterms, 9 signals)
Q2.D.X2 = !S2_NO & Q2.Q & !Q3.Q ; (1 pterm, 3 signals)
Q2.C = BFC.Q ; (1 pterm, 1 signal)
Q2.AR = DIP7 ; (1 pterm, 1 signal)

Q3.D = !S2_NO & !X4.Q & !Q0.Q & !Q1.Q & Q2.Q & !Q3.Q
    # !S2_NO & !X6.Q & Q1.Q & Q2.Q & !Q3.Q
    # S2_NO & X4.Q & !Q0.Q & !Q1.Q & Q2.Q & !Q3.Q
    # !S2_NO & !X0.Q & !Q0.Q & !Q1.Q & !Q2.Q & !Q3.Q
    # !S2_NO & !X2.Q & !Q0.Q & Q1.Q & !Q2.Q & !Q3.Q
    # S2_NO & X0.Q & !Q0.Q & !Q1.Q & !Q2.Q & !Q3.Q
    # S2_NO & X2.Q & !Q0.Q & Q1.Q & !Q2.Q & !Q3.Q
    # !S2_NO & !X5.Q & Q0.Q & Q2.Q & !Q3.Q
    # !S2_NO & !X1.Q & Q0.Q & !Q1.Q & !Q2.Q
    # !S2_NO & !X3.Q & Q0.Q & Q1.Q & !Q3.Q
    # S2_NO & X3.Q & Q0.Q & Q1.Q & !Q3.Q
    # S2_NO & X1.Q & Q0.Q & !Q1.Q & !Q2.Q
    # S2_NO & X6.Q & Q1.Q & Q2.Q & !Q3.Q
    # S2_NO & X5.Q & Q0.Q & Q2.Q & !Q3.Q
    # Q0.Q & !Q1.Q & !Q2.Q & Q3.Q
    # Q0.Q & Q1.Q & Q2.Q & !Q3.Q
    # !DIP2 & !Q1.Q & !Q2.Q & Q3.Q ; (17 pterms, 13 signals)
Q3.C = BFC.Q ; (1 pterm, 1 signal)
Q3.AR = DIP7 ; (1 pterm, 1 signal)

RDIS2a.D = !DIS1a ; (1 pterm, 1 signal)
RDIS2a.C = timdiv2.Q ; (1 pterm, 1 signal)
RDIS2a.AR = DIP7 ; (1 pterm, 1 signal)

RDIS2b.D = !DIS1b ; (1 pterm, 1 signal)
RDIS2b.C = timdiv2.Q ; (1 pterm, 1 signal)
RDIS2b.AR = DIP7 ; (1 pterm, 1 signal)

RDIS2c.D = !DIS1c ; (1 pterm, 1 signal)
RDIS2c.C = timdiv2.Q ; (1 pterm, 1 signal)
RDIS2c.AR = DIP7 ; (1 pterm, 1 signal)

RDIS2d.D = !DIS1d ; (1 pterm, 1 signal)
RDIS2d.C = timdiv2.Q ; (1 pterm, 1 signal)
RDIS2d.AR = DIP7 ; (1 pterm, 1 signal)

RDIS2e.D = !DIS1e ; (1 pterm, 1 signal)
RDIS2e.C = timdiv2.Q ; (1 pterm, 1 signal)
RDIS2e.AR = DIP7 ; (1 pterm, 1 signal)

RDIS2f.D = !DIS1f ; (1 pterm, 1 signal)
RDIS2f.C = timdiv2.Q ; (1 pterm, 1 signal)
RDIS2f.AR = DIP7 ; (1 pterm, 1 signal)

RDIS2g.D = !DIS1g ; (1 pterm, 1 signal)
RDIS2g.C = timdiv2.Q ; (1 pterm, 1 signal)
RDIS2g.AR = DIP7 ; (1 pterm, 1 signal)

RDIS3a.D = RDIS2a.Q ; (1 pterm, 1 signal)
RDIS3a.C = timdiv2.Q ; (1 pterm, 1 signal)
RDIS3a.AR = DIP7 ; (1 pterm, 1 signal)

RDIS3b.D = RDIS2b.Q ; (1 pterm, 1 signal)
RDIS3b.C = timdiv2.Q ; (1 pterm, 1 signal)
RDIS3b.AR = DIP7 ; (1 pterm, 1 signal)

RDIS3c.D = RDIS2c.Q ; (1 pterm, 1 signal)
RDIS3c.C = timdiv2.Q ; (1 pterm, 1 signal)
RDIS3c.AR = DIP7 ; (1 pterm, 1 signal)

RDIS3d.D = RDIS2d.Q ; (1 pterm, 1 signal)
RDIS3d.C = timdiv2.Q ; (1 pterm, 1 signal)
RDIS3d.AR = DIP7 ; (1 pterm, 1 signal)

RDIS3e.D = RDIS2e.Q ; (1 pterm, 1 signal)
RDIS3e.C = timdiv2.Q ; (1 pterm, 1 signal)
RDIS3e.AR = DIP7 ; (1 pterm, 1 signal)

RDIS3f.D = RDIS2f.Q ; (1 pterm, 1 signal)
RDIS3f.C = timdiv2.Q ; (1 pterm, 1 signal)
RDIS3f.AR = DIP7 ; (1 pterm, 1 signal)

RDIS3g.D = RDIS2g.Q ; (1 pterm, 1 signal)
RDIS3g.C = timdiv2.Q ; (1 pterm, 1 signal)
RDIS3g.AR = DIP7 ; (1 pterm, 1 signal)

X0.D.X1 = !DIP0 & X0.Q
    # X0.Q & X2.Q & X3.Q
    # !X0.Q & !X2.Q & X3.Q
    # X0.Q & !X2.Q & !X3.Q
    # !X0.Q & X2.Q & !X3.Q ; (5 pterms, 4 signals)
X0.D.X2 = DIP0 & X4.Q ; (1 pterm, 2 signals)
X0.C = timdiv2.Q ; (1 pterm, 1 signal)
X0.AP = DIP7 ; (1 pterm, 1 signal)

X1.D = DIP0 & X0.Q
    # !DIP0 & X1.Q ; (2 pterms, 3 signals)
X1.C = timdiv2.Q ; (1 pterm, 1 signal)
X1.AP = DIP7 ; (1 pterm, 1 signal)

X2.D = !DIP0 & X2.Q
    # DIP0 & X1.Q ; (2 pterms, 3 signals)
X2.C = timdiv2.Q ; (1 pterm, 1 signal)
X2.AP = DIP7 ; (1 pterm, 1 signal)

X3.D = !DIP0 & X3.Q
    # DIP0 & X2.Q ; (2 pterms, 3 signals)
X3.C = timdiv2.Q ; (1 pterm, 1 signal)
X3.AP = DIP7 ; (1 pterm, 1 signal)

X4.D = !DIP0 & X4.Q
    # DIP0 & X3.Q ; (2 pterms, 3 signals)
X4.C = timdiv2.Q ; (1 pterm, 1 signal)
X4.AP = DIP7 ; (1 pterm, 1 signal)

X5.D = DIP0 & X4.Q
    # !DIP0 & X5.Q ; (2 pterms, 3 signals)
X5.C = timdiv2.Q ; (1 pterm, 1 signal)
X5.AP = DIP7 ; (1 pterm, 1 signal)

X6.D = DIP0 & X5.Q
    # !DIP0 & X6.Q ; (2 pterms, 3 signals)
X6.C = timdiv2.Q ; (1 pterm, 1 signal)
X6.AP = DIP7 ; (1 pterm, 1 signal)

X7.D = DIP0 & X6.Q
    # !DIP0 & X7.Q ; (2 pterms, 3 signals)
X7.C = timdiv2.Q ; (1 pterm, 1 signal)
X7.AP = DIP7 ; (1 pterm, 1 signal)

_dup_osc_dis = 0 ; (0 pterm, 0 signal)

osc_dis = 0 ; (0 pterm, 0 signal)

timdiv1.D = !timdiv1.Q ; (1 pterm, 1 signal)
timdiv1.C = tmr_out ; (1 pterm, 1 signal)

timdiv2.D = !timdiv2.Q ; (1 pterm, 1 signal)
timdiv2.C = timdiv1.Q ; (1 pterm, 1 signal)




