INFO-FLOW: Workspace /home/manolis/HLS_code/SLDA_final/solution1 opened at Sun Sep 10 13:45:53 EEST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.37 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute         config_chip_info -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP 2520} {BRAM 1824} {URAM 0} 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         config_library_info -library zynquplus_medium 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu9eg:-ffvb1156:-2-e 
Execute         import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       add_library done; 0.19 sec.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.61 sec.
Execute     ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute     config_chip_info -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP 2520} {BRAM 1824} {URAM 0} 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/manolis/HLS_code/SLDA_final.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/manolis/HLS_code/SLDA_final.zip
Execute     config_export -output=/home/manolis/HLS_code/SLDA_final.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.96 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/Xilinx/Vivado/2020.2/data:/tools/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu9eg-ffvb1156-2-e 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data resources 
Execute       config_chip_info -resource {SLICE 34260} {LUT 274080} {FF 548160} {DSP 2520} {BRAM 1824} {URAM 0} 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_library_info -library zynquplus_medium 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu9eg:-ffvb1156:-2-e 
Execute       import_lib /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.15 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output /home/manolis/HLS_code/SLDA_final.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/manolis/HLS_code/SLDA_final.zip -rtl verilog 
Execute   set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
Execute   source ./SLDA_final/solution1/directives.tcl 
Execute     set_directive_top -name SLDA_final SLDA_final 
INFO: [HLS 200-1510] Running: set_directive_top -name SLDA_final SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.906 MB.
INFO: [HLS 200-10] Analyzing design file 'SLDA_final.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling SLDA_final.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang SLDA_final.cpp -foptimization-record-file=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.SLDA_final.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.pp.0.cpp > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.SLDA_final.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.SLDA_final.cpp.err.log 
Command       ap_eval done; 0.12 sec.
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top SLDA_final -name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/.systemc_flag -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.18 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/all.directive.json -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.99 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.89 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 8.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang-tidy.SLDA_final.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang-tidy.SLDA_final.pp.0.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang-tidy.SLDA_final.pp.0.cpp.err.log 
Command         ap_eval done; 6.54 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 6.95 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.SLDA_final.pp.0.cpp.diag.yml /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.SLDA_final.pp.0.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.SLDA_final.pp.0.cpp.err.log 
Command       ap_eval done; 2.89 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: SLDA_final.cpp:22:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: SLDA_final.cpp:22:36
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: SLDA_final.cpp:24:2
Execute       send_msg_by_id WARNING @200-471@%s%s 3 SLDA_final.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file SLDA_final.cpp
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.SLDA_final.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.bc > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.SLDA_final.pp.0.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.SLDA_final.pp.0.cpp.err.log 
Command       ap_eval done; 2.85 sec.
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
INFO: [HLS 200-10] Analyzing design file 'mat_vec_mult_streaming.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling mat_vec_mult_streaming.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang mat_vec_mult_streaming.cpp -foptimization-record-file=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.mat_vec_mult_streaming.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/mat_vec_mult_streaming.pp.0.cpp > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.mat_vec_mult_streaming.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.mat_vec_mult_streaming.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top SLDA_final -name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/mat_vec_mult_streaming.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/.systemc_flag -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/mat_vec_mult_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.04 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/mat_vec_mult_streaming.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/all.directive.json -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/mat_vec_mult_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.54 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/mat_vec_mult_streaming.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/mat_vec_mult_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.62 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/mat_vec_mult_streaming.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang-tidy.mat_vec_mult_streaming.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/mat_vec_mult_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang-tidy.mat_vec_mult_streaming.pp.0.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang-tidy.mat_vec_mult_streaming.pp.0.cpp.err.log 
Command         ap_eval done; 1.03 sec.
Command       clang_tidy done; 1.05 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.mat_vec_mult_streaming.pp.0.cpp.diag.yml /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/mat_vec_mult_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.mat_vec_mult_streaming.pp.0.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.mat_vec_mult_streaming.pp.0.cpp.err.log 
Command       ap_eval done; 0.49 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.mat_vec_mult_streaming.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/mat_vec_mult_streaming.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/mat_vec_mult_streaming.bc > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.mat_vec_mult_streaming.pp.0.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.mat_vec_mult_streaming.pp.0.cpp.err.log 
Command       ap_eval done; 0.56 sec.
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: mat_vec_mult_streaming.cpp:8:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: mat_vec_mult_streaming.cpp:6:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: mat_vec_mult_streaming.cpp:7:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: mat_vec_mult_streaming.cpp:8:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: mat_vec_mult_streaming.cpp:7:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: mat_vec_mult_streaming.cpp:6:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: mat_vec_mult_streaming.cpp:5:9
INFO: [HLS 200-10] Analyzing design file 'matrix_matrix_mult_streaming.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling matrix_matrix_mult_streaming.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang matrix_matrix_mult_streaming.cpp -foptimization-record-file=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.matrix_matrix_mult_streaming.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.matrix_matrix_mult_streaming.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.matrix_matrix_mult_streaming.cpp.err.log 
Command       ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top SLDA_final -name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/.systemc_flag -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.14 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/all.directive.json -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.01 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.81 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang-tidy.matrix_matrix_mult_streaming.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang-tidy.matrix_matrix_mult_streaming.pp.0.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang-tidy.matrix_matrix_mult_streaming.pp.0.cpp.err.log 
Command         ap_eval done; 6.19 sec.
Command       clang_tidy done; 6.57 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.matrix_matrix_mult_streaming.pp.0.cpp.diag.yml /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.matrix_matrix_mult_streaming.pp.0.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.matrix_matrix_mult_streaming.pp.0.cpp.err.log 
Command       ap_eval done; 3 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.matrix_matrix_mult_streaming.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/matrix_matrix_mult_streaming.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/matrix_matrix_mult_streaming.bc > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.matrix_matrix_mult_streaming.pp.0.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.matrix_matrix_mult_streaming.pp.0.cpp.err.log 
Command       ap_eval done; 3.13 sec.
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: matrix_matrix_mult_streaming.cpp:14:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: matrix_matrix_mult_streaming.cpp:14:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: matrix_matrix_mult_streaming.cpp:15:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: matrix_matrix_mult_streaming.cpp:15:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: matrix_matrix_mult_streaming.cpp:13:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: matrix_matrix_mult_streaming.cpp:13:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: matrix_matrix_mult_streaming.cpp:13:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: matrix_matrix_mult_streaming.cpp:18:9
INFO: [HLS 200-10] Analyzing design file 'training_module.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling training_module.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang training_module.cpp -foptimization-record-file=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.training_module.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/training_module.pp.0.cpp > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.training_module.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.training_module.cpp.err.log 
Command       ap_eval done; 0.11 sec.
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top SLDA_final -name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/training_module.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/.systemc_flag -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/training_module.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.99 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/training_module.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/all.directive.json -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/training_module.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.96 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/training_module.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/training_module.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.15 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 7.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/training_module.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang-tidy.training_module.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/training_module.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang-tidy.training_module.pp.0.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang-tidy.training_module.pp.0.cpp.err.log 
Command         ap_eval done; 6.15 sec.
Command       clang_tidy done; 6.57 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.training_module.pp.0.cpp.diag.yml /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/training_module.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.training_module.pp.0.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.training_module.pp.0.cpp.err.log 
Command       ap_eval done; 2.88 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.training_module.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/training_module.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/training_module.bc > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.training_module.pp.0.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.training_module.pp.0.cpp.err.log 
Command       ap_eval done; 2.91 sec.
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: training_module.cpp:8:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: training_module.cpp:7:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: training_module.cpp:8:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: training_module.cpp:7:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: training_module.cpp:6:9
INFO: [HLS 200-10] Analyzing design file 'vec_vec_op_streaming.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling vec_vec_op_streaming.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang vec_vec_op_streaming.cpp -foptimization-record-file=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.vec_vec_op_streaming.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/vec_vec_op_streaming.pp.0.cpp > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.vec_vec_op_streaming.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.vec_vec_op_streaming.cpp.err.log 
WARNING: [HLS 207-910] 'INLINE' macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9
INFO: [HLS 207-71] previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top SLDA_final -name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
INFO-FLOW: Setting directive 'TOP' name=SLDA_final 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/vec_vec_op_streaming.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/.systemc_flag -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/vec_vec_op_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.51 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/vec_vec_op_streaming.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/all.directive.json -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/vec_vec_op_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.52 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/vec_vec_op_streaming.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/vec_vec_op_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.93 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/vec_vec_op_streaming.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang-tidy.vec_vec_op_streaming.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/vec_vec_op_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang-tidy.vec_vec_op_streaming.pp.0.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang-tidy.vec_vec_op_streaming.pp.0.cpp.err.log 
Command         ap_eval done; 1.25 sec.
Command       clang_tidy done; 1.32 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.vec_vec_op_streaming.pp.0.cpp.diag.yml /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/vec_vec_op_streaming.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.vec_vec_op_streaming.pp.0.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.vec_vec_op_streaming.pp.0.cpp.err.log 
Command       ap_eval done; 0.5 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.vec_vec_op_streaming.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/vec_vec_op_streaming.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/vec_vec_op_streaming.bc > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.vec_vec_op_streaming.pp.0.cpp.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.vec_vec_op_streaming.pp.0.cpp.err.log 
Command       ap_eval done; 0.53 sec.
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: vec_vec_op_streaming.cpp:7:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: vec_vec_op_streaming.cpp:8:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: vec_vec_op_streaming.cpp:9:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: vec_vec_op_streaming.cpp:9:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: vec_vec_op_streaming.cpp:8:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: vec_vec_op_streaming.cpp:7:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: vec_vec_op_streaming.cpp:6:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 77.61 seconds. CPU system time: 3.35 seconds. Elapsed time: 80.44 seconds; current allocated memory: 196.331 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.g.bc" "/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/mat_vec_mult_streaming.g.bc" "/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/matrix_matrix_mult_streaming.g.bc" "/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/training_module.g.bc" "/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/vec_vec_op_streaming.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.g.bc /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/mat_vec_mult_streaming.g.bc /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/matrix_matrix_mult_streaming.g.bc /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/training_module.g.bc /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/vec_vec_op_streaming.g.bc -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.0.bc > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.28 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.28 sec.
Execute       run_link_or_opt -opt -out /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=SLDA_final -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=SLDA_final -reflow-float-conversion -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.87 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.87 sec.
Execute       run_link_or_opt -out /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
Execute       run_link_or_opt -opt -out /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=SLDA_final 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=SLDA_final -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=SLDA_final -mllvm -hls-db-dir -mllvm /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.lto.bc > /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 1.5 sec.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<128>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<128>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<128>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<128>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<128>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<128>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>::read()' into 'init_module(hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>&)' (SLDA_final.cpp:40:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>::read()' into 'update_means(hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>&)' (training_module.cpp:26:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>::read()' into 'update_means(hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>&)' (training_module.cpp:32:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>::read()' into 'compute_scores(hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>&, ap_int<32>*)' (matrix_matrix_mult_streaming.cpp:154:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_2' (training_module.cpp:29:19) in function 'update_means' completely with a factor of 10 (training_module.cpp:29:19)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_82_3' (matrix_matrix_mult_streaming.cpp:82:34) in function 'compute_weights_with_matrix_mult' partially with a factor of 32 (matrix_matrix_mult_streaming.cpp:82:34)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_123_2' (matrix_matrix_mult_streaming.cpp:123:31) in function 'compute_biases_with_multiple_dot_products' partially with a factor of 32 (matrix_matrix_mult_streaming.cpp:123:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_2' (matrix_matrix_mult_streaming.cpp:162:21) in function 'compute_scores' completely with a factor of 1 (matrix_matrix_mult_streaming.cpp:162:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int.14s' into 'compute_scores(hls::stream<hls::axis<ap_int<128>, 2ul, 5ul, 6ul>, 0>&, ap_int<32>*) (.1)' (matrix_matrix_mult_streaming.cpp:175:13)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.66 seconds. CPU system time: 0.31 seconds. Elapsed time: 6.97 seconds; current allocated memory: 201.048 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 201.050 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top SLDA_final -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.0.bc -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.57 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 230.931 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.1.bc -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.07 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_ref.h:640: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 278.342 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.g.1.bc to /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.o.1.bc -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ready' (SLDA_final.cpp:8) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'complete' (SLDA_final.cpp:8) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_1' in function 'compute_scores' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' in function 'init_module' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' in function 'update_means' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_3' in function 'update_means' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_3' in function 'update_means' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_3' in function 'update_means' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_3' in function 'update_means' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_3' in function 'update_means' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_3' in function 'update_means' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_3' in function 'update_means' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_3' in function 'update_means' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_3' in function 'update_means' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_3' in function 'update_means' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_77_1' (matrix_matrix_mult_streaming.cpp:77) in function 'compute_weights_with_matrix_mult' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_82_3' (matrix_matrix_mult_streaming.cpp:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'SCORES_LOOP' (matrix_matrix_mult_streaming.cpp:161) in function 'compute_scores' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BIASES_LOOP' (matrix_matrix_mult_streaming.cpp:121) in function 'compute_biases_with_multiple_dot_products' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_123_2' (matrix_matrix_mult_streaming.cpp:125) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_82_3' (matrix_matrix_mult_streaming.cpp:84) in function 'compute_weights_with_matrix_mult' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.2' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_91_4' (matrix_matrix_mult_streaming.cpp:80) in function 'compute_weights_with_matrix_mult' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.4' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.5' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.7' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.8' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.10' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.11' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.13' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.14' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.16' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.17' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.19' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.20' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.22' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.23' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.25' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.26' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.28' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.29' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.31' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.32' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.34' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.35' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.37' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.38' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.40' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.41' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.43' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.44' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.46' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.47' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.49' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.50' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.52' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.53' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.55' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.56' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.58' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.59' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.61' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.62' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.64' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.65' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.67' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.68' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.70' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.71' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.73' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.74' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.76' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.77' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.79' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.80' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.82' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.83' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.85' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.86' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.88' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.89' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.91' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.92' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.94' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.95' in function 'compute_weights_with_matrix_mult' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_164_3' (matrix_matrix_mult_streaming.cpp:165) in function 'compute_scores' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_167_4' in function 'compute_scores' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_2' (matrix_matrix_mult_streaming.cpp:125) in function 'compute_biases_with_multiple_dot_products' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_127_3' in function 'compute_biases_with_multiple_dot_products' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'x1' (matrix_matrix_mult_streaming.cpp:84) automatically.
INFO: [XFORM 203-102] Partitioning array 'x2' (matrix_matrix_mult_streaming.cpp:85) automatically.
WARNING: [HLS 200-914] Completely partitioning array 'means.V'  accessed through non-constant indices on dimension 1 (training_module.cpp:33:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'means.V'  in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'W.V'  accessed through non-constant indices on dimension 2 (matrix_matrix_mult_streaming.cpp:79:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'W.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'b.V'  in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'lambda.V'  accessed through non-constant indices on dimension 2 (SLDA_final.cpp:40:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'lambda.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'means.V'  in dimension 2 completely.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'SLDA_final' (SLDA_final.cpp:8)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'SLDA_final' (SLDA_final.cpp:8), detected/extracted 2 process function(s): 
	 'Block_.split2_proc'
	 'SLDA_update'.
Command         transform done; 287.5 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.10i32P0A.i4' into 'compute_scores' ().
INFO: [XFORM 203-11] Balancing expressions in function 'compute_weights_with_matrix_mult' (matrix_matrix_mult_streaming.cpp:76:50)...1401 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_scores' (matrix_matrix_mult_streaming.cpp:1:26)...189 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_biases_with_multiple_dot_products' (matrix_matrix_mult_streaming.cpp:118:29)...189 expression(s) balanced.
Command         transform done; 83.82 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 371.17 seconds. CPU system time: 0.12 seconds. Elapsed time: 371.34 seconds; current allocated memory: 381.209 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.o.2.bc -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'INIT_LOOP' (SLDA_final.cpp:38:10) in function 'init_module'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHTS_LOOP' (matrix_matrix_mult_streaming.cpp:76:13) in function 'compute_weights_with_matrix_mult'.
INFO: [HLS 200-472] Inferring partial write operation for 'fv.V' (training_module.cpp:26:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lambda.V.0' (SLDA_final.cpp:40:17)
INFO: [HLS 200-472] Inferring partial write operation for 'W.V.0' (matrix_matrix_mult_streaming.cpp:105:21)
INFO: [HLS 200-472] Inferring partial write operation for 'fv_data.V' (matrix_matrix_mult_streaming.cpp:154:14)
INFO: [HLS 200-472] Inferring partial write operation for 'scores' (matrix_matrix_mult_streaming.cpp:175:13)
WARNING: [HLS 200-1450] Process Block_.split2_proc has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process SLDA_update has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process SLDA_update has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
Command         transform done; 39.61 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 39.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 39.61 seconds; current allocated memory: 533.166 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 412.79 sec.
Command     elaborate done; 500.21 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'SLDA_final' ...
Execute       ap_set_top_model SLDA_final 
WARNING: [SYN 201-103] Legalizing function name 'Block_.split2_proc' to 'Block_split2_proc'.
Execute       get_model_list SLDA_final -filter all-wo-channel -topdown 
Execute       preproc_iomode -model SLDA_final 
Execute       preproc_iomode -model SLDA_update 
Execute       preproc_iomode -model compute_scores 
Execute       preproc_iomode -model compute_biases_with_multiple_dot_products 
Execute       preproc_iomode -model compute_weights_with_matrix_mult 
Execute       preproc_iomode -model Block_.split2_proc 
Execute       preproc_iomode -model update_means 
Execute       preproc_iomode -model init_module 
Execute       get_model_list SLDA_final -filter all-wo-channel 
INFO-FLOW: Model list for configure: init_module update_means Block_.split2_proc compute_weights_with_matrix_mult compute_biases_with_multiple_dot_products compute_scores SLDA_update SLDA_final
INFO-FLOW: Configuring Module : init_module ...
Execute       set_default_model init_module 
Execute       apply_spec_resource_limit init_module 
INFO-FLOW: Configuring Module : update_means ...
Execute       set_default_model update_means 
Execute       apply_spec_resource_limit update_means 
INFO-FLOW: Configuring Module : Block_.split2_proc ...
Execute       set_default_model Block_.split2_proc 
Execute       apply_spec_resource_limit Block_.split2_proc 
INFO-FLOW: Configuring Module : compute_weights_with_matrix_mult ...
Execute       set_default_model compute_weights_with_matrix_mult 
Execute       apply_spec_resource_limit compute_weights_with_matrix_mult 
INFO-FLOW: Configuring Module : compute_biases_with_multiple_dot_products ...
Execute       set_default_model compute_biases_with_multiple_dot_products 
Execute       apply_spec_resource_limit compute_biases_with_multiple_dot_products 
INFO-FLOW: Configuring Module : compute_scores ...
Execute       set_default_model compute_scores 
Execute       apply_spec_resource_limit compute_scores 
INFO-FLOW: Configuring Module : SLDA_update ...
Execute       set_default_model SLDA_update 
Execute       apply_spec_resource_limit SLDA_update 
INFO-FLOW: Configuring Module : SLDA_final ...
Execute       set_default_model SLDA_final 
Execute       apply_spec_resource_limit SLDA_final 
INFO-FLOW: Model list for preprocess: init_module update_means Block_.split2_proc compute_weights_with_matrix_mult compute_biases_with_multiple_dot_products compute_scores SLDA_update SLDA_final
INFO-FLOW: Preprocessing Module: init_module ...
Execute       set_default_model init_module 
Execute       cdfg_preprocess -model init_module 
Execute       rtl_gen_preprocess init_module 
INFO-FLOW: Preprocessing Module: update_means ...
Execute       set_default_model update_means 
Execute       cdfg_preprocess -model update_means 
Execute       rtl_gen_preprocess update_means 
INFO-FLOW: Preprocessing Module: Block_.split2_proc ...
Execute       set_default_model Block_.split2_proc 
Execute       cdfg_preprocess -model Block_.split2_proc 
Execute       rtl_gen_preprocess Block_.split2_proc 
INFO-FLOW: Preprocessing Module: compute_weights_with_matrix_mult ...
Execute       set_default_model compute_weights_with_matrix_mult 
Execute       cdfg_preprocess -model compute_weights_with_matrix_mult 
Execute       rtl_gen_preprocess compute_weights_with_matrix_mult 
INFO-FLOW: Preprocessing Module: compute_biases_with_multiple_dot_products ...
Execute       set_default_model compute_biases_with_multiple_dot_products 
Execute       cdfg_preprocess -model compute_biases_with_multiple_dot_products 
Execute       rtl_gen_preprocess compute_biases_with_multiple_dot_products 
INFO-FLOW: Preprocessing Module: compute_scores ...
Execute       set_default_model compute_scores 
Execute       cdfg_preprocess -model compute_scores 
Execute       rtl_gen_preprocess compute_scores 
INFO-FLOW: Preprocessing Module: SLDA_update ...
Execute       set_default_model SLDA_update 
Execute       cdfg_preprocess -model SLDA_update 
Execute       rtl_gen_preprocess SLDA_update 
INFO-FLOW: Preprocessing Module: SLDA_final ...
Execute       set_default_model SLDA_final 
Execute       cdfg_preprocess -model SLDA_final 
Execute       rtl_gen_preprocess SLDA_final 
WARNING: [SYN 201-107] Renaming port name 'SLDA_final/ready' to 'SLDA_final/ready_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: init_module update_means Block_.split2_proc compute_weights_with_matrix_mult compute_biases_with_multiple_dot_products compute_scores SLDA_update SLDA_final
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model init_module 
Execute       schedule -model init_module 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INIT_LOOP_VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'INIT_LOOP_VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 538.094 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/init_module.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/init_module.sched.adb -f 
INFO-FLOW: Finish scheduling init_module.
Execute       set_default_model init_module 
Execute       bind -model init_module 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 539.179 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/init_module.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/init_module.bind.adb -f 
INFO-FLOW: Finish binding init_module.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_means' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model update_means 
Execute       schedule -model update_means 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.29 seconds; current allocated memory: 544.640 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/update_means.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.26 sec.
Execute       db_write -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/update_means.sched.adb -f 
Command       db_write done; 2.27 sec.
INFO-FLOW: Finish scheduling update_means.
Execute       set_default_model update_means 
Execute       bind -model update_means 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.8 seconds; current allocated memory: 562.980 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/update_means.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.34 sec.
Execute       db_write -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/update_means.bind.adb -f 
Command       db_write done; 2.29 sec.
INFO-FLOW: Finish binding update_means.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_.split2_proc 
Execute       schedule -model Block_.split2_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.68 seconds; current allocated memory: 563.788 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/Block_split2_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/Block_split2_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.split2_proc.
Execute       set_default_model Block_.split2_proc 
Execute       bind -model Block_.split2_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 565.629 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/Block_split2_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/Block_split2_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_.split2_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_weights_with_matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_weights_with_matrix_mult 
Execute       schedule -model compute_weights_with_matrix_mult 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHTS_LOOP_VITIS_LOOP_77_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'WEIGHTS_LOOP_VITIS_LOOP_77_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.39 seconds; current allocated memory: 573.647 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_weights_with_matrix_mult.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.44 sec.
Execute       db_write -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_weights_with_matrix_mult.sched.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling compute_weights_with_matrix_mult.
Execute       set_default_model compute_weights_with_matrix_mult 
Execute       bind -model compute_weights_with_matrix_mult 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.73 seconds; current allocated memory: 583.685 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_weights_with_matrix_mult.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.61 sec.
Execute       db_write -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_weights_with_matrix_mult.bind.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish binding compute_weights_with_matrix_mult.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_biases_with_multiple_dot_products' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_biases_with_multiple_dot_products 
Execute       schedule -model compute_biases_with_multiple_dot_products 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIASES_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'BIASES_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.67 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.47 seconds; current allocated memory: 592.397 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.41 sec.
Execute       db_write -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.sched.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling compute_biases_with_multiple_dot_products.
Execute       set_default_model compute_biases_with_multiple_dot_products 
Execute       bind -model compute_biases_with_multiple_dot_products 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.91 seconds. CPU system time: 0 seconds. Elapsed time: 1.91 seconds; current allocated memory: 605.369 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.82 sec.
Execute       db_write -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.bind.adb -f 
Command       db_write done; 0.2 sec.
INFO-FLOW: Finish binding compute_biases_with_multiple_dot_products.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_scores' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_scores 
Execute       schedule -model compute_scores 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_153_1'
INFO: [SCHED 204-61] Pipelining loop 'SCORES_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'SCORES_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.85 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.88 seconds; current allocated memory: 620.362 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_scores.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.49 sec.
Execute       db_write -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_scores.sched.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling compute_scores.
Execute       set_default_model compute_scores 
Execute       bind -model compute_scores 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.95 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.57 seconds; current allocated memory: 629.598 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_scores.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.82 sec.
Execute       db_write -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_scores.bind.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish binding compute_scores.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SLDA_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SLDA_update 
Execute       schedule -model SLDA_update 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.05 seconds; current allocated memory: 630.332 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_update.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_update.sched.adb -f 
INFO-FLOW: Finish scheduling SLDA_update.
Execute       set_default_model SLDA_update 
Execute       bind -model SLDA_update 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.14 seconds; current allocated memory: 633.252 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_update.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.01 sec.
Execute       db_write -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_update.bind.adb -f 
INFO-FLOW: Finish binding SLDA_update.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SLDA_final' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SLDA_final 
Execute       schedule -model SLDA_final 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.27 seconds; current allocated memory: 633.633 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.sched.adb -f 
INFO-FLOW: Finish scheduling SLDA_final.
Execute       set_default_model SLDA_final 
Execute       bind -model SLDA_final 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.78 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.82 seconds. CPU system time: 0 seconds. Elapsed time: 2.81 seconds; current allocated memory: 636.526 MB.
Execute       syn_report -verbosereport -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.13 sec.
Execute       db_write -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.bind.adb -f 
INFO-FLOW: Finish binding SLDA_final.
Execute       get_model_list SLDA_final -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess init_module 
Execute       rtl_gen_preprocess update_means 
Execute       rtl_gen_preprocess Block_.split2_proc 
Execute       rtl_gen_preprocess compute_weights_with_matrix_mult 
Execute       rtl_gen_preprocess compute_biases_with_multiple_dot_products 
Execute       rtl_gen_preprocess compute_scores 
Execute       rtl_gen_preprocess SLDA_update 
Execute       rtl_gen_preprocess SLDA_final 
INFO-FLOW: Model list for RTL generation: init_module update_means Block_.split2_proc compute_weights_with_matrix_mult compute_biases_with_multiple_dot_products compute_scores SLDA_update SLDA_final
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model init_module -top_prefix SLDA_final_ -sub_prefix SLDA_final_ -mg_file /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/init_module.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.21 seconds. CPU system time: 0 seconds. Elapsed time: 4.21 seconds; current allocated memory: 638.022 MB.
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.rtl_wrap.cfg.tcl 
Execute       gen_rtl init_module -style xilinx -f -lang vhdl -o /home/manolis/HLS_code/SLDA_final/solution1/syn/vhdl/SLDA_final_init_module 
Execute       gen_rtl init_module -style xilinx -f -lang vlog -o /home/manolis/HLS_code/SLDA_final/solution1/syn/verilog/SLDA_final_init_module 
Execute       syn_report -csynth -model init_module -o /home/manolis/HLS_code/SLDA_final/solution1/syn/report/init_module_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model init_module -o /home/manolis/HLS_code/SLDA_final/solution1/syn/report/init_module_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model init_module -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/init_module.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model init_module -f -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/init_module.adb 
Execute       gen_tb_info init_module -p /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/init_module 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_means' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model update_means -top_prefix SLDA_final_ -sub_prefix SLDA_final_ -mg_file /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/update_means.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_means'.
Command       create_rtl_model done; 1.48 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 648.700 MB.
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.rtl_wrap.cfg.tcl 
Execute       gen_rtl update_means -style xilinx -f -lang vhdl -o /home/manolis/HLS_code/SLDA_final/solution1/syn/vhdl/SLDA_final_update_means 
Execute       gen_rtl update_means -style xilinx -f -lang vlog -o /home/manolis/HLS_code/SLDA_final/solution1/syn/verilog/SLDA_final_update_means 
Execute       syn_report -csynth -model update_means -o /home/manolis/HLS_code/SLDA_final/solution1/syn/report/update_means_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       syn_report -rtlxml -model update_means -o /home/manolis/HLS_code/SLDA_final/solution1/syn/report/update_means_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model update_means -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/update_means.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.42 sec.
Execute       db_write -model update_means -f -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/update_means.adb 
Command       db_write done; 2.33 sec.
Execute       gen_tb_info update_means -p /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/update_means 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_.split2_proc -top_prefix SLDA_final_ -sub_prefix SLDA_final_ -mg_file /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/Block_split2_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split2_proc'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.95 seconds; current allocated memory: 683.303 MB.
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_.split2_proc -style xilinx -f -lang vhdl -o /home/manolis/HLS_code/SLDA_final/solution1/syn/vhdl/SLDA_final_Block_split2_proc 
Execute       gen_rtl Block_.split2_proc -style xilinx -f -lang vlog -o /home/manolis/HLS_code/SLDA_final/solution1/syn/verilog/SLDA_final_Block_split2_proc 
Execute       syn_report -csynth -model Block_.split2_proc -o /home/manolis/HLS_code/SLDA_final/solution1/syn/report/Block_split2_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Block_.split2_proc -o /home/manolis/HLS_code/SLDA_final/solution1/syn/report/Block_split2_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Block_.split2_proc -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/Block_split2_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model Block_.split2_proc -f -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/Block_split2_proc.adb 
Execute       gen_tb_info Block_.split2_proc -p /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/Block_split2_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_weights_with_matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_weights_with_matrix_mult -top_prefix SLDA_final_ -sub_prefix SLDA_final_ -mg_file /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_weights_with_matrix_mult.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_5ns_10_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_104_128_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_weights_with_matrix_mult'.
Command       create_rtl_model done; 0.63 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 705.625 MB.
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_weights_with_matrix_mult -style xilinx -f -lang vhdl -o /home/manolis/HLS_code/SLDA_final/solution1/syn/vhdl/SLDA_final_compute_weights_with_matrix_mult 
Execute       gen_rtl compute_weights_with_matrix_mult -style xilinx -f -lang vlog -o /home/manolis/HLS_code/SLDA_final/solution1/syn/verilog/SLDA_final_compute_weights_with_matrix_mult 
Execute       syn_report -csynth -model compute_weights_with_matrix_mult -o /home/manolis/HLS_code/SLDA_final/solution1/syn/report/compute_weights_with_matrix_mult_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.82 sec.
Execute       syn_report -rtlxml -model compute_weights_with_matrix_mult -o /home/manolis/HLS_code/SLDA_final/solution1/syn/report/compute_weights_with_matrix_mult_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.41 sec.
Execute       syn_report -verbosereport -model compute_weights_with_matrix_mult -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_weights_with_matrix_mult.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2 sec.
Execute       db_write -model compute_weights_with_matrix_mult -f -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_weights_with_matrix_mult.adb 
Command       db_write done; 0.6 sec.
Execute       gen_tb_info compute_weights_with_matrix_mult -p /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_weights_with_matrix_mult 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_biases_with_multiple_dot_products' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_biases_with_multiple_dot_products -top_prefix SLDA_final_ -sub_prefix SLDA_final_ -mg_file /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_biases_with_multiple_dot_products' is 8192 from HDL expression: ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_104_128_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_biases_with_multiple_dot_products'.
Command       create_rtl_model done; 0.6 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.17 seconds; current allocated memory: 767.064 MB.
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_biases_with_multiple_dot_products -style xilinx -f -lang vhdl -o /home/manolis/HLS_code/SLDA_final/solution1/syn/vhdl/SLDA_final_compute_biases_with_multiple_dot_products 
Execute       gen_rtl compute_biases_with_multiple_dot_products -style xilinx -f -lang vlog -o /home/manolis/HLS_code/SLDA_final/solution1/syn/verilog/SLDA_final_compute_biases_with_multiple_dot_products 
Execute       syn_report -csynth -model compute_biases_with_multiple_dot_products -o /home/manolis/HLS_code/SLDA_final/solution1/syn/report/compute_biases_with_multiple_dot_products_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.06 sec.
Execute       syn_report -rtlxml -model compute_biases_with_multiple_dot_products -o /home/manolis/HLS_code/SLDA_final/solution1/syn/report/compute_biases_with_multiple_dot_products_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.52 sec.
Execute       syn_report -verbosereport -model compute_biases_with_multiple_dot_products -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.42 sec.
Execute       db_write -model compute_biases_with_multiple_dot_products -f -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.adb 
Command       db_write done; 0.76 sec.
Execute       gen_tb_info compute_biases_with_multiple_dot_products -p /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_biases_with_multiple_dot_products 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_scores' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_scores -top_prefix SLDA_final_ -sub_prefix SLDA_final_ -mg_file /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_scores.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 128 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_scores'.
Command       create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.61 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.93 seconds; current allocated memory: 826.163 MB.
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_scores -style xilinx -f -lang vhdl -o /home/manolis/HLS_code/SLDA_final/solution1/syn/vhdl/SLDA_final_compute_scores 
Execute       gen_rtl compute_scores -style xilinx -f -lang vlog -o /home/manolis/HLS_code/SLDA_final/solution1/syn/verilog/SLDA_final_compute_scores 
Execute       syn_report -csynth -model compute_scores -o /home/manolis/HLS_code/SLDA_final/solution1/syn/report/compute_scores_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.07 sec.
Execute       syn_report -rtlxml -model compute_scores -o /home/manolis/HLS_code/SLDA_final/solution1/syn/report/compute_scores_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.53 sec.
Execute       syn_report -verbosereport -model compute_scores -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_scores.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.47 sec.
Execute       db_write -model compute_scores -f -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_scores.adb 
Command       db_write done; 0.69 sec.
Execute       gen_tb_info compute_scores -p /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_scores 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SLDA_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model SLDA_update -top_prefix SLDA_final_ -sub_prefix SLDA_final_ -mg_file /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_update.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'b_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'b_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'b_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'b_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'b_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'b_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'b_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'b_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'b_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'b_V_9' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'SLDA_update'.
Command       create_rtl_model done; 1.83 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.22 seconds; current allocated memory: 869.836 MB.
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.rtl_wrap.cfg.tcl 
Execute       gen_rtl SLDA_update -style xilinx -f -lang vhdl -o /home/manolis/HLS_code/SLDA_final/solution1/syn/vhdl/SLDA_final_SLDA_update 
Execute       gen_rtl SLDA_update -style xilinx -f -lang vlog -o /home/manolis/HLS_code/SLDA_final/solution1/syn/verilog/SLDA_final_SLDA_update 
Execute       syn_report -csynth -model SLDA_update -o /home/manolis/HLS_code/SLDA_final/solution1/syn/report/SLDA_update_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model SLDA_update -o /home/manolis/HLS_code/SLDA_final/solution1/syn/report/SLDA_update_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model SLDA_update -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_update.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.18 sec.
Execute       db_write -model SLDA_update -f -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_update.adb 
Execute       gen_tb_info SLDA_update -p /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_update 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SLDA_final' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model SLDA_final -top_prefix  -sub_prefix SLDA_final_ -mg_file /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/mu_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/mu_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/mu_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/mu_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/mu_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/mu_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/mu_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/feature_vector1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/feature_vector1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/feature_vector1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/feature_vector1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/feature_vector1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/feature_vector1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/feature_vector1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/feature_vector2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/feature_vector2_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/feature_vector2_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/feature_vector2_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/feature_vector2_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/feature_vector2_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/feature_vector2_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/Lambda_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/Lambda_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/Lambda_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/Lambda_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/Lambda_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/Lambda_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/Lambda_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/scores' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/reset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/init' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/ready_r' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SLDA_final/complete' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SLDA_final' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'reset', 'init', 'ready_r', 'complete' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'SLDA_final'.
Command       create_rtl_model done; 1.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.98 seconds; current allocated memory: 890.641 MB.
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.rtl_wrap.cfg.tcl 
Execute       gen_rtl SLDA_final -istop -style xilinx -f -lang vhdl -o /home/manolis/HLS_code/SLDA_final/solution1/syn/vhdl/SLDA_final 
Command       gen_rtl done; 0.3 sec.
Execute       gen_rtl SLDA_final -istop -style xilinx -f -lang vlog -o /home/manolis/HLS_code/SLDA_final/solution1/syn/verilog/SLDA_final 
Command       gen_rtl done; 0.15 sec.
Execute       syn_report -csynth -model SLDA_final -o /home/manolis/HLS_code/SLDA_final/solution1/syn/report/SLDA_final_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       syn_report -rtlxml -model SLDA_final -o /home/manolis/HLS_code/SLDA_final/solution1/syn/report/SLDA_final_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       syn_report -verbosereport -model SLDA_final -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.27 sec.
Execute       db_write -model SLDA_final -f -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.adb 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info SLDA_final -p /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final 
Command       gen_tb_info done; 0.11 sec.
Execute       export_constraint_db -f -tool general -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.constraint.tcl 
Execute       syn_report -designview -model SLDA_final -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.design.xml 
Command       syn_report done; 3.31 sec.
Execute       syn_report -csynthDesign -model SLDA_final -o /home/manolis/HLS_code/SLDA_final/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model SLDA_final -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model SLDA_final -o /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks SLDA_final 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain SLDA_final 
INFO-FLOW: Model list for RTL component generation: init_module update_means Block_.split2_proc compute_weights_with_matrix_mult compute_biases_with_multiple_dot_products compute_scores SLDA_update SLDA_final
INFO-FLOW: Handling components in module [init_module] ... 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/init_module.compgen.tcl 
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Handling components in module [update_means] ... 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/update_means.compgen.tcl 
INFO-FLOW: Found component SLDA_final_update_means_fv_V.
INFO-FLOW: Append model SLDA_final_update_means_fv_V
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Handling components in module [Block_split2_proc] ... 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/Block_split2_proc.compgen.tcl 
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Handling components in module [compute_weights_with_matrix_mult] ... 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_weights_with_matrix_mult.compgen.tcl 
INFO-FLOW: Found component SLDA_final_mux_104_128_1_1.
INFO-FLOW: Append model SLDA_final_mux_104_128_1_1
INFO-FLOW: Found component SLDA_final_mul_5ns_5ns_10_1_1.
INFO-FLOW: Append model SLDA_final_mul_5ns_5ns_10_1_1
INFO-FLOW: Handling components in module [compute_biases_with_multiple_dot_products] ... 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.compgen.tcl 
INFO-FLOW: Found component SLDA_final_mul_32ns_32ns_64_1_1.
INFO-FLOW: Append model SLDA_final_mul_32ns_32ns_64_1_1
INFO-FLOW: Handling components in module [compute_scores] ... 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_scores.compgen.tcl 
INFO-FLOW: Found component SLDA_final_mul_8ns_8ns_16_1_1.
INFO-FLOW: Append model SLDA_final_mul_8ns_8ns_16_1_1
INFO-FLOW: Found component SLDA_final_compute_scores_fv_data_V.
INFO-FLOW: Append model SLDA_final_compute_scores_fv_data_V
INFO-FLOW: Handling components in module [SLDA_update] ... 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_update.compgen.tcl 
INFO-FLOW: Found component SLDA_final_SLDA_update_W_V_0.
INFO-FLOW: Append model SLDA_final_SLDA_update_W_V_0
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Found component SLDA_final_regslice_both.
INFO-FLOW: Append model SLDA_final_regslice_both
INFO-FLOW: Handling components in module [SLDA_final] ... 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.compgen.tcl 
INFO-FLOW: Found component SLDA_final_CTRL_s_axi.
INFO-FLOW: Append model SLDA_final_CTRL_s_axi
INFO-FLOW: Append model init_module
INFO-FLOW: Append model update_means
INFO-FLOW: Append model Block_split2_proc
INFO-FLOW: Append model compute_weights_with_matrix_mult
INFO-FLOW: Append model compute_biases_with_multiple_dot_products
INFO-FLOW: Append model compute_scores
INFO-FLOW: Append model SLDA_update
INFO-FLOW: Append model SLDA_final
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_update_means_fv_V SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_mux_104_128_1_1 SLDA_final_mul_5ns_5ns_10_1_1 SLDA_final_mul_32ns_32ns_64_1_1 SLDA_final_mul_8ns_8ns_16_1_1 SLDA_final_compute_scores_fv_data_V SLDA_final_SLDA_update_W_V_0 SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_regslice_both SLDA_final_CTRL_s_axi init_module update_means Block_split2_proc compute_weights_with_matrix_mult compute_biases_with_multiple_dot_products compute_scores SLDA_update SLDA_final
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_update_means_fv_V
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_mux_104_128_1_1
INFO-FLOW: To file: write model SLDA_final_mul_5ns_5ns_10_1_1
INFO-FLOW: To file: write model SLDA_final_mul_32ns_32ns_64_1_1
INFO-FLOW: To file: write model SLDA_final_mul_8ns_8ns_16_1_1
INFO-FLOW: To file: write model SLDA_final_compute_scores_fv_data_V
INFO-FLOW: To file: write model SLDA_final_SLDA_update_W_V_0
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_regslice_both
INFO-FLOW: To file: write model SLDA_final_CTRL_s_axi
INFO-FLOW: To file: write model init_module
INFO-FLOW: To file: write model update_means
INFO-FLOW: To file: write model Block_split2_proc
INFO-FLOW: To file: write model compute_weights_with_matrix_mult
INFO-FLOW: To file: write model compute_biases_with_multiple_dot_products
INFO-FLOW: To file: write model compute_scores
INFO-FLOW: To file: write model SLDA_update
INFO-FLOW: To file: write model SLDA_final
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): SLDA_final
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/manolis/HLS_code/SLDA_final/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/init_module.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/update_means.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'SLDA_final_update_means_fv_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/Block_split2_proc.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_weights_with_matrix_mult.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'SLDA_final_mul_5ns_5ns_10_1_1_Multiplier_0'
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'SLDA_final_mul_32ns_32ns_64_1_1_Multiplier_1'
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_scores.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'SLDA_final_mul_8ns_8ns_16_1_1_Multiplier_2'
INFO: [RTMG 210-278] Implementing memory 'SLDA_final_compute_scores_fv_data_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_update.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'SLDA_final_SLDA_update_W_V_0_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s SLDA_final_lambda_V_0_memcore 
INFO: [HLS 200-741] Implementing PIPO SLDA_final_lambda_V_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'SLDA_final_lambda_V_0_memcore_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         source ./CTRL.slave.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/manolis/HLS_code/SLDA_final/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=SLDA_final xml_exists=0
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.rtl_wrap.cfg.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.rtl_wrap.cfg.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.rtl_wrap.cfg.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.tbgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/init_module.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/update_means.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/Block_split2_proc.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_weights_with_matrix_mult.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_scores.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_update.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s SLDA_final_lambda_V_0_memcore 
INFO: [HLS 200-741] Implementing PIPO SLDA_final_lambda_V_0_memcore using a single memory for all blocks
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/init_module.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/update_means.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/Block_split2_proc.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_weights_with_matrix_mult.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_scores.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_update.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/init_module.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/update_means.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/Block_split2_proc.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_weights_with_matrix_mult.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_scores.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_update.compgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s SLDA_final_lambda_V_0_memcore 
INFO: [HLS 200-741] Implementing PIPO SLDA_final_lambda_V_0_memcore using a single memory for all blocks
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.constraint.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=56
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=33
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=65 #gSsdmPorts=56
Execute       source /tools/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.tbgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.compgen.dataonly.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.compgen.dataonly.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.rtl_wrap.cfg.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/init_module.tbgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/update_means.tbgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/Block_split2_proc.tbgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_weights_with_matrix_mult.tbgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_biases_with_multiple_dot_products.tbgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/compute_scores.tbgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_update.tbgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.tbgen.tcl 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.constraint.tcl 
Execute       sc_get_clocks SLDA_final 
Execute       source /home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 11.54 seconds. CPU system time: 0.11 seconds. Elapsed time: 11.65 seconds; current allocated memory: 916.127 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for SLDA_final.
INFO: [VLOG 209-307] Generating Verilog RTL for SLDA_final.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/home/manolis/HLS_code/SLDA_final/solution1/.autopilot/db/SLDA_final.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model SLDA_final -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 111.48 MHz
Command     autosyn done; 87.86 sec.
Command   csynth_design done; 588.07 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 583 seconds. CPU system time: 4.36 seconds. Elapsed time: 588.07 seconds; current allocated memory: 934.742 MB.
Command ap_source done; 590.25 sec.
Execute cleanup_all 
Command cleanup_all done; 0.19 sec.
