{"top":"global.unsharp",
"namespaces":{
  "global":{
    "modules":{
      "blur_unnormalized_stencil_clkwrk_dsa6_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_blur_unnormalized_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_blur_unnormalized_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_blur_unnormalized_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_unnormalized_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_blur_unnormalized_stencil_write.0","self.op_hcompute_blur_unnormalized_stencil_1_read.0"],
          ["self.op_hcompute_blur_unnormalized_stencil_write_extra_ctrl","self.op_hcompute_blur_unnormalized_stencil_1_read_extra_ctrl"]
        ]
      },
      "blur_unnormalized_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_blur_unnormalized_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_unnormalized_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_ratio_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_ratio_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_ratio_stencil_read.0","self.op_hcompute_blur_unnormalized_stencil_1_write.0"],
          ["self.op_hcompute_ratio_stencil_read_extra_ctrl","self.op_hcompute_blur_unnormalized_stencil_1_write_extra_ctrl"]
        ]
      },
      "cu_op_hcompute_blur_unnormalized_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_blur_unnormalized_stencil"
          }
        },
        "connections":[
          ["self.blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_write.0","inner_compute.out_blur_unnormalized_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_blur_unnormalized_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read",["Array",15,["Array",16,"BitIn"]]],
          ["blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_blur_unnormalized_stencil_1"
          }
        },
        "connections":[
          ["self.blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_read.0","inner_compute.in0_blur_unnormalized_stencil.0"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.0","inner_compute.in1_gray_stencil.0"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.10","inner_compute.in1_gray_stencil.10"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.11","inner_compute.in1_gray_stencil.11"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.12","inner_compute.in1_gray_stencil.12"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.13","inner_compute.in1_gray_stencil.13"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.14","inner_compute.in1_gray_stencil.14"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.1","inner_compute.in1_gray_stencil.1"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.2","inner_compute.in1_gray_stencil.2"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.3","inner_compute.in1_gray_stencil.3"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.4","inner_compute.in1_gray_stencil.4"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.5","inner_compute.in1_gray_stencil.5"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.6","inner_compute.in1_gray_stencil.6"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.7","inner_compute.in1_gray_stencil.7"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.8","inner_compute.in1_gray_stencil.8"],
          ["self.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read.9","inner_compute.in1_gray_stencil.9"],
          ["self.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_write.0","inner_compute.out_blur_unnormalized_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_gray_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_read",["Array",3,["Array",16,"BitIn"]]],
          ["gray_stencil_op_hcompute_gray_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_gray_stencil"
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_read.0","inner_compute.in0_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_read.1","inner_compute.in0_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_read.2","inner_compute.in0_hw_input_global_wrapper_stencil.2"],
          ["self.gray_stencil_op_hcompute_gray_stencil_write.0","inner_compute.out_gray_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_1"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_2"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["ratio_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_hw_input_global_wrapper_stencil.0"],
          ["self.ratio_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in1_ratio_stencil.0"],
          ["self.hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["ratio_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_1"
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_read.0","inner_compute.in0_hw_input_global_wrapper_stencil.0"],
          ["self.ratio_stencil_op_hcompute_hw_output_stencil_1_read.0","inner_compute.in1_ratio_stencil.0"],
          ["self.hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["ratio_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_2"
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_read.0","inner_compute.in0_hw_input_global_wrapper_stencil.0"],
          ["self.ratio_stencil_op_hcompute_hw_output_stencil_2_read.0","inner_compute.in1_ratio_stencil.0"],
          ["self.hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_ratio_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["blur_unnormalized_stencil_op_hcompute_ratio_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["gray_stencil_op_hcompute_ratio_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["ratio_stencil_op_hcompute_ratio_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_ratio_stencil"
          }
        },
        "connections":[
          ["self.blur_unnormalized_stencil_op_hcompute_ratio_stencil_read.0","inner_compute.in0_blur_unnormalized_stencil.0"],
          ["self.gray_stencil_op_hcompute_ratio_stencil_read.0","inner_compute.in1_gray_stencil.0"],
          ["self.ratio_stencil_op_hcompute_ratio_stencil_write.0","inner_compute.out_ratio_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "gray_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_blur_unnormalized_stencil_1_read",["Array",15,["Array",16,"Bit"]]],
          ["op_hcompute_blur_unnormalized_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_gray_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_gray_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_ratio_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_ratio_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_disen_const_U13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U10":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U11":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U12":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U2":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U3":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U4":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U5":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U6":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U7":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U8":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U9":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,64],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[252],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[32],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[254],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[48],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[257],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[1],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[257],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[1],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,64],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[253],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[16],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60]},"tb2out_0":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[2],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26.chain_chain_en","chain_disen_const_U13.out"],
          ["ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32.chain_chain_en","chain_disen_const_U13.out"],
          ["self.clk","d_reg__U10.clk"],
          ["d_reg__U9.out","d_reg__U10.in"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.9","d_reg__U10.out"],
          ["self.clk","d_reg__U11.clk"],
          ["ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32.data_out_0","d_reg__U11.in"],
          ["d_reg__U12.in","d_reg__U11.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.7","d_reg__U11.out"],
          ["self.clk","d_reg__U12.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.0","d_reg__U12.out"],
          ["self.clk","d_reg__U2.clk"],
          ["self.op_hcompute_gray_stencil_write.0","d_reg__U2.in"],
          ["d_reg__U3.in","d_reg__U2.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.5","d_reg__U2.out"],
          ["self.clk","d_reg__U3.clk"],
          ["d_reg__U4.in","d_reg__U3.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.4","d_reg__U3.out"],
          ["self.clk","d_reg__U4.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.3","d_reg__U4.out"],
          ["self.clk","d_reg__U5.clk"],
          ["ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26.data_out_1","d_reg__U5.in"],
          ["d_reg__U6.in","d_reg__U5.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.1","d_reg__U5.out"],
          ["self.clk","d_reg__U6.clk"],
          ["d_reg__U7.in","d_reg__U6.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.14","d_reg__U6.out"],
          ["self.clk","d_reg__U7.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.13","d_reg__U7.out"],
          ["self.clk","d_reg__U8.clk"],
          ["ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26.data_out_0","d_reg__U8.in"],
          ["d_reg__U9.in","d_reg__U8.out"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.11","d_reg__U8.out"],
          ["self.clk","d_reg__U9.clk"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.10","d_reg__U9.out"],
          ["self.op_hcompute_ratio_stencil_read.0","d_reg__U9.out"],
          ["ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26.clk","self.clk"],
          ["ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32.clk","self.clk"],
          ["ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26.data_out_0","self.op_hcompute_blur_unnormalized_stencil_1_read.12"],
          ["ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26.data_out_1","self.op_hcompute_blur_unnormalized_stencil_1_read.2"],
          ["self.op_hcompute_gray_stencil_write.0","self.op_hcompute_blur_unnormalized_stencil_1_read.6"],
          ["ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32.data_out_0","self.op_hcompute_blur_unnormalized_stencil_1_read.8"],
          ["ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32.stencil_valid","self.op_hcompute_blur_unnormalized_stencil_1_read_extra_ctrl"],
          ["ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26.data_in_0","self.op_hcompute_gray_stencil_write.0"],
          ["ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32.data_in_0","self.op_hcompute_gray_stencil_write.0"],
          ["ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26.flush","self.reset"],
          ["ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32.flush","self.reset"],
          ["ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26_clk_en_const.out","ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26.clk_en"],
          ["ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26_clk_en_const.out","ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_26.rst_n"],
          ["ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_clk_en_const.out","ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32.clk_en"],
          ["ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32_clk_en_const.out","ub_gray_stencil_op_hcompute_gray_stencil_18_to_gray_stencil_op_hcompute_blur_unnormalized_stencil_1_32.rst_n"]
        ]
      },
      "hcompute_blur_unnormalized_stencil":{
        "type":["Record",[
          ["out_blur_unnormalized_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__427":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_blur_unnormalized_stencil","const_p0__427.out"]
        ]
      },
      "hcompute_blur_unnormalized_stencil_1":{
        "type":["Record",[
          ["out_blur_unnormalized_stencil",["Array",16,"Bit"]],
          ["in0_blur_unnormalized_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_gray_stencil",["Array",15,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_480_483_484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_484_486_487":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_487_488_489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_489_492_493":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_493_496_497":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_497_500_501":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_501_503_504":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_504_506_507":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_507_510_511":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_511_514_515":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_515_517_518":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_518_520_521":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_521_523_524":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_524_527_528":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_blur_unnormalized_stencil_1_479_480":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p14__508":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "const_p17__512":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "const_p17__512$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "const_p21__525":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0015"]}
          },
          "const_p2__481":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__481$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__481$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__481$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p3__490":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_p7__494":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "const_p7__494$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "const_p8__498":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "const_p8__498$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "mul_gray_stencil_10_508_509":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_11_512_513":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_12_481_516":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_13_498_519":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_14_512_522":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_15_525_526":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_2_481_482":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_3_481_485":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_5_490_491":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_6_494_495":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_7_498_499":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_8_481_502":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_9_494_505":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["add_blur_unnormalized_stencil_1_479_480.out","add_480_483_484.in0"],
          ["mul_gray_stencil_2_481_482.out","add_480_483_484.in1"],
          ["add_484_486_487.in0","add_480_483_484.out"],
          ["mul_gray_stencil_3_481_485.out","add_484_486_487.in1"],
          ["add_487_488_489.in0","add_484_486_487.out"],
          ["self.in1_gray_stencil.9","add_487_488_489.in1"],
          ["add_489_492_493.in0","add_487_488_489.out"],
          ["mul_gray_stencil_5_490_491.out","add_489_492_493.in1"],
          ["add_493_496_497.in0","add_489_492_493.out"],
          ["mul_gray_stencil_6_494_495.out","add_493_496_497.in1"],
          ["add_497_500_501.in0","add_493_496_497.out"],
          ["mul_gray_stencil_7_498_499.out","add_497_500_501.in1"],
          ["add_501_503_504.in0","add_497_500_501.out"],
          ["mul_gray_stencil_8_481_502.out","add_501_503_504.in1"],
          ["add_504_506_507.in0","add_501_503_504.out"],
          ["mul_gray_stencil_9_494_505.out","add_504_506_507.in1"],
          ["add_507_510_511.in0","add_504_506_507.out"],
          ["mul_gray_stencil_10_508_509.out","add_507_510_511.in1"],
          ["add_511_514_515.in0","add_507_510_511.out"],
          ["mul_gray_stencil_11_512_513.out","add_511_514_515.in1"],
          ["add_515_517_518.in0","add_511_514_515.out"],
          ["mul_gray_stencil_12_481_516.out","add_515_517_518.in1"],
          ["add_518_520_521.in0","add_515_517_518.out"],
          ["mul_gray_stencil_13_498_519.out","add_518_520_521.in1"],
          ["add_521_523_524.in0","add_518_520_521.out"],
          ["mul_gray_stencil_14_512_522.out","add_521_523_524.in1"],
          ["add_524_527_528.in0","add_521_523_524.out"],
          ["mul_gray_stencil_15_525_526.out","add_524_527_528.in1"],
          ["self.out_blur_unnormalized_stencil","add_524_527_528.out"],
          ["self.in0_blur_unnormalized_stencil.0","add_blur_unnormalized_stencil_1_479_480.in0"],
          ["self.in1_gray_stencil.0","add_blur_unnormalized_stencil_1_479_480.in1"],
          ["mul_gray_stencil_10_508_509.in1","const_p14__508.out"],
          ["mul_gray_stencil_14_512_522.in1","const_p17__512$1.out"],
          ["mul_gray_stencil_11_512_513.in1","const_p17__512.out"],
          ["mul_gray_stencil_15_525_526.in1","const_p21__525.out"],
          ["mul_gray_stencil_3_481_485.in1","const_p2__481$1.out"],
          ["mul_gray_stencil_8_481_502.in1","const_p2__481$2.out"],
          ["mul_gray_stencil_12_481_516.in1","const_p2__481$3.out"],
          ["mul_gray_stencil_2_481_482.in1","const_p2__481.out"],
          ["mul_gray_stencil_5_490_491.in1","const_p3__490.out"],
          ["mul_gray_stencil_9_494_505.in1","const_p7__494$1.out"],
          ["mul_gray_stencil_6_494_495.in1","const_p7__494.out"],
          ["mul_gray_stencil_13_498_519.in1","const_p8__498$1.out"],
          ["mul_gray_stencil_7_498_499.in1","const_p8__498.out"],
          ["self.in1_gray_stencil.1","mul_gray_stencil_10_508_509.in0"],
          ["self.in1_gray_stencil.2","mul_gray_stencil_11_512_513.in0"],
          ["self.in1_gray_stencil.3","mul_gray_stencil_12_481_516.in0"],
          ["self.in1_gray_stencil.4","mul_gray_stencil_13_498_519.in0"],
          ["self.in1_gray_stencil.5","mul_gray_stencil_14_512_522.in0"],
          ["self.in1_gray_stencil.6","mul_gray_stencil_15_525_526.in0"],
          ["self.in1_gray_stencil.7","mul_gray_stencil_2_481_482.in0"],
          ["self.in1_gray_stencil.8","mul_gray_stencil_3_481_485.in0"],
          ["self.in1_gray_stencil.10","mul_gray_stencil_5_490_491.in0"],
          ["self.in1_gray_stencil.11","mul_gray_stencil_6_494_495.in0"],
          ["self.in1_gray_stencil.12","mul_gray_stencil_7_498_499.in0"],
          ["self.in1_gray_stencil.13","mul_gray_stencil_8_481_502.in0"],
          ["self.in1_gray_stencil.14","mul_gray_stencil_9_494_505.in0"]
        ]
      },
      "hcompute_gray_stencil":{
        "type":["Record",[
          ["out_gray_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_404_409_410":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_406_408_409":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p150__403":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0096"]}
          },
          "const_p29__405":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "const_p77__407":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h004d"]}
          },
          "const_p8__411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "lshr_410_411_412":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_1_403_404":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_2_405_406":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_3_407_408":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_input_global_wrapper_stencil_1_403_404.out","add_404_409_410.in0"],
          ["add_406_408_409.out","add_404_409_410.in1"],
          ["lshr_410_411_412.in0","add_404_409_410.out"],
          ["mul_hw_input_global_wrapper_stencil_2_405_406.out","add_406_408_409.in0"],
          ["mul_hw_input_global_wrapper_stencil_3_407_408.out","add_406_408_409.in1"],
          ["mul_hw_input_global_wrapper_stencil_1_403_404.in1","const_p150__403.out"],
          ["mul_hw_input_global_wrapper_stencil_2_405_406.in1","const_p29__405.out"],
          ["mul_hw_input_global_wrapper_stencil_3_407_408.in1","const_p77__407.out"],
          ["lshr_410_411_412.in1","const_p8__411.out"],
          ["self.out_gray_stencil","lshr_410_411_412.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_1_403_404.in0"],
          ["self.in0_hw_input_global_wrapper_stencil.1","mul_hw_input_global_wrapper_stencil_2_405_406.in0"],
          ["self.in0_hw_input_global_wrapper_stencil.2","mul_hw_input_global_wrapper_stencil_3_407_408.in0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_ratio_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const_p255__653":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p5__651":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "lshr_650_651_652":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "mul_ratio_stencil_1_hw_input_global_wrapper_stencil_4_650":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "umin_652_653_654":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["umin_652_653_654.in1","const_p255__653.out"],
          ["lshr_650_651_652.in1","const_p5__651.out"],
          ["mul_ratio_stencil_1_hw_input_global_wrapper_stencil_4_650.out","lshr_650_651_652.in0"],
          ["umin_652_653_654.in0","lshr_650_651_652.out"],
          ["self.in1_ratio_stencil.0","mul_ratio_stencil_1_hw_input_global_wrapper_stencil_4_650.in0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","mul_ratio_stencil_1_hw_input_global_wrapper_stencil_4_650.in1"],
          ["umin_652_653_654.out","self.out_hw_output_stencil"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_ratio_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const_p255__670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p5__668":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "lshr_667_668_669":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "mul_ratio_stencil_2_hw_input_global_wrapper_stencil_5_667":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "umin_669_670_671":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["umin_669_670_671.in1","const_p255__670.out"],
          ["lshr_667_668_669.in1","const_p5__668.out"],
          ["mul_ratio_stencil_2_hw_input_global_wrapper_stencil_5_667.out","lshr_667_668_669.in0"],
          ["umin_669_670_671.in0","lshr_667_668_669.out"],
          ["self.in1_ratio_stencil.0","mul_ratio_stencil_2_hw_input_global_wrapper_stencil_5_667.in0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","mul_ratio_stencil_2_hw_input_global_wrapper_stencil_5_667.in1"],
          ["umin_669_670_671.out","self.out_hw_output_stencil"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_ratio_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const_p255__687":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p5__685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "lshr_684_685_686":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "mul_ratio_stencil_3_hw_input_global_wrapper_stencil_6_684":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "umin_686_687_688":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["umin_686_687_688.in1","const_p255__687.out"],
          ["lshr_684_685_686.in1","const_p5__685.out"],
          ["mul_ratio_stencil_3_hw_input_global_wrapper_stencil_6_684.out","lshr_684_685_686.in0"],
          ["umin_686_687_688.in0","lshr_684_685_686.out"],
          ["self.in1_ratio_stencil.0","mul_ratio_stencil_3_hw_input_global_wrapper_stencil_6_684.in0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","mul_ratio_stencil_3_hw_input_global_wrapper_stencil_6_684.in1"],
          ["umin_686_687_688.out","self.out_hw_output_stencil"]
        ]
      },
      "hcompute_ratio_stencil":{
        "type":["Record",[
          ["out_ratio_stencil",["Array",16,"Bit"]],
          ["in0_blur_unnormalized_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_gray_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_blur_unnormalized_stencil_2_617_618":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p1__625":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p255__621":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p255__621$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p2__615":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p32__623":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0020"]}
          },
          "const_p8__617":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "mul_622_623_624":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_gray_stencil_16_615_616":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "sub_616_619_620":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "udiv_624_626_627":{
            "genref":"coreir.udiv",
            "genargs":{"width":["Int",16]}
          },
          "umax_gray_stencil_16_625_626":{
            "genref":"commonlib.umax",
            "genargs":{"width":["Int",16]}
          },
          "umin_620_621_622":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          },
          "umin_627_621_628":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_blur_unnormalized_stencil.0","ashr_blur_unnormalized_stencil_2_617_618.in0"],
          ["const_p8__617.out","ashr_blur_unnormalized_stencil_2_617_618.in1"],
          ["sub_616_619_620.in1","ashr_blur_unnormalized_stencil_2_617_618.out"],
          ["umax_gray_stencil_16_625_626.in1","const_p1__625.out"],
          ["umin_627_621_628.in1","const_p255__621$1.out"],
          ["umin_620_621_622.in1","const_p255__621.out"],
          ["mul_gray_stencil_16_615_616.in1","const_p2__615.out"],
          ["mul_622_623_624.in1","const_p32__623.out"],
          ["umin_620_621_622.out","mul_622_623_624.in0"],
          ["udiv_624_626_627.in0","mul_622_623_624.out"],
          ["self.in1_gray_stencil.0","mul_gray_stencil_16_615_616.in0"],
          ["sub_616_619_620.in0","mul_gray_stencil_16_615_616.out"],
          ["umax_gray_stencil_16_625_626.in0","self.in1_gray_stencil.0"],
          ["umin_627_621_628.out","self.out_ratio_stencil"],
          ["umin_620_621_622.in0","sub_616_619_620.out"],
          ["umax_gray_stencil_16_625_626.out","udiv_624_626_627.in1"],
          ["umin_627_621_628.in0","udiv_624_626_627.out"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_gray_stencil_read",["Array",3,["Array",16,"Bit"]]],
          ["op_hcompute_gray_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_disen_const_U17":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U14"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,64],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[255],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[32],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60]},"tb2out_0":{"cycle_starting_addr":[260],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,15,60],"read_data_starting_addr":[2],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U15"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,64],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[255],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[32],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[260],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,15,60],"read_data_starting_addr":[2],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U16"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,64],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[255],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[32],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[260],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,15,60],"read_data_starting_addr":[2],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.chain_chain_en","chain_disen_const_U17.out"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.chain_chain_en","chain_disen_const_U17.out"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.chain_chain_en","chain_disen_const_U17.out"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.clk","self.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0","self.op_hcompute_gray_stencil_read.0"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0","self.op_hcompute_gray_stencil_read.1"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","self.op_hcompute_gray_stencil_read.2"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.data_out_0","self.op_hcompute_hw_output_stencil_1_read.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.data_out_0","self.op_hcompute_hw_output_stencil_2_read.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.data_out_0","self.op_hcompute_hw_output_stencil_read.0"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.stencil_valid","self.op_hcompute_hw_output_stencil_read_extra_ctrl"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_0.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_1.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_cyclic_0_0_2.rst_n"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U37":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U36":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U38":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U32":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U31":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U33":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U42":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U41":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U43":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_pt__U24":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_pt__U23":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_pt__U25":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_pt__U20":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_pt__U19":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_pt__U21":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U28":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U27":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U29":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "ratio_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_ratio_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_ratio_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_ratio_stencil_write.0","self.op_hcompute_hw_output_stencil_1_read.0"],
          ["self.op_hcompute_ratio_stencil_write_extra_ctrl","self.op_hcompute_hw_output_stencil_1_read_extra_ctrl"],
          ["self.op_hcompute_ratio_stencil_write.0","self.op_hcompute_hw_output_stencil_2_read.0"],
          ["self.op_hcompute_ratio_stencil_write_extra_ctrl","self.op_hcompute_hw_output_stencil_2_read_extra_ctrl"],
          ["self.op_hcompute_ratio_stencil_write.0","self.op_hcompute_hw_output_stencil_read.0"],
          ["self.op_hcompute_ratio_stencil_write_extra_ctrl","self.op_hcompute_hw_output_stencil_read_extra_ctrl"]
        ]
      },
      "unsharp":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U34":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U39":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U44":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "blur_unnormalized_stencil":{
            "modref":"global.blur_unnormalized_stencil_ub"
          },
          "blur_unnormalized_stencil_clkwrk_dsa6":{
            "modref":"global.blur_unnormalized_stencil_clkwrk_dsa6_ub"
          },
          "gray_stencil":{
            "modref":"global.gray_stencil_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "op_hcompute_blur_unnormalized_stencil":{
            "modref":"global.cu_op_hcompute_blur_unnormalized_stencil"
          },
          "op_hcompute_blur_unnormalized_stencil_1":{
            "modref":"global.cu_op_hcompute_blur_unnormalized_stencil_1"
          },
          "op_hcompute_gray_stencil":{
            "modref":"global.cu_op_hcompute_gray_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U37"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U35"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U36"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U38"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U32"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U30"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U31"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U33"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U42"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U40"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U41"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U43"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_pt__U24"
          },
          "op_hcompute_hw_output_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U22"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_pt__U23"
          },
          "op_hcompute_hw_output_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_pt__U25"
          },
          "op_hcompute_hw_output_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_pt__U20"
          },
          "op_hcompute_hw_output_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U18"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_pt__U19"
          },
          "op_hcompute_hw_output_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_pt__U21"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U28"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U26"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U27"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U29"
          },
          "op_hcompute_ratio_stencil":{
            "modref":"global.cu_op_hcompute_ratio_stencil"
          },
          "ratio_stencil":{
            "modref":"global.ratio_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U34.clk"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","_U34.in"],
          ["self.clk","_U39.clk"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","_U39.in"],
          ["self.clk","_U44.clk"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U44.in"],
          ["self.clk","blur_unnormalized_stencil.clk"],
          ["op_hcompute_blur_unnormalized_stencil_1.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_write","blur_unnormalized_stencil.op_hcompute_blur_unnormalized_stencil_1_write"],
          ["op_hcompute_ratio_stencil.blur_unnormalized_stencil_op_hcompute_ratio_stencil_read","blur_unnormalized_stencil.op_hcompute_ratio_stencil_read"],
          ["self.reset","blur_unnormalized_stencil.reset"],
          ["self.clk","blur_unnormalized_stencil_clkwrk_dsa6.clk"],
          ["op_hcompute_blur_unnormalized_stencil_1.blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_1_read","blur_unnormalized_stencil_clkwrk_dsa6.op_hcompute_blur_unnormalized_stencil_1_read"],
          ["op_hcompute_blur_unnormalized_stencil.blur_unnormalized_stencil_clkwrk_dsa6_op_hcompute_blur_unnormalized_stencil_write","blur_unnormalized_stencil_clkwrk_dsa6.op_hcompute_blur_unnormalized_stencil_write"],
          ["self.reset","blur_unnormalized_stencil_clkwrk_dsa6.reset"],
          ["self.clk","gray_stencil.clk"],
          ["op_hcompute_blur_unnormalized_stencil_1.gray_stencil_op_hcompute_blur_unnormalized_stencil_1_read","gray_stencil.op_hcompute_blur_unnormalized_stencil_1_read"],
          ["op_hcompute_gray_stencil.gray_stencil_op_hcompute_gray_stencil_write","gray_stencil.op_hcompute_gray_stencil_write"],
          ["op_hcompute_ratio_stencil.gray_stencil_op_hcompute_ratio_stencil_read","gray_stencil.op_hcompute_ratio_stencil_read"],
          ["self.reset","gray_stencil.reset"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["op_hcompute_gray_stencil.hw_input_global_wrapper_stencil_op_hcompute_gray_stencil_read","hw_input_global_wrapper_stencil.op_hcompute_gray_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_hw_output_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_1_read","hw_input_global_wrapper_stencil.op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_2_read","hw_input_global_wrapper_stencil.op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_read","hw_input_global_wrapper_stencil.op_hcompute_hw_output_stencil_read"],
          ["self.reset","hw_input_global_wrapper_stencil.reset"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil.clk"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil_1.clk"],
          ["self.clk","op_hcompute_gray_stencil.clk"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_1.clk"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read","op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","op_hcompute_hw_input_global_wrapper_stencil_1_read_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_2.clk"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read","op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","op_hcompute_hw_input_global_wrapper_stencil_2_read_start.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write"],
          ["ratio_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.ratio_stencil_op_hcompute_hw_output_stencil_read"],
          ["self.clk","op_hcompute_hw_output_stencil_1.clk"],
          ["self.hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write"],
          ["ratio_stencil.op_hcompute_hw_output_stencil_1_read","op_hcompute_hw_output_stencil_1.ratio_stencil_op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_1_port_controller.stencil_valid","op_hcompute_hw_output_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_1_read_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_1_write_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_valid","op_hcompute_hw_output_stencil_1_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_2.clk"],
          ["self.hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write"],
          ["ratio_stencil.op_hcompute_hw_output_stencil_2_read","op_hcompute_hw_output_stencil_2.ratio_stencil_op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil_2_port_controller.stencil_valid","op_hcompute_hw_output_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_2_read_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_2_write_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_valid","op_hcompute_hw_output_stencil_2_write_start.out"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_ratio_stencil.clk"],
          ["ratio_stencil.op_hcompute_ratio_stencil_write","op_hcompute_ratio_stencil.ratio_stencil_op_hcompute_ratio_stencil_write"],
          ["self.clk","ratio_stencil.clk"],
          ["self.reset","ratio_stencil.reset"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
