set_property IOSTANDARD LVCMOS18 [get_ports {dram_dq[3]}]
set_property PACKAGE_PIN B21 [get_ports {dram_dq[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_dq[0]}]
set_property PACKAGE_PIN C21 [get_ports {dram_dq[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_dq[1]}]
set_property PACKAGE_PIN A20 [get_ports {dram_dq[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_dq[2]}]
set_property PACKAGE_PIN B25 [get_ports {dram_dq[3]}]
set_property PACKAGE_PIN A19 [get_ports {dram_dq[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_dq[4]}]
set_property PACKAGE_PIN B24 [get_ports {dram_dq[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_dq[5]}]
set_property PACKAGE_PIN D23 [get_ports {dram_dq[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_dq[6]}]
set_property PACKAGE_PIN D21 [get_ports {dram_dq[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_dq[7]}]
set_property PACKAGE_PIN D24 [get_ports {dram_dq[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_dq[8]}]
set_property PACKAGE_PIN B22 [get_ports {dram_dq[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_dq[9]}]
set_property PACKAGE_PIN B26 [get_ports {dram_dq[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_dq[10]}]
set_property PACKAGE_PIN C22 [get_ports {dram_dq[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_dq[11]}]
set_property PACKAGE_PIN D25 [get_ports {dram_dq[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_dq[12]}]
set_property PACKAGE_PIN C23 [get_ports {dram_dq[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_dq[13]}]
set_property PACKAGE_PIN D26 [get_ports {dram_dq[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_dq[14]}]
set_property PACKAGE_PIN C24 [get_ports {dram_dq[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_dq[15]}]
set_property PACKAGE_PIN B20 [get_ports {dram_rwds[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_rwds[0]}]
set_property PACKAGE_PIN C26 [get_ports {dram_rwds[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_rwds[1]}]
set_property PACKAGE_PIN G11 [get_ports mmcm_locked]
set_property IOSTANDARD LVCMOS18 [get_ports mmcm_locked]

set_property PACKAGE_PIN D19 [get_ports sys_clk_p]
set_property IOSTANDARD LVDS [get_ports sys_clk_p]
set_property PACKAGE_PIN A25 [get_ports dram_clk_n]

set_property PACKAGE_PIN A23 [get_ports dram_cs]
set_property IOSTANDARD LVCMOS18 [get_ports dram_cs]

set_property IOSTANDARD LVDS [get_ports dram_clk_p]

set_property PACKAGE_PIN E22 [get_ports reset_in]
set_property IOSTANDARD LVCMOS18 [get_ports reset_in]
set_property PACKAGE_PIN J10 [get_ports reset_out]
set_property IOSTANDARD LVCMOS18 [get_ports reset_out]
connect_debug_port dbg_hub/clk [get_nets clk_200m]

set_property PACKAGE_PIN A22 [get_ports dram_rst]
set_property IOSTANDARD LVCMOS18 [get_ports dram_rst]

set_property IOSTANDARD LVDS [get_ports dram_0_clk_p]
set_property IOSTANDARD LVDS [get_ports dram_0_clk_n]
set_property PACKAGE_PIN A24 [get_ports dram_0_clk_p]
set_property PACKAGE_PIN A23 [get_ports dram_0_cs]
set_property IOSTANDARD LVCMOS18 [get_ports dram_0_cs]
set_property PACKAGE_PIN B20 [get_ports {dram_0_rwds[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_0_rwds[0]}]
set_property PACKAGE_PIN C26 [get_ports {dram_0_rwds[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_0_rwds[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_1_dq[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_1_dq[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_1_dq[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_1_dq[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_1_dq[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_0_dq[5]}]
set_property PACKAGE_PIN D23 [get_ports {dram_0_dq[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_0_dq[6]}]
set_property PACKAGE_PIN D21 [get_ports {dram_0_dq[7]}]
set_property PACKAGE_PIN D24 [get_ports {dram_0_dq[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_0_dq[8]}]
set_property PACKAGE_PIN B22 [get_ports {dram_0_dq[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_0_dq[9]}]
set_property PACKAGE_PIN B26 [get_ports {dram_0_dq[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_0_dq[10]}]
set_property PACKAGE_PIN C22 [get_ports {dram_0_dq[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_0_dq[11]}]
set_property PACKAGE_PIN D25 [get_ports {dram_0_dq[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_0_dq[12]}]
set_property PACKAGE_PIN C23 [get_ports {dram_0_dq[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_0_dq[13]}]
set_property PACKAGE_PIN D26 [get_ports {dram_0_dq[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_0_dq[14]}]
set_property PACKAGE_PIN C24 [get_ports {dram_0_dq[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_0_dq[15]}]
set_property PACKAGE_PIN A22 [get_ports dram_0_rst]
set_property IOSTANDARD LVCMOS18 [get_ports dram_0_rst]
set_property PACKAGE_PIN D18 [get_ports dram_1_clk_p]
set_property IOSTANDARD LVDS [get_ports dram_1_clk_p]
set_property PACKAGE_PIN C17 [get_ports dram_1_cs]
set_property IOSTANDARD LVCMOS18 [get_ports dram_1_cs]
set_property PACKAGE_PIN B16 [get_ports {dram_1_rwds[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_1_rwds[0]}]
set_property PACKAGE_PIN F18 [get_ports {dram_1_rwds[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_1_rwds[1]}]
set_property PACKAGE_PIN D20 [get_ports {dram_1_dq[0]}]
set_property PACKAGE_PIN B21 [get_ports {dram_0_dq[0]}]
set_property PACKAGE_PIN E21 [get_ports {dram_1_dq[1]}]
set_property PACKAGE_PIN A17 [get_ports {dram_1_dq[2]}]
set_property PACKAGE_PIN A20 [get_ports {dram_0_dq[2]}]
set_property PACKAGE_PIN F19 [get_ports {dram_1_dq[3]}]
set_property PACKAGE_PIN A18 [get_ports {dram_1_dq[4]}]
set_property PACKAGE_PIN E20 [get_ports {dram_1_dq[6]}]
set_property PACKAGE_PIN C16 [get_ports {dram_1_dq[7]}]
set_property PACKAGE_PIN F17 [get_ports {dram_1_dq[8]}]
set_property PACKAGE_PIN D16 [get_ports {dram_1_dq[9]}]
set_property PACKAGE_PIN H18 [get_ports {dram_1_dq[10]}]
set_property PACKAGE_PIN E17 [get_ports {dram_1_dq[11]}]
set_property PACKAGE_PIN G17 [get_ports {dram_1_dq[12]}]
set_property PACKAGE_PIN E16 [get_ports {dram_1_dq[13]}]
set_property PACKAGE_PIN G19 [get_ports {dram_1_dq[14]}]
set_property PACKAGE_PIN E18 [get_ports {dram_1_dq[15]}]
set_property PACKAGE_PIN B17 [get_ports dram_1_rst]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_1_dq[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_1_dq[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_1_dq[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_1_dq[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_1_dq[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_1_dq[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports dram_1_rst]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_1_dq[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_1_dq[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_1_dq[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_1_dq[10]}]
set_property PACKAGE_PIN P23 [get_ports dram_2_clk_p]
set_property IOSTANDARD LVDS [get_ports dram_2_clk_p]
set_property PACKAGE_PIN R22 [get_ports dram_2_cs]
set_property IOSTANDARD LVCMOS18 [get_ports dram_2_cs]
set_property PACKAGE_PIN T22 [get_ports {dram_2_rwds[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_2_rwds[0]}]
set_property PACKAGE_PIN R25 [get_ports {dram_2_rwds[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_2_rwds[1]}]
set_property PACKAGE_PIN T20 [get_ports {dram_2_dq[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_2_dq[0]}]
set_property PACKAGE_PIN R20 [get_ports {dram_2_dq[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_2_dq[1]}]
set_property PACKAGE_PIN R21 [get_ports {dram_2_dq[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_2_dq[2]}]
set_property PACKAGE_PIN P21 [get_ports {dram_2_dq[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_2_dq[3]}]
set_property PACKAGE_PIN P20 [get_ports {dram_2_dq[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_2_dq[4]}]
set_property PACKAGE_PIN V21 [get_ports {dram_2_dq[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_2_dq[5]}]
set_property PACKAGE_PIN U20 [get_ports {dram_2_dq[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_2_dq[6]}]
set_property PACKAGE_PIN T19 [get_ports {dram_2_dq[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_2_dq[7]}]
set_property PACKAGE_PIN T25 [get_ports {dram_2_dq[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_2_dq[8]}]
set_property PACKAGE_PIN T23 [get_ports {dram_2_dq[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_2_dq[9]}]
set_property PACKAGE_PIN V23 [get_ports {dram_2_dq[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_2_dq[10]}]
set_property PACKAGE_PIN U21 [get_ports {dram_2_dq[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_2_dq[11]}]
set_property PACKAGE_PIN V22 [get_ports {dram_2_dq[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_2_dq[12]}]
set_property PACKAGE_PIN U22 [get_ports {dram_2_dq[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_2_dq[13]}]
set_property PACKAGE_PIN V24 [get_ports {dram_2_dq[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_2_dq[14]}]
set_property PACKAGE_PIN R26 [get_ports {dram_2_dq[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_2_dq[15]}]
set_property PACKAGE_PIN R23 [get_ports dram_2_rst]
set_property IOSTANDARD LVCMOS18 [get_ports dram_2_rst]
set_property PACKAGE_PIN U26 [get_ports dram_3_clk_p]
set_property IOSTANDARD LVDS [get_ports dram_3_clk_p]
set_property PACKAGE_PIN U25 [get_ports dram_3_cs]
set_property IOSTANDARD LVCMOS18 [get_ports dram_3_cs]
set_property PACKAGE_PIN Y23 [get_ports {dram_3_rwds[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_3_rwds[0]}]
set_property PACKAGE_PIN AC23 [get_ports {dram_3_rwds[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_3_rwds[1]}]
set_property PACKAGE_PIN Y25 [get_ports {dram_3_dq[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_3_dq[0]}]
set_property PACKAGE_PIN Y26 [get_ports {dram_3_dq[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_3_dq[1]}]
set_property PACKAGE_PIN W26 [get_ports {dram_3_dq[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_3_dq[2]}]
set_property PACKAGE_PIN W25 [get_ports {dram_3_dq[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_3_dq[3]}]
set_property PACKAGE_PIN W24 [get_ports {dram_3_dq[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_3_dq[4]}]
set_property PACKAGE_PIN AB26 [get_ports {dram_3_dq[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_3_dq[5]}]
set_property PACKAGE_PIN AA25 [get_ports {dram_3_dq[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_3_dq[6]}]
set_property PACKAGE_PIN AA23 [get_ports {dram_3_dq[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_3_dq[7]}]
set_property PACKAGE_PIN AB24 [get_ports {dram_3_dq[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_3_dq[8]}]
set_property PACKAGE_PIN W23 [get_ports {dram_3_dq[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_3_dq[9]}]
set_property PACKAGE_PIN AC26 [get_ports {dram_3_dq[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_3_dq[10]}]
set_property PACKAGE_PIN AA24 [get_ports {dram_3_dq[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_3_dq[11]}]
set_property PACKAGE_PIN AA22 [get_ports {dram_3_dq[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_3_dq[13]}]
set_property PACKAGE_PIN AC24 [get_ports {dram_3_dq[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_3_dq[12]}]
set_property PACKAGE_PIN AB25 [get_ports {dram_3_dq[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_3_dq[14]}]
set_property PACKAGE_PIN AB22 [get_ports {dram_3_dq[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_3_dq[15]}]
set_property PACKAGE_PIN U24 [get_ports dram_3_rst]
set_property IOSTANDARD LVCMOS18 [get_ports dram_3_rst]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_0_dq[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_0_dq[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_0_dq[7]}]

set_property PACKAGE_PIN A19 [get_ports {dram_0_dq[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_0_dq[4]}]
set_property PACKAGE_PIN B25 [get_ports {dram_0_dq[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_0_dq[3]}]
set_property PACKAGE_PIN C21 [get_ports {dram_0_dq[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_0_dq[1]}]
set_property PACKAGE_PIN F20 [get_ports {dram_1_dq[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dram_1_dq[5]}]
set_property PACKAGE_PIN B24 [get_ports {dram_0_dq[5]}]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
