// Seed: 4088687408
`timescale 1 ps / 1 ps
module module_0;
  assign id_0 = id_0;
  logic id_2;
  always @(id_1 or 1) begin
    id_1 <= id_1;
  end
endmodule
