============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Wed Oct 26 12:59:59 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in ../../RTL/test_camera.v(111)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in ../../RTL/test_camera.v(112)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in ../../RTL/test_camera.v(113)
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net u_image_process/u_RGBYCbCr/clk is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_dup_1" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net cam_pclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_RGBYCbCr/clk as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 28 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1798 instances
RUN-0007 : 976 luts, 520 seqs, 103 mslices, 58 lslices, 132 pads, 2 brams, 0 dsps
RUN-1001 : There are total 1992 nets
RUN-1001 : 1385 nets have 2 pins
RUN-1001 : 398 nets have [3 - 5] pins
RUN-1001 : 121 nets have [6 - 10] pins
RUN-1001 : 51 nets have [11 - 20] pins
RUN-1001 : 32 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     52      
RUN-1001 :   No   |  No   |  Yes  |     328     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     82      
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  12   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 27
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1796 instances, 976 luts, 520 seqs, 161 slices, 33 macros(161 instances: 103 mslices 58 lslices)
PHY-0007 : Cell area utilization is 6%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 7774, tnet num: 1990, tinst num: 1796, tnode num: 9441, tedge num: 12155.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1990 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.832659s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (99.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 417838
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1796.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 356531, overlap = 9
PHY-3002 : Step(2): len = 288083, overlap = 9
PHY-3002 : Step(3): len = 242865, overlap = 9
PHY-3002 : Step(4): len = 197508, overlap = 4.5
PHY-3002 : Step(5): len = 176615, overlap = 9
PHY-3002 : Step(6): len = 155293, overlap = 9
PHY-3002 : Step(7): len = 142138, overlap = 9
PHY-3002 : Step(8): len = 121702, overlap = 9
PHY-3002 : Step(9): len = 110580, overlap = 9
PHY-3002 : Step(10): len = 100245, overlap = 9
PHY-3002 : Step(11): len = 92214.5, overlap = 12.2812
PHY-3002 : Step(12): len = 84724.1, overlap = 15.9375
PHY-3002 : Step(13): len = 80798.5, overlap = 16.2812
PHY-3002 : Step(14): len = 76837.6, overlap = 16.5625
PHY-3002 : Step(15): len = 73100.5, overlap = 16.5
PHY-3002 : Step(16): len = 69626.8, overlap = 17.4688
PHY-3002 : Step(17): len = 66493.5, overlap = 18.8438
PHY-3002 : Step(18): len = 64477.6, overlap = 19.0938
PHY-3002 : Step(19): len = 62290.4, overlap = 18.4375
PHY-3002 : Step(20): len = 61577.6, overlap = 16.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000592294
PHY-3002 : Step(21): len = 78734.8, overlap = 12.1875
PHY-3002 : Step(22): len = 79898.9, overlap = 12.3438
PHY-3002 : Step(23): len = 79033.9, overlap = 7.875
PHY-3002 : Step(24): len = 78437.7, overlap = 8.09375
PHY-3002 : Step(25): len = 77968.9, overlap = 8.125
PHY-3002 : Step(26): len = 74224.9, overlap = 8.15625
PHY-3002 : Step(27): len = 72572.3, overlap = 12.7812
PHY-3002 : Step(28): len = 72577.2, overlap = 17.6875
PHY-3002 : Step(29): len = 72505.3, overlap = 17.5625
PHY-3002 : Step(30): len = 72414.5, overlap = 13.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00118459
PHY-3002 : Step(31): len = 72437.7, overlap = 13.1562
PHY-3002 : Step(32): len = 72308.8, overlap = 12.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00236917
PHY-3002 : Step(33): len = 72414.3, overlap = 8.46875
PHY-3002 : Step(34): len = 72352.7, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006212s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1990 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031620s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.38828e-05
PHY-3002 : Step(35): len = 70403.1, overlap = 20.9062
PHY-3002 : Step(36): len = 70526.9, overlap = 20.8438
PHY-3002 : Step(37): len = 69009.2, overlap = 20.875
PHY-3002 : Step(38): len = 68671.2, overlap = 20.9375
PHY-3002 : Step(39): len = 67638.4, overlap = 20.9062
PHY-3002 : Step(40): len = 68386.3, overlap = 21.125
PHY-3002 : Step(41): len = 65748.4, overlap = 21.3438
PHY-3002 : Step(42): len = 65734.6, overlap = 21.6562
PHY-3002 : Step(43): len = 65232.5, overlap = 21.875
PHY-3002 : Step(44): len = 65219.8, overlap = 22.0312
PHY-3002 : Step(45): len = 65193.2, overlap = 22.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.77655e-05
PHY-3002 : Step(46): len = 64859.6, overlap = 22.5312
PHY-3002 : Step(47): len = 64811.3, overlap = 22.7188
PHY-3002 : Step(48): len = 64792.2, overlap = 22.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.5531e-05
PHY-3002 : Step(49): len = 64876.4, overlap = 23.7188
PHY-3002 : Step(50): len = 64947.8, overlap = 24.2188
PHY-3002 : Step(51): len = 65388.7, overlap = 24.625
PHY-3002 : Step(52): len = 65519.4, overlap = 25.0312
PHY-3002 : Step(53): len = 64807.9, overlap = 22.625
PHY-3002 : Step(54): len = 64706.4, overlap = 20.5312
PHY-3002 : Step(55): len = 64070.8, overlap = 21.6562
PHY-3002 : Step(56): len = 63864.1, overlap = 22.5938
PHY-3002 : Step(57): len = 63174.4, overlap = 24.7812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000191062
PHY-3002 : Step(58): len = 62802.6, overlap = 24.9688
PHY-3002 : Step(59): len = 62757.2, overlap = 24.7188
PHY-3002 : Step(60): len = 62727.2, overlap = 24.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000382124
PHY-3002 : Step(61): len = 62570, overlap = 24.4375
PHY-3002 : Step(62): len = 62564.9, overlap = 24.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1990 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031575s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.93189e-05
PHY-3002 : Step(63): len = 63126.2, overlap = 56.6562
PHY-3002 : Step(64): len = 63246.6, overlap = 55.3125
PHY-3002 : Step(65): len = 63708.8, overlap = 53.4688
PHY-3002 : Step(66): len = 63913.6, overlap = 52.2812
PHY-3002 : Step(67): len = 65440.4, overlap = 44.7812
PHY-3002 : Step(68): len = 65842.7, overlap = 41.75
PHY-3002 : Step(69): len = 65618, overlap = 39.9062
PHY-3002 : Step(70): len = 65332.5, overlap = 39.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.86379e-05
PHY-3002 : Step(71): len = 65023.4, overlap = 39.2812
PHY-3002 : Step(72): len = 64996.3, overlap = 39
PHY-3002 : Step(73): len = 64927.5, overlap = 38.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000117276
PHY-3002 : Step(74): len = 65328.6, overlap = 37.6875
PHY-3002 : Step(75): len = 65439.2, overlap = 37.0625
PHY-3002 : Step(76): len = 66195.4, overlap = 34.625
PHY-3002 : Step(77): len = 66278.9, overlap = 32.6562
PHY-3002 : Step(78): len = 66270.5, overlap = 32.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000234552
PHY-3002 : Step(79): len = 66031.3, overlap = 32.125
PHY-3002 : Step(80): len = 65994.5, overlap = 31.75
PHY-3002 : Step(81): len = 65746.2, overlap = 29.9688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 7774, tnet num: 1990, tinst num: 1796, tnode num: 9441, tedge num: 12155.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 86.62 peak overflow 4.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1992.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 73528, over cnt = 211(0%), over = 829, worst = 16
PHY-1001 : End global iterations;  0.119088s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (144.3%)

PHY-1001 : Congestion index: top1 = 36.88, top5 = 22.87, top10 = 15.89, top15 = 12.06.
PHY-1001 : End incremental global routing;  0.179862s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (130.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1990 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041699s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.253597s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (117.1%)

OPT-1001 : Current memory(MB): used = 184, reserve = 159, peak = 184.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1397/1992.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 73528, over cnt = 211(0%), over = 829, worst = 16
PHY-1002 : len = 79064, over cnt = 123(0%), over = 248, worst = 14
PHY-1002 : len = 81408, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 81528, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 81576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.157780s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (118.8%)

PHY-1001 : Congestion index: top1 = 33.66, top5 = 22.87, top10 = 16.49, top15 = 12.75.
OPT-1001 : End congestion update;  0.211042s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (118.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1990 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030923s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.1%)

OPT-0007 : Start: WNS 4370 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.242082s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (116.2%)

OPT-1001 : Current memory(MB): used = 186, reserve = 161, peak = 186.
OPT-1001 : End physical optimization;  1.318149s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (106.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 976 LUT to BLE ...
SYN-4008 : Packed 976 LUT and 293 SEQ to BLE.
SYN-4003 : Packing 227 remaining SEQ's ...
SYN-4005 : Packed 130 SEQ with LUT/SLICE
SYN-4006 : 580 single LUT's are left
SYN-4006 : 97 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1073/1535 primitive instances ...
PHY-3001 : End packing;  0.073623s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (84.9%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 899 instances
RUN-1001 : 379 mslices, 379 lslices, 132 pads, 2 brams, 0 dsps
RUN-1001 : There are total 1734 nets
RUN-1001 : 1117 nets have 2 pins
RUN-1001 : 406 nets have [3 - 5] pins
RUN-1001 : 127 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 35 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 897 instances, 758 slices, 33 macros(161 instances: 103 mslices 58 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : After packing: Len = 66897.2, Over = 43
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 7032, tnet num: 1732, tinst num: 897, tnode num: 8236, tedge num: 11475.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1732 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.879202s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.92107e-05
PHY-3002 : Step(82): len = 66469.3, overlap = 42.25
PHY-3002 : Step(83): len = 66324.2, overlap = 41.75
PHY-3002 : Step(84): len = 66332.2, overlap = 41.5
PHY-3002 : Step(85): len = 66028.5, overlap = 42.75
PHY-3002 : Step(86): len = 65926.5, overlap = 44.75
PHY-3002 : Step(87): len = 65777, overlap = 44
PHY-3002 : Step(88): len = 65659.3, overlap = 44
PHY-3002 : Step(89): len = 65206.7, overlap = 44.25
PHY-3002 : Step(90): len = 65069.4, overlap = 44.25
PHY-3002 : Step(91): len = 64674, overlap = 43.5
PHY-3002 : Step(92): len = 64465.6, overlap = 43
PHY-3002 : Step(93): len = 64263.2, overlap = 43.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000118421
PHY-3002 : Step(94): len = 64657, overlap = 42.75
PHY-3002 : Step(95): len = 65028.7, overlap = 41
PHY-3002 : Step(96): len = 65318.1, overlap = 39
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000236843
PHY-3002 : Step(97): len = 65670.4, overlap = 38.75
PHY-3002 : Step(98): len = 65810, overlap = 38.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.156117s wall, 0.125000s user + 0.312500s system = 0.437500s CPU (280.2%)

PHY-3001 : Trial Legalized: Len = 80573.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1732 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030876s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000715271
PHY-3002 : Step(99): len = 76764.7, overlap = 3
PHY-3002 : Step(100): len = 72583.4, overlap = 13.75
PHY-3002 : Step(101): len = 70301.8, overlap = 19.75
PHY-3002 : Step(102): len = 69384.2, overlap = 22
PHY-3002 : Step(103): len = 68560.2, overlap = 25
PHY-3002 : Step(104): len = 68229.5, overlap = 25.5
PHY-3002 : Step(105): len = 68076.5, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00143054
PHY-3002 : Step(106): len = 68117.3, overlap = 27.25
PHY-3002 : Step(107): len = 68122.7, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00286109
PHY-3002 : Step(108): len = 68158.9, overlap = 26.5
PHY-3002 : Step(109): len = 68168.3, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006129s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 74366.8, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006206s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (251.8%)

PHY-3001 : 12 instances has been re-located, deltaX = 2, deltaY = 12, maxDist = 2.
PHY-3001 : Final: Len = 74734.8, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 7032, tnet num: 1732, tinst num: 897, tnode num: 8236, tedge num: 11475.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 53/1734.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 85168, over cnt = 192(0%), over = 289, worst = 5
PHY-1002 : len = 86408, over cnt = 74(0%), over = 101, worst = 4
PHY-1002 : len = 87248, over cnt = 18(0%), over = 26, worst = 4
PHY-1002 : len = 87384, over cnt = 11(0%), over = 15, worst = 2
PHY-1002 : len = 87480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.221332s wall, 0.281250s user + 0.078125s system = 0.359375s CPU (162.4%)

PHY-1001 : Congestion index: top1 = 29.68, top5 = 22.58, top10 = 17.34, top15 = 13.77.
PHY-1001 : End incremental global routing;  0.288556s wall, 0.343750s user + 0.078125s system = 0.421875s CPU (146.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1732 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040619s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (115.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.362943s wall, 0.421875s user + 0.078125s system = 0.500000s CPU (137.8%)

OPT-1001 : Current memory(MB): used = 192, reserve = 167, peak = 192.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1480/1734.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 87480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008989s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (173.8%)

PHY-1001 : Congestion index: top1 = 29.68, top5 = 22.58, top10 = 17.34, top15 = 13.77.
OPT-1001 : End congestion update;  0.067084s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (93.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1732 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028528s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.5%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.095705s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.0%)

OPT-1001 : Current memory(MB): used = 193, reserve = 168, peak = 193.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1732 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028352s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1480/1734.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 87480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009185s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (170.1%)

PHY-1001 : Congestion index: top1 = 29.68, top5 = 22.58, top10 = 17.34, top15 = 13.77.
PHY-1001 : End incremental global routing;  0.067034s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (93.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1732 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038418s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (122.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1480/1734.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 87480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009205s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 29.68, top5 = 22.58, top10 = 17.34, top15 = 13.77.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1732 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028778s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 29.275862
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.584866s wall, 1.828125s user + 0.109375s system = 1.937500s CPU (122.3%)

RUN-1003 : finish command "place" in  7.888886s wall, 10.484375s user + 3.718750s system = 14.203125s CPU (180.0%)

RUN-1004 : used memory is 173 MB, reserved memory is 148 MB, peak memory is 193 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 899 instances
RUN-1001 : 379 mslices, 379 lslices, 132 pads, 2 brams, 0 dsps
RUN-1001 : There are total 1734 nets
RUN-1001 : 1117 nets have 2 pins
RUN-1001 : 406 nets have [3 - 5] pins
RUN-1001 : 127 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 35 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 7032, tnet num: 1732, tinst num: 897, tnode num: 8236, tedge num: 11475.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 379 mslices, 379 lslices, 132 pads, 2 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1732 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 84520, over cnt = 197(0%), over = 305, worst = 5
PHY-1002 : len = 85984, over cnt = 70(0%), over = 91, worst = 4
PHY-1002 : len = 86864, over cnt = 12(0%), over = 16, worst = 2
PHY-1002 : len = 86936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.227676s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (151.0%)

PHY-1001 : Congestion index: top1 = 29.72, top5 = 22.50, top10 = 17.32, top15 = 13.81.
PHY-1001 : End global routing;  0.291883s wall, 0.359375s user + 0.062500s system = 0.421875s CPU (144.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 211, reserve = 187, peak = 227.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : net u_image_process/u_RGBYCbCr/clk will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : Current memory(MB): used = 480, reserve = 460, peak = 480.
PHY-1001 : End build detailed router design. 3.871655s wall, 3.812500s user + 0.062500s system = 3.875000s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 23648, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.447110s wall, 3.406250s user + 0.031250s system = 3.437500s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 512, reserve = 493, peak = 512.
PHY-1001 : End phase 1; 3.453313s wall, 3.406250s user + 0.031250s system = 3.437500s CPU (99.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Patch 779 net; 1.703576s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (100.0%)

PHY-1022 : len = 188024, over cnt = 80(0%), over = 80, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 513, reserve = 495, peak = 513.
PHY-1001 : End initial routed; 4.434272s wall, 5.093750s user + 0.046875s system = 5.140625s CPU (115.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1545(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.965881s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 514, reserve = 495, peak = 514.
PHY-1001 : End phase 2; 5.400225s wall, 6.062500s user + 0.046875s system = 6.109375s CPU (113.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 188024, over cnt = 80(0%), over = 80, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009990s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (156.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 187704, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.085942s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (127.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 187768, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.026836s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (174.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 187768, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.020734s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (75.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1545(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.026328s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (100.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 17 feed throughs used by 13 nets
PHY-1001 : End commit to database; 0.191576s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (106.0%)

PHY-1001 : Current memory(MB): used = 529, reserve = 510, peak = 529.
PHY-1001 : End phase 3; 1.494043s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (102.5%)

PHY-1003 : Routed, final wirelength = 187768
PHY-1001 : Current memory(MB): used = 530, reserve = 511, peak = 530.
PHY-1001 : End export database. 0.010946s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  14.462420s wall, 15.000000s user + 0.171875s system = 15.171875s CPU (104.9%)

RUN-1003 : finish command "route" in  15.704922s wall, 16.312500s user + 0.234375s system = 16.546875s CPU (105.4%)

RUN-1004 : used memory is 483 MB, reserved memory is 463 MB, peak memory is 530 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        77
  #input                   29
  #output                  47
  #inout                    1

Utilization Statistics
#lut                     1366   out of  19600    6.97%
#reg                      535   out of  19600    2.73%
#le                      1463
  #lut only               928   out of   1463   63.43%
  #reg only                97   out of   1463    6.63%
  #lut&reg                438   out of   1463   29.94%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    2   out of     16   12.50%
#pad                       77   out of    188   40.96%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       9   out of     16   56.25%

Clock Resource Statistics
Index     ClockNet                          Type               DriverType         Driver                          Fanout
#1        u_pll/clk0_buf                    GCLK               pll                u_pll/pll_inst.clkc0            172
#2        vga_clk_dup_1                     GCLK               pll                u_pll/pll_inst.clkc2            44
#3        cam_pclk_dup_1                    GCLK               io                 cam_pclk_syn_2.di               41
#4        u_camera_init/divider2[8]         GCLK               lslice             u_camera_init/add2_syn_56.q1    22
#5        u_camera_init/u_i2c_write/clk     GCLK               pll                u_pll/pll_inst.clkc4            21
#6        u_camera_init/divider2[7]         GCLK               lslice             u_camera_init/add2_syn_56.q0    17
#7        clk_24m_dup_1                     GCLK               io                 clk_24m_syn_2.di                4
#8        Sdram_Control_4Port/SDRAM_CLK     GCLK               pll                u_pll/pll_inst.clkc1            0
#9        u_image_process/u_RGBYCbCr/clk    GCLK               pll                u_pll/pll_inst.clkc3            0


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  Switch[5]      INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
  Switch[4]      INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
  Switch[3]      INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
  Switch[2]      INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
  Switch[1]      INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
  Switch[0]      INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_href       INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
  cam_pclk       INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
  cam_vsync      INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
   clk_24m       INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
    rst_n        INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
   Led[15]      OUTPUT        T13        LVCMOS25           8            NONE       NONE    
   Led[14]      OUTPUT        T12        LVCMOS25           8            NONE       NONE    
   Led[13]      OUTPUT        R12        LVCMOS25           8            NONE       NONE    
   Led[12]      OUTPUT         M7        LVCMOS25           8            NONE       NONE    
   Led[11]      OUTPUT         T9        LVCMOS25           8            NONE       NONE    
   Led[10]      OUTPUT         T8        LVCMOS25           8            NONE       NONE    
   Led[9]       OUTPUT         T7        LVCMOS25           8            NONE       NONE    
   Led[8]       OUTPUT         R7        LVCMOS25           8            NONE       NONE    
   Led[7]       OUTPUT         P5        LVCMOS25           8            NONE       NONE    
   Led[6]       OUTPUT         N5        LVCMOS25           8            NONE       NONE    
   Led[5]       OUTPUT         P4        LVCMOS25           8            NONE       NONE    
   Led[4]       OUTPUT         M5        LVCMOS25           8            NONE       NONE    
   Led[3]       OUTPUT         N4        LVCMOS25           8            NONE       NONE    
   Led[2]       OUTPUT         N3        LVCMOS25           8            NONE       NONE    
   Led[1]       OUTPUT         M4        LVCMOS25           8            NONE       NONE    
   Led[0]       OUTPUT         M3        LVCMOS25           8            NONE       NONE    
  cam_pwdn      OUTPUT        F14        LVCMOS33           8            NONE       NONE    
   cam_rst      OUTPUT        F13        LVCMOS33           8            NONE       NONE    
  cam_soic      OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
  cam_xclk      OUTPUT        J12        LVCMOS33           8            NONE       NONE    
  vga_b[7]      OUTPUT         C1        LVCMOS25           8            NONE       NONE    
  vga_b[6]      OUTPUT         D1        LVCMOS25           8            NONE       NONE    
  vga_b[5]      OUTPUT         E2        LVCMOS25           8            NONE       NONE    
  vga_b[4]      OUTPUT         G3        LVCMOS25           8            NONE       NONE    
  vga_b[3]      OUTPUT         E1        LVCMOS25           8            NONE       NONE    
  vga_b[2]      OUTPUT         F2        LVCMOS25           8            NONE       NONE    
  vga_b[1]      OUTPUT         F1        LVCMOS25           8            NONE       NONE    
  vga_b[0]      OUTPUT         G1        LVCMOS25           8            NONE       NONE    
   vga_clk      OUTPUT         H2        LVCMOS25           8            NONE       NONE    
  vga_g[7]      OUTPUT         H5        LVCMOS25           8            NONE       NONE    
  vga_g[6]      OUTPUT         H1        LVCMOS25           8            NONE       NONE    
  vga_g[5]      OUTPUT         J6        LVCMOS25           8            NONE       NONE    
  vga_g[4]      OUTPUT         H3        LVCMOS25           8            NONE       NONE    
  vga_g[3]      OUTPUT         J1        LVCMOS25           8            NONE       NONE    
  vga_g[2]      OUTPUT         K1        LVCMOS25           8            NONE       NONE    
  vga_g[1]      OUTPUT         K2        LVCMOS25           8            NONE       NONE    
  vga_g[0]      OUTPUT         L1        LVCMOS25           8            NONE       NONE    
  vga_hsync     OUTPUT         J3        LVCMOS25           8            NONE       NONE    
  vga_r[7]      OUTPUT         K6        LVCMOS25           8            NONE       NONE    
  vga_r[6]      OUTPUT         K3        LVCMOS25           8            NONE       NONE    
  vga_r[5]      OUTPUT         K5        LVCMOS25           8            NONE       NONE    
  vga_r[4]      OUTPUT         L4        LVCMOS25           8            NONE       NONE    
  vga_r[3]      OUTPUT         M1        LVCMOS25           8            NONE       NONE    
  vga_r[2]      OUTPUT         M2        LVCMOS25           8            NONE       NONE    
  vga_r[1]      OUTPUT         L3        LVCMOS25           8            NONE       NONE    
  vga_r[0]      OUTPUT         L5        LVCMOS25           8            NONE       NONE    
  vga_vsync     OUTPUT         J4        LVCMOS25           8            NONE       NONE    
  cam_soid       INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------------+
|top                         |test_camera                                |1463   |1205    |161     |535     |2       |0       |
|  Sdram_Control_4Port       |Sdram_Control_4Port                        |613    |429     |87      |394     |2       |0       |
|    command1                |command                                    |52     |51      |0       |44      |0       |0       |
|    control1                |control_interface                          |100    |74      |24      |50      |0       |0       |
|    data_path1              |sdr_data_path                              |16     |16      |0       |2       |0       |0       |
|    read_fifo1              |Sdram_RD_FIFO                              |131    |61      |18      |105     |1       |0       |
|      dcfifo_component      |softfifo                                   |131    |61      |18      |105     |1       |0       |
|        ram_inst            |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_softfifo |40     |19      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_softfifo |36     |19      |0       |36      |0       |0       |
|    sdram1                  |sdram                                      |3      |3       |0       |0       |0       |0       |
|    write_fifo1             |Sdram_WR_FIFO                              |131    |82      |18      |101     |1       |0       |
|      dcfifo_component      |softfifo                                   |131    |82      |18      |101     |1       |0       |
|        ram_inst            |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_softfifo |35     |21      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_softfifo |36     |21      |0       |36      |0       |0       |
|  u_Mode_Switch             |Mode_Switch                                |8      |8       |0       |6       |0       |0       |
|  u_cam_vga_out             |Driver                                     |111    |67      |44      |23      |0       |0       |
|  u_camera_init             |camera_init                                |656    |643     |13      |87      |0       |0       |
|    u_i2c_write             |i2c_module                                 |198    |198     |0       |41      |0       |0       |
|  u_camera_reader           |camera_reader                              |56     |39      |17      |21      |0       |0       |
|  u_pll                     |ip_pll                                     |0      |0       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1056  
    #2          2       240   
    #3          3        82   
    #4          4        82   
    #5        5-10      130   
    #6        11-50      63   
    #7       51-100      8    
    #8       101-500     2    
  Average     2.95            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 897
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1734, pip num: 15178
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 17
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1489 valid insts, and 45273 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  2.629823s wall, 21.453125s user + 0.109375s system = 21.562500s CPU (819.9%)

RUN-1004 : used memory is 489 MB, reserved memory is 473 MB, peak memory is 667 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221026_125959.log"
