Running: E:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/tb_RS232Txd_isim_beh.exe -prj C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/tb_RS232Txd_beh.prj work.tb_RS232Txd work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Txd.v" into library work
Analyzing Verilog file "C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/tb_RS232Txd.v" into library work
Analyzing Verilog file "E:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module RS232Txd
Compiling module tb_RS232Txd
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/tb_RS232Txd_isim_beh.exe
Fuse Memory Usage: 29640 KB
Fuse CPU Usage: 312 ms
