
---------- Begin Simulation Statistics ----------
final_tick                               625670651500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  92890                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                    93198                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6603.45                       # Real time elapsed on the host
host_tick_rate                               94749099                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613391136                       # Number of instructions simulated
sim_ops                                     615429904                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.625671                       # Number of seconds simulated
sim_ticks                                625670651500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.771100                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               76984243                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88721064                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8517136                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119316222                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11454739                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11585064                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          130325                       # Number of indirect misses.
system.cpu0.branchPred.lookups              154559549                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052795                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509394                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5602014                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138964334                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18229384                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532363                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       51060413                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561784569                       # Number of instructions committed
system.cpu0.commit.committedOps             562295239                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    919884687                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.611267                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.431646                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    661015777     71.86%     71.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    152723336     16.60%     88.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     34683314      3.77%     92.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33485796      3.64%     95.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11605288      1.26%     97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4243674      0.46%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1013533      0.11%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2884585      0.31%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18229384      1.98%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    919884687                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11671782                       # Number of function calls committed.
system.cpu0.commit.int_insts                543434542                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174757554                       # Number of loads committed
system.cpu0.commit.membars                    1019953                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019959      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311038593     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175266940     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69814768     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562295239                       # Class of committed instruction
system.cpu0.commit.refs                     245081736                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561784569                       # Number of Instructions Simulated
system.cpu0.committedOps                    562295239                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.202941                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.202941                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            115230303                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2918707                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75529539                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             624459121                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               376680013                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                429967452                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5606672                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9322315                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2599180                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  154559549                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                101860536                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    552410558                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3382531                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          183                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     642004955                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           52                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17043604                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.124889                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         369151004                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88438982                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.518759                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         930083620                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.690815                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.927896                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               480790563     51.69%     51.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               332048031     35.70%     87.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                60752449      6.53%     93.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43119049      4.64%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10469870      1.13%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1737612      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  144767      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     476      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020803      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           930083620                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                      307494783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5708970                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146118439                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.491695                       # Inst execution rate
system.cpu0.iew.exec_refs                   273475400                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  76273047                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               89116039                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            196825468                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512642                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2458200                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77160018                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          613342530                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            197202353                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3809819                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            608510540                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                494553                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2147044                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5606672                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3213508                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        69480                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10311071                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29027                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4752                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3498675                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22067914                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6835836                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4752                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       821898                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4887072                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271162366                       # num instructions consuming a value
system.cpu0.iew.wb_count                    602124770                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836971                       # average fanout of values written-back
system.cpu0.iew.wb_producers                226954958                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.486535                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     602221987                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               740239503                       # number of integer regfile reads
system.cpu0.int_regfile_writes              385334692                       # number of integer regfile writes
system.cpu0.ipc                              0.453939                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.453939                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020977      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            330943091     54.05%     54.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213768      0.69%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018118      0.17%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           198983887     32.50%     87.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           76140460     12.43%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             612320359                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     62                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                120                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                66                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     815544                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001332                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 156289     19.16%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                572498     70.20%     89.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                86753     10.64%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             612114864                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2155596554                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    602124717                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        664393910                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 611809775                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                612320359                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532755                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       51047288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            56792                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           392                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11347263                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    930083620                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.658350                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.865410                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          503912697     54.18%     54.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          285817860     30.73%     84.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          103428791     11.12%     96.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           29936911      3.22%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5835067      0.63%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             616981      0.07%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             392494      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              88505      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              54314      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      930083620                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.494773                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7719260                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1315652                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           196825468                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77160018                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1036                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1237578403                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13762915                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               96476005                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357815165                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3518494                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               382273198                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9932334                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7754                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            757235200                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             621273501                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          398926788                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                426629800                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5421649                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5606672                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18983350                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                41111619                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       757235156                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        114595                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3169                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8075293                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3158                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1514998020                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1236917621                       # The number of ROB writes
system.cpu0.timesIdled                       13124309                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1003                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.649640                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3592211                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4194076                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           644181                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          6368803                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136764                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         141088                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4324                       # Number of indirect misses.
system.cpu1.branchPred.lookups                7114974                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8829                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509172                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           416587                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419098                       # Number of branches committed
system.cpu1.commit.bw_lim_events               467396                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528212                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        6611539                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19242055                       # Number of instructions committed
system.cpu1.commit.committedOps              19751430                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    114137534                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173049                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.818445                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    105870292     92.76%     92.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4121768      3.61%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1409771      1.24%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1280437      1.12%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       323097      0.28%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       120905      0.11%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       474348      0.42%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        69520      0.06%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       467396      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    114137534                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227394                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18550962                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5319869                       # Number of loads committed
system.cpu1.commit.membars                    1018422                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018422      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11644590     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829041     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259239      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19751430                       # Class of committed instruction
system.cpu1.commit.refs                       7088292                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19242055                       # Number of Instructions Simulated
system.cpu1.committedOps                     19751430                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.018635                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.018635                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             96900117                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               232964                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3204554                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              28627442                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5058599                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 11608041                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                417023                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               390945                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1272703                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    7114974                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4896124                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    109072570                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                71643                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      32940244                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1289236                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.061436                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5539240                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3728975                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.284431                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115256483                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.295120                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.766772                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                94634956     82.11%     82.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                12501717     10.85%     92.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4934318      4.28%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1934229      1.68%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  718220      0.62%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  230113      0.20%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  302733      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     185      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115256483                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         554424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              434519                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5201604                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.191669                       # Inst execution rate
system.cpu1.iew.exec_refs                     7703817                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1849689                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               84388193                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7326660                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            764095                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           709408                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2431333                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           26357741                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5854128                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           271039                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             22197413                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                532690                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1031440                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                417023                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2083796                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15607                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          147453                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6954                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          451                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1243                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2006791                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       662910                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           451                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92305                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        342214                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12515130                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21954588                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.835780                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10459893                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.189573                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21963203                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                27847157                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14529791                       # number of integer regfile writes
system.cpu1.ipc                              0.166151                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166151                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018627      4.53%      4.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13660711     60.80%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6432622     28.63%     93.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1356346      6.04%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              22468452                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     563649                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025086                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  94259     16.72%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                418367     74.22%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                51019      9.05%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              22013458                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         160785893                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21954576                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         32964312                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  24067004                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 22468452                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2290737                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        6606310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            28885                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        762525                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4422067                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115256483                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.194943                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.635726                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          101008484     87.64%     87.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            9562293      8.30%     95.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2696884      2.34%     98.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1004406      0.87%     99.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             699274      0.61%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              91844      0.08%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             134285      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              34957      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              24056      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115256483                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.194010                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          4658613                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          601526                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7326660                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2431333                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    203                       # number of misc regfile reads
system.cpu1.numCycles                       115810907                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1135511109                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               90236501                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13164301                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2921068                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 5771661                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                778909                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7079                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             34442390                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              27754329                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           18535158                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 11529410                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3084711                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                417023                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7272964                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 5370857                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        34442378                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28924                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               865                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6397123                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           861                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   140032054                       # The number of ROB reads
system.cpu1.rob.rob_writes                   53845936                       # The number of ROB writes
system.cpu1.timesIdled                          12959                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.648423                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2239951                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2812298                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           255614                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          3960524                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98618                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         101456                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2838                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4362937                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2671                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509167                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           171246                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3646967                       # Number of branches committed
system.cpu2.commit.bw_lim_events               403420                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528182                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1615426                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16503912                       # Number of instructions committed
system.cpu2.commit.committedOps              17013274                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    113771755                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.149539                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.768966                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    106740066     93.82%     93.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3489017      3.07%     96.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1188393      1.04%     97.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1098216      0.97%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       227096      0.20%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        95141      0.08%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       471468      0.41%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        58938      0.05%     99.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       403420      0.35%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    113771755                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174024                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15891714                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4696988                       # Number of loads committed
system.cpu2.commit.membars                    1018411                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018411      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9795768     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206155     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992802      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17013274                       # Class of committed instruction
system.cpu2.commit.refs                       6198969                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16503912                       # Number of Instructions Simulated
system.cpu2.committedOps                     17013274                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.926839                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.926839                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            103422353                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                87024                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2132057                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19244717                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2969245                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6374715                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                171563                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               224854                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1156705                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4362937                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3067903                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    110574350                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                46814                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      19588075                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                 511864                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.038164                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3264254                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2338569                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.171344                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         114094581                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.176159                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.592493                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               101596178     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7723207      6.77%     95.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2848501      2.50%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1337944      1.17%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  391970      0.34%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   84237      0.07%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  112341      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     192      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           114094581                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         225360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              184403                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3912321                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.159001                       # Inst execution rate
system.cpu2.iew.exec_refs                     6599060                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1525813                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               90822756                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5093215                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510003                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           181127                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1554332                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18624692                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5073247                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           153474                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18176986                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                424083                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1102296                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                171563                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2167694                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        13086                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          105715                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4099                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          179                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          491                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       396227                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        52351                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           179                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        48422                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        135981                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10505945                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18039035                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.858975                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9024346                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.157794                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18044039                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22446051                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12197661                       # number of integer regfile writes
system.cpu2.ipc                              0.144366                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.144366                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018615      5.56%      5.56% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10672340     58.22%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5617160     30.64%     94.42% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1022203      5.58%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18330460                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     540228                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.029472                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  90115     16.68%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                406894     75.32%     92.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                43215      8.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17852057                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         151327927                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18039023                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20236229                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17096200                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18330460                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528492                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1611417                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            32226                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           310                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       631255                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    114094581                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.160660                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.588872                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          102627068     89.95%     89.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7655965      6.71%     96.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2151618      1.89%     98.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             747598      0.66%     99.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             662164      0.58%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              81121      0.07%     99.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             124857      0.11%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              28458      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              15732      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      114094581                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.160344                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3196455                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          364333                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5093215                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1554332                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    202                       # number of misc regfile reads
system.cpu2.numCycles                       114319941                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1137003522                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               96484929                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441126                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3269519                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3402174                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                880902                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3037                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23544406                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19020091                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           12877281                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6771179                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2933693                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                171563                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7233736                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1436155                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23544394                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         31000                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               838                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6967129                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           834                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   131996034                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37580478                       # The number of ROB writes
system.cpu2.timesIdled                           4634                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.167056                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2178214                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2977042                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           401109                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3787061                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            115815                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         203612                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           87797                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4269625                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1250                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509170                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           233648                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470571                       # Number of branches committed
system.cpu3.commit.bw_lim_events               352691                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528205                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2004397                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860600                       # Number of instructions committed
system.cpu3.commit.committedOps              16369961                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    107820843                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.151826                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.765488                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    100935583     93.61%     93.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3420391      3.17%     96.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1226784      1.14%     97.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1061783      0.98%     98.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       212719      0.20%     99.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        83116      0.08%     99.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       471763      0.44%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        56013      0.05%     99.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       352691      0.33%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    107820843                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151208                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254943                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568764                       # Number of loads committed
system.cpu3.commit.membars                    1018401                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018401      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353713     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077934     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919775      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369961                       # Class of committed instruction
system.cpu3.commit.refs                       5997721                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860600                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369961                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.835467                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.835467                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             97424712                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               168348                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2085735                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19510023                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3044563                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6484883                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                233939                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               310262                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1036932                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4269625                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3117134                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    104505823                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                44519                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      19992983                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                 802808                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.039382                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3317757                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2294029                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.184412                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         108225029                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.189453                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.616773                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                95870794     88.58%     88.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7243719      6.69%     95.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2895190      2.68%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1590102      1.47%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  492070      0.45%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   68529      0.06%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   64406      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     208      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           108225029                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         189573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              244684                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3752322                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.162459                       # Inst execution rate
system.cpu3.iew.exec_refs                     6355347                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441908                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               84422352                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4939329                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510051                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           400568                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1459390                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18370608                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4913439                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           304822                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17612943                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                511134                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1191204                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                233939                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2251885                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        11573                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           93833                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2122                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          112                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          144                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       370565                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        30433                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           112                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        42702                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        201982                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10212920                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17494901                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.858391                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8766678                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.161370                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17499595                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21623158                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11889189                       # number of integer regfile writes
system.cpu3.ipc                              0.146296                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.146296                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018620      5.68%      5.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10510909     58.66%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.35% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5451856     30.43%     94.77% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936236      5.23%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              17917765                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     536001                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029915                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  92171     17.20%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     17.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                402620     75.12%     92.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                41206      7.69%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17435130                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144640837                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17494889                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         20371332                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  16842058                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 17917765                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528550                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2000646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            44305                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           345                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       876378                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    108225029                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.165560                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.593510                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           96837083     89.48%     89.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7820763      7.23%     96.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1953164      1.80%     98.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             721776      0.67%     99.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             654288      0.60%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              74944      0.07%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             122066      0.11%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              26482      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              14463      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      108225029                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.165271                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3180714                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          362903                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4939329                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1459390                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu3.numCycles                       108414602                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1142908134                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               90328155                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036853                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3305945                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3678486                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                973420                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1882                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23684625                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19229835                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13269318                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6712307                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2904169                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                233939                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              7242578                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2232465                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23684613                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         29564                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               866                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6466980                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           862                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   125841288                       # The number of ROB reads
system.cpu3.rob.rob_writes                   37153556                       # The number of ROB writes
system.cpu3.timesIdled                           2425                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          8876854                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                44873                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8986942                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                108730                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10597413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21159877                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       311864                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        60375                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25924033                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4827529                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     51973748                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4887904                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9168933                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1689022                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8873317                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              982                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            671                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1426001                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1425966                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9168933                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           945                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31754770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31754770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    786170944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               786170944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1427                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10597532                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10597532    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10597532                       # Request fanout histogram
system.membus.respLayer1.occupancy        54924403729                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31220736673                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      4545391640                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   26253814824.379292                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          122     97.60%     97.60% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 238710732500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57496696500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 568173955000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3061962                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3061962                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3061962                       # number of overall hits
system.cpu2.icache.overall_hits::total        3061962                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5941                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5941                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5941                       # number of overall misses
system.cpu2.icache.overall_misses::total         5941                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    230087999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    230087999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    230087999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    230087999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3067903                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3067903                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3067903                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3067903                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001937                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001937                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001937                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001937                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 38728.833361                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 38728.833361                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 38728.833361                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 38728.833361                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          428                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    38.909091                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5307                       # number of writebacks
system.cpu2.icache.writebacks::total             5307                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          602                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          602                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          602                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          602                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5339                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5339                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5339                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5339                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    209907999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    209907999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    209907999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    209907999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001740                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001740                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001740                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001740                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 39315.976587                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 39315.976587                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 39315.976587                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 39315.976587                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5307                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3061962                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3061962                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5941                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5941                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    230087999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    230087999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3067903                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3067903                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001937                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001937                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 38728.833361                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 38728.833361                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          602                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          602                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5339                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5339                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    209907999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    209907999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001740                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001740                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 39315.976587                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 39315.976587                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.982624                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3005529                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5307                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           566.332956                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        336803000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.982624                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999457                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999457                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6141145                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6141145                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4765451                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4765451                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4765451                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4765451                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1137535                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1137535                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1137535                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1137535                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 135548592023                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 135548592023                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 135548592023                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 135548592023                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5902986                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5902986                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5902986                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5902986                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.192705                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.192705                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.192705                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.192705                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 119159.930923                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 119159.930923                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 119159.930923                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 119159.930923                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1014370                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        45713                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            14070                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            442                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    72.094527                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   103.423077                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       530867                       # number of writebacks
system.cpu2.dcache.writebacks::total           530867                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       812519                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       812519                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       812519                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       812519                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       325016                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       325016                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       325016                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       325016                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  35366942410                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  35366942410                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  35366942410                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  35366942410                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055060                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055060                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055060                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055060                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 108816.004166                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108816.004166                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 108816.004166                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108816.004166                       # average overall mshr miss latency
system.cpu2.dcache.replacements                530867                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4235489                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4235489                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       675085                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       675085                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  70377196500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  70377196500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4910574                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4910574                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.137476                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.137476                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 104249.385633                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104249.385633                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       520428                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       520428                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       154657                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       154657                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  14373617000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  14373617000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031495                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031495                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 92938.677202                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92938.677202                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       529962                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        529962                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       462450                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       462450                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  65171395523                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  65171395523                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992412                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992412                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.465986                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.465986                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 140926.360737                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 140926.360737                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       292091                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       292091                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170359                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170359                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  20993325410                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  20993325410                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171662                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171662                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 123229.916881                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 123229.916881                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          219                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          219                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5507500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5507500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.408582                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.408582                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25148.401826                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25148.401826                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          151                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          151                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           68                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           68                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       846000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       846000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.126866                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.126866                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12441.176471                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12441.176471                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          193                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          193                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1373500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1373500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.463889                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.463889                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8224.550898                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8224.550898                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1232500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1232500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.458333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.458333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7469.696970                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7469.696970                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       581500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       581500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       557500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       557500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284917                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284917                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224250                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224250                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  21229347000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  21229347000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509167                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509167                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440425                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440425                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 94668.214047                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 94668.214047                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224249                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224249                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  21005097000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  21005097000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440423                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440423                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 93668.631744                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 93668.631744                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.259787                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5598137                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           549112                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.194891                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        336814500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.259787                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.883118                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.883118                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13375240                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13375240                       # Number of data accesses
system.cpu3.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4759345245.833333                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   26780343599.865437                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          117     97.50%     97.50% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 238710663500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54549222000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 571121429500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3114020                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3114020                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3114020                       # number of overall hits
system.cpu3.icache.overall_hits::total        3114020                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3114                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3114                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3114                       # number of overall misses
system.cpu3.icache.overall_misses::total         3114                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    175501000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    175501000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    175501000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    175501000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3117134                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3117134                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3117134                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3117134                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000999                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000999                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000999                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000999                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 56358.702633                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56358.702633                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 56358.702633                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56358.702633                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          461                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    51.222222                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2846                       # number of writebacks
system.cpu3.icache.writebacks::total             2846                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          236                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          236                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          236                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          236                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2878                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2878                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2878                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2878                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    160830000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    160830000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    160830000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    160830000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000923                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000923                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000923                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000923                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 55882.557331                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 55882.557331                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 55882.557331                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 55882.557331                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2846                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3114020                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3114020                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3114                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3114                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    175501000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    175501000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3117134                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3117134                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000999                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000999                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 56358.702633                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56358.702633                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          236                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          236                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2878                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2878                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    160830000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    160830000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000923                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000923                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 55882.557331                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 55882.557331                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.982430                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3059830                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2846                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1075.133521                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        341995000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.982430                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999451                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999451                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6237146                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6237146                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4592161                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4592161                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4592161                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4592161                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1098327                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1098327                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1098327                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1098327                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 132593231082                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 132593231082                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 132593231082                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 132593231082                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5690488                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5690488                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5690488                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5690488                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.193011                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.193011                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.193011                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.193011                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 120722.909554                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 120722.909554                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 120722.909554                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 120722.909554                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       957497                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        33212                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            12650                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            340                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    75.691462                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    97.682353                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       495669                       # number of writebacks
system.cpu3.dcache.writebacks::total           495669                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       792948                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       792948                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       792948                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       792948                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305379                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305379                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305379                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305379                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  32981257979                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  32981257979                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  32981257979                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  32981257979                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053665                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053665                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053665                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053665                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 108001.067457                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 108001.067457                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 108001.067457                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 108001.067457                       # average overall mshr miss latency
system.cpu3.dcache.replacements                495669                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4106200                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4106200                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       664921                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       664921                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  70700982000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  70700982000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4771121                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4771121                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.139364                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.139364                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 106329.897837                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106329.897837                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       515149                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       515149                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       149772                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       149772                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  14155594000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  14155594000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031391                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031391                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 94514.288385                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 94514.288385                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       485961                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        485961                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       433406                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       433406                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  61892249082                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  61892249082                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919367                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919367                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.471418                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.471418                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 142804.319926                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 142804.319926                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       277799                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       277799                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155607                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155607                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  18825663979                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  18825663979                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169254                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169254                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 120982.115066                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 120982.115066                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          331                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          331                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          229                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          229                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4931000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4931000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.408929                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.408929                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 21532.751092                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21532.751092                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          147                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           82                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           82                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       787000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       787000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.146429                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.146429                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  9597.560976                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9597.560976                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          195                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          195                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          175                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1256500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1256500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.472973                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.472973                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         7180                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         7180                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          167                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1107500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1107500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.451351                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.451351                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6631.736527                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6631.736527                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       445500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       445500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       427500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       427500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305674                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305674                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203496                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203496                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19743844500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19743844500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509170                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509170                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399662                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399662                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 97023.255985                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 97023.255985                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203496                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203496                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  19540348500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  19540348500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399662                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399662                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 96023.255985                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 96023.255985                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.574961                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5405733                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           508689                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.626794                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        342006500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.574961                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.861718                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.861718                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12909891                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12909891                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       688146250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   935725880.057392                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        57500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2464736500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   618789189000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6881462500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     86620334                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        86620334                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     86620334                       # number of overall hits
system.cpu0.icache.overall_hits::total       86620334                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15240202                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15240202                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15240202                       # number of overall misses
system.cpu0.icache.overall_misses::total     15240202                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 435075941494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 435075941494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 435075941494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 435075941494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    101860536                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    101860536                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    101860536                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    101860536                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.149618                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.149618                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.149618                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.149618                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 28547.911733                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28547.911733                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 28547.911733                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28547.911733                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3892                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.089552                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12811250                       # number of writebacks
system.cpu0.icache.writebacks::total         12811250                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2428919                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2428919                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2428919                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2428919                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12811283                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12811283                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12811283                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12811283                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 303796832996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 303796832996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 303796832996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 303796832996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125773                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125773                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125773                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125773                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23713.224741                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23713.224741                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23713.224741                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23713.224741                       # average overall mshr miss latency
system.cpu0.icache.replacements              12811250                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     86620334                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       86620334                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15240202                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15240202                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 435075941494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 435075941494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    101860536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    101860536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.149618                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.149618                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 28547.911733                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28547.911733                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2428919                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2428919                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12811283                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12811283                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 303796832996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 303796832996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125773                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125773                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23713.224741                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23713.224741                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999938                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           99430213                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12811250                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.761164                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999938                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        216532354                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       216532354                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237487131                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237487131                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237487131                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237487131                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15410267                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15410267                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15410267                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15410267                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 457673438157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 457673438157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 457673438157                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 457673438157                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    252897398                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    252897398                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    252897398                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    252897398                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.060935                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060935                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.060935                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060935                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29699.254280                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29699.254280                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29699.254280                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29699.254280                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4343524                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       132802                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            80495                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1631                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.960171                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.423666                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11545018                       # number of writebacks
system.cpu0.dcache.writebacks::total         11545018                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4035787                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4035787                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4035787                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4035787                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11374480                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11374480                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11374480                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11374480                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 227794819055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 227794819055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 227794819055                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 227794819055                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044977                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044977                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044977                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044977                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20026.833671                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20026.833671                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20026.833671                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20026.833671                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11545018                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    171342094                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      171342094                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11742524                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11742524                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 299105372500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 299105372500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    183084618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    183084618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.064137                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064137                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25471.983068                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25471.983068                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2327383                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2327383                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9415141                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9415141                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 170906654500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 170906654500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18152.320236                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18152.320236                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66145037                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66145037                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3667743                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3667743                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 158568065657                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 158568065657                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69812780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69812780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.052537                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.052537                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43233.145195                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43233.145195                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1708404                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1708404                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1959339                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1959339                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  56888164555                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  56888164555                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028066                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028066                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29034.365444                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29034.365444                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1209                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1209                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          902                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          902                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9242000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9242000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.427286                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.427286                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10246.119734                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10246.119734                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          868                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          868                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1207000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1207000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016106                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016106                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        35500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        35500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1726                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1726                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3001500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3001500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2006                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2006                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.139581                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.139581                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10719.642857                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10719.642857                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          272                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          272                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2730500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2730500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.135593                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.135593                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10038.602941                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10038.602941                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318084                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318084                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191310                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191310                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  16496083499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  16496083499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509394                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509394                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375564                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375564                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86226.979766                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86226.979766                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191310                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191310                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  16304773499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  16304773499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375564                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375564                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85226.979766                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85226.979766                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.883449                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249374326                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11565506                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.561904                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.883449                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996358                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996358                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518387356                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518387356                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            10590709                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10546248                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11703                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               92106                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3719                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               78827                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1420                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               74693                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21399425                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           10590709                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10546248                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11703                       # number of overall hits
system.l2.overall_hits::.cpu1.data              92106                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3719                       # number of overall hits
system.l2.overall_hits::.cpu2.data              78827                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1420                       # number of overall hits
system.l2.overall_hits::.cpu3.data              74693                       # number of overall hits
system.l2.overall_hits::total                21399425                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2220571                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            996547                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3362                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            450147                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1620                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            452587                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1458                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            421544                       # number of demand (read+write) misses
system.l2.demand_misses::total                4547836                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2220571                       # number of overall misses
system.l2.overall_misses::.cpu0.data           996547                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3362                       # number of overall misses
system.l2.overall_misses::.cpu1.data           450147                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1620                       # number of overall misses
system.l2.overall_misses::.cpu2.data           452587                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1458                       # number of overall misses
system.l2.overall_misses::.cpu3.data           421544                       # number of overall misses
system.l2.overall_misses::total               4547836                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 172650968989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  95068324085                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    352429989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  54333276734                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    158648496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  54389012282                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    139624500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  50675530298                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     427767815373                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 172650968989                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  95068324085                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    352429989                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  54333276734                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    158648496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  54389012282                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    139624500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  50675530298                       # number of overall miss cycles
system.l2.overall_miss_latency::total    427767815373                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12811280                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11542795                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15065                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          542253                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          531414                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2878                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496237                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25947261                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12811280                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11542795                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15065                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         542253                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         531414                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2878                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496237                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25947261                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.173329                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.086335                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.223166                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.830142                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.303428                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.851666                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.506602                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.849481                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.175272                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.173329                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.086335                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.223166                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.830142                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.303428                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.851666                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.506602                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.849481                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.175272                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 77750.708709                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95397.732455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 104827.480369                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120701.185910                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 97931.170370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120173.607024                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 95764.403292                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120214.094609                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94059.639656                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 77750.708709                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95397.732455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 104827.480369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120701.185910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 97931.170370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120173.607024                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 95764.403292                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120214.094609                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94059.639656                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             235980                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5110                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      46.180039                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5984187                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1689022                       # number of writebacks
system.l2.writebacks::total                   1689022                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            129                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         113206                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            348                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          34430                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            331                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          32140                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          30733                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              211586                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           129                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        113206                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           348                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         34430                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           331                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         32140                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           269                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         30733                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             211586                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2220442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       883341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3014                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       415717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       420447                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       390811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4336250                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2220442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       883341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       415717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       420447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       390811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6539678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10875928                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 150436892990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  76814413733                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    297079992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45975692842                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    121419498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  46220647873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    109567001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  42825130387                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 362800844316                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 150436892990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  76814413733                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    297079992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45975692842                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    121419498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  46220647873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    109567001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  42825130387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 500564112220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 863364956536                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.173319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.076527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.200066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.766648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.241431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.791185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.413134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.787549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.167118                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.173319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.076527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.200066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.766648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.241431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.791185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.413134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.787549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.419155                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 67750.877073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86958.958922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 98566.686131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110593.728046                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94196.662529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109932.162372                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 92150.547519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109580.156104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83666.957467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 67750.877073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86958.958922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 98566.686131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110593.728046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94196.662529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109932.162372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 92150.547519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109580.156104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76542.623692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79383.107036                       # average overall mshr miss latency
system.l2.replacements                       15158061                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3407817                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3407817                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3407817                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3407817                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22429362                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22429362                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22429362                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22429362                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6539678                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6539678                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 500564112220                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 500564112220                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76542.623692                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76542.623692                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   63                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            65                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                121                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       330500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        91000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       421500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              184                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.802469                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.583333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.558824                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.484848                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.657609                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5084.615385                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  5687.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3483.471074                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           65                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           120                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1292000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       427500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       382500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       302000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2404000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.802469                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.583333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.558824                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.454545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.652174                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19876.923077                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20357.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20131.578947                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20133.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20033.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           62                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              126                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        68000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        68000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            161                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.849315                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.689655                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.685714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.782609                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data         3400                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   539.682540                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           62                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          125                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1247499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       394000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       482000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       379500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2502999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.849315                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.689655                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.685714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.791667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.776398                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20120.951613                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19973.684211                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20023.992000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1581989                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            44229                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            38598                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            36895                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1701711                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         555502                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         329067                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         338651                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         310136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1533356                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  52722192307                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40063556418                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40794331450                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37249195937                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  170829276112                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2137491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377249                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3235067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.259885                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.881518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.897686                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.893684                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.473980                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94909.095389                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 121748.933858                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120461.275620                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120106.004904                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111408.750552                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        60465                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        18717                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        17820                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        17412                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           114414                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       495037                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       310350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       320831                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       292724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1418942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  42226297359                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  34484559459                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  35271070476                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  32022217965                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 144004145259                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.231597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.831378                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.850449                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.843510                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.438613                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85299.275325                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 111115.061895                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109936.603620                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109393.893104                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101486.984851                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      10590709                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11703                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3719                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1420                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           10607551                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2220571                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1620                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1458                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2227011                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 172650968989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    352429989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    158648496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    139624500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 173301671974                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12811280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15065                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12834562                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.173329                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.223166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.303428                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.506602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.173517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 77750.708709                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 104827.480369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 97931.170370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 95764.403292                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77818.058363                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          129                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          348                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          331                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          269                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1077                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2220442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3014                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1289                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1189                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2225934                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 150436892990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    297079992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    121419498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    109567001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 150964959481                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.173319                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.200066                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.241431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.413134                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.173433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 67750.877073                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 98566.686131                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94196.662529                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 92150.547519                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67820.950433                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      8964259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        47877                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        40229                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        37798                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9090163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       441045                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       121080                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       113936                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       111408                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          787469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  42346131778                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  14269720316                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  13594680832                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  13426334361                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  83636867287                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9405304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       168957                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154165                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9877632                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.046893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.716632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.739052                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.746672                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.079722                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96013.177290                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 117853.653089                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 119318.572111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 120514.993187                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106209.726716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        52741                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15713                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        14320                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        13321                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        96095                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       388304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       105367                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        99616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        98087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       691374                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34588116374                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  11491133383                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  10949577397                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  10802912422                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  67831739576                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.041286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.623632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.646165                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.657393                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.069994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89074.839234                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109058.181243                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 109917.858547                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 110136.026405                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98111.499096                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           77                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                84                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1167                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           40                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1249                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     21665497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1116995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       848497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       606999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     24237988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1244                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           42                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           30                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1333                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.938103                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.952381                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.882353                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.900000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.936984                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18565.121680                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 27924.875000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 56566.466667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 22481.444444                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19405.915132                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          279                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          315                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          888                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          934                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     17583482                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       452498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       138997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       359500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     18534477                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.713826                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.523810                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.352941                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.600000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.700675                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19801.218468                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20568.090909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 23166.166667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19972.222222                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19844.193790                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999909                       # Cycle average of tags in use
system.l2.tags.total_refs                    57831569                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15158449                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.815138                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.193522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.863129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.534293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.022033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.093204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.006232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.088070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.087055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.107411                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.471774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.060361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.117723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.001376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.001360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.345428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            59                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 429447465                       # Number of tag accesses
system.l2.tags.data_accesses                429447465                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     142108352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      56708864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        192896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      26721600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         82560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      27022592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         76096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      25114304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    400046272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          678073536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    142108352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       192896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        82560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        76096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     142459904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    108097408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       108097408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2220443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         886076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         417525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         422228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         392411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6250723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10594899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1689022                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1689022                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        227129643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         90636925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           308303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         42708732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           131954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         43189803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           121623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         40139815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    639387945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1083754743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    227129643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       308303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       131954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       121623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        227691524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172770463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172770463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172770463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       227129643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        90636925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          308303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        42708732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          131954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        43189803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          121623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        40139815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    639387945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1256525206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1544248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2220443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    734410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    412103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    415809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    383809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6237386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003501765750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95459                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95460                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19035231                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1457412                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10594899                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1689022                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10594899                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1689022                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 185446                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                144774                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            269344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            266859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            290439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1818847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            325444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2387777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            377785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            345951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            391320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            430552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           470360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           336439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           336001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           301976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           286073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1774286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            102629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            124584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            112658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            124061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            137401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           120317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           103255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            84029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75932                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 293924243346                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                52047265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            489101487096                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28236.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46986.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8568859                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  945084                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10594899                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1689022                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2769810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2718894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1220726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  672041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  620586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  538054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  442520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  367380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  284107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  203136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 175726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 164193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  96560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  60744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  34136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  17259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   8255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  59479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  81395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  95380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 107542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 103285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  96731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  97662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     14                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2439725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    313.572941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.336391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.759066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       505433     20.72%     20.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1101389     45.14%     65.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       189666      7.77%     73.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       144095      5.91%     79.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        66333      2.72%     82.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        64326      2.64%     84.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        80191      3.29%     88.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        37887      1.55%     89.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       250405     10.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2439725                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     109.045181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    409.816672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95455     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-86015            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95460                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.176694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.164503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.661817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88157     92.35%     92.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              672      0.70%     93.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4696      4.92%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1249      1.31%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              470      0.49%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              146      0.15%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               47      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               14      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95459                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              666204992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11868544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                98830464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               678073536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            108097408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1064.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       157.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1083.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  625670637500                       # Total gap between requests
system.mem_ctrls.avgGap                      50934.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    142108352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     47002240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       192896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     26374592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        82560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     26611776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        76096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     24563776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    399192704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     98830464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 227129643.462268114090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 75122973.863830015063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 308302.778047117637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 42154114.048291750252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 131954.407326072251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 42533201.671199053526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 121623.093264108451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 39259914.047606565058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 638023699.917783379555                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 157959245.432179272175                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2220443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       886076                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3014                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       417525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1290                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       422228                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1189                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       392411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6250723                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1689022                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  59144321430                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41546457076                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    169364490                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28557751740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     66698580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28614123853                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     59179591                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  26497566372                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 304446023964                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15166357767296                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     26636.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46888.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     56192.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68397.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     51704.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67769.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     49772.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67525.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48705.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8979372.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7931054880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4215436665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30894829980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4291346340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     49389397200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     232639817670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      44350315680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       373712198415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        597.298591                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 112502630833                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20892300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 492275720667                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9488660160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5043315915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         43428664440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3769482060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     49389397200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     256370270850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24366776160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       391856566785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        626.298462                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  60783206692                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20892300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 543995144808                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4651100450.819673                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   26562590562.320103                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          119     97.54%     97.54% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.82%     99.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.82%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        73000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 238710494500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58236396500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 567434255000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4879075                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4879075                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4879075                       # number of overall hits
system.cpu1.icache.overall_hits::total        4879075                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17049                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17049                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17049                       # number of overall misses
system.cpu1.icache.overall_misses::total        17049                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    561995999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    561995999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    561995999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    561995999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4896124                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4896124                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4896124                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4896124                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003482                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003482                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003482                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003482                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32963.575518                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32963.575518                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32963.575518                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32963.575518                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          392                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    39.200000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15033                       # number of writebacks
system.cpu1.icache.writebacks::total            15033                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1984                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1984                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1984                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1984                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15065                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15065                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15065                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15065                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    508742499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    508742499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    508742499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    508742499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003077                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003077                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003077                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003077                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33769.830667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33769.830667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33769.830667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33769.830667                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15033                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4879075                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4879075                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17049                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17049                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    561995999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    561995999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4896124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4896124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003482                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003482                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32963.575518                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32963.575518                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1984                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1984                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15065                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15065                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    508742499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    508742499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003077                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003077                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33769.830667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33769.830667                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.982887                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4789637                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15033                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           318.608195                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        331018000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.982887                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999465                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999465                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9807313                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9807313                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5647059                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5647059                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5647059                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5647059                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1245789                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1245789                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1245789                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1245789                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 144459390327                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 144459390327                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 144459390327                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 144459390327                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6892848                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6892848                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6892848                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6892848                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.180736                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.180736                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.180736                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.180736                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 115958.152084                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 115958.152084                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 115958.152084                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 115958.152084                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1078247                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        84564                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16607                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            830                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.927260                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   101.884337                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       542313                       # number of writebacks
system.cpu1.dcache.writebacks::total           542313                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       899492                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       899492                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       899492                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       899492                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       346297                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       346297                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       346297                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       346297                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  37085344663                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  37085344663                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  37085344663                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  37085344663                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050240                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050240                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050240                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050240                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 107091.151997                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107091.151997                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 107091.151997                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107091.151997                       # average overall mshr miss latency
system.cpu1.dcache.replacements                542313                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4891174                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4891174                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       742838                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       742838                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  73971216000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  73971216000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5634012                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5634012                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.131849                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.131849                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 99579.203003                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99579.203003                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       573372                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       573372                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       169466                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       169466                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  15168479000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15168479000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030079                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030079                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89507.505930                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89507.505930                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       755885                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        755885                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       502951                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       502951                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  70488174327                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  70488174327                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1258836                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1258836                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.399537                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.399537                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 140149.188146                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 140149.188146                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       326120                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       326120                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176831                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176831                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  21916865663                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21916865663                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140472                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140472                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 123942.440313                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 123942.440313                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          224                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          224                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5972500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5972500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.420263                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.420263                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26662.946429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26662.946429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           71                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       992000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       992000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.133208                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.133208                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13971.830986                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13971.830986                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          195                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          195                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1245500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1245500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.456825                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.456825                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7594.512195                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7594.512195                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          160                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1099500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1099500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.445682                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.445682                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6871.875000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6871.875000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       361000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       361000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       347000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       347000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       291855                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         291855                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217317                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217317                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19644404000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19644404000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509172                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509172                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426805                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426805                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 90395.155464                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 90395.155464                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217316                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217316                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19427087000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19427087000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426803                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426803                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 89395.566824                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 89395.566824                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.898878                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6500687                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           563438                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.537537                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        331029500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.898878                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.965590                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.965590                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15369290                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15369290                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 625670651500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22714603                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5096839                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22540465                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13469039                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9175588                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1030                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           707                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1737                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           57                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           57                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3305430                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3305430                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12834565                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9880041                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1333                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1333                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38433812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34655306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        45163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1648526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        15985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1611873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1501135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              77920402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1639841856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1477619904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1926272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69412032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       681344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     67985984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       366336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63482176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3321315904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        24407892                       # Total snoops (count)
system.tol2bus.snoopTraffic                 112759872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         50357975                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.109192                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.343877                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               45183750     89.73%     89.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5015173      9.96%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  31999      0.06%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  88697      0.18%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  38336      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     20      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           50357975                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        51936284737                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         824479777                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8173111                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         763825848                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4447679                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17348713247                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19225831142                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         845997688                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22783553                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            28508                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               670276734000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 440964                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747192                       # Number of bytes of host memory used
host_op_rate                                   442355                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1629.65                       # Real time elapsed on the host
host_tick_rate                               27371549                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718617883                       # Number of instructions simulated
sim_ops                                     720884084                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044606                       # Number of seconds simulated
sim_ticks                                 44606082500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.802882                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7477642                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7805237                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1351016                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13602968                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34323                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          57114                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           22791                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14614087                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12706                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4259                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1138487                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5979943                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1425146                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140134                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23100842                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27483164                       # Number of instructions committed
system.cpu0.commit.committedOps              27548251                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     72303530                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.381008                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.341989                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     62123349     85.92%     85.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5585050      7.72%     93.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1411355      1.95%     95.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       759170      1.05%     96.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       348595      0.48%     97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       159957      0.22%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       168708      0.23%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       322200      0.45%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1425146      1.97%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     72303530                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70140                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27110030                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6799398                       # Number of loads committed
system.cpu0.commit.membars                      97963                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        98647      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19573473     71.05%     71.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6762      0.02%     71.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6803083     24.70%     96.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1061142      3.85%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27548251                       # Class of committed instruction
system.cpu0.commit.refs                       7865108                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27483164                       # Number of Instructions Simulated
system.cpu0.committedOps                     27548251                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.124240                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.124240                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             38378748                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               214516                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6436170                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56092323                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7718273                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28064830                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1141293                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               651093                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1046991                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14614087                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3813041                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     68011988                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                85417                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          785                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64379770                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 210                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          444                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2707692                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.170200                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6982862                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7511965                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.749788                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          76350135                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.848162                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.043772                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                37649671     49.31%     49.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20452927     26.79%     76.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11979840     15.69%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5522946      7.23%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  256298      0.34%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  292853      0.38%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  131071      0.17%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16287      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   48242      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            76350135                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2842                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2049                       # number of floating regfile writes
system.cpu0.idleCycles                        9513865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1273118                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9454583                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.518036                       # Inst execution rate
system.cpu0.iew.exec_refs                    12798571                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1164447                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11357510                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12540839                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             72443                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           580185                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1261017                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50603581                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11634124                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1329044                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44480686                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 73191                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4326143                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1141293                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4451607                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       103839                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           20456                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          249                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          221                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5741441                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       195307                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           221                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       450825                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        822293                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31140289                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42635596                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.821561                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25583652                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.496548                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42941588                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57119204                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32311411                       # number of integer regfile writes
system.cpu0.ipc                              0.320078                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.320078                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101299      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32349417     70.62%     70.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7026      0.02%     70.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1954      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1382      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               316      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12174743     26.58%     97.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1171931      2.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            621      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           341      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45809730                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3401                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6761                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3315                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3480                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     266795                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005824                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 155570     58.31%     58.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    17      0.01%     58.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     66      0.02%     58.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     58.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     58.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     58.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     58.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     58.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     58.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  18      0.01%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     58.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 97385     36.50%     94.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                13716      5.14%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               19      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45971825                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         168302715                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42632281                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73655642                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50391782                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45809730                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             211799                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23055332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            73086                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         71665                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9344388                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     76350135                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.599995                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.111846                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           51826691     67.88%     67.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13023448     17.06%     84.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            6018127      7.88%     92.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2823561      3.70%     96.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1734030      2.27%     98.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             445722      0.58%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             277060      0.36%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             159713      0.21%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              41783      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       76350135                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.533515                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           140704                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           11425                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12540839                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1261017                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6173                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        85864000                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3348173                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               22338987                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20479765                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                467672                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 9057349                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10817974                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               296425                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             69633087                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              53749612                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40370822                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27490491                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                565619                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1141293                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12105213                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19891061                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2926                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        69630161                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4216802                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             66171                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2620749                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         66187                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   121495926                       # The number of ROB reads
system.cpu0.rob.rob_writes                  105352852                       # The number of ROB writes
system.cpu0.timesIdled                         113416                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2620                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.582207                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7510031                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7618039                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1337868                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13546974                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12569                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17059                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4490                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14463253                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2025                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4064                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1141580                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5723212                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1311227                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         129387                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23572033                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26095436                       # Number of instructions committed
system.cpu1.commit.committedOps              26157096                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     68847278                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.379929                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.330169                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     58968006     85.65%     85.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5530048      8.03%     93.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1365433      1.98%     95.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       710876      1.03%     96.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       327205      0.48%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       156828      0.23%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       162807      0.24%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       314848      0.46%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1311227      1.90%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     68847278                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20442                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25734476                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6524377                       # Number of loads committed
system.cpu1.commit.membars                      92672                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92672      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18785066     71.82%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            199      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6528441     24.96%     97.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        750364      2.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26157096                       # Class of committed instruction
system.cpu1.commit.refs                       7278805                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26095436                       # Number of Instructions Simulated
system.cpu1.committedOps                     26157096                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.888289                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.888289                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             37208144                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               197360                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6463615                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55240996                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5678358                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27874384                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1143170                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               622632                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1034511                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14463253                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3606366                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     66977381                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                59731                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63521075                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2678916                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.191894                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4621658                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7522600                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.842777                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          72938567                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.876210                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.041015                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                34586123     47.42%     47.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20324509     27.87%     75.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11878324     16.29%     91.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5485394      7.52%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  209852      0.29%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  280393      0.38%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  124771      0.17%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   11456      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   37745      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            72938567                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2432599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1281227                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9283029                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.575793                       # Inst execution rate
system.cpu1.iew.exec_refs                    12257234                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    878619                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11533012                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12316202                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             62761                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           577658                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1023368                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49687055                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11378615                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1335330                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43398204                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 72293                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3881222                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1143170                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4007204                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        83314                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11095                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5791825                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       268940                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            68                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       461405                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        819822                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30555693                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41580905                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822102                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 25119905                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.551682                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41918039                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55698463                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31721308                       # number of integer regfile writes
system.cpu1.ipc                              0.346226                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.346226                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            94207      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31839202     71.18%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 250      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11913776     26.63%     98.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             885745      1.98%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44733534                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     230172                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005145                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 147835     64.23%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     64.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 81357     35.35%     99.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  980      0.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44869499                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         162713879                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41580905                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73217076                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49495493                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44733534                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             191562                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23529959                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            78072                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         62175                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9593534                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     72938567                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.613304                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.114219                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           48974731     67.15%     67.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12586543     17.26%     84.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6028915      8.27%     92.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2808655      3.85%     96.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1691641      2.32%     98.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             414141      0.57%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             249583      0.34%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             146435      0.20%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              37923      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       72938567                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.593510                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           121424                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            9015                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12316202                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1023368                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1535                       # number of misc regfile reads
system.cpu1.numCycles                        75371166                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13764481                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               22137409                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19633201                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                475959                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7013184                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10686158                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               290293                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             68581342                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              52867348                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39838587                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27284187                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                147378                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1143170                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11552761                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20205386                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        68581342                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3807856                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             57724                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2485300                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         57719                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   117256418                       # The number of ROB reads
system.cpu1.rob.rob_writes                  103557237                       # The number of ROB writes
system.cpu1.timesIdled                          23682                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.905204                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7489466                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7728652                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1344291                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13409356                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12736                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17242                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4506                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14325638                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1969                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          4033                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1154193                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5678421                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1241421                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115354                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       23969262                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25904521                       # Number of instructions committed
system.cpu2.commit.committedOps              25959111                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     68179150                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.380749                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.316111                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     58122871     85.25%     85.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5709537      8.37%     93.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1409288      2.07%     95.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       712892      1.05%     96.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       337620      0.50%     97.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       170242      0.25%     97.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       167689      0.25%     97.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       307590      0.45%     98.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1241421      1.82%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     68179150                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20454                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25546359                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6471549                       # Number of loads committed
system.cpu2.commit.membars                      82126                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82126      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18670133     71.92%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            207      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6475582     24.95%     97.19% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        730709      2.81%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25959111                       # Class of committed instruction
system.cpu2.commit.refs                       7206291                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25904521                       # Number of Instructions Simulated
system.cpu2.committedOps                     25959111                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.884627                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.884627                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             36227170                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               191085                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6496349                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55537016                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5781516                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28122761                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1155787                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               605527                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1033482                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14325638                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3725290                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     66229052                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                58787                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63670005                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2691770                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.191712                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4745758                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7502202                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.852059                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          72320716                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.883728                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.029789                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                33739472     46.65%     46.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20513664     28.36%     75.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11979053     16.56%     91.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5487569      7.59%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  212165      0.29%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  277853      0.38%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   68311      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11476      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   31153      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            72320716                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2404164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1296740                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9265378                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.581739                       # Inst execution rate
system.cpu2.iew.exec_refs                    12247140                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    877259                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11483488                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12312047                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             51340                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           579853                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1051539                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49887679                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11369881                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1359607                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43470360                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 73652                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3653101                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1155787                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3781599                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        80272                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           11224                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5840498                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       316797                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            71                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       476357                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        820383                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30464233                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41660620                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.820854                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 25006692                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.557520                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      42008717                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55789231                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31837563                       # number of integer regfile writes
system.cpu2.ipc                              0.346665                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.346665                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83669      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31958923     71.29%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 255      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.48% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11906779     26.56%     98.04% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             879987      1.96%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44829967                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     219995                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004907                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 141155     64.16%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     64.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 77916     35.42%     99.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  924      0.42%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              44966293                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         162282143                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41660620                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73816309                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49728620                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44829967                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             159059                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       23928568                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            81498                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         43705                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      9778647                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     72320716                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.619877                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.113499                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           48285241     66.77%     66.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12545253     17.35%     84.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6135202      8.48%     92.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2825341      3.91%     96.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1718060      2.38%     98.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             407892      0.56%     99.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             233803      0.32%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             135623      0.19%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              34301      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       72320716                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.599934                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           128290                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           11119                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12312047                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1051539                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1543                       # number of misc regfile reads
system.cpu2.numCycles                        74724880                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    14409322                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               21842029                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19506758                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                458061                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7130359                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              10575094                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               281593                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68953134                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53120789                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40094006                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27516467                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 99903                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1155787                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             11373542                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20587248                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68953134                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3302532                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             46319                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2481241                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         46315                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   116856742                       # The number of ROB reads
system.cpu2.rob.rob_writes                  104005873                       # The number of ROB writes
system.cpu2.timesIdled                          23511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.376434                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7354716                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7631239                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1332167                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13196700                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12604                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17101                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4497                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14111030                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1812                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3826                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1133601                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5641193                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1257067                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98139                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23670202                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25743626                       # Number of instructions committed
system.cpu3.commit.committedOps              25789722                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     66905900                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.385463                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.327364                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     56988042     85.18%     85.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5595380      8.36%     93.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1385609      2.07%     95.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       726505      1.09%     96.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       326316      0.49%     97.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       171104      0.26%     97.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       164850      0.25%     97.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       291027      0.43%     98.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1257067      1.88%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     66905900                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20205                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25391174                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6392521                       # Number of loads committed
system.cpu3.commit.membars                      69459                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69459      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18597659     72.11%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            225      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6396347     24.80%     97.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        725678      2.81%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25789722                       # Class of committed instruction
system.cpu3.commit.refs                       7122025                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25743626                       # Number of Instructions Simulated
system.cpu3.committedOps                     25789722                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.851525                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.851525                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             35282187                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               199633                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6386340                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              54948752                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5746179                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27808796                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1135052                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               633374                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1020942                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14111030                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3644717                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     64982571                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                57778                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      62984392                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2667236                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.192226                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4676916                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7367320                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.857998                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          70993156                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.890293                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.030584                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                32879337     46.31%     46.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20237450     28.51%     74.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11804399     16.63%     91.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5471083      7.71%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  219588      0.31%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  279981      0.39%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   67319      0.09%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8954      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   25045      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            70993156                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2415427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1272524                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9157827                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.586294                       # Inst execution rate
system.cpu3.iew.exec_refs                    12047771                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    852531                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11664740                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12153274                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             44637                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           558282                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1015000                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49419592                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11195240                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1337678                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43039019                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 76569                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3434549                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1135052                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3566895                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        76518                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           11126                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5760753                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       285496                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            56                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       465465                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        807059                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30228451                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41275382                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.820254                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24795005                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.562269                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41609003                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55211341                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31577613                       # number of integer regfile writes
system.cpu3.ipc                              0.350690                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.350690                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            70862      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31725182     71.49%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 264      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.65% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11726503     26.42%     98.08% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             853532      1.92%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44376697                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     221791                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004998                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 145703     65.69%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     65.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 74937     33.79%     99.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1151      0.52%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44527626                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         160047078                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41275382                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         73049517                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49285025                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44376697                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             134567                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23629870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            78737                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         36428                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9678473                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     70993156                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.625084                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.118779                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           47266640     66.58%     66.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12322130     17.36%     83.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            6089217      8.58%     92.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2811633      3.96%     96.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1692054      2.38%     98.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             402743      0.57%     99.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             236816      0.33%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             136977      0.19%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              34946      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       70993156                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.604516                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           115967                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            8986                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12153274                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1015000                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1403                       # number of misc regfile reads
system.cpu3.numCycles                        73408583                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    15725604                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               21827081                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19387932                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                465399                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7072243                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              10259037                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               286462                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             68219110                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              52598910                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           39788336                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27215379                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                107863                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1135052                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             11066223                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20400404                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        68219110                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2677178                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             39714                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2448806                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         39704                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   115100138                       # The number of ROB reads
system.cpu3.rob.rob_writes                  103014472                       # The number of ROB writes
system.cpu3.timesIdled                          23109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3891586                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                42728                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4029036                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              30690                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 88740                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4790353                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9328559                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       740475                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       321409                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2567832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2040521                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5605943                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2361930                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4669270                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       386332                       # Transaction distribution
system.membus.trans_dist::WritebackClean            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4153148                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13503                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21826                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             84356                       # Transaction distribution
system.membus.trans_dist::ReadExResp            83909                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4669273                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           112                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14081737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14081737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    328929152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               328929152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            31198                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4789071                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4789071    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4789071                       # Request fanout histogram
system.membus.respLayer1.occupancy        24379917544                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             54.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11882246589                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1652                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          827                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    8759438.331318                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   13237400.217855                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          827    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    140463000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            827                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    37362027000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7244055500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3700284                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3700284                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3700284                       # number of overall hits
system.cpu2.icache.overall_hits::total        3700284                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        25006                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25006                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        25006                       # number of overall misses
system.cpu2.icache.overall_misses::total        25006                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1874962000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1874962000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1874962000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1874962000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3725290                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3725290                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3725290                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3725290                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006712                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006712                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006712                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006712                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 74980.484684                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 74980.484684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 74980.484684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 74980.484684                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2373                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    56.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23286                       # number of writebacks
system.cpu2.icache.writebacks::total            23286                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1720                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1720                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1720                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1720                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23286                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23286                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23286                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23286                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1733351000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1733351000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1733351000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1733351000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006251                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006251                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006251                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006251                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 74437.473160                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 74437.473160                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 74437.473160                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 74437.473160                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23286                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3700284                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3700284                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        25006                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25006                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1874962000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1874962000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3725290                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3725290                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006712                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006712                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 74980.484684                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 74980.484684                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1720                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1720                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23286                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23286                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1733351000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1733351000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006251                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006251                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 74437.473160                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 74437.473160                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3785342                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23318                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           162.335621                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7473866                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7473866                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8776323                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8776323                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8776323                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8776323                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2856396                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2856396                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2856396                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2856396                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 238813289447                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 238813289447                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 238813289447                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 238813289447                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11632719                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11632719                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11632719                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11632719                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.245548                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.245548                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.245548                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.245548                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 83606.506047                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83606.506047                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 83606.506047                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83606.506047                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4961266                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       129146                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            86476                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1713                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    57.371594                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    75.391710                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       619990                       # number of writebacks
system.cpu2.dcache.writebacks::total           619990                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2224383                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2224383                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2224383                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2224383                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       632013                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       632013                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       632013                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       632013                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  56874210399                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  56874210399                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  56874210399                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  56874210399                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054331                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054331                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054331                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054331                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 89988.988200                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89988.988200                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 89988.988200                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89988.988200                       # average overall mshr miss latency
system.cpu2.dcache.replacements                619989                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8237939                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8237939                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2691723                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2691723                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 225265985500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 225265985500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10929662                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10929662                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.246277                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.246277                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 83688.397915                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 83688.397915                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2088482                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2088482                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       603241                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       603241                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  54334077000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  54334077000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.055193                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.055193                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 90070.265449                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90070.265449                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       538384                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        538384                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       164673                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       164673                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  13547303947                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  13547303947                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       703057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       703057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.234224                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.234224                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 82267.912451                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82267.912451                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       135901                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       135901                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        28772                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        28772                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2540133399                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2540133399                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.040924                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040924                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 88284.908904                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 88284.908904                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27155                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27155                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1550                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1550                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     38963500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     38963500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.053998                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.053998                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25137.741935                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25137.741935                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          453                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          453                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1097                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1097                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16010000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16010000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.038216                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.038216                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 14594.348222                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14594.348222                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21790                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21790                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5585                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5585                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     43186500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     43186500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27375                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27375                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.204018                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.204018                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7732.587287                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7732.587287                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5431                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5431                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     37884500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     37884500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.198393                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.198393                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6975.603020                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6975.603020                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2957500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2957500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2828500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2828500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1089                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1089                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2944                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2944                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     40059499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     40059499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         4033                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         4033                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.729978                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.729978                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 13607.166780                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 13607.166780                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2944                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2944                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     37115499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     37115499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.729978                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.729978                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 12607.166780                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 12607.166780                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.007072                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9471416                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           633073                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.961017                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.007072                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.968971                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.968971                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24018707                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24018707                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1492                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          747                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    10578533.467202                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   17616497.894927                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          747    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    251171000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            747                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    36703918000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7902164500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3619907                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3619907                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3619907                       # number of overall hits
system.cpu3.icache.overall_hits::total        3619907                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24810                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24810                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24810                       # number of overall misses
system.cpu3.icache.overall_misses::total        24810                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1894987497                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1894987497                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1894987497                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1894987497                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3644717                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3644717                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3644717                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3644717                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006807                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006807                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006807                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006807                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 76379.987787                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 76379.987787                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 76379.987787                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 76379.987787                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1647                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    43.342105                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        22889                       # number of writebacks
system.cpu3.icache.writebacks::total            22889                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1921                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1921                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1921                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1921                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        22889                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22889                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        22889                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22889                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1737876998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1737876998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1737876998                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1737876998                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006280                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006280                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006280                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006280                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 75926.296387                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 75926.296387                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 75926.296387                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 75926.296387                       # average overall mshr miss latency
system.cpu3.icache.replacements                 22889                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3619907                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3619907                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24810                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24810                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1894987497                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1894987497                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3644717                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3644717                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006807                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006807                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 76379.987787                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 76379.987787                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1921                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1921                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        22889                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22889                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1737876998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1737876998                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006280                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006280                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 75926.296387                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 75926.296387                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3699864                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            22921                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           161.418088                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7312323                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7312323                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8646389                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8646389                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8646389                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8646389                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2835805                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2835805                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2835805                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2835805                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 237428501215                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 237428501215                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 237428501215                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 237428501215                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11482194                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11482194                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11482194                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11482194                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.246974                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.246974                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.246974                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.246974                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 83725.256573                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83725.256573                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 83725.256573                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83725.256573                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4678880                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       137207                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            82454                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1736                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    56.745337                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    79.036290                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       608582                       # number of writebacks
system.cpu3.dcache.writebacks::total           608582                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2214008                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2214008                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2214008                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2214008                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       621797                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       621797                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       621797                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       621797                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  55759518860                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  55759518860                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  55759518860                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  55759518860                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.054153                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.054153                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.054153                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.054153                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 89674.795568                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89674.795568                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 89674.795568                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89674.795568                       # average overall mshr miss latency
system.cpu3.dcache.replacements                608582                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      8112678                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8112678                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2667289                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2667289                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 223512856500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 223512856500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10779967                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10779967                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.247430                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.247430                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 83797.764884                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 83797.764884                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2075554                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2075554                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       591735                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       591735                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  53201190000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  53201190000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.054892                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054892                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 89907.120586                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89907.120586                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       533711                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        533711                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       168516                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       168516                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  13915644715                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  13915644715                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       702227                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       702227                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.239974                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.239974                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 82577.587380                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82577.587380                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       138454                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       138454                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        30062                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        30062                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2558328860                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2558328860                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.042810                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042810                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 85101.751713                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 85101.751713                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23013                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23013                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1592                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1592                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     48304000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     48304000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.064702                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.064702                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30341.708543                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30341.708543                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          464                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          464                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1128                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1128                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     20241000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     20241000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.045844                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.045844                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 17944.148936                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17944.148936                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17869                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17869                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5333                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5333                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     38669500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     38669500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23202                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23202                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.229851                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.229851                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7250.984437                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7250.984437                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5182                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5182                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     33598500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     33598500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.223343                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.223343                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6483.693555                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6483.693555                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2466500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2466500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2355500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2355500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1131                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1131                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2695                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2695                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     38798000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     38798000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3826                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3826                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.704391                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.704391                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 14396.289425                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 14396.289425                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2694                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2694                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     36099500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     36099500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.704130                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.704130                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 13399.962880                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 13399.962880                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.777305                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9322332                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           621953                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.988805                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.777305                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.961791                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.961791                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23689581                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23689581                       # Number of data accesses
system.cpu0.numPwrStateTransitions                414                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          207                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8087874.396135                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16545494.843174                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          207    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    136002500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            207                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    42931892500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1674190000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3694055                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3694055                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3694055                       # number of overall hits
system.cpu0.icache.overall_hits::total        3694055                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       118984                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        118984                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       118984                       # number of overall misses
system.cpu0.icache.overall_misses::total       118984                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7705173990                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7705173990                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7705173990                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7705173990                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3813039                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3813039                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3813039                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3813039                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031205                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031205                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031205                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031205                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64758.068228                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64758.068228                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64758.068228                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64758.068228                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        26299                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           21                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              404                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    65.096535                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           21                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       110305                       # number of writebacks
system.cpu0.icache.writebacks::total           110305                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8678                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8678                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8678                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8678                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       110306                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       110306                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       110306                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       110306                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7137481490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7137481490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7137481490                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7137481490                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.028929                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.028929                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.028929                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.028929                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64706.194495                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64706.194495                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64706.194495                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64706.194495                       # average overall mshr miss latency
system.cpu0.icache.replacements                110305                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3694055                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3694055                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       118984                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       118984                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7705173990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7705173990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3813039                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3813039                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031205                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031205                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64758.068228                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64758.068228                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8678                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8678                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       110306                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       110306                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7137481490                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7137481490                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.028929                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.028929                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64706.194495                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64706.194495                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3805763                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           110337                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.492174                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7736383                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7736383                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      9007926                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         9007926                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      9007926                       # number of overall hits
system.cpu0.dcache.overall_hits::total        9007926                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3126009                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3126009                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3126009                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3126009                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 256111132366                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 256111132366                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 256111132366                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 256111132366                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12133935                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12133935                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12133935                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12133935                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.257625                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.257625                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.257625                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.257625                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81929.109086                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81929.109086                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81929.109086                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81929.109086                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6467454                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       127778                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           113861                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1682                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.801310                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.967895                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       699329                       # number of writebacks
system.cpu0.dcache.writebacks::total           699329                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2414868                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2414868                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2414868                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2414868                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       711141                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       711141                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       711141                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       711141                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  63245062780                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  63245062780                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  63245062780                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  63245062780                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058608                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058608                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058608                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058608                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 88934.631501                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88934.631501                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 88934.631501                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88934.631501                       # average overall mshr miss latency
system.cpu0.dcache.replacements                699325                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8316973                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8316973                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2790118                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2790118                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 230368314500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 230368314500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11107091                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11107091                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.251202                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.251202                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 82565.796321                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82565.796321                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2138415                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2138415                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       651703                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       651703                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  58568889000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  58568889000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058674                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058674                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 89870.522308                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89870.522308                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       690953                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        690953                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       335891                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       335891                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  25742817866                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  25742817866                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1026844                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1026844                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.327110                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.327110                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76640.391871                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76640.391871                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       276453                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       276453                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59438                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59438                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4676173780                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4676173780                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057884                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057884                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 78673.134695                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 78673.134695                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32911                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32911                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2749                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2749                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     69131000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     69131000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.077089                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.077089                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25147.690069                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25147.690069                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2022                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2022                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          727                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          727                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6972500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6972500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.020387                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020387                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9590.784044                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9590.784044                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27418                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27418                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6997                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6997                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     65048500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     65048500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34415                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34415                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.203313                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.203313                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9296.627126                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9296.627126                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6830                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6830                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     58270500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     58270500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.198460                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.198460                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8531.551977                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8531.551977                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1016500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1016500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       964500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       964500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2045                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2045                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2214                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2214                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     38265500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     38265500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4259                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4259                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.519840                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.519840                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17283.423668                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17283.423668                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2213                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2213                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     36051500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     36051500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.519606                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.519606                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16290.781744                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16290.781744                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.737215                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9792336                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           710227                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.787614                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.737215                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991788                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991788                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25126733                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25126733                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               41558                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              160499                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7420                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              151980                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                7582                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              150442                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7232                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              149341                       # number of demand (read+write) hits
system.l2.demand_hits::total                   676054                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              41558                       # number of overall hits
system.l2.overall_hits::.cpu0.data             160499                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7420                       # number of overall hits
system.l2.overall_hits::.cpu1.data             151980                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               7582                       # number of overall hits
system.l2.overall_hits::.cpu2.data             150442                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7232                       # number of overall hits
system.l2.overall_hits::.cpu3.data             149341                       # number of overall hits
system.l2.overall_hits::total                  676054                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             68747                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            536002                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15834                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            476943                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15704                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            469971                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             15657                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            460016                       # number of demand (read+write) misses
system.l2.demand_misses::total                2058874                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            68747                       # number of overall misses
system.l2.overall_misses::.cpu0.data           536002                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15834                       # number of overall misses
system.l2.overall_misses::.cpu1.data           476943                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15704                       # number of overall misses
system.l2.overall_misses::.cpu2.data           469971                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            15657                       # number of overall misses
system.l2.overall_misses::.cpu3.data           460016                       # number of overall misses
system.l2.overall_misses::total               2058874                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6510849355                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  59787823833                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1618431904                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  54600716627                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1601324393                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  53686146345                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1611007375                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  52600043807                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     232016343639                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6510849355                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  59787823833                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1618431904                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  54600716627                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1601324393                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  53686146345                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1611007375                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  52600043807                       # number of overall miss cycles
system.l2.overall_miss_latency::total    232016343639                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          110305                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          696501                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23254                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          628923                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23286                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          620413                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           22889                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          609357                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2734928                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         110305                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         696501                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23254                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         628923                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23286                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         620413                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          22889                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         609357                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2734928                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.623245                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.769564                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.680915                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.758349                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.674397                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.757513                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.684040                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.754920                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.752807                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.623245                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.769564                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.680915                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.758349                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.674397                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.757513                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.684040                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.754920                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.752807                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94707.396032                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111544.031241                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 102212.448150                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114480.591238                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101969.204852                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 114232.891700                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 102893.745609                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114343.944139                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112690.890088                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94707.396032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111544.031241                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 102212.448150                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114480.591238                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101969.204852                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 114232.891700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 102893.745609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114343.944139                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112690.890088                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1883524                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     90213                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      20.878632                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2784666                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              386325                       # number of writebacks
system.l2.writebacks::total                    386325                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            762                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          82836                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3888                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          69021                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3754                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          66718                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3387                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          65614                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              295980                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           762                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         82836                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3888                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         69021                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3754                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         66718                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3387                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         65614                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             295980                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        67985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       453166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       407922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        11950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       403253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        12270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       394402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1762894                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        67985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       453166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       407922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        11950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       403253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        12270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       394402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3254828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5017722                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5776414371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  49505118895                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1139448436                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45607497662                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1135939430                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  45005813945                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1169910925                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  44089736875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 193429880539                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5776414371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  49505118895                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1139448436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45607497662                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1135939430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  45005813945                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1169910925                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  44089736875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 287188933537                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 480618814076                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.616337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.650632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.513718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.648604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.513184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.649975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.536065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.647243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.644585                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.616337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.650632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.513718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.648604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.513184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.649975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.536065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.647243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.834682                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84966.012665                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 109242.791593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 95383.261008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111804.456886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 95057.692887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 111606.891815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95347.263651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 111788.826819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109722.921820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84966.012665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 109242.791593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 95383.261008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111804.456886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 95057.692887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 111606.891815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95347.263651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 111788.826819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88234.749590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95784.265066                       # average overall mshr miss latency
system.l2.replacements                        6603459                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       451416                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           451416                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            7                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              7                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       451423                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       451423                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000016                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000016                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            7                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            7                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000016                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000016                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1833629                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1833629                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            7                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              7                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1833636                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1833636                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3254828                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3254828                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 287188933537                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 287188933537                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88234.749590                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88234.749590                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             235                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             232                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             229                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             258                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  954                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           536                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           341                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           338                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           376                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1591                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1625500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       546500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       262000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       258500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2692500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          771                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          573                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          567                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          634                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2545                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.695201                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.595113                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.596120                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.593060                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.625147                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3032.649254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1602.639296                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   775.147929                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   687.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1692.331867                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          533                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          337                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          337                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          374                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1581                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10730498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      6969500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      6812498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      7632998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     32145494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.691310                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.588133                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.594356                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.589905                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.621218                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20132.266417                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20681.008902                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20215.127596                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20409.085561                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20332.380772                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           208                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           211                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           239                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           193                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                851                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1210                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          657                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          622                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          528                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3017                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3754000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      3347499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3643498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2993498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     13738495                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1418                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          868                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          861                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          721                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3868                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.853315                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.756912                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.722416                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.732316                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.779990                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3102.479339                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5095.127854                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5857.713826                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5669.503788                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4553.694067                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           18                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           22                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            70                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1194                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          643                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          604                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          506                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2947                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     24199498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     13529499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     13014999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     10919495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     61663491                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.842031                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.740783                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.701510                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.701803                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.761892                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20267.586265                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21041.211509                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21548.011589                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21580.029644                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20924.157109                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             9469                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             6097                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             6350                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             6418                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28334                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          46388                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          21014                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          20612                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          21127                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109141                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4443056386                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2455316885                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2410945884                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2424200895                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11733520050                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55857                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27111                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27545                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            137475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.830478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.775110                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.764483                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.766999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.793897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95780.296327                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116841.957029                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116968.071221                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 114744.208596                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107507.903080                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16639                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3503                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         2446                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         3071                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            25659                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        29749                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        17511                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        18166                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        18056                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          83482                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3035362923                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2041605916                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2066998414                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2048039929                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9192007182                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.532592                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.645900                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.673763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.655509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.607252                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102032.435477                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 116589.910114                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 113783.904767                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 113427.111708                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110107.654129                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         41558                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7420                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          7582                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7232                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              63792                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        68747                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15834                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15704                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        15657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           115942                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6510849355                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1618431904                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1601324393                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1611007375                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11341613027                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       110305                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23254                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23286                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        22889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         179734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.623245                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.680915                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.674397                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.684040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.645076                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94707.396032                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 102212.448150                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101969.204852                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 102893.745609                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97821.436813                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          762                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3888                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3754                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3387                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         11791                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        67985                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11946                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        11950                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        12270                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       104151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5776414371                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1139448436                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1135939430                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1169910925                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9221713162                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.616337                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.513718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.513184                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.536065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.579473                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84966.012665                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 95383.261008                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 95057.692887                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95347.263651                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88541.763036                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       151030                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       145883                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       144092                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       142923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            583928                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       489614                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       455929                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       449359                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       438889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1833791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  55344767447                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  52145399742                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  51275200461                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  50175842912                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 208941210562                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       640644                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       601812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       593451                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       581812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2417719                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.764253                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.757594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.757196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.754348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.758480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113037.550901                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114371.754685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 114107.429608                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114324.676426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113939.489594                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        66197                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        65518                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        64272                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        62543                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       258530                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       423417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       390411                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       385087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       376346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1575261                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46469755972                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  43565891746                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  42938815531                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  42041696946                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 175016160195                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.660924                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.648726                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.648894                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.646852                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.651548                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 109749.386472                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111589.816235                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 111504.193938                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 111710.226616                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111102.960205                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           32                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                43                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           70                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           47                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             166                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1897500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       381997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       331000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       948497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3558994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          102                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           30                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           51                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           209                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.686275                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.900000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.846154                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.921569                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.794258                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 27107.142857                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14148.037037                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 15045.454545                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 20180.787234                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21439.722892                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           38                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           57                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           32                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           39                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          109                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       643497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       408500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       349999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       774999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2176995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.313725                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.700000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.653846                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.764706                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.521531                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20109.281250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19452.380952                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20588.176471                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19871.769231                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19972.431193                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999926                       # Cycle average of tags in use
system.l2.tags.total_refs                     7716632                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6603620                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.168546                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.543887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.293093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.293335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.193264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.199696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.165994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.188953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.226408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.170790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    40.724507                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.274123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.020208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.003538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.018294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.636320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46817732                       # Number of tag accesses
system.l2.tags.data_accesses                 46817732                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4351104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      29071040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        764672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      26150144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        764992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      25851328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        785344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      25276672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    191188160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          304203456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4351104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       764672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       764992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       785344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6666112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24725248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24725248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          67986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         454235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         408596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          11953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         403927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          12271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         394948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2987315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4753179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       386332                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             386332                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         97545083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        651728158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         17142774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        586246147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         17149948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        579547150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         17606209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        566664244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4286145505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6819775218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     97545083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     17142774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     17149948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     17606209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        149444014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      554302163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            554302163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      554302163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        97545083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       651728158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        17142774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       586246147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        17149948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       579547150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        17606209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       566664244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4286145505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7374077381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    372835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     67987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    443406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    402275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    397490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     12271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    389169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2976963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000244486250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23132                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23131                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6293876                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             352291                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4753182                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     386339                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4753182                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   386339                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  39720                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13504                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            187819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            225617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            219166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            224261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            304450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            283129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            300978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            265800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            282288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            221973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           305179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           205686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           211573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           321070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           497153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           657320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27437                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 224070822221                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23567310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            312448234721                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47538.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66288.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4009010                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  337105                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4753182                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               386339                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  149628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  189594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  247028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  263852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  298920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  325649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  340517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  350501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  350524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  353664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 422157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 581432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 412206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 163306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 112211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  73738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  44281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  22872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   7754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       740174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    439.790557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   312.062488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   350.545525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        64693      8.74%      8.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       263352     35.58%     44.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        97717     13.20%     57.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        72588      9.81%     67.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        33976      4.59%     71.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20448      2.76%     74.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17234      2.33%     77.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13358      1.80%     78.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       156808     21.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       740174                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     203.764083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    124.263677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    211.958260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         15722     67.97%     67.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         5848     25.28%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1189      5.14%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          211      0.91%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           66      0.29%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           44      0.19%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           25      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            9      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23131                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.118062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.107453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.634577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22085     95.47%     95.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              180      0.78%     96.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              469      2.03%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              216      0.93%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               80      0.35%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               45      0.19%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               25      0.11%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.04%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23132                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              301661568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2542080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23860992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               304203648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24725696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6762.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       534.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6819.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    554.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        57.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    52.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   44606060000                       # Total gap between requests
system.mem_ctrls.avgGap                       8679.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4351168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     28377984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       764672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     25745600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       764992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     25439360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       785344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     24906816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    190525632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23860992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 97546517.338750839233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 636190905.130483031273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 17142774.194528292865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 577176890.618000388145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 17149948.104050610214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 570311459.205143213272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 17606208.749669957906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 558372638.978103518486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4271292642.656974315643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 534926867.877267658710                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        67987                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       454235                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       408596                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       403927                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        12271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       394948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2987317                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       386339                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2947346019                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  30588620574                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    634530419                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28547240148                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    630354457                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28141142534                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    652192224                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  27598233817                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 192708574529                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1156380923761                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43351.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     67340.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53107.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69866.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52736.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69668.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     53149.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69878.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64508.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2993176.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3156237000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1677579750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19294007880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          977178780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3521272560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20131523910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        175873440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        48933673320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1097.017953                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    286738493                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1489540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42829804007                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2128612500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1131384375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14360110800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          969014700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3521272560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19616647470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        609453600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42336496005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        949.119349                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1413623233                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1489540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41702919267                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1742                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          872                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7936852.064220                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10877012.746077                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          872    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     65446500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            872                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    37685147500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6920935000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3581601                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3581601                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3581601                       # number of overall hits
system.cpu1.icache.overall_hits::total        3581601                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24765                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24765                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24765                       # number of overall misses
system.cpu1.icache.overall_misses::total        24765                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1874102997                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1874102997                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1874102997                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1874102997                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3606366                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3606366                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3606366                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3606366                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006867                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006867                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006867                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006867                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75675.469291                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75675.469291                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75675.469291                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75675.469291                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2226                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    39.052632                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23254                       # number of writebacks
system.cpu1.icache.writebacks::total            23254                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1511                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1511                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1511                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1511                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23254                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23254                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23254                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23254                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1748134497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1748134497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1748134497                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1748134497                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006448                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006448                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006448                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006448                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75175.647071                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75175.647071                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75175.647071                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75175.647071                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23254                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3581601                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3581601                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24765                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24765                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1874102997                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1874102997                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3606366                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3606366                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006867                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006867                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75675.469291                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75675.469291                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1511                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1511                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23254                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23254                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1748134497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1748134497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006448                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006448                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75175.647071                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75175.647071                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3709358                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23286                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           159.295628                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7235986                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7235986                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8743798                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8743798                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8743798                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8743798                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2900724                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2900724                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2900724                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2900724                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 243340758495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 243340758495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 243340758495                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 243340758495                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11644522                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11644522                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11644522                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11644522                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.249106                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.249106                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.249106                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.249106                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83889.662889                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83889.662889                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83889.662889                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83889.662889                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5223935                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       133839                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            89880                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1701                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.121217                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.682540                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       628630                       # number of writebacks
system.cpu1.dcache.writebacks::total           628630                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2259644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2259644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2259644                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2259644                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       641080                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       641080                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       641080                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       641080                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  57832390413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  57832390413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  57832390413                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  57832390413                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055054                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055054                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055054                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055054                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90210.879162                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90210.879162                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90210.879162                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90210.879162                       # average overall mshr miss latency
system.cpu1.dcache.replacements                628630                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8200803                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8200803                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2724471                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2724471                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 227973394500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 227973394500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10925274                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10925274                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.249373                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.249373                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83676.205216                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83676.205216                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2112467                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2112467                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       612004                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       612004                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  55247143500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  55247143500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.056017                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.056017                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90272.520278                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90272.520278                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       542995                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        542995                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       176253                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       176253                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  15367363995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  15367363995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       719248                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       719248                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.245052                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.245052                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 87189.233630                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87189.233630                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       147177                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       147177                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        29076                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29076                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2585246913                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2585246913                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040426                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040426                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88913.430768                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88913.430768                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30560                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30560                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1622                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1622                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     44105000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     44105000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.050401                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.050401                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27191.738594                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27191.738594                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          401                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          401                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1221                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1221                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     19673500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     19673500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.037940                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.037940                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16112.612613                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16112.612613                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24902                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24902                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5875                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5875                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     44364000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     44364000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30777                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30777                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.190889                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.190889                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7551.319149                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7551.319149                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5688                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5688                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     38804000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     38804000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.184813                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.184813                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6822.081575                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6822.081575                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2965000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2965000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2837000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2837000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1045                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1045                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         3019                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         3019                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     38034500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     38034500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4064                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4064                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.742864                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.742864                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12598.376946                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12598.376946                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         3018                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         3018                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     35015500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     35015500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.742618                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.742618                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11602.220013                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11602.220013                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.122406                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9455271                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           642162                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.724121                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.122406                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.972575                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972575                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24065224                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24065224                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  44606082500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2641841                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           14                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       837748                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2284829                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6217139                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5053115                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14452                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22711                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          37163                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          420                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          420                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144554                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144554                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        179734                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2462121                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          209                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          209                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       330915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2119079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1910098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1883404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        68667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1850226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8302009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14119040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     89332864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2976512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80483200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2980608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79385728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2929792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77948160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              350155904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11739236                       # Total snoops (count)
system.tol2bus.snoopTraffic                  28046848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14508041                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.263334                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.613303                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11594638     79.92%     79.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2350011     16.20%     96.12% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 290320      2.00%     98.12% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 202474      1.40%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  70598      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14508041                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5561394067                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         958377068                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          36787778                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         941809387                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          35968272                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1074773144                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         165698445                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         972291916                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36788629                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
