INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/CLKdivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLKdivider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/HexTo7Segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexTo7Segment
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/basys_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/bfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/condcheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/fpdual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprdual
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/fpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/hex_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/mainfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zamirlm/multiproject/multiproject.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
