
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3)

-- Running command `read_verilog -sv -noblackbox verilog/rtl/stoplight_example/*; synth -top top; dfflibmap -liberty /home/shay/a/weyer7/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_100C_1v80.lib; abc -liberty /home/shay/a/weyer7/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_100C_1v80.lib; clean; write_verilog -noattr -noexpr -nohex -nodec -defparam verilog/gl/stoplight_example/top.v' --

1. Executing Verilog-2005 frontend: verilog/rtl/stoplight_example/counter.sv
Parsing SystemVerilog input from `verilog/rtl/stoplight_example/counter.sv' to AST representation.
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: verilog/rtl/stoplight_example/fsm.sv
Parsing SystemVerilog input from `verilog/rtl/stoplight_example/fsm.sv' to AST representation.
Generating RTLIL representation for module `\fsm'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: verilog/rtl/stoplight_example/project.v
Parsing SystemVerilog input from `verilog/rtl/stoplight_example/project.v' to AST representation.
Generating RTLIL representation for module `\stoplight_example'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: verilog/rtl/stoplight_example/top.sv
Parsing SystemVerilog input from `verilog/rtl/stoplight_example/top.sv' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

5. Executing SYNTH pass.

5.1. Executing HIERARCHY pass (managing design hierarchy).

5.1.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \fsm
Used module:     \counter

5.1.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \fsm
Used module:     \counter
Removing unused module `\stoplight_example'.
Removed 1 unused modules.

5.2. Executing PROC pass (convert processes to netlists).

5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$verilog/rtl/stoplight_example/fsm.sv:0$10 in module fsm.
Marked 1 switch rules as full_case in process $proc$verilog/rtl/stoplight_example/fsm.sv:17$8 in module fsm.
Marked 1 switch rules as full_case in process $proc$verilog/rtl/stoplight_example/counter.sv:0$6 in module counter.
Marked 2 switch rules as full_case in process $proc$verilog/rtl/stoplight_example/counter.sv:0$3 in module counter.
Marked 1 switch rules as full_case in process $proc$verilog/rtl/stoplight_example/counter.sv:10$1 in module counter.
Removed a total of 0 dead cases.

5.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 8 assignments to connections.

5.2.4. Executing PROC_INIT pass (extract init attributes).

5.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \nrst in `\fsm.$proc$verilog/rtl/stoplight_example/fsm.sv:17$8'.
Found async reset \nrst in `\counter.$proc$verilog/rtl/stoplight_example/counter.sv:10$1'.

5.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~7 debug messages>

5.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\fsm.$proc$verilog/rtl/stoplight_example/fsm.sv:0$10'.
     1/9: $4\state_d[1:0]
     2/9: $3\state_d[1:0]
     3/9: $2\state_d[1:0]
     4/9: $1\state_d[1:0]
     5/9: $1\count_en[0:0]
     6/9: $1\red[0:0]
     7/9: $1\count_clr[0:0]
     8/9: $1\green[0:0]
     9/9: $1\yellow[0:0]
Creating decoders for process `\fsm.$proc$verilog/rtl/stoplight_example/fsm.sv:17$8'.
     1/1: $0\state_q[1:0]
Creating decoders for process `\counter.$proc$verilog/rtl/stoplight_example/counter.sv:0$6'.
     1/1: $1\max_count[0:0]
Creating decoders for process `\counter.$proc$verilog/rtl/stoplight_example/counter.sv:0$3'.
     1/2: $2\count_d[7:0]
     2/2: $1\count_d[7:0]
Creating decoders for process `\counter.$proc$verilog/rtl/stoplight_example/counter.sv:10$1'.
     1/1: $0\count_q[7:0]

5.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fsm.\red' from process `\fsm.$proc$verilog/rtl/stoplight_example/fsm.sv:0$10'.
No latch inferred for signal `\fsm.\yellow' from process `\fsm.$proc$verilog/rtl/stoplight_example/fsm.sv:0$10'.
No latch inferred for signal `\fsm.\green' from process `\fsm.$proc$verilog/rtl/stoplight_example/fsm.sv:0$10'.
No latch inferred for signal `\fsm.\count_clr' from process `\fsm.$proc$verilog/rtl/stoplight_example/fsm.sv:0$10'.
No latch inferred for signal `\fsm.\count_en' from process `\fsm.$proc$verilog/rtl/stoplight_example/fsm.sv:0$10'.
No latch inferred for signal `\fsm.\state_d' from process `\fsm.$proc$verilog/rtl/stoplight_example/fsm.sv:0$10'.
No latch inferred for signal `\counter.\max_count' from process `\counter.$proc$verilog/rtl/stoplight_example/counter.sv:0$6'.
No latch inferred for signal `\counter.\count_d' from process `\counter.$proc$verilog/rtl/stoplight_example/counter.sv:0$3'.

5.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\fsm.\state_q' using process `\fsm.$proc$verilog/rtl/stoplight_example/fsm.sv:17$8'.
  created $adff cell `$procdff$74' with positive edge clock and positive level reset.
Creating register for signal `\counter.\count_q' using process `\counter.$proc$verilog/rtl/stoplight_example/counter.sv:10$1'.
  created $adff cell `$procdff$79' with positive edge clock and positive level reset.

5.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `\fsm.$proc$verilog/rtl/stoplight_example/fsm.sv:0$10'.
Removing empty process `fsm.$proc$verilog/rtl/stoplight_example/fsm.sv:0$10'.
Removing empty process `fsm.$proc$verilog/rtl/stoplight_example/fsm.sv:17$8'.
Found and cleaned up 1 empty switch in `\counter.$proc$verilog/rtl/stoplight_example/counter.sv:0$6'.
Removing empty process `counter.$proc$verilog/rtl/stoplight_example/counter.sv:0$6'.
Found and cleaned up 2 empty switches in `\counter.$proc$verilog/rtl/stoplight_example/counter.sv:0$3'.
Removing empty process `counter.$proc$verilog/rtl/stoplight_example/counter.sv:0$3'.
Removing empty process `counter.$proc$verilog/rtl/stoplight_example/counter.sv:10$1'.
Cleaned up 7 empty switches.

5.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module fsm.
<suppressed ~6 debug messages>
Optimizing module counter.
<suppressed ~2 debug messages>

5.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module fsm.
Optimizing module counter.

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \fsm..
Finding unused cells or wires in module \counter..
Removed 4 unused cells and 43 unused wires.
<suppressed ~6 debug messages>

5.5. Executing CHECK pass (checking for obvious problems).
Checking module counter...
Checking module fsm...
Checking module top...
Found and reported 0 problems.

5.6. Executing OPT pass (performing simple optimizations).

5.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
Optimizing module fsm.
Optimizing module top.

5.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Finding identical cells in module `\fsm'.
<suppressed ~27 debug messages>
Finding identical cells in module `\top'.
Removed a total of 9 cells.

5.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$65.
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$16.
    dead port 2/2 on $mux $procmux$23.
    dead port 2/2 on $mux $procmux$31.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 4 multiplexer ports.
<suppressed ~8 debug messages>

5.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
  Optimizing cells in module \fsm.
    New ctrl vector for $pmux cell $procmux$40: $auto$opt_reduce.cc:137:opt_pmux$81
  Optimizing cells in module \fsm.
  Optimizing cells in module \top.
Performed a total of 1 changes.

5.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Finding identical cells in module `\fsm'.
<suppressed ~3 debug messages>
Finding identical cells in module `\top'.
Removed a total of 1 cells.

5.6.6. Executing OPT_DFF pass (perform DFF optimizations).

5.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Finding unused cells or wires in module \fsm..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 13 unused wires.
<suppressed ~2 debug messages>

5.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
Optimizing module fsm.
Optimizing module top.

5.6.9. Rerunning OPT passes. (Maybe there is more to do..)

5.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

5.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
  Optimizing cells in module \fsm.
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Finding identical cells in module `\fsm'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.6.13. Executing OPT_DFF pass (perform DFF optimizations).

5.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Finding unused cells or wires in module \fsm..
Finding unused cells or wires in module \top..

5.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
Optimizing module fsm.
Optimizing module top.

5.6.16. Finished OPT passes. (There is nothing left to do.)

5.7. Executing FSM pass (extract and optimize FSM).

5.7.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register fsm.state_q.

5.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\state_q' from module `\fsm'.
  found $adff cell for state register: $procdff$74
  root of input selection tree: \state_d
  found reset state: 2'00 (from async reset)
  found ctrl input: $procmux$17_CMP
  found ctrl input: $procmux$24_CMP
  found ctrl input: $procmux$32_CMP
  found ctrl input: \button
  found state code: 2'01
  found ctrl input: \count_max
  found state code: 2'10
  found ctrl output: $procmux$17_CMP
  found ctrl output: $procmux$24_CMP
  found ctrl output: $procmux$32_CMP
  ctrl inputs: { \count_max \button }
  ctrl outputs: { $procmux$32_CMP $procmux$24_CMP $procmux$17_CMP \state_d }
  transition:       2'00 2'0- ->       2'00 5'10000
  transition:       2'00 2'1- ->       2'10 5'10010
  transition:       2'10 2'-0 ->       2'10 5'00110
  transition:       2'10 2'-1 ->       2'01 5'00101
  transition:       2'01 2'0- ->       2'01 5'01001
  transition:       2'01 2'1- ->       2'00 5'01000

5.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\state_q$82' from module `\fsm'.

5.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Finding unused cells or wires in module \fsm..
Finding unused cells or wires in module \top..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

5.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\state_q$82' from module `\fsm'.
  Removing unused output signal \state_d [0].
  Removing unused output signal \state_d [1].

5.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\state_q$82' from module `\fsm' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

5.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\state_q$82' from module `fsm':
-------------------------------------

  Information on FSM $fsm$\state_q$82 (\state_q):

  Number of input signals:    2
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \button
    1: \count_max

  Output signals:
    0: $procmux$17_CMP
    1: $procmux$24_CMP
    2: $procmux$32_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'0-   ->     0 3'100
      1:     0 2'1-   ->     1 3'100
      2:     1 2'-0   ->     1 3'001
      3:     1 2'-1   ->     2 3'001
      4:     2 2'1-   ->     0 3'010
      5:     2 2'0-   ->     2 3'010

-------------------------------------

5.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\state_q$82' from module `\fsm'.

5.8. Executing OPT pass (performing simple optimizations).

5.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
Optimizing module fsm.
<suppressed ~6 debug messages>
Optimizing module top.

5.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Finding identical cells in module `\fsm'.
<suppressed ~3 debug messages>
Finding identical cells in module `\top'.
Removed a total of 1 cells.

5.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

5.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
  Optimizing cells in module \fsm.
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Finding identical cells in module `\fsm'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$79 ($adff) from module counter (D = \count_d, Q = \count_q).

5.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Finding unused cells or wires in module \fsm..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 10 unused wires.
<suppressed ~2 debug messages>

5.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
<suppressed ~1 debug messages>
Optimizing module fsm.
Optimizing module top.

5.8.9. Rerunning OPT passes. (Maybe there is more to do..)

5.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

5.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
  Optimizing cells in module \fsm.
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Finding identical cells in module `\fsm'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.8.13. Executing OPT_DFF pass (perform DFF optimizations).

5.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Finding unused cells or wires in module \fsm..
Finding unused cells or wires in module \top..

5.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
Optimizing module fsm.
Optimizing module top.

5.8.16. Finished OPT passes. (There is nothing left to do.)

5.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell counter.$add$verilog/rtl/stoplight_example/counter.sv:23$5 ($add).
Removed top 24 bits (of 32) from port Y of cell counter.$add$verilog/rtl/stoplight_example/counter.sv:23$5 ($add).
Removed top 4 bits (of 8) from port B of cell counter.$eq$verilog/rtl/stoplight_example/counter.sv:29$7 ($eq).
Removed top 24 bits (of 32) from wire counter.$add$verilog/rtl/stoplight_example/counter.sv:23$5_Y.

5.10. Executing PEEPOPT pass (run peephole optimizers).

5.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Finding unused cells or wires in module \fsm..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module counter:
  creating $macc model for $add$verilog/rtl/stoplight_example/counter.sv:23$5 ($add).
  creating $alu model for $macc $add$verilog/rtl/stoplight_example/counter.sv:23$5.
  creating $alu cell for $add$verilog/rtl/stoplight_example/counter.sv:23$5: $auto$alumacc.cc:495:replace_alu$122
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module fsm:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module top:
  created 0 $alu and 0 $macc cells.

5.13. Executing SHARE pass (SAT-based resource sharing).

5.14. Executing OPT pass (performing simple optimizations).

5.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
Optimizing module fsm.
Optimizing module top.

5.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Finding identical cells in module `\fsm'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

5.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
  Optimizing cells in module \fsm.
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Finding identical cells in module `\fsm'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.14.6. Executing OPT_DFF pass (perform DFF optimizations).

5.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Finding unused cells or wires in module \fsm..
Finding unused cells or wires in module \top..

5.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
Optimizing module fsm.
Optimizing module top.

5.14.9. Finished OPT passes. (There is nothing left to do.)

5.15. Executing MEMORY pass.

5.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

5.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Finding unused cells or wires in module \fsm..
Finding unused cells or wires in module \top..

5.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Finding unused cells or wires in module \fsm..
Finding unused cells or wires in module \top..

5.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Finding unused cells or wires in module \fsm..
Finding unused cells or wires in module \top..

5.17. Executing OPT pass (performing simple optimizations).

5.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
<suppressed ~2 debug messages>
Optimizing module fsm.
<suppressed ~4 debug messages>
Optimizing module top.

5.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Finding identical cells in module `\fsm'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.17.3. Executing OPT_DFF pass (perform DFF optimizations).

5.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Finding unused cells or wires in module \fsm..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

5.17.5. Finished fast OPT passes.

5.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

5.19. Executing OPT pass (performing simple optimizations).

5.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
Optimizing module fsm.
Optimizing module top.

5.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Finding identical cells in module `\fsm'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fsm..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

5.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
  Optimizing cells in module \fsm.
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Finding identical cells in module `\fsm'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.19.6. Executing OPT_SHARE pass.

5.19.7. Executing OPT_DFF pass (perform DFF optimizations).

5.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Finding unused cells or wires in module \fsm..
Finding unused cells or wires in module \top..

5.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
Optimizing module fsm.
Optimizing module top.

5.19.10. Finished OPT passes. (There is nothing left to do.)

5.20. Executing TECHMAP pass (map to technology primitives).

5.20.1. Executing Verilog-2005 frontend: /home/shay/a/ece270/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/shay/a/ece270/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~260 debug messages>

5.21. Executing OPT pass (performing simple optimizations).

5.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
<suppressed ~51 debug messages>
Optimizing module fsm.
Optimizing module top.

5.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
<suppressed ~9 debug messages>
Finding identical cells in module `\fsm'.
Finding identical cells in module `\top'.
Removed a total of 3 cells.

5.21.3. Executing OPT_DFF pass (perform DFF optimizations).

5.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Finding unused cells or wires in module \fsm..
Finding unused cells or wires in module \top..
Removed 8 unused cells and 51 unused wires.
<suppressed ~10 debug messages>

5.21.5. Finished fast OPT passes.

5.22. Executing ABC pass (technology mapping using ABC).

5.22.1. Extracting gate netlist of module `\counter' to `<abc-temp-dir>/input.blif'..
Extracted 36 gates and 47 wires to a netlist network with 10 inputs and 10 outputs.

5.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:       11
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        6
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       10
Removing temp directory.

5.22.2. Extracting gate netlist of module `\fsm' to `<abc-temp-dir>/input.blif'..
Extracted 12 gates and 17 wires to a netlist network with 5 inputs and 4 outputs.

5.22.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.22.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        4
Removing temp directory.

5.22.3. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

5.23. Executing OPT pass (performing simple optimizations).

5.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
Optimizing module fsm.
Optimizing module top.

5.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Finding identical cells in module `\fsm'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.23.3. Executing OPT_DFF pass (perform DFF optimizations).

5.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Finding unused cells or wires in module \fsm..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 46 unused wires.
<suppressed ~2 debug messages>

5.23.5. Finished fast OPT passes.

5.24. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `top'. Setting top module to top.

5.24.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \counter
Used module:     \fsm

5.24.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \counter
Used module:     \fsm
Removed 0 unused modules.

5.25. Printing statistics.

=== counter ===

   Number of wires:                 31
   Number of wire bits:             45
   Number of public wires:           7
   Number of public wire bits:      21
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $_ANDNOT_                      11
     $_AND_                          1
     $_DFFE_PN0P_                    8
     $_NAND_                         4
     $_NOR_                          1
     $_ORNOT_                        4
     $_OR_                           5
     $_XNOR_                         1
     $_XOR_                          6

=== fsm ===

   Number of wires:                 17
   Number of wire bits:             19
   Number of public wires:          10
   Number of public wire bits:      12
   Number of ports:                  9
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_ANDNOT_                       2
     $_AND_                          2
     $_DFF_PN0_                      2
     $_DFF_PN1_                      1
     $_MUX_                          1
     $_OR_                           3

=== top ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           9
   Number of public wire bits:       9
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     counter                         1
     fsm                             1

=== design hierarchy ===

   top                               1
     counter                         1
     fsm                             1

   Number of wires:                 57
   Number of wire bits:             73
   Number of public wires:          26
   Number of public wire bits:      42
   Number of ports:                 20
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $_ANDNOT_                      13
     $_AND_                          3
     $_DFFE_PN0P_                    8
     $_DFF_PN0_                      2
     $_DFF_PN1_                      1
     $_MUX_                          1
     $_NAND_                         4
     $_NOR_                          1
     $_ORNOT_                        4
     $_OR_                           8
     $_XNOR_                         1
     $_XOR_                          6

5.26. Executing CHECK pass (checking for obvious problems).
Checking module counter...
Checking module fsm...
Checking module top...
Found and reported 0 problems.

6. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_1 (noninv, pins=3, area=20.02) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtn_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_NN0_.
  cell sky130_fd_sc_hd__dfrtp_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__edfxtp_1 (noninv, pins=4, area=30.03) is a direct match for cell type $_DFFE_PP_.
  cell sky130_fd_sc_hd__dfbbn_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_NNN_.
  cell sky130_fd_sc_hd__dfbbp_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    \sky130_fd_sc_hd__dfrtn_1 _DFF_NN0_ (.CLK_N( C), .D( D), .Q( Q), .RESET_B( R));
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    \sky130_fd_sc_hd__edfxtp_1 _DFFE_PP_ (.CLK( C), .D( D), .DE( E), .Q( Q));
    \sky130_fd_sc_hd__dfbbn_1 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \sky130_fd_sc_hd__dfbbp_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

6.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
<suppressed ~24 debug messages>
Mapping DFF cells in module `\counter':
  mapped 8 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_1 cells.
Mapping DFF cells in module `\fsm':
  mapped 2 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_1 cells.
  mapped 1 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_2 cells.
Mapping DFF cells in module `\top':

7. Executing ABC pass (technology mapping using ABC).

7.1. Extracting gate netlist of module `\counter' to `<abc-temp-dir>/input.blif'..
Extracted 41 gates and 51 wires to a netlist network with 10 inputs and 9 outputs.

7.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/shay/a/weyer7/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_100C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.08 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_100C_1v80" from "/home/shay/a/weyer7/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_100C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.11 sec
ABC: Memory =   19.85 MB. Time =     0.11 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2_0 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor3b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31ai_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__xor2_1 cells:        1
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        9
Removing temp directory.

7.2. Extracting gate netlist of module `\fsm' to `<abc-temp-dir>/input.blif'..
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 4 outputs.

7.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/shay/a/weyer7/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_100C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.09 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_100C_1v80" from "/home/shay/a/weyer7/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_100C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.12 sec
ABC: Memory =   19.85 MB. Time =     0.12 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.2.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso1p_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:        2
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        4
Removing temp directory.

7.3. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.
Removed 0 unused cells and 57 unused wires.

8. Executing Verilog backend.
Dumping module `\counter'.
Dumping module `\fsm'.
Dumping module `\top'.

End of script. Logfile hash: be82e75ac3, CPU: user 0.14s system 0.03s, MEM: 55.42 MB peak
Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3)
Time spent:
   78%     2 calls    0.469 sec abc
    9%     1 calls    0.054 sec dfflibmap
    3%    17 calls    0.022 sec opt_expr
    1%    16 calls    0.010 sec opt_clean
    1%     6 calls    0.010 sec read_verilog
    1%    14 calls    0.009 sec opt_merge
    1%    10 calls    0.007 sec opt_dff
    0%     1 calls    0.004 sec techmap
    0%     1 calls    0.001 sec synth
    0%     1 calls    0.001 sec clean
    0%     1 calls    0.001 sec fsm_extract
    0%     8 calls    0.001 sec opt
    0%     1 calls    0.001 sec share
    0%     1 calls    0.001 sec memory_dff
    0%     2 calls    0.001 sec proc_dlatch
    0%     2 calls    0.000 sec write_verilog
    0%     6 calls    0.000 sec opt_muxtree
    0%     1 calls    0.000 sec fsm_detect
    0%     2 calls    0.000 sec check
    0%     2 calls    0.000 sec proc_dff
    0%     6 calls    0.000 sec opt_reduce
    0%     1 calls    0.000 sec memory_share
    0%     1 calls    0.000 sec opt_mem_priority
    0%     2 calls    0.000 sec proc_mux
    0%     1 calls    0.000 sec clean_zerowidth
    0%     2 calls    0.000 sec hierarchy
    0%     1 calls    0.000 sec dfflegalize
    0%     1 calls    0.000 sec wreduce
    0%     1 calls    0.000 sec fsm_map
    0%     1 calls    0.000 sec stat
    0%     1 calls    0.000 sec alumacc
    0%     2 calls    0.000 sec proc_prune
    0%     1 calls    0.000 sec peepopt
    0%     2 calls    0.000 sec fsm_opt
    0%     1 calls    0.000 sec opt_share
    0%     2 calls    0.000 sec proc
    0%     2 calls    0.000 sec proc_arst
    0%     4 calls    0.000 sec proc_clean
    0%     2 calls    0.000 sec proc_init
    0%     2 calls    0.000 sec proc_rom
    0%     1 calls    0.000 sec fsm_info
    0%     1 calls    0.000 sec opt_mem_feedback
    0%     1 calls    0.000 sec memory
    0%     1 calls    0.000 sec fsm
    0%     1 calls    0.000 sec fsm_recode
    0%     2 calls    0.000 sec proc_rmdead
    0%     2 calls    0.000 sec proc_memwr
    0%     1 calls    0.000 sec opt_mem
    0%     1 calls    0.000 sec memory_map
    0%     1 calls    0.000 sec opt_mem_widen
    0%     1 calls    0.000 sec memory_collect
    0%     1 calls    0.000 sec memory_bmux2rom
