// Seed: 3807234300
`define pp_4 0
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    input logic id_3
);
  logic id_4 = id_3;
  always @(negedge id_3 != id_4 or 1 or posedge 1);
  logic id_5;
  assign id_0 = 1;
  assign id_2 = 1;
  logic id_6;
  logic id_7 = id_5;
  assign id_2 = id_3;
  logic id_8 = id_3;
endmodule
