--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Oct 04 10:07:57 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     registro0
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_c]
            18 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 995.213ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             Q_i9  (from clk_c +)
   Destination:    FD1P3AX    D              Q_i10  (to clk_c +)

   Delay:                   4.627ns  (30.9% logic, 69.1% route), 3 logic levels.

 Constraint Details:

      4.627ns data_path Q_i9 to Q_i10 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 995.213ns

 Path Details: Q_i9 to Q_i10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              Q_i9 (from clk_c)
Route         3   e 1.315                                  Q_c_8
LUT4        ---     0.493              A to Z              sel_1__I_0_16_i2_3_lut
Route         1   e 0.941                                  n2_adj_9
LUT4        ---     0.493              B to Z              sel_1__I_0_16_i3_3_lut
Route         1   e 0.941                                  Q_9__N_1
                  --------
                    4.627  (30.9% logic, 69.1% route), 3 logic levels.


Passed:  The following path meets requirements by 995.213ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             Q_i9  (from clk_c +)
   Destination:    FD1P3AX    D              Q_i8  (to clk_c +)

   Delay:                   4.627ns  (30.9% logic, 69.1% route), 3 logic levels.

 Constraint Details:

      4.627ns data_path Q_i9 to Q_i8 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 995.213ns

 Path Details: Q_i9 to Q_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              Q_i9 (from clk_c)
Route         3   e 1.315                                  Q_c_8
LUT4        ---     0.493              B to Z              sel_1__I_0_18_i2_3_lut
Route         1   e 0.941                                  n2_adj_7
LUT4        ---     0.493              B to Z              sel_1__I_0_18_i3_3_lut
Route         1   e 0.941                                  Q_9__N_3
                  --------
                    4.627  (30.9% logic, 69.1% route), 3 logic levels.


Passed:  The following path meets requirements by 995.213ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             Q_i8  (from clk_c +)
   Destination:    FD1P3AX    D              Q_i9  (to clk_c +)

   Delay:                   4.627ns  (30.9% logic, 69.1% route), 3 logic levels.

 Constraint Details:

      4.627ns data_path Q_i8 to Q_i9 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 995.213ns

 Path Details: Q_i8 to Q_i9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              Q_i8 (from clk_c)
Route         3   e 1.315                                  Q_c_7
LUT4        ---     0.493              A to Z              sel_1__I_0_17_i2_3_lut
Route         1   e 0.941                                  n2_adj_8
LUT4        ---     0.493              B to Z              sel_1__I_0_17_i3_3_lut
Route         1   e 0.941                                  Q_9__N_2
                  --------
                    4.627  (30.9% logic, 69.1% route), 3 logic levels.

Report: 4.787 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |  1000.000 ns|     4.787 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  18 paths, 31 nets, and 48 connections (46.2% coverage)


Peak memory: 55181312 bytes, TRCE: 962560 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
