
<dsp-builder xmlns="http://www.altera.com/ns/2011/dsp-builder">

  <design version="1.2">
    <param name="designGenerator">"DSP Builder"</param>
    <param name="designGeneratorVersion">"22.4 b "</param>
    <param name="fastSimGenerationEnabled">false</param>
    <param name="generateAbsoluteOutputPath">"/mnt/media/Projects/5g/preethi/Gen3/low_phy_dl/../../rtl/low_phy_dl_rtl"</param>
    <param name="generateLanguage">SystemVerilog</param>
    <param name="generateOutputPath">"../../rtl/low_phy_dl_rtl"</param>
    <param name="generateSingleConduitInterface">true</param>
    <param name="generateSubPath">ifft_blocktostream</param>
    <param name="libWrapperDefaultInstanceCount">1</param>
    <param name="libWrapperFunctionName">""</param>
    <param name="libWrapperGenerationEnabled">false</param>
    <param name="libWrapperIsVariableLatency">false</param>
    <param name="libWrapperPackValidInData">false</param>
    <param name="libWrapperTarget">libWrapperTargetOCL</param>
    <param name="libWrapperType">libWrapperTypeStateful</param>
    <model name="FiniteStateMachine">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/PhaseCompensation_lite/SOP_EOP_gen/Rising_edge/Finite State Machine"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_13">
        <param name="0">[/FiniteStateMachine/signalIn_1/1]</param>
        <param name="1">[/FiniteStateMachine/reg_12/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_3">
        <param name="0">[/FiniteStateMachine/reg_7/primWireOut]</param>
        <param name="1">[/FiniteStateMachine/signalIn_1/0]</param>
        <param name="2">[/FiniteStateMachine/nor_2/primWireOut]</param>
        <param name="3">[/FiniteStateMachine/const_0/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_8">
        <param name="0">[/FiniteStateMachine/const_0/primWireOut]</param>
        <param name="1">[/FiniteStateMachine/bitSelect_5/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/FiniteStateMachine/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/FiniteStateMachine/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_5">
        <param name="0">[/FiniteStateMachine/lut_4/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_9">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 x)"/>
      </block>
      <block name="lut_14">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 2 1 6 1 2)</param>
        <param name="lutPortAddr">[/FiniteStateMachine/bitJoin_13/primWireOut]</param>
        <param name="lutType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/FiniteStateMachine/bitJoin_3/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_10">
        <param name="0">[/FiniteStateMachine/reg_12/primWireOut]</param>
        <param name="1">[/FiniteStateMachine/const_9/primWireOut]</param>
        <param name="2">[/FiniteStateMachine/reg_12/primWireOut]</param>
        <param name="3">[/FiniteStateMachine/bitSelect_15/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/FiniteStateMachine/bitJoin_8/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_2">
        <param name="0">[/FiniteStateMachine/bitSelect_15/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 fsm_q)">[/FiniteStateMachine/signalOut_17/0]</param>
      </block>
      <block name="reg_12">
        <param name="0">[/FiniteStateMachine/mux_10/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_7">
        <param name="0">[/FiniteStateMachine/bitSelect_5/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_1">
        <param name="0">[/FiniteStateMachine/input/(1 go)]</param>
        <param name="1">[/FiniteStateMachine/input/(2 x)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="signalOut_17">
        <param name="0">[/FiniteStateMachine/bitSelect_16/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
      </block>
      <block name="typepin_11">
        <param name="0">[/FiniteStateMachine/mux_10/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/FiniteStateMachine/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin x)">
        <param name="0">[/FiniteStateMachine/input/(2 x)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="generateHwTcl">true</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkHasDeviceBlock">true</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT"</param>
      <param name="simulinkPortData">(((13 CP_EN1 true false false false 1 0 1) (12 DC_SC_EN true false false false 1 0 1) (3 channel1 false ^4 8 0 1) (5 cplen1 false ^4 11 0 1) (1 data1 false true false true 16 15 1) (8 ifft_gain_im_l1 false ^4 16 14 1) (7 ifft_gain_re_l1 false ^4 16 14 1) (10 ifft_mux_const_l1 false true false false 16 15 1) (9 ifft_shift_l1 false ^4 4 0 1) (11 muxsel_l1 true false false false 1 0 1) (6 nsc1 false ^4 12 0 1) (15 rc_bw_sel true false false false 1 0 1) (14 ripple_comp_en true false false false 1 0 1) (4 size1 false ^4 4 0 1) (16 timeref_in false ^4 64 0 1) (2 valid1 true false false false 1 0 1)) ((2 cout2 false ^4 2 0 1) (3 dout2 false true false true 16 14 1) (11 fd_data_c false ^4 8 0 1) (12 fd_data_q false true false true 16 14 1) (10 fd_data_v true false false false 1 0 1) (13 fd_timeref_out false ^4 64 0 1) (9 ifft_cp_out false ^4 11 0 1) (8 ifft_nprb_out false ^4 12 0 1) (7 ifft_size_out false ^4 4 0 1) (5 td_ifft_out_ch false ^4 8 0 1) (4 td_ifft_out_data false true false true 16 14 1) (6 td_ifft_out_valid true false false false 1 0 1) (14 version_out false ^4 32 0 1) (1 vout2 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthOutputMode">synthOutputHDLRoot</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <param name="synthTopLevel">true</param>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) ^5 (1 64 0 ^4))</param>
        <wire name="(1 data1)"/>
        <wire name="(2 valid1)"/>
        <wire name="(3 channel1)"/>
        <wire name="(4 size1)"/>
        <wire name="(5 cplen1)"/>
        <wire name="(6 nsc1)"/>
        <wire name="(7 ifft_gain_re_l1)"/>
        <wire name="(8 ifft_gain_im_l1)"/>
        <wire name="(9 ifft_shift_l1)"/>
        <wire name="(10 ifft_mux_const_l1)"/>
        <wire name="(11 muxsel_l1)"/>
        <wire name="(12 DC_SC_EN)"/>
        <wire name="(13 CP_EN1)"/>
        <wire name="(14 ripple_comp_en)"/>
        <wire name="(15 rc_bw_sel)"/>
        <wire name="(16 timeref_in)"/>
      </block>
      <block name="low_phy_dl">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 8 0 ^4) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4) (1 32 0 ^4))</param>
        <param name="(1 valid1)">[/ifft_blocktostream_DUT/inputBlock/(2 valid1)]</param>
        <param name="(2 ifft_gain_re_l1)">[/ifft_blocktostream_DUT/inputBlock/(7 ifft_gain_re_l1)]</param>
        <param name="(3 ifft_gain_im_l1)">[/ifft_blocktostream_DUT/inputBlock/(8 ifft_gain_im_l1)]</param>
        <param name="(4 ifft_shift_l1)">[/ifft_blocktostream_DUT/inputBlock/(9 ifft_shift_l1)]</param>
        <param name="(5 ifft_mux_const_l1)">[/ifft_blocktostream_DUT/inputBlock/(10 ifft_mux_const_l1)]</param>
        <param name="(6 muxsel_l1)">[/ifft_blocktostream_DUT/inputBlock/(11 muxsel_l1)]</param>
        <param name="(7 DC_SC_EN)">[/ifft_blocktostream_DUT/inputBlock/(12 DC_SC_EN)]</param>
        <param name="(8 data1)">[/ifft_blocktostream_DUT/inputBlock/(1 data1)]</param>
        <param name="(9 channel1)">[/ifft_blocktostream_DUT/inputBlock/(3 channel1)]</param>
        <param name="(10 size1)">[/ifft_blocktostream_DUT/inputBlock/(4 size1)]</param>
        <param name="(11 nsc1)">[/ifft_blocktostream_DUT/inputBlock/(6 nsc1)]</param>
        <param name="(12 cplen1)">[/ifft_blocktostream_DUT/inputBlock/(5 cplen1)]</param>
        <param name="(13 CP_EN1)">[/ifft_blocktostream_DUT/inputBlock/(13 CP_EN1)]</param>
        <param name="(14 ripple_comp_en)">[/ifft_blocktostream_DUT/inputBlock/(14 ripple_comp_en)]</param>
        <param name="(15 rc_bw_sel)">[/ifft_blocktostream_DUT/inputBlock/(15 rc_bw_sel)]</param>
        <param name="(16 timeref_in)">[/ifft_blocktostream_DUT/inputBlock/(16 timeref_in)]</param>
        <wire name="(1 vout2)"/>
        <wire name="(2 cout2)"/>
        <wire name="(3 dout2)"/>
        <wire name="(4 td_ifft_out_d)"/>
        <wire name="(5 td_ifft_out_ch)"/>
        <wire name="(6 td_ifft_out_v)"/>
        <wire name="(7 ifft_size_out)"/>
        <wire name="(8 ifft_nprb_out)"/>
        <wire name="(9 ifft_cp_out)"/>
        <wire name="(10 fd_data_v)"/>
        <wire name="(11 fd_data_c)"/>
        <wire name="(12 fd_data_q)"/>
        <wire name="(13 fd_timeref_out)"/>
        <wire name="(14 version_out)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="metadataTuple">()</param>
        <param name="(1 vout2)">[/ifft_blocktostream_DUT/low_phy_dl/(1 vout2)]</param>
        <param name="(2 cout2)">[/ifft_blocktostream_DUT/low_phy_dl/(2 cout2)]</param>
        <param name="(3 dout2)">[/ifft_blocktostream_DUT/low_phy_dl/(3 dout2)]</param>
        <param name="(4 td_ifft_out_data)">[/ifft_blocktostream_DUT/low_phy_dl/(4 td_ifft_out_d)]</param>
        <param name="(5 td_ifft_out_ch)">[/ifft_blocktostream_DUT/low_phy_dl/(5 td_ifft_out_ch)]</param>
        <param name="(6 td_ifft_out_valid)">[/ifft_blocktostream_DUT/low_phy_dl/(6 td_ifft_out_v)]</param>
        <param name="(7 ifft_size_out)">[/ifft_blocktostream_DUT/low_phy_dl/(7 ifft_size_out)]</param>
        <param name="(8 ifft_nprb_out)">[/ifft_blocktostream_DUT/low_phy_dl/(8 ifft_nprb_out)]</param>
        <param name="(9 ifft_cp_out)">[/ifft_blocktostream_DUT/low_phy_dl/(9 ifft_cp_out)]</param>
        <param name="(10 fd_data_v)">[/ifft_blocktostream_DUT/low_phy_dl/(10 fd_data_v)]</param>
        <param name="(11 fd_data_c)">[/ifft_blocktostream_DUT/low_phy_dl/(11 fd_data_c)]</param>
        <param name="(12 fd_data_q)">[/ifft_blocktostream_DUT/low_phy_dl/(12 fd_data_q)]</param>
        <param name="(13 fd_timeref_out)">[/ifft_blocktostream_DUT/low_phy_dl/(13 fd_timeref_out)]</param>
        <param name="(14 version_out)">[/ifft_blocktostream_DUT/low_phy_dl/(14 version_out)]</param>
      </block>
      <block name="(pin (1 data1))">
        <param name="0">[/ifft_blocktostream_DUT/inputBlock/(1 data1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 1 15))</param>
      </block>
      <block name="(pin (1 vout2))">
        <param name="0">[/ifft_blocktostream_DUT/low_phy_dl/(1 vout2)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (2 cout2))">
        <param name="0">[/ifft_blocktostream_DUT/low_phy_dl/(2 cout2)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin (2 valid1))">
        <param name="0">[/ifft_blocktostream_DUT/inputBlock/(2 valid1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (3 channel1))">
        <param name="0">[/ifft_blocktostream_DUT/inputBlock/(3 channel1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (3 dout2))">
        <param name="0">[/ifft_blocktostream_DUT/low_phy_dl/(3 dout2)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeComplex (typeSFixed 2 14))</param>
      </block>
      <block name="(pin (4 size1))">
        <param name="0">[/ifft_blocktostream_DUT/inputBlock/(4 size1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
      <block name="(pin (4 td_ifft_out_data))">
        <param name="0">[/ifft_blocktostream_DUT/low_phy_dl/(4 td_ifft_out_d)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeComplex (typeSFixed 2 14))</param>
      </block>
      <block name="(pin (5 cplen1))">
        <param name="0">[/ifft_blocktostream_DUT/inputBlock/(5 cplen1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 11 0)</param>
      </block>
      <block name="(pin (5 td_ifft_out_ch))">
        <param name="0">[/ifft_blocktostream_DUT/low_phy_dl/(5 td_ifft_out_ch)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (6 nsc1))">
        <param name="0">[/ifft_blocktostream_DUT/inputBlock/(6 nsc1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
      <block name="(pin (6 td_ifft_out_valid))">
        <param name="0">[/ifft_blocktostream_DUT/low_phy_dl/(6 td_ifft_out_v)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (7 ifft_gain_re_l1))">
        <param name="0">[/ifft_blocktostream_DUT/inputBlock/(7 ifft_gain_re_l1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 14)</param>
      </block>
      <block name="(pin (7 ifft_size_out))">
        <param name="0">[/ifft_blocktostream_DUT/low_phy_dl/(7 ifft_size_out)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
      <block name="(pin (8 ifft_gain_im_l1))">
        <param name="0">[/ifft_blocktostream_DUT/inputBlock/(8 ifft_gain_im_l1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 14)</param>
      </block>
      <block name="(pin (8 ifft_nprb_out))">
        <param name="0">[/ifft_blocktostream_DUT/low_phy_dl/(8 ifft_nprb_out)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
      <block name="(pin (9 ifft_cp_out))">
        <param name="0">[/ifft_blocktostream_DUT/low_phy_dl/(9 ifft_cp_out)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 11 0)</param>
      </block>
      <block name="(pin (9 ifft_shift_l1))">
        <param name="0">[/ifft_blocktostream_DUT/inputBlock/(9 ifft_shift_l1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
      <block name="(pin (10 fd_data_v))">
        <param name="0">[/ifft_blocktostream_DUT/low_phy_dl/(10 fd_data_v)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (10 ifft_mux_const_l1))">
        <param name="0">[/ifft_blocktostream_DUT/inputBlock/(10 ifft_mux_const_l1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 1 15)</param>
      </block>
      <block name="(pin (11 fd_data_c))">
        <param name="0">[/ifft_blocktostream_DUT/low_phy_dl/(11 fd_data_c)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (11 muxsel_l1))">
        <param name="0">[/ifft_blocktostream_DUT/inputBlock/(11 muxsel_l1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (12 DC_SC_EN))">
        <param name="0">[/ifft_blocktostream_DUT/inputBlock/(12 DC_SC_EN)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (12 fd_data_q))">
        <param name="0">[/ifft_blocktostream_DUT/low_phy_dl/(12 fd_data_q)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeComplex (typeSFixed 2 14))</param>
      </block>
      <block name="(pin (13 CP_EN1))">
        <param name="0">[/ifft_blocktostream_DUT/inputBlock/(13 CP_EN1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (13 fd_timeref_out))">
        <param name="0">[/ifft_blocktostream_DUT/low_phy_dl/(13 fd_timeref_out)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 64 0)</param>
      </block>
      <block name="(pin (14 ripple_comp_en))">
        <param name="0">[/ifft_blocktostream_DUT/inputBlock/(14 ripple_comp_en)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (14 version_out))">
        <param name="0">[/ifft_blocktostream_DUT/low_phy_dl/(14 version_out)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 32 0)</param>
      </block>
      <block name="(pin (15 rc_bw_sel))">
        <param name="0">[/ifft_blocktostream_DUT/inputBlock/(15 rc_bw_sel)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (16 timeref_in))">
        <param name="0">[/ifft_blocktostream_DUT/inputBlock/(16 timeref_in)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 64 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 8 0 ^4) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4) (1 32 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl"</param>
      <param name="simulinkPortData">(((13 CP_EN1 true false false false 1 0 1) (7 DC_SC_EN true false false false 1 0 1) (9 channel1 false ^4 8 0 1) (12 cplen1 false ^4 11 0 1) (8 data1 false true false true 16 15 1) (3 ifft_gain_im_l1 false ^4 16 14 1) (2 ifft_gain_re_l1 false ^4 16 14 1) (5 ifft_mux_const_l1 false true false false 16 15 1) (4 ifft_shift_l1 false ^4 4 0 1) (6 muxsel_l1 true false false false 1 0 1) (11 nsc1 false ^4 12 0 1) (15 rc_bw_sel true false false false 1 0 1) (14 ripple_comp_en true false false false 1 0 1) (10 size1 false ^4 4 0 1) (16 timeref_in false ^4 64 0 1) (1 valid1 true false false false 1 0 1)) ((2 cout2 false ^4 2 0 1) (3 dout2 false true false true 16 14 1) (11 fd_data_c false ^4 8 0 1) (12 fd_data_q false true false true 16 14 1) (10 fd_data_v true false false false 1 0 1) (13 fd_timeref_out false ^4 64 0 1) (9 ifft_cp_out false ^4 11 0 1) (8 ifft_nprb_out false ^4 12 0 1) (7 ifft_size_out false ^4 4 0 1) (5 td_ifft_out_ch false ^4 8 0 1) (4 td_ifft_out_d false true false true 16 14 1) (6 td_ifft_out_v true false false false 1 0 1) (14 version_out false ^4 32 0 1) (1 vout2 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="PhaseCompensation_lite">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) ^4)</param>
        <param name="(1 v)">[/ifft_blocktostream_DUT_low_phy_dl/inputBlock/(1 valid1)]</param>
        <param name="(2 c)">[/ifft_blocktostream_DUT_low_phy_dl/inputBlock/(9 channel1)]</param>
        <param name="(3 d1)">[/ifft_blocktostream_DUT_low_phy_dl/inputBlock/(8 data1)]</param>
        <param name="(4 CP_EN1)">[/ifft_blocktostream_DUT_low_phy_dl/inputBlock/(13 CP_EN1)]</param>
        <param name="(5 fft_size)">[/ifft_blocktostream_DUT_low_phy_dl/inputBlock/(10 size1)]</param>
        <param name="(6 CPLen)">[/ifft_blocktostream_DUT_low_phy_dl/inputBlock/(12 cplen1)]</param>
        <param name="(7 nsc)">[/ifft_blocktostream_DUT_low_phy_dl/inputBlock/(11 nsc1)]</param>
        <param name="(8 eAxC)">[/ifft_blocktostream_DUT_low_phy_dl/Const/primWireOut]</param>
        <param name="(9 sym_metadata)">[/ifft_blocktostream_DUT_low_phy_dl/Const/primWireOut]</param>
        <param name="(10 timerefin)">[/ifft_blocktostream_DUT_low_phy_dl/inputBlock/(16 timeref_in)]</param>
        <wire name="(1 dout1)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
        <wire name="(4 fft_size_out)"/>
        <wire name="(5 CPLenout)"/>
        <wire name="(6 nsc_out)"/>
        <wire name="(7 eAxCout)"/>
        <wire name="(8 sym_metadataout)"/>
        <wire name="(9 timeref_out)"/>
        <wire name="(10 eop_eAxC)"/>
        <wire name="(11 eop_sym)"/>
        <wire name="(12 sop_eAxC)"/>
        <wire name="(13 sop_sym)"/>
      </block>
      <block name="RegField4">
        <param name="AMMregisterDesc">version_out</param>
        <param name="AMMregisterInitValue">256</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">31</param>
        <param name="AMMregisterName">reg_mem_offset_version</param>
        <param name="AMMregisterOutType">(typeUFixed 32 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">3</param>
        <param name="simulinkExtraCacheKeys">((1 32 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="iFFT_B2S">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) ^4 (1 64 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4))</param>
        <param name="(1 data1)">[/ifft_blocktostream_DUT_low_phy_dl/PhaseCompensation_lite/(1 dout1)]</param>
        <param name="(2 valid)">[/ifft_blocktostream_DUT_low_phy_dl/PhaseCompensation_lite/(2 vout)]</param>
        <param name="(3 channel1)">[/ifft_blocktostream_DUT_low_phy_dl/PhaseCompensation_lite/(3 cout)]</param>
        <param name="(4 size1)">[/ifft_blocktostream_DUT_low_phy_dl/PhaseCompensation_lite/(4 fft_size_out)]</param>
        <param name="(5 cplen1)">[/ifft_blocktostream_DUT_low_phy_dl/PhaseCompensation_lite/(5 CPLenout)]</param>
        <param name="(6 nsc1)">[/ifft_blocktostream_DUT_low_phy_dl/PhaseCompensation_lite/(6 nsc_out)]</param>
        <param name="(7 ifft_gain_re_l1)">[/ifft_blocktostream_DUT_low_phy_dl/inputBlock/(2 ifft_gain_re_l1)]</param>
        <param name="(8 ifft_gain_im_l1)">[/ifft_blocktostream_DUT_low_phy_dl/inputBlock/(3 ifft_gain_im_l1)]</param>
        <param name="(9 ifft_shift_l1)">[/ifft_blocktostream_DUT_low_phy_dl/inputBlock/(4 ifft_shift_l1)]</param>
        <param name="(10 ifft_mux_const_l1)">[/ifft_blocktostream_DUT_low_phy_dl/inputBlock/(5 ifft_mux_const_l1)]</param>
        <param name="(11 muxsel_l1)">[/ifft_blocktostream_DUT_low_phy_dl/inputBlock/(6 muxsel_l1)]</param>
        <param name="(12 DC_SC_EN)">[/ifft_blocktostream_DUT_low_phy_dl/inputBlock/(7 DC_SC_EN)]</param>
        <param name="(13 ripple_comp_en)">[/ifft_blocktostream_DUT_low_phy_dl/inputBlock/(14 ripple_comp_en)]</param>
        <param name="(14 rc_bw_sel)">[/ifft_blocktostream_DUT_low_phy_dl/inputBlock/(15 rc_bw_sel)]</param>
        <param name="(15 time_in)">[/ifft_blocktostream_DUT_low_phy_dl/PhaseCompensation_lite/(9 timeref_out)]</param>
        <wire name="(1 vout1)"/>
        <wire name="(2 cout1)"/>
        <wire name="(3 dout1)"/>
        <wire name="(4 td_ifft_out_d)"/>
        <wire name="(5 td_ifft_out_ch)"/>
        <wire name="(6 td_ifft_out_v)"/>
        <wire name="(7 ifft_size_out)"/>
        <wire name="(8 ifft_nprb_out)"/>
        <wire name="(9 ifft_cp_out)"/>
        <wire name="(10 fd_data_v)"/>
        <wire name="(11 fd_data_c)"/>
        <wire name="(12 fd_data_q)"/>
        <wire name="(13 fd_time_out)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 8 0 ^4) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 valid1)"/>
        <wire name="(2 ifft_gain_re_l1)"/>
        <wire name="(3 ifft_gain_im_l1)"/>
        <wire name="(4 ifft_shift_l1)"/>
        <wire name="(5 ifft_mux_const_l1)"/>
        <wire name="(6 muxsel_l1)"/>
        <wire name="(7 DC_SC_EN)"/>
        <wire name="(8 data1)"/>
        <wire name="(9 channel1)"/>
        <wire name="(10 size1)"/>
        <wire name="(11 nsc1)"/>
        <wire name="(12 cplen1)"/>
        <wire name="(13 CP_EN1)"/>
        <wire name="(14 ripple_comp_en)"/>
        <wire name="(15 rc_bw_sel)"/>
        <wire name="(16 timeref_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4) (1 32 0 ^4))</param>
        <param name="(1 vout2)">[/ifft_blocktostream_DUT_low_phy_dl/iFFT_B2S/(1 vout1)]</param>
        <param name="(2 cout2)">[/ifft_blocktostream_DUT_low_phy_dl/iFFT_B2S/(2 cout1)]</param>
        <param name="(3 dout2)">[/ifft_blocktostream_DUT_low_phy_dl/iFFT_B2S/(3 dout1)]</param>
        <param name="(4 td_ifft_out_d)">[/ifft_blocktostream_DUT_low_phy_dl/iFFT_B2S/(4 td_ifft_out_d)]</param>
        <param name="(5 td_ifft_out_ch)">[/ifft_blocktostream_DUT_low_phy_dl/iFFT_B2S/(5 td_ifft_out_ch)]</param>
        <param name="(6 td_ifft_out_v)">[/ifft_blocktostream_DUT_low_phy_dl/iFFT_B2S/(6 td_ifft_out_v)]</param>
        <param name="(7 ifft_size_out)">[/ifft_blocktostream_DUT_low_phy_dl/iFFT_B2S/(7 ifft_size_out)]</param>
        <param name="(8 ifft_nprb_out)">[/ifft_blocktostream_DUT_low_phy_dl/iFFT_B2S/(8 ifft_nprb_out)]</param>
        <param name="(9 ifft_cp_out)">[/ifft_blocktostream_DUT_low_phy_dl/iFFT_B2S/(9 ifft_cp_out)]</param>
        <param name="(10 fd_data_v)">[/ifft_blocktostream_DUT_low_phy_dl/iFFT_B2S/(10 fd_data_v)]</param>
        <param name="(11 fd_data_c)">[/ifft_blocktostream_DUT_low_phy_dl/iFFT_B2S/(11 fd_data_c)]</param>
        <param name="(12 fd_data_q)">[/ifft_blocktostream_DUT_low_phy_dl/iFFT_B2S/(12 fd_data_q)]</param>
        <param name="(13 fd_timeref_out)">[/ifft_blocktostream_DUT_low_phy_dl/iFFT_B2S/(13 fd_time_out)]</param>
        <param name="(14 version_out)">[/ifft_blocktostream_DUT_low_phy_dl/RegField4/AMMregisterWireData]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) ^4)</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/PhaseCompensation_lite"</param>
      <param name="simulinkPortData">(((6 CPLen false ^4 11 0 1) (4 CP_EN1 true false false false 1 0 1) (2 c false ^4 8 0 1) (3 d1 false true false true 16 15 1) (8 eAxC true false false false 1 0 1) (5 fft_size false ^4 4 0 1) (7 nsc false ^4 12 0 1) (9 sym_metadata true false false false 1 0 1) (10 timerefin false ^4 64 0 1) (1 v true false false false 1 0 1)) ((5 CPLenout false ^4 11 0 1) (3 cout false ^4 8 0 1) (1 dout1 false true false true 16 14 1) (7 eAxCout true false false false 1 0 1) (10 eop_eAxC false ^4 1 0 1) (11 eop_sym true false false false 1 0 1) (4 fft_size_out false ^4 4 0 1) (6 nsc_out false ^4 12 0 1) (12 sop_eAxC false ^4 1 0 1) (13 sop_sym true false false false 1 0 1) (8 sym_metadataout true false false false 1 0 1) (9 timeref_out false ^4 64 0 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="ComplexMixer">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din1)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/PhasorGenerate/(1 dout1)]</param>
        <param name="(2 vin)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/PhasorGenerate/(2 vout)]</param>
        <param name="(3 cin)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/PhasorGenerate/(3 cout)]</param>
        <param name="(4 sin)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/PhasorGenerate/(4 sin)]</param>
        <param name="(5 cos)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/PhasorGenerate/(5 cos)]</param>
        <wire name="(1 dout1)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FIFO1">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">128</param>
        <param name="fifoHighThreshold">64</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/PhasorGenerate/(9 eAxC_out)]</param>
        <param name="fifoPortReadAck">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/ComplexMixer/(2 vout)]</param>
        <param name="fifoPortWriteEn">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/PhasorGenerate/(2 vout)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^7)</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="FIFO2">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">64</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/PhasorGenerate/(10 sym_metadata_out)]</param>
        <param name="fifoPortReadAck">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/SOP_EOP_gen/(1 vout)]</param>
        <param name="fifoPortWriteEn">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/PhasorGenerate/(2 vout)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^7)</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="FIFO3">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">64</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/PhasorGenerate/(11 ul_timeref_out)]</param>
        <param name="fifoPortReadAck">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/SOP_EOP_gen/(1 vout)]</param>
        <param name="fifoPortWriteEn">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/PhasorGenerate/(2 vout)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="PhasorGenerate">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 1 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 v)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/inputBlock/(2 c)]</param>
        <param name="(3 d1)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/inputBlock/(3 d1)]</param>
        <param name="(4 Tsym1)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/Const5/primWireOut]</param>
        <param name="(5 cp_T1)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/Const1/primWireOut]</param>
        <param name="(6 CP_EN1)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/inputBlock/(4 CP_EN1)]</param>
        <param name="(7 fft_size)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/inputBlock/(5 fft_size)]</param>
        <param name="(8 CPLen)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/inputBlock/(6 CPLen)]</param>
        <param name="(9 nsc)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/inputBlock/(7 nsc)]</param>
        <param name="(10 eAxC)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/inputBlock/(8 eAxC)]</param>
        <param name="(11 sym_metadata)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/inputBlock/(9 sym_metadata)]</param>
        <param name="(12 ul_timerefin)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/inputBlock/(10 timerefin)]</param>
        <wire name="(1 dout1)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
        <wire name="(4 sin)"/>
        <wire name="(5 cos)"/>
        <wire name="(6 fft_size_out)"/>
        <wire name="(7 CPLenout)"/>
        <wire name="(8 nsc_out)"/>
        <wire name="(9 eAxC_out)"/>
        <wire name="(10 sym_metadata_out)"/>
        <wire name="(11 ul_timeref_out)"/>
      </block>
      <block name="SOP_EOP_gen">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) ^5)</param>
        <param name="(1 vin)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/ComplexMixer/(2 vout)]</param>
        <param name="(2 chin)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/ComplexMixer/(3 cout)]</param>
        <param name="(3 din)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/ComplexMixer/(1 dout1)]</param>
        <param name="(4 eAxC_in)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/FIFO1/fifoWireData]</param>
        <wire name="(1 vout)"/>
        <wire name="(2 chout)"/>
        <wire name="(3 dout)"/>
        <wire name="(4 eAxC_out)"/>
        <wire name="(5 eop_eAxC)"/>
        <wire name="(6 eop_sym)"/>
        <wire name="(7 sop_eAxC)"/>
        <wire name="(8 sop_sym)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
        <wire name="(3 d1)"/>
        <wire name="(4 CP_EN1)"/>
        <wire name="(5 fft_size)"/>
        <wire name="(6 CPLen)"/>
        <wire name="(7 nsc)"/>
        <wire name="(8 eAxC)"/>
        <wire name="(9 sym_metadata)"/>
        <wire name="(10 timerefin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) ^4)</param>
        <param name="(1 dout1)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/SOP_EOP_gen/(3 dout)]</param>
        <param name="(2 vout)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/SOP_EOP_gen/(1 vout)]</param>
        <param name="(3 cout)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/SOP_EOP_gen/(2 chout)]</param>
        <param name="(4 fft_size_out)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/PhasorGenerate/(6 fft_size_out)]</param>
        <param name="(5 CPLenout)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/PhasorGenerate/(7 CPLenout)]</param>
        <param name="(6 nsc_out)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/PhasorGenerate/(8 nsc_out)]</param>
        <param name="(7 eAxCout)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/SOP_EOP_gen/(4 eAxC_out)]</param>
        <param name="(8 sym_metadataout)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/FIFO2/fifoWireData]</param>
        <param name="(9 timeref_out)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/FIFO3/fifoWireData]</param>
        <param name="(10 eop_eAxC)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/SOP_EOP_gen/(5 eop_eAxC)]</param>
        <param name="(11 eop_sym)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/SOP_EOP_gen/(6 eop_sym)]</param>
        <param name="(12 sop_eAxC)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/SOP_EOP_gen/(7 sop_eAxC)]</param>
        <param name="(13 sop_sym)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite/SOP_EOP_gen/(8 sop_sym)]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/PhaseCompensation_lite/ComplexMixer"</param>
      <param name="simulinkPortData">(((3 cin false ^4 8 0 1) (5 cos false true false false 18 15 1) (1 din1 false true false true 16 15 1) (4 sin false true false false 18 15 1) (2 vin true false false false 1 0 1)) ((3 cout false ^4 8 0 1) (1 dout1 false true false true 16 14 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag1&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/inputBlock/(1 din1)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="ComplexMixer">
        <param name="blockType">mixerBlock</param>
        <param name="mixerChannelCount">1</param>
        <param name="mixerFreqCount">1</param>
        <param name="mixerInputRate">0x1.eb851eb851eb8p+8</param>
        <param name="mixerPortCos">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/inputBlock/(5 cos)]</param>
        <param name="mixerPortQuadrature">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/"Complex to
Real-Imag1"/complexUnpackWireImag]</param>
        <param name="mixerPortReal">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/"Complex to
Real-Imag1"/complexUnpackWireReal]</param>
        <param name="mixerPortSin">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/inputBlock/(4 sin)]</param>
        <param name="portChannel">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/inputBlock/(3 cin)]</param>
        <param name="portValid">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/inputBlock/(2 vin)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 35 30 0 1 0) (1 35 30 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/PhaseCompensation_lite/ComplexMixer/ComplexMixer"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 15 1) (2 in_2 false true false false 16 15 1) (3 in_3 true false false false 1 0 1) (4 in_4 false ^4 8 0 1) (5 in_5 false true false false 18 15 1) (6 in_6 false true false false 18 15 1)) ((1 out_1 false true false false 35 30 1) (2 out_2 false true false false 35 30 1) (3 out_3 true false false false 1 0 1) (4 out_4 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="mixerWireQuadrature"/>
        <wire name="mixerWireReal"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/Scaleq/scaleWireData]</param>
        <param name="complexPackPortReal">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/Scalei/scaleWireData]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 16 14 0 1 0) (1 16 14 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="Scalei">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/ComplexMixer/wireChannel]</param>
        <param name="portValid">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/ComplexMixer/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/ComplexMixer/mixerWireReal]</param>
        <param name="scalePortShift">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/Const1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 35 30 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/PhaseCompensation_lite/ComplexMixer/Scalei"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 35 30 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scaleq">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/ComplexMixer/wireChannel]</param>
        <param name="portValid">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/ComplexMixer/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/ComplexMixer/mixerWireQuadrature]</param>
        <param name="scalePortShift">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/Const1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 35 30 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/PhaseCompensation_lite/ComplexMixer/Scaleq"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 35 30 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 18 15 0 1 0) (1 18 15 0 1 0))</param>
        <wire name="(1 din1)"/>
        <wire name="(2 vin)"/>
        <wire name="(3 cin)"/>
        <wire name="(4 sin)"/>
        <wire name="(5 cos)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 dout1)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(2 vout)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/Scalei/wireValid]</param>
        <param name="(3 cout)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_ComplexMixer/Scalei/wireChannel]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 1 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/PhaseCompensation_lite/PhasorGenerate"</param>
      <param name="simulinkPortData">(((8 CPLen false ^4 11 0 1) (6 CP_EN1 true false false false 1 0 1) (4 Tsym1 false true false false 16 15 1) (2 c false ^4 8 0 1) (5 cp_T1 false true false false 16 15 1) (3 d1 false true false true 16 15 1) (10 eAxC true false false false 1 0 1) (7 fft_size false ^4 4 0 1) (9 nsc false ^4 12 0 1) (11 sym_metadata true false false false 1 0 1) (12 ul_timerefin false ^4 64 0 1) (1 v true false false false 1 0 1)) ((7 CPLenout false ^4 11 0 1) (5 cos false true false false 18 15 1) (3 cout false ^4 8 0 1) (1 dout1 false true false true 16 15 1) (9 eAxC_out true false false false 1 0 1) (6 fft_size_out false ^4 4 0 1) (8 nsc_out false ^4 12 0 1) (4 sin false true false false 18 15 1) (10 sym_metadata_out true false false false 1 0 1) (11 ul_timeref_out false ^4 64 0 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/RegField2/AMMregisterWireData]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChooseBits/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/RegField3/AMMregisterWireData]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/RegField1/AMMregisterWireData]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 32 0 ^4) (1 32 0 ^4) (1 64 32 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/BitCombine/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 32 32)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CORDIC">
        <param name="blockType">cordicBlock</param>
        <param name="cordicPortAngle">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Convert5/primWireOut]</param>
        <param name="cordicPortMode">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Const3/primWireOut]</param>
        <param name="cordicPortX">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Const4/primWireOut]</param>
        <param name="cordicPortY">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Const5/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 13 0 1 0) (1 1 0 ^4) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 17 13 0 1 0))</param>
        <wire name="cordicWireAngle"/>
        <wire name="cordicWireX"/>
        <wire name="cordicWireY"/>
      </block>
      <block name="ChannelIn">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/inputBlock/(3 d1)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/inputBlock/(4 Tsym1)]</param>
        <param name="2">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/inputBlock/(5 cp_T1)]</param>
        <param name="3">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/inputBlock/(6 CP_EN1)]</param>
        <param name="4">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/inputBlock/(7 fft_size)]</param>
        <param name="5">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/inputBlock/(8 CPLen)]</param>
        <param name="6">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/inputBlock/(9 nsc)]</param>
        <param name="7">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/inputBlock/(10 eAxC)]</param>
        <param name="8">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/inputBlock/(11 sym_metadata)]</param>
        <param name="9">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/inputBlock/(12 ul_timerefin)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/inputBlock/(2 c)]</param>
        <param name="portValid">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/inputBlock/(1 v)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 1 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 1 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4))</param>
        <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/PhaseCompensation_lite/PhasorGenerate/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
        <wire name="8"/>
        <wire name="9"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelIn/0]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Mux2_PostCast_primWireOut/primWireOut]</param>
        <param name="2">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/CORDIC/cordicWireX]</param>
        <param name="3">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelIn/4]</param>
        <param name="4">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelIn/5]</param>
        <param name="5">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelIn/6]</param>
        <param name="6">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelIn/7]</param>
        <param name="7">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelIn/8]</param>
        <param name="8">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelIn/9]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelIn/wireChannel]</param>
        <param name="portValid">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4))</param>
        <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/PhaseCompensation_lite/PhasorGenerate/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
        <wire name="8"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChooseBits">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelIn/3]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(0)</param>
        <param name="chooseBitsOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Mult1/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Const1/primWireOut]</param>
        <param name="blockType">cmpGEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 32 28 0 1 0) (1 16 12 0 1 0) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/CmpGE/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 4 12)</param>
        <param name="constValue">0x3.243f6a8885a3p+0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 12 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 4 12)</param>
        <param name="constValue">0x6.487ed5110b46p+0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 12 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0x9.b74eda8ab01dp-4</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 4 12)</param>
        <param name="constValue">0x6.487ed5110b46p+0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 12 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const7">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/BitCombine_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 32)</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 64 32 0 0 0) (1 40 32 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert3">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 0 16)</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 91 64 0 0 0) (1 16 16 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert5">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Mux1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 3 13)</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 33 28 0 1 0) (1 16 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Lut1">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0xB.3095555555p+8 0x9.68daaaaaaabp+12 0x1.21eacp+16 0x1.ad47d5555554p+16 0x2.38a4eaaaaaacp+16 181250 0x3.4f5f15555554p+16 0x3.dabc2aaaaaacp+16 0x4.66194p+16 0x4.f17655555554p+16 0x5.7cd36aaaaaacp+16 0x6.08308p+16 0x6.938d95555554p+16 0x7.1eeaaaaaaaacp+16)</param>
        <param name="lutPortAddr">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelIn/wireChannel]</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 51 32 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Lut1_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Lut1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 19 32)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Lut1_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Convert1/primWireOut]</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 51 32 0 0 0) (1 40 32 0 0 0) (1 91 64 0 0 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Convert3/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Const6/primWireOut]</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 16 0 0 0) (1 16 12 0 1 0) (1 32 28 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Mult1/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Sub/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/CmpGE_PostCast_primWireOut/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 32 28 0 1 0) (1 33 28 0 1 0) (1 33 28 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Const7/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Mux/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/And/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 33 28 0 1 0) (1 33 28 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/CORDIC/cordicWireY]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Negate_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/RegField4/AMMregisterWireData]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 18 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Mux2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 3 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Negate">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/CORDIC/cordicWireY]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 15 0 1 0) (1 18 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Negate_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Negate/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 3 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RegField1">
        <param name="AMMregisterDesc">"32 bit  of Carrier Center Frequency"</param>
        <param name="AMMregisterInitValue">6</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">31</param>
        <param name="AMMregisterName">"4"</param>
        <param name="AMMregisterOutType">(typeUFixed 32 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">4</param>
        <param name="simulinkExtraCacheKeys">((1 32 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField2">
        <param name="AMMregisterDesc">"Enable/Disable Phase Compensation"</param>
        <param name="AMMregisterInitValue">1</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">0</param>
        <param name="AMMregisterName">reg_mem_offset_Phase_comp_enable</param>
        <param name="AMMregisterOutType">(typeUFixed 1 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField3">
        <param name="AMMregisterDesc">"32 bit  of Carrier Center Frequency LSB"</param>
        <param name="AMMregisterInitValue">1357209600</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">31</param>
        <param name="AMMregisterName">"0"</param>
        <param name="AMMregisterOutType">(typeUFixed 32 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">0</param>
        <param name="simulinkExtraCacheKeys">((1 32 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="RegField4">
        <param name="AMMregisterDesc">"Enable/Disable Phase Compensation"</param>
        <param name="AMMregisterInitValue">1</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">0</param>
        <param name="AMMregisterName">reg_mem_offset_tx_rx_sel</param>
        <param name="AMMregisterOutType">(typeUFixed 1 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">2</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="Sub">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Mult1/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/Const2/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 32 28 0 1 0) (1 16 12 0 1 0) (1 33 28 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 1 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
        <wire name="(3 d1)"/>
        <wire name="(4 Tsym1)"/>
        <wire name="(5 cp_T1)"/>
        <wire name="(6 CP_EN1)"/>
        <wire name="(7 fft_size)"/>
        <wire name="(8 CPLen)"/>
        <wire name="(9 nsc)"/>
        <wire name="(10 eAxC)"/>
        <wire name="(11 sym_metadata)"/>
        <wire name="(12 ul_timerefin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 18 15 0 1 0) (1 18 15 0 1 0) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 dout1)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelOut/0]</param>
        <param name="(2 vout)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelOut/wireValid]</param>
        <param name="(3 cout)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelOut/wireChannel]</param>
        <param name="(4 sin)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelOut/1]</param>
        <param name="(5 cos)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelOut/2]</param>
        <param name="(6 fft_size_out)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelOut/3]</param>
        <param name="(7 CPLenout)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelOut/4]</param>
        <param name="(8 nsc_out)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelOut/5]</param>
        <param name="(9 eAxC_out)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelOut/6]</param>
        <param name="(10 sym_metadata_out)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelOut/7]</param>
        <param name="(11 ul_timeref_out)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_PhasorGenerate/ChannelOut/8]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) ^5)</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/PhaseCompensation_lite/SOP_EOP_gen"</param>
      <param name="simulinkPortData">(((2 chin false ^4 8 0 1) (3 din false true false true 16 14 1) (4 eAxC_in true false false false 1 0 1) (1 vin true false false false 1 0 1)) ((2 chout false ^4 8 0 1) (3 dout false true false true 16 14 1) (4 eAxC_out true false false false 1 0 1) (5 eop_eAxC false ^4 1 0 1) (6 eop_sym true false false false 1 0 1) (7 sop_eAxC false ^4 1 0 1) (8 sop_sym true false false false 1 0 1) (1 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/falling_edge/(1 falling_edge)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/CmpEQ/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/Rising_edge/(1 rising_edge)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/CmpEQ1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/Const/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_in/1]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/Const1/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay4/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 8 0)</param>
        <param name="constValue">3</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 8 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Rising_edge">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 in)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay2/primWireOut]</param>
        <wire name="(1 rising_edge)"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_in/wireChannel]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_in/wireValid]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay3">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_in/0]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 16 14 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay4">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_in/1]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="channel_RXG1_in">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/inputBlock/(3 din)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/inputBlock/(4 eAxC_in)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/inputBlock/(2 chin)]</param>
        <param name="portValid">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/inputBlock/(1 vin)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4))</param>
        <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/PhaseCompensation_lite/SOP_EOP_gen/channel_RXG1_in"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="channel_RXG1_out">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay3/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay4/primWireOut]</param>
        <param name="2">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/falling_edge/(1 falling_edge)]</param>
        <param name="3">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/And/primWireOut]</param>
        <param name="4">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/Rising_edge/(1 rising_edge)]</param>
        <param name="5">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/And1/primWireOut]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay1/primWireOut]</param>
        <param name="portValid">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay2/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) ^6 (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) ^5)</param>
        <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/PhaseCompensation_lite/SOP_EOP_gen/channel_RXG1_out"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="falling_edge">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_falling_edge]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 in)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_in/wireValid]</param>
        <wire name="(1 falling_edge)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4))</param>
        <wire name="(1 vin)"/>
        <wire name="(2 chin)"/>
        <wire name="(3 din)"/>
        <wire name="(4 eAxC_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) ^5)</param>
        <param name="(1 vout)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_out/wireValid]</param>
        <param name="(2 chout)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_out/wireChannel]</param>
        <param name="(3 dout)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_out/0]</param>
        <param name="(4 eAxC_out)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_out/1]</param>
        <param name="(5 eop_eAxC)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_out/2]</param>
        <param name="(6 eop_sym)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_out/3]</param>
        <param name="(7 sop_eAxC)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_out/4]</param>
        <param name="(8 sop_sym)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/channel_RXG1_out/5]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(SampleDelay3 loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay3/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 2 14))</param>
      </block>
      <block name="(SampleDelay4 loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen/SampleDelay4/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/PhaseCompensation_lite/SOP_EOP_gen/Rising_edge"</param>
      <param name="simulinkPortData">(((1 in true false false false 1 0 1)) ((1 rising_edge false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge/inputBlock/(1 in)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/FiniteStateMachine]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge/Const/primWireOut]</param>
        <param name="(2 x)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge/Convert/primWireOut]</param>
        <wire name="(1 fsm_q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 rising_edge)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge/"Finite State Machine"/(1 fsm_q)]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_falling_edge">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/PhaseCompensation_lite/SOP_EOP_gen/falling_edge"</param>
      <param name="simulinkPortData">(((1 in true false false false 1 0 1)) ((1 falling_edge false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_falling_edge/inputBlock/(1 in)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/(dupName 0 FiniteStateMachine)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_falling_edge/Const/primWireOut]</param>
        <param name="(2 x)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_falling_edge/Convert/primWireOut]</param>
        <wire name="(1 fsm_q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 falling_edge)">[/ifft_blocktostream_DUT_low_phy_dl_PhaseCompensation_lite_SOP_EOP_gen_falling_edge/"Finite State Machine"/(1 fsm_q)]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) ^4 (1 64 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S"</param>
      <param name="simulinkPortData">(((12 DC_SC_EN true false false false 1 0 1) (3 channel1 false ^4 8 0 1) (5 cplen1 false ^4 11 0 1) (1 data1 false true false true 16 14 1) (8 ifft_gain_im_l1 false ^4 16 14 1) (7 ifft_gain_re_l1 false ^4 16 14 1) (10 ifft_mux_const_l1 false true false false 16 15 1) (9 ifft_shift_l1 false ^4 4 0 1) (11 muxsel_l1 true false false false 1 0 1) (6 nsc1 false ^4 12 0 1) (14 rc_bw_sel true false false false 1 0 1) (13 ripple_comp_en true false false false 1 0 1) (4 size1 false ^4 4 0 1) (15 time_in false ^4 64 0 1) (2 valid true false false false 1 0 1)) ((2 cout1 false ^4 2 0 1) (3 dout1 false true false true 16 14 1) (11 fd_data_c false ^4 8 0 1) (12 fd_data_q false true false true 16 14 1) (10 fd_data_v true false false false 1 0 1) (13 fd_time_out false ^4 64 0 1) (9 ifft_cp_out false ^4 11 0 1) (8 ifft_nprb_out false ^4 12 0 1) (7 ifft_size_out false ^4 4 0 1) (5 td_ifft_out_ch false ^4 8 0 1) (4 td_ifft_out_d false true false true 16 14 1) (6 td_ifft_out_v true false false false 1 0 1) (1 vout1 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="B2S">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1))</param>
        <param name="(1 v_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/IFFT/(1 vout1)]</param>
        <param name="(2 c_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/IFFT/(2 cout1)]</param>
        <param name="(3 q_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/IFFT/(3 dout1)]</param>
        <param name="(4 sizein)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/IFFT/(4 sizeout1)]</param>
        <param name="(5 cplen)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/IFFT/(5 cpout1)]</param>
        <param name="(6 nprb)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/IFFT/(6 nprb)]</param>
        <wire name="(1 vout1)"/>
        <wire name="(2 cout1)"/>
        <wire name="(3 dout1)"/>
      </block>
      <block name="IFFT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) ^4 (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4))</param>
        <param name="(1 data1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/inputBlock/(1 data1)]</param>
        <param name="(2 valid1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/inputBlock/(2 valid)]</param>
        <param name="(3 channel1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/inputBlock/(3 channel1)]</param>
        <param name="(4 size1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/inputBlock/(4 size1)]</param>
        <param name="(5 cplen1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/inputBlock/(5 cplen1)]</param>
        <param name="(6 nsc1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/inputBlock/(6 nsc1)]</param>
        <param name="(7 ifft_gain_re_l1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/inputBlock/(7 ifft_gain_re_l1)]</param>
        <param name="(8 ifft_gain_im_l1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/inputBlock/(8 ifft_gain_im_l1)]</param>
        <param name="(9 ifft_shift_l1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/inputBlock/(9 ifft_shift_l1)]</param>
        <param name="(10 ifft_mux_const_l1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/inputBlock/(10 ifft_mux_const_l1)]</param>
        <param name="(11 muxsel_l1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/inputBlock/(11 muxsel_l1)]</param>
        <param name="(12 DC_SC_EN)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/inputBlock/(12 DC_SC_EN)]</param>
        <param name="(13 ripple_comp_en)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/inputBlock/(13 ripple_comp_en)]</param>
        <param name="(14 rc_bw_sel)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/inputBlock/(14 rc_bw_sel)]</param>
        <param name="(15 time_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/inputBlock/(15 time_in)]</param>
        <wire name="(1 vout1)"/>
        <wire name="(2 cout1)"/>
        <wire name="(3 dout1)"/>
        <wire name="(4 sizeout1)"/>
        <wire name="(5 cpout1)"/>
        <wire name="(6 nprb)"/>
        <wire name="(7 fd_data_v)"/>
        <wire name="(8 fd_data_c)"/>
        <wire name="(9 fd_data_q)"/>
        <wire name="(10 fd_time_out)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) ^4 (1 64 0 ^4))</param>
        <wire name="(1 data1)"/>
        <wire name="(2 valid)"/>
        <wire name="(3 channel1)"/>
        <wire name="(4 size1)"/>
        <wire name="(5 cplen1)"/>
        <wire name="(6 nsc1)"/>
        <wire name="(7 ifft_gain_re_l1)"/>
        <wire name="(8 ifft_gain_im_l1)"/>
        <wire name="(9 ifft_shift_l1)"/>
        <wire name="(10 ifft_mux_const_l1)"/>
        <wire name="(11 muxsel_l1)"/>
        <wire name="(12 DC_SC_EN)"/>
        <wire name="(13 ripple_comp_en)"/>
        <wire name="(14 rc_bw_sel)"/>
        <wire name="(15 time_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4))</param>
        <param name="(1 vout1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/B2S/(1 vout1)]</param>
        <param name="(2 cout1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/B2S/(2 cout1)]</param>
        <param name="(3 dout1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/B2S/(3 dout1)]</param>
        <param name="(4 td_ifft_out_d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/IFFT/(3 dout1)]</param>
        <param name="(5 td_ifft_out_ch)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/IFFT/(2 cout1)]</param>
        <param name="(6 td_ifft_out_v)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/IFFT/(1 vout1)]</param>
        <param name="(7 ifft_size_out)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/IFFT/(4 sizeout1)]</param>
        <param name="(8 ifft_nprb_out)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/IFFT/(6 nprb)]</param>
        <param name="(9 ifft_cp_out)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/IFFT/(5 cpout1)]</param>
        <param name="(10 fd_data_v)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/IFFT/(7 fd_data_v)]</param>
        <param name="(11 fd_data_c)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/IFFT/(8 fd_data_c)]</param>
        <param name="(12 fd_data_q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/IFFT/(9 fd_data_q)]</param>
        <param name="(13 fd_time_out)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S/IFFT/(10 fd_time_out)]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S"</param>
      <param name="simulinkPortData">(((2 c_in false ^4 8 0 1) (5 cplen false ^4 11 0 1) (6 nprb false ^4 12 0 1) (3 q_in false true false true 16 14 1) (4 sizein false ^4 4 0 1) (1 v_in true false false false 1 0 1)) ((2 cout1 false ^4 2 0 1) (3 dout1 false true false true 16 14 1) (1 vout1 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="B2S_Inst">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1))</param>
        <param name="(1 vin)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S/inputBlock/(1 v_in)]</param>
        <param name="(2 chin)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S/inputBlock/(2 c_in)]</param>
        <param name="(3 din)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S/inputBlock/(3 q_in)]</param>
        <param name="(4 FFTSize)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S/inputBlock/(4 sizein)]</param>
        <param name="(5 cplen)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S/inputBlock/(5 cplen)]</param>
        <param name="(6 nprb)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S/inputBlock/(6 nprb)]</param>
        <wire name="(1 vout)"/>
        <wire name="(2 cout)"/>
        <wire name="(3 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 v_in)"/>
        <wire name="(2 c_in)"/>
        <wire name="(3 q_in)"/>
        <wire name="(4 sizein)"/>
        <wire name="(5 cplen)"/>
        <wire name="(6 nprb)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1))</param>
        <param name="(1 vout1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S/B2S_Inst/(1 vout)]</param>
        <param name="(2 cout1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S/B2S_Inst/(2 cout)]</param>
        <param name="(3 dout1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S/B2S_Inst/(3 q)]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="resetMinimizationModelEnable">true</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst"</param>
      <param name="simulinkPortData">(((4 FFTSize false ^4 4 0 1) (2 chin false ^4 8 0 1) (5 cplen false ^4 11 0 1) (3 din false true false true 16 14 1) (6 nprb false ^4 12 0 1) (1 vin true false false false 1 0 1)) ((2 cout false ^4 2 0 1) (3 q false true false true 16 14 1) (1 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthLConstraintMode">synthLConstraintGE</param>
      <param name="synthLConstraintPair">synthLConstraintGPIO</param>
      <param name="synthLConstraintValue">2</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="BitCombine">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/CB/(8 rdaddr1)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/CB/(5 rba)]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CB">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 vin)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/GPIn/0]</param>
        <param name="(2 chin)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/GPIn/1]</param>
        <param name="(3 FFTSize)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/GPIn/3]</param>
        <param name="(4 cplen)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/GPIn/4]</param>
        <param name="(5 nprb)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/GPIn/5]</param>
        <wire name="(1 rddv)"/>
        <wire name="(2 Wr_Antenna_no)"/>
        <wire name="(3 Wr_ptr)"/>
        <wire name="(4 sampleaddr)"/>
        <wire name="(5 rba)"/>
        <wire name="(6 We)"/>
        <wire name="(7 AntNo)"/>
        <wire name="(8 rdaddr1)"/>
        <wire name="(9 wba)"/>
      </block>
      <block name="GPIn">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/inputBlock/(1 vin)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/inputBlock/(2 chin)]</param>
        <param name="2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/inputBlock/(3 din)]</param>
        <param name="3">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/inputBlock/(4 FFTSize)]</param>
        <param name="4">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/inputBlock/(5 cplen)]</param>
        <param name="5">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/inputBlock/(6 nprb)]</param>
        <param name="blockType">signalInBlock</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4))</param>
        <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/GPIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
      </block>
      <block name="GPOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/MemandMux/(1 dout)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/MemandMux/(2 ch_out)]</param>
        <param name="2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/MemandMux/(3 dv_out)]</param>
        <param name="blockType">signalOutBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 2 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1) (1 2 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/GPOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
      </block>
      <block name="MemandMux">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 13 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1) (1 2 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 dv_we)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/CB/(6 We)]</param>
        <param name="(2 AntennaCurId)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/CB/(2 Wr_Antenna_no)]</param>
        <param name="(3 Wraddr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/CB/(3 Wr_ptr)]</param>
        <param name="(4 Ant_sel)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/CB/(7 AntNo)]</param>
        <param name="(5 data_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/GPIn/2]</param>
        <param name="(6 rdaddr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/BitCombine/primWireOut]</param>
        <param name="(7 rd_dv_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/CB/(1 rddv)]</param>
        <wire name="(1 dout)"/>
        <wire name="(2 ch_out)"/>
        <wire name="(3 dv_out)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 vin)"/>
        <wire name="(2 chin)"/>
        <wire name="(3 din)"/>
        <wire name="(4 FFTSize)"/>
        <wire name="(5 cplen)"/>
        <wire name="(6 nprb)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1))</param>
        <param name="(1 vout)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/GPOut/2]</param>
        <param name="(2 cout)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/GPOut/1]</param>
        <param name="(3 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst/GPOut/0]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB"</param>
      <param name="simulinkPortData">(((3 FFTSize false ^4 4 0 1) (2 chin false ^4 8 0 1) (4 cplen false ^4 11 0 1) (5 nprb false ^4 12 0 1) (1 vin true false false false 1 0 1)) ((7 AntNo false ^4 2 0 1) (6 We true false false false 1 0 1) (2 Wr_Antenna_no false ^4 2 0 1) (3 Wr_ptr false ^4 13 0 1) (5 rba true false false false 1 0 1) (8 rdaddr1 false ^4 12 0 1) (1 rddv true false false false 1 0 1) (4 sampleaddr false ^4 16 0 1) (9 wba false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Delay_rd_go">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 nprb)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/inputBlock/(5 nprb)]</param>
        <param name="(2 go_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/Wr_addr_Gen2/(1 wba_flag)]</param>
        <wire name="(1 go_out)"/>
      </block>
      <block name="Rdaddr_gen1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 2 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 sampleaddr_reg)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/SampleReggen/(2 samplecntreg_final)]</param>
        <param name="(2 cpin)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/SampleReggen/(7 cp_out)]</param>
        <param name="(3 rba)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/SampleReggen/(6 rba_final)]</param>
        <param name="(4 fftsize)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/"_sample_maxlatch_0L"/(1 q)]</param>
        <wire name="(1 AntNo)"/>
        <wire name="(2 rdaddr1)"/>
        <wire name="(3 rbaout)"/>
      </block>
      <block name="SampleReggen">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen]</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 0 ^4) (1 1 0 ^4) ^4 (1 15 0 ^4))</param>
        <param name="(1 CPlen)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/cplenlatc_wba/(1 q)]</param>
        <param name="(2 FFTSize)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/"_sample_maxlatch_0L"/(1 q)]</param>
        <param name="(3 wba)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/Valid1/primWireOut]</param>
        <param name="(4 Symno)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/cplenlatc_wba1/(1 q)]</param>
        <wire name="(1 validout)"/>
        <wire name="(2 samplecntreg_final)"/>
        <wire name="(3 first)"/>
        <wire name="(4 last)"/>
        <wire name="(5 running)"/>
        <wire name="(6 rba_final)"/>
        <wire name="(7 cp_out)"/>
      </block>
      <block name="Valid1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/Delay_rd_go/(1 go_out)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayEquivGroup">"0.000000"</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_addr_Gen2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
        <param name="(1 en_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/inputBlock/(1 vin)]</param>
        <param name="(2 fft_size)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/inputBlock/(3 FFTSize)]</param>
        <param name="(3 nprb)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/inputBlock/(5 nprb)]</param>
        <wire name="(1 wba_flag)"/>
        <wire name="(2 Antenna_no)"/>
        <wire name="(3 Complete_wr_addr)"/>
      </block>
      <block name="&quot;_sample_maxlatch_0L&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB__sample_maxlatch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/edgedetector/(1 edge)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/inputBlock/(3 FFTSize)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="cplenlatc_wba">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 11 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/edgedetector/(1 edge)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/inputBlock/(4 cplen)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="cplenlatc_wba1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/edgedetector/(1 edge)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/inputBlock/(2 chin)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="edgedetector">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_edgedetector]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 signal)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/Wr_addr_Gen2/(1 wba_flag)]</param>
        <wire name="(1 edge)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 vin)"/>
        <wire name="(2 chin)"/>
        <wire name="(3 FFTSize)"/>
        <wire name="(4 cplen)"/>
        <wire name="(5 nprb)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 rddv)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/SampleReggen/(1 validout)]</param>
        <param name="(2 Wr_Antenna_no)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/Wr_addr_Gen2/(2 Antenna_no)]</param>
        <param name="(3 Wr_ptr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/Wr_addr_Gen2/(3 Complete_wr_addr)]</param>
        <param name="(4 sampleaddr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/SampleReggen/(2 samplecntreg_final)]</param>
        <param name="(5 rba)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/Rdaddr_gen1/(3 rbaout)]</param>
        <param name="(6 We)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/inputBlock/(1 vin)]</param>
        <param name="(7 AntNo)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/Rdaddr_gen1/(1 AntNo)]</param>
        <param name="(8 rdaddr1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/Rdaddr_gen1/(2 rdaddr1)]</param>
        <param name="(9 wba)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/Wr_addr_Gen2/(1 wba_flag)]</param>
      </block>
      <block name="(Valid1 loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB/Valid1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/Delay_rd_go"</param>
      <param name="simulinkPortData">(((2 go_in false ^4 1 0 1) (1 nprb false ^4 12 0 1)) ((1 go_out false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">3280</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Loop">
        <param name="blockType">loopBlock</param>
        <param name="loopPortEnable">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go/Const3/primWireOut]</param>
        <param name="loopPortGo">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go/edgedetector/(1 edge)]</param>
        <param name="loopPortLimit">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go/Sub3_PostCast_primWireOut/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="loopWireFirstIter"/>
        <wire name="loopWireLastIter"/>
        <wire name="loopWireValid"/>
        <wire name="loopWireValue"/>
      </block>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go/inputBlock/(2 go_in)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go/cplenlatc_wba1/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go/Const1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub3">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go/Const5/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go/inputBlock/(1 nprb)]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub3_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go/Sub3/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="cplenlatc_wba">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go/edgedetector/(1 edge)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go/inputBlock/(2 go_in)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="cplenlatc_wba1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go/Loop/loopWireLastIter]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go/cplenlatc_wba/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="edgedetector">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_edgedetector]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 signal)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go/inputBlock/(2 go_in)]</param>
        <wire name="(1 edge)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 nprb)"/>
        <wire name="(2 go_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 go_out)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go/Mux/primWireOut]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/Delay_rd_go/cplenlatc_wba"</param>
      <param name="simulinkPortData">(((2 d false ^4 1 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 1 0) (typeUFixed 1 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/Delay_rd_go/cplenlatc_wba1"</param>
      <param name="simulinkPortData">(((2 d false ^4 1 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba1/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba1/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba1/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba1/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba1/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 1 0) (typeUFixed 1 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba1/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_cplenlatc_wba1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_edgedetector">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/Delay_rd_go/edgedetector"</param>
      <param name="simulinkPortData">(((1 signal false ^4 1 0 1)) ((1 edge true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_edgedetector/inputBlock/(1 signal)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_edgedetector/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_edgedetector/inputBlock/(1 signal)]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 signal)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 edge)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_edgedetector/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Delay_rd_go_edgedetector/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 2 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/Rdaddr_gen1"</param>
      <param name="simulinkPortData">(((2 cpin false ^4 15 0 1) (4 fftsize false ^4 4 0 1) (3 rba true false false false 1 0 1) (1 sampleaddr_reg false ^4 16 0 1)) ((1 AntNo false ^4 2 0 1) (3 rbaout true false false false 1 0 1) (2 rdaddr1 false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Lut4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 ^10 1 2 3 0)</param>
        <param name="lutPortAddr">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/inputBlock/(4 fftsize)]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/rd_addr_512/(1 AntNo)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/rd_addr_1024/(1 AntNo)]</param>
        <param name="2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/rd_addr_2048/(1 AntNo)]</param>
        <param name="3">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/rd_addr_gen_4096/(1 AntNo)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/Lut4/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) ^6)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/rd_addr_512/(2 rdaddr1)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/rd_addr_1024/(2 rdaddr1)]</param>
        <param name="2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/rd_addr_2048/(2 rdaddr1)]</param>
        <param name="3">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/rd_addr_gen_4096/(2 rdaddr1)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/Lut4/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 12 0 ^4) ^5)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 sampleaddr_reg)"/>
        <wire name="(2 cpin)"/>
        <wire name="(3 rba)"/>
        <wire name="(4 fftsize)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 AntNo)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/Mux/primWireOut]</param>
        <param name="(2 rdaddr1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/Mux1/primWireOut]</param>
        <param name="(3 rbaout)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/inputBlock/(3 rba)]</param>
      </block>
      <block name="rd_addr_1024">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_1024]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4) (1 2 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 sampleaddr_reg)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/inputBlock/(1 sampleaddr_reg)]</param>
        <param name="(2 cpin)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/inputBlock/(2 cpin)]</param>
        <wire name="(1 AntNo)"/>
        <wire name="(2 rdaddr1)"/>
      </block>
      <block name="rd_addr_2048">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_2048]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4) (1 2 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 sampleaddr_reg)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/inputBlock/(1 sampleaddr_reg)]</param>
        <param name="(2 cpin)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/inputBlock/(2 cpin)]</param>
        <wire name="(1 AntNo)"/>
        <wire name="(2 rdaddr1)"/>
      </block>
      <block name="rd_addr_512">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_512]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4) (1 2 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 sampleaddr_reg)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/inputBlock/(1 sampleaddr_reg)]</param>
        <param name="(2 cpin)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/inputBlock/(2 cpin)]</param>
        <wire name="(1 AntNo)"/>
        <wire name="(2 rdaddr1)"/>
      </block>
      <block name="rd_addr_gen_4096">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_gen_4096]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4) (1 2 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 sampleaddr_reg)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/inputBlock/(1 sampleaddr_reg)]</param>
        <param name="(2 cpin)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1/inputBlock/(2 cpin)]</param>
        <wire name="(1 AntNo)"/>
        <wire name="(2 rdaddr1)"/>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_1024">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4) (1 2 0 ^4) (1 12 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/Rdaddr_gen1/rd_addr_1024"</param>
      <param name="simulinkPortData">(((2 cpin false ^4 15 0 1) (1 sampleaddr_reg false ^4 16 0 1)) ((1 AntNo false ^4 2 0 1) (2 rdaddr1 false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Add2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_1024/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_1024/Shift/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 12 0 ^4) (1 14 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_1024/Convert/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_1024/Constant1/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 2 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChooseBits">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_1024/inputBlock/(1 sampleaddr_reg)]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(0 1)</param>
        <param name="chooseBitsOutputType">(typeUFixed 2 0)</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant7">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 15 0)</param>
        <param name="constValue">1024</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant8">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 15 0)</param>
        <param name="constValue">2</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_1024/Add2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 14 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Shift">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_1024/inputBlock/(1 sampleaddr_reg)]</param>
        <param name="barrelOutputType">(typeUFixed 12 0)</param>
        <param name="barrelPortShift">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_1024/Constant8/primWireOut]</param>
        <param name="blockType">barrelRightBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_1024/Constant7/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_1024/inputBlock/(2 cpin)]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4) (1 15 0 ^4) (1 13 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_1024/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 13 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4))</param>
        <wire name="(1 sampleaddr_reg)"/>
        <wire name="(2 cpin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="metadataTuple">()</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 AntNo)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_1024/ChooseBits/primWireOut]</param>
        <param name="(2 rdaddr1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_1024/BitCombine2/primWireOut]</param>
      </block>
      <block name="(pin (2 rdaddr1))">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_1024/BitCombine2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_2048">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4) (1 2 0 ^4) (1 12 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/Rdaddr_gen1/rd_addr_2048"</param>
      <param name="simulinkPortData">(((2 cpin false ^4 15 0 1) (1 sampleaddr_reg false ^4 16 0 1)) ((1 AntNo false ^4 2 0 1) (2 rdaddr1 false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Add2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_2048/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_2048/Shift/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 12 0 ^4) (1 14 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_2048/Convert/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_2048/Constant1/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChooseBits">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_2048/inputBlock/(1 sampleaddr_reg)]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(0 1)</param>
        <param name="chooseBitsOutputType">(typeUFixed 2 0)</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant7">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 15 0)</param>
        <param name="constValue">2048</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant8">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 15 0)</param>
        <param name="constValue">2</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_2048/Add2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 11 0)</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 14 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Shift">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_2048/inputBlock/(1 sampleaddr_reg)]</param>
        <param name="barrelOutputType">(typeUFixed 12 0)</param>
        <param name="barrelPortShift">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_2048/Constant8/primWireOut]</param>
        <param name="blockType">barrelRightBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_2048/Constant7/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_2048/inputBlock/(2 cpin)]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4) (1 15 0 ^4) (1 13 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_2048/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 13 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4))</param>
        <wire name="(1 sampleaddr_reg)"/>
        <wire name="(2 cpin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="metadataTuple">()</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 AntNo)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_2048/ChooseBits/primWireOut]</param>
        <param name="(2 rdaddr1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_2048/BitCombine2/primWireOut]</param>
      </block>
      <block name="(pin (2 rdaddr1))">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_2048/BitCombine2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_512">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4) (1 2 0 ^4) (1 12 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/Rdaddr_gen1/rd_addr_512"</param>
      <param name="simulinkPortData">(((2 cpin false ^4 15 0 1) (1 sampleaddr_reg false ^4 16 0 1)) ((1 AntNo false ^4 2 0 1) (2 rdaddr1 false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Add2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_512/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_512/Shift/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 12 0 ^4) (1 14 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_512/Convert/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_512/Constant1/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 3 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChooseBits">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_512/inputBlock/(1 sampleaddr_reg)]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(0 1)</param>
        <param name="chooseBitsOutputType">(typeUFixed 2 0)</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant7">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 15 0)</param>
        <param name="constValue">512</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant8">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 15 0)</param>
        <param name="constValue">2</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_512/Add2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 9 0)</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 14 0 ^4) (1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Shift">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_512/inputBlock/(1 sampleaddr_reg)]</param>
        <param name="barrelOutputType">(typeUFixed 12 0)</param>
        <param name="barrelPortShift">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_512/Constant8/primWireOut]</param>
        <param name="blockType">barrelRightBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_512/Constant7/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_512/inputBlock/(2 cpin)]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4) (1 15 0 ^4) (1 13 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_512/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 13 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4))</param>
        <wire name="(1 sampleaddr_reg)"/>
        <wire name="(2 cpin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="metadataTuple">()</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 AntNo)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_512/ChooseBits/primWireOut]</param>
        <param name="(2 rdaddr1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_512/BitCombine2/primWireOut]</param>
      </block>
      <block name="(pin (2 rdaddr1))">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_512/BitCombine2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_gen_4096">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4) (1 2 0 ^4) (1 12 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/Rdaddr_gen1/rd_addr_gen_4096"</param>
      <param name="simulinkPortData">(((2 cpin false ^4 15 0 1) (1 sampleaddr_reg false ^4 16 0 1)) ((1 AntNo false ^4 2 0 1) (2 rdaddr1 false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Add2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_gen_4096/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_gen_4096/Shift/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 12 0 ^4) (1 14 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChooseBits">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_gen_4096/inputBlock/(1 sampleaddr_reg)]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(0 1)</param>
        <param name="chooseBitsOutputType">(typeUFixed 2 0)</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant7">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 15 0)</param>
        <param name="constValue">4096</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant8">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 15 0)</param>
        <param name="constValue">2</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_gen_4096/Add2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 14 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Shift">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_gen_4096/inputBlock/(1 sampleaddr_reg)]</param>
        <param name="barrelOutputType">(typeUFixed 12 0)</param>
        <param name="barrelPortShift">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_gen_4096/Constant8/primWireOut]</param>
        <param name="blockType">barrelRightBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_gen_4096/Constant7/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_gen_4096/inputBlock/(2 cpin)]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4) (1 15 0 ^4) (1 13 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_gen_4096/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 13 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4))</param>
        <wire name="(1 sampleaddr_reg)"/>
        <wire name="(2 cpin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="metadataTuple">()</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 AntNo)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_gen_4096/ChooseBits/primWireOut]</param>
        <param name="(2 rdaddr1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_gen_4096/Convert/primWireOut]</param>
      </block>
      <block name="(pin (2 rdaddr1))">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Rdaddr_gen1_rd_addr_gen_4096/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 0 ^4) (1 1 0 ^4) ^4 (1 15 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/SampleReggen"</param>
      <param name="simulinkPortData">(((1 CPlen false ^4 11 0 1) (2 FFTSize false ^4 4 0 1) (4 Symno false ^4 8 0 1) (3 wba false ^4 1 0 1)) ((7 cp_out false ^4 15 0 1) (3 first true false false false 1 0 1) (4 last true false false false 1 0 1) (6 rba_final true false false false 1 0 1) (5 running true false false false 1 0 1) (2 samplecntreg_final false ^4 16 0 1) (1 validout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Constant">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_go_enable_sig">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^5)</param>
        <param name="(1 wba)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/inputBlock/(3 wba)]</param>
        <param name="(2 running)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/WriteOnlyLoop/loopWireValid]</param>
        <param name="(3 rba)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/rbaValid1_PostCast_primWireOut/primWireOut]</param>
        <param name="(4 Counterend)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/LastSig_delay_PostCast_primWireOut/primWireOut]</param>
        <wire name="(1 Go)"/>
      </block>
      <block name="EndCounterSignals">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals]</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4) (1 1 0 ^4) ^5)</param>
        <param name="(1 Count_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/WriteOnlyLoop/loopWireValue]</param>
        <param name="(2 Count_max)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/"_sample_maxlatch_0L"/(1 q)]</param>
        <param name="(3 validin)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/WriteOnlyLoop/loopWireValid]</param>
        <wire name="(1 Last_Minus_two)"/>
        <wire name="(2 Last_Minus_one)"/>
        <wire name="(3 Last_Minus_eight)"/>
        <wire name="(4 Last_Minus_fifteen)"/>
      </block>
      <block name="LastSig_delay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/EndCounterSignals/(4 Last_Minus_fifteen)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">14</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LastSig_delay_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/LastSig_delay/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/Valid2_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/Not/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/EndCounterSignals/(4 Last_Minus_fifteen)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/Valid2_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleregMaxval_Calc2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 8 0 ^4) (1 11 0 ^4) (1 16 0 ^4) (1 15 0 ^4))</param>
        <param name="(1 FFTSize)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/inputBlock/(2 FFTSize)]</param>
        <param name="(2 sym_num)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/inputBlock/(4 Symno)]</param>
        <param name="(3 cplen)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/inputBlock/(1 CPlen)]</param>
        <wire name="(1 SampleregMaxval)"/>
        <wire name="(2 cp_out)"/>
      </block>
      <block name="Valid2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Valid2_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/Valid2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="WriteOnlyLoop">
        <param name="blockType">loopBlock</param>
        <param name="loopPortEnable">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/Constant/primWireOut]</param>
        <param name="loopPortGo">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/Counter_go_enable_sig/(1 Go)]</param>
        <param name="loopPortLimit">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/"_sample_maxlatch_0L"/(1 q)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 16 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="loopWireFirstIter"/>
        <wire name="loopWireLastIter"/>
        <wire name="loopWireValid"/>
        <wire name="loopWireValue"/>
      </block>
      <block name="&quot;_sample_maxlatch_0L&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/Counter_go_enable_sig/(1 Go)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/SampleregMaxval_Calc2/(1 SampleregMaxval)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="&quot;_sample_maxlatch_0L1&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 15 0 ^4) (1 15 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/Counter_go_enable_sig/(1 Go)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/SampleregMaxval_Calc2/(2 cp_out)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 CPlen)"/>
        <wire name="(2 FFTSize)"/>
        <wire name="(3 wba)"/>
        <wire name="(4 Symno)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 1 0 ^4) ^4 (1 15 0 ^4))</param>
        <param name="(1 validout)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/WriteOnlyLoop/loopWireValid]</param>
        <param name="(2 samplecntreg_final)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/WriteOnlyLoop/loopWireValue]</param>
        <param name="(3 first)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/WriteOnlyLoop/loopWireFirstIter]</param>
        <param name="(4 last)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/WriteOnlyLoop/loopWireFirstIter]</param>
        <param name="(5 running)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/WriteOnlyLoop/loopWireLastIter]</param>
        <param name="(6 rba_final)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/rbaValid_PostCast_primWireOut/primWireOut]</param>
        <param name="(7 cp_out)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/"_sample_maxlatch_0L1"/(1 q)]</param>
      </block>
      <block name="rbaValid">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/rbaValid1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="rbaValid1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/Valid2_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">13</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="rbaValid1_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/rbaValid1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="rbaValid_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen/rbaValid/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^5)</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/SampleReggen/Counter_go_enable_sig"</param>
      <param name="simulinkPortData">(((4 Counterend true false false false 1 0 1) (3 rba true false false false 1 0 1) (2 running true false false false 1 0 1) (1 wba false ^4 1 0 1)) ((1 Go true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig/Not1/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig/Xor/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig/Xor/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig/inputBlock/(4 Counterend)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig/inputBlock/(2 running)]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig/And/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig/And1/primWireOut]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig/Or/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Valid1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig/Or_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Valid1_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig/Valid1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Valid2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig/inputBlock/(1 wba)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Valid2_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig/Valid2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig/inputBlock/(1 wba)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig/inputBlock/(3 rba)]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig/inputBlock/(1 wba)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig/Valid2_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;_sample_maxlatch_0L&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig__sample_maxlatch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig/Xor1/primWireOut]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig/Constant/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="(1 wba)"/>
        <wire name="(2 running)"/>
        <wire name="(3 rba)"/>
        <wire name="(4 Counterend)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 Go)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig/Valid1_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig__sample_maxlatch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/SampleReggen/Counter_go_enable_sig/_sample_maxlatch_0L"</param>
      <param name="simulinkPortData">(((2 d true false false false 1 0 1) (1 e true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig__sample_maxlatch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig__sample_maxlatch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig__sample_maxlatch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig__sample_maxlatch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig__sample_maxlatch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 1 0) (typeUFixed 1 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig__sample_maxlatch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig__sample_maxlatch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_Counter_go_enable_sig__sample_maxlatch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4) (1 1 0 ^4) ^5)</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/SampleReggen/EndCounterSignals"</param>
      <param name="simulinkPortData">(((1 Count_in false ^4 16 0 1) (2 Count_max false ^4 16 0 1) (3 validin true false false false 1 0 1)) ((3 Last_Minus_eight true false false false 1 0 1) (4 Last_Minus_fifteen true false false false 1 0 1) (2 Last_Minus_one true false false false 1 0 1) (1 Last_Minus_two true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/CmpEQ2/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/inputBlock/(3 validin)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/inputBlock/(1 Count_in)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/Sub/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 17 0 0 1 0) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/inputBlock/(1 Count_in)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/Sub1/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 17 0 0 1 0) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/inputBlock/(1 Count_in)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/Sub2/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 17 0 0 1 0) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ3">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/inputBlock/(1 Count_in)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/Sub3/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 17 0 0 1 0) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 16 0)</param>
        <param name="constValue">2</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 16 0)</param>
        <param name="constValue">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 16 0)</param>
        <param name="constValue">8</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 16 0)</param>
        <param name="constValue">15</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/inputBlock/(2 Count_max)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/Constant2/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4) (1 17 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/inputBlock/(2 Count_max)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/Constant1/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4) (1 17 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/inputBlock/(2 Count_max)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/Constant4/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4) (1 17 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub3">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/inputBlock/(2 Count_max)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/Constant3/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4) (1 17 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 Count_in)"/>
        <wire name="(2 Count_max)"/>
        <wire name="(3 validin)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <param name="(1 Last_Minus_two)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/CmpEQ1/primWireOut]</param>
        <param name="(2 Last_Minus_one)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/CmpEQ/primWireOut]</param>
        <param name="(3 Last_Minus_eight)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/CmpEQ3/primWireOut]</param>
        <param name="(4 Last_Minus_fifteen)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_EndCounterSignals/And1/primWireOut]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 8 0 ^4) (1 11 0 ^4) (1 16 0 ^4) (1 15 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/SampleReggen/SampleregMaxval_Calc2"</param>
      <param name="simulinkPortData">(((1 FFTSize false ^4 4 0 1) (3 cplen false ^4 11 0 1) (2 sym_num false ^4 8 0 1)) ((1 SampleregMaxval false ^4 16 0 1) (2 cp_out false ^4 15 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Add">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/Mux2/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/LShift1/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Add_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/Add/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 16 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ_fft">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/Const11/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/inputBlock/(2 sym_num)]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ_fft1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/inputBlock/(1 FFTSize)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/Const3/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0xD.16f0068db8bbp-4</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const11">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0xE.6666666666668p-4</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 4 0)</param>
        <param name="constValue">12</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 16 0)</param>
        <param name="constValue">2</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 16 0)</param>
        <param name="constValue">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 15 0)</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 27 15 0 1 0) (1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LShift">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/Add_PostCast_primWireOut/primWireOut]</param>
        <param name="barrelOutputType">(typeUFixed 16 0)</param>
        <param name="barrelPortShift">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/Constant1/primWireOut]</param>
        <param name="blockType">barrelLeftBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LShift1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/Constant2/primWireOut]</param>
        <param name="barrelOutputType">(typeUFixed 16 0)</param>
        <param name="barrelPortShift">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/inputBlock/(1 FFTSize)]</param>
        <param name="blockType">barrelLeftBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 4 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/inputBlock/(3 cplen)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/Mux1/primWireOut]</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 16 15 0 1 0) (1 27 15 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/Const2/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/Const1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/CmpEQ_fft1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/Convert/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/inputBlock/(3 cplen)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/CmpEQ_fft/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 15 0 ^4) (1 11 0 ^4) (1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="d">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/LShift/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayEquivGroup">"0.000000"</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="d1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/Mux2/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayEquivGroup">"0.000000"</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4) (1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 8 0 ^4) (1 11 0 ^4))</param>
        <wire name="(1 FFTSize)"/>
        <wire name="(2 sym_num)"/>
        <wire name="(3 cplen)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 15 0 ^4))</param>
        <param name="(1 SampleregMaxval)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/d/primWireOut]</param>
        <param name="(2 cp_out)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/d1/primWireOut]</param>
      </block>
      <block name="(d loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/d/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 16 0)</param>
      </block>
      <block name="(d1 loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen_SampleregMaxval_Calc2/d1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 15 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/SampleReggen/_sample_maxlatch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 16 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 16 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4) (1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 16 0) (typeUFixed 16 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4) (1 16 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 16 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 15 0 ^4) (1 15 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/SampleReggen/_sample_maxlatch_0L1"</param>
      <param name="simulinkPortData">(((2 d false ^4 15 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 15 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L1/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L1/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L1/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 15 0 ^4) (1 15 0 ^4) (1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L1/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L1/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4) (1 15 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 15 0) (typeUFixed 15 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4) (1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 15 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L1/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_SampleReggen__sample_maxlatch_0L1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 15 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/Wr_addr_Gen2"</param>
      <param name="simulinkPortData">(((1 en_in true false false false 1 0 1) (2 fft_size false ^4 4 0 1) (3 nprb false ^4 12 0 1)) ((2 Antenna_no false ^4 2 0 1) (3 Complete_wr_addr false ^4 13 0 1) (1 wba_flag false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Wr_addr_Gen2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
        <param name="(1 en_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2/inputBlock/(1 en_in)]</param>
        <param name="(2 fft_size)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2/inputBlock/(2 fft_size)]</param>
        <wire name="(1 wba_flag)"/>
        <wire name="(2 Antenna_no)"/>
        <wire name="(3 Complete_wr_addr)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 en_in)"/>
        <wire name="(2 fft_size)"/>
        <wire name="(3 nprb)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
        <param name="(1 wba_flag)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2/Wr_addr_Gen2/(1 wba_flag)]</param>
        <param name="(2 Antenna_no)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2/Wr_addr_Gen2/(2 Antenna_no)]</param>
        <param name="(3 Complete_wr_addr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2/Wr_addr_Gen2/(3 Complete_wr_addr)]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/Wr_addr_Gen2/Wr_addr_Gen2"</param>
      <param name="simulinkPortData">(((1 en_in true false false false 1 0 1) (2 fft_size false ^4 4 0 1)) ((2 Antenna_no false ^4 2 0 1) (3 Complete_wr_addr false ^4 13 0 1) (1 wba_flag false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Lut4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 ^10 1 2 3 0)</param>
        <param name="lutPortAddr">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/inputBlock/(2 fft_size)]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/Wr_N512/(1 wba_flag)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/Wr_N1024/(1 wba_flag)]</param>
        <param name="2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/Wr_N2048/(1 wba_flag)]</param>
        <param name="3">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/Wr_N4096/(1 wba_flag)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/Lut4/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4) ^5)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/Wr_N512/(2 Antenna_no)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/Wr_N1024/(2 Antenna_no)]</param>
        <param name="2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/Wr_N2048/(2 Antenna_no)]</param>
        <param name="3">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/Wr_N4096/(2 Antenna_no)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/Lut4/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) ^6)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/Wr_N512/(3 Complete_wr_addr)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/Wr_N1024/(3 Complete_wr_addr)]</param>
        <param name="2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/Wr_N2048/(3 Complete_wr_addr)]</param>
        <param name="3">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/Wr_N4096/(3 Complete_wr_addr)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/Lut4/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 13 0 ^4) ^5)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_N1024">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
        <param name="(1 en_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/inputBlock/(1 en_in)]</param>
        <wire name="(1 wba_flag)"/>
        <wire name="(2 Antenna_no)"/>
        <wire name="(3 Complete_wr_addr)"/>
      </block>
      <block name="Wr_N2048">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
        <param name="(1 en_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/inputBlock/(1 en_in)]</param>
        <wire name="(1 wba_flag)"/>
        <wire name="(2 Antenna_no)"/>
        <wire name="(3 Complete_wr_addr)"/>
      </block>
      <block name="Wr_N4096">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N4096]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
        <param name="(1 en_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/inputBlock/(1 en_in)]</param>
        <wire name="(1 wba_flag)"/>
        <wire name="(2 Antenna_no)"/>
        <wire name="(3 Complete_wr_addr)"/>
      </block>
      <block name="Wr_N512">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
        <param name="(1 en_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/inputBlock/(1 en_in)]</param>
        <wire name="(1 wba_flag)"/>
        <wire name="(2 Antenna_no)"/>
        <wire name="(3 Complete_wr_addr)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 en_in)"/>
        <wire name="(2 fft_size)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
        <param name="(1 wba_flag)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/Mux/primWireOut]</param>
        <param name="(2 Antenna_no)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/Mux1/primWireOut]</param>
        <param name="(3 Complete_wr_addr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2/Mux2/primWireOut]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/Wr_addr_Gen2/Wr_addr_Gen2/Wr_N1024"</param>
      <param name="simulinkPortData">(((1 en_in true false false false 1 0 1)) ((2 Antenna_no false ^4 2 0 1) (3 Complete_wr_addr false ^4 13 0 1) (1 wba_flag false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Antenna block&quot;">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(10 11)</param>
        <param name="chooseBitsOutputType">(typeUFixed 2 0)</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024/"Data Type Conversion"/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024/wba/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChooseBits">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024/Wr_add_incr1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(12)</param>
        <param name="chooseBitsOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Data Type Conversion&quot;">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024/wr_addr/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 12 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_add_incr">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024/inputBlock/(1 en_in)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 13 0 ^4) (1 13 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_add_incr1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024/Const2/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 1 0 ^4) (1 13 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_add_incr1_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024/Wr_add_incr1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 13 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_add_incr_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024/Wr_add_incr/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 13 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="delay1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024/Wr_add_incr_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="delay1_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024/delay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 13 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 en_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
        <param name="(1 wba_flag)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024/ChooseBits/primWireOut]</param>
        <param name="(2 Antenna_no)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024/"Antenna block"/primWireOut]</param>
        <param name="(3 Complete_wr_addr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024/BitCombine2/primWireOut]</param>
      </block>
      <block name="wba">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(12)</param>
        <param name="chooseBitsOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="wr_addr">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N1024/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(0 1 2 3 4 5 6 7 8 9)</param>
        <param name="chooseBitsOutputType">(typeUFixed 10 0)</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/Wr_addr_Gen2/Wr_addr_Gen2/Wr_N2048"</param>
      <param name="simulinkPortData">(((1 en_in true false false false 1 0 1)) ((2 Antenna_no false ^4 2 0 1) (3 Complete_wr_addr false ^4 13 0 1) (1 wba_flag false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Antenna block&quot;">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(11 12)</param>
        <param name="chooseBitsOutputType">(typeUFixed 2 0)</param>
        <param name="simulinkExtraCacheKeys">((1 14 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048/"Data Type Conversion"/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048/wba/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChooseBits">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048/Wr_add_incr1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(13)</param>
        <param name="chooseBitsOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 14 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Data Type Conversion&quot;">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048/wr_addr/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 12 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_add_incr">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048/inputBlock/(1 en_in)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 14 0 ^4) (1 14 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_add_incr1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048/Const2/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 14 0 ^4) (1 1 0 ^4) (1 14 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_add_incr1_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048/Wr_add_incr1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 14 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_add_incr_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048/Wr_add_incr/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 14 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="delay1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048/Wr_add_incr_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 14 0 ^4) (1 14 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="delay1_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048/delay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 14 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 en_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
        <param name="(1 wba_flag)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048/ChooseBits/primWireOut]</param>
        <param name="(2 Antenna_no)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048/"Antenna block"/primWireOut]</param>
        <param name="(3 Complete_wr_addr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048/BitCombine2/primWireOut]</param>
      </block>
      <block name="wba">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(13)</param>
        <param name="chooseBitsOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 14 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="wr_addr">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N2048/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(0 1 2 3 4 5 6 7 8 9 10)</param>
        <param name="chooseBitsOutputType">(typeUFixed 11 0)</param>
        <param name="simulinkExtraCacheKeys">((1 14 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N4096">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/Wr_addr_Gen2/Wr_addr_Gen2/Wr_N4096"</param>
      <param name="simulinkPortData">(((1 en_in true false false false 1 0 1)) ((2 Antenna_no false ^4 2 0 1) (3 Complete_wr_addr false ^4 13 0 1) (1 wba_flag false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Antenna block&quot;">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N4096/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(12 13)</param>
        <param name="chooseBitsOutputType">(typeUFixed 2 0)</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N4096/wr_addr/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N4096/wba/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChooseBits">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N4096/Wr_add_incr1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(14)</param>
        <param name="chooseBitsOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_add_incr">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N4096/inputBlock/(1 en_in)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N4096/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 15 0 ^4) (1 15 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_add_incr1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N4096/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N4096/Const2/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4) (1 1 0 ^4) (1 15 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_add_incr1_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N4096/Wr_add_incr1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 15 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_add_incr_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N4096/Wr_add_incr/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 15 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="delay1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N4096/Wr_add_incr_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4) (1 15 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="delay1_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N4096/delay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 15 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 en_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
        <param name="(1 wba_flag)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N4096/ChooseBits/primWireOut]</param>
        <param name="(2 Antenna_no)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N4096/"Antenna block"/primWireOut]</param>
        <param name="(3 Complete_wr_addr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N4096/BitCombine2/primWireOut]</param>
      </block>
      <block name="wba">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N4096/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(14)</param>
        <param name="chooseBitsOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="wr_addr">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N4096/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(0 1 2 3 4 5 6 7 8 9 10 11)</param>
        <param name="chooseBitsOutputType">(typeUFixed 12 0)</param>
        <param name="simulinkExtraCacheKeys">((1 15 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/Wr_addr_Gen2/Wr_addr_Gen2/Wr_N512"</param>
      <param name="simulinkPortData">(((1 en_in true false false false 1 0 1)) ((2 Antenna_no false ^4 2 0 1) (3 Complete_wr_addr false ^4 13 0 1) (1 wba_flag false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Antenna block&quot;">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(9 10)</param>
        <param name="chooseBitsOutputType">(typeUFixed 2 0)</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512/"Data Type Conversion"/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512/wba/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChooseBits">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512/Wr_add_incr1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(11)</param>
        <param name="chooseBitsOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Data Type Conversion&quot;">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512/wr_addr/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 12 0 ^4) (0 ^6))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_add_incr">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512/inputBlock/(1 en_in)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_add_incr1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512/Const2/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 12 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_add_incr1_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512/Wr_add_incr1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Wr_add_incr_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512/Wr_add_incr/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="delay1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512/Wr_add_incr_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="delay1_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512/delay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 en_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4))</param>
        <param name="(1 wba_flag)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512/ChooseBits/primWireOut]</param>
        <param name="(2 Antenna_no)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512/"Antenna block"/primWireOut]</param>
        <param name="(3 Complete_wr_addr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512/BitCombine2/primWireOut]</param>
      </block>
      <block name="wba">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(11)</param>
        <param name="chooseBitsOutputType">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="wr_addr">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_Wr_addr_Gen2_Wr_addr_Gen2_Wr_N512/delay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(0 1 2 3 4 5 6 7 8)</param>
        <param name="chooseBitsOutputType">(typeUFixed 9 0)</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB__sample_maxlatch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/_sample_maxlatch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB__sample_maxlatch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB__sample_maxlatch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB__sample_maxlatch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB__sample_maxlatch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB__sample_maxlatch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB__sample_maxlatch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB__sample_maxlatch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB__sample_maxlatch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 11 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/cplenlatc_wba"</param>
      <param name="simulinkPortData">(((2 d false ^4 11 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 11 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 11 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 11 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 11 0) (typeUFixed 11 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 11 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/cplenlatc_wba1"</param>
      <param name="simulinkPortData">(((2 d false ^4 8 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 8 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba1/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba1/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba1/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba1/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba1/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 8 0) (typeUFixed 8 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba1/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_cplenlatc_wba1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_edgedetector">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/CB/edgedetector"</param>
      <param name="simulinkPortData">(((1 signal false ^4 1 0 1)) ((1 edge true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_edgedetector/inputBlock/(1 signal)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_edgedetector/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_edgedetector/inputBlock/(1 signal)]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 signal)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 edge)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_edgedetector/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_CB_edgedetector/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 13 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1) (1 2 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/MemandMux"</param>
      <param name="simulinkPortData">(((4 Ant_sel false ^4 2 0 1) (2 AntennaCurId false ^4 2 0 1) (3 Wraddr false ^4 13 0 1) (5 data_in false true false true 16 14 1) (1 dv_we true false false false 1 0 1) (7 rd_dv_in true false false false 1 0 1) (6 rdaddr false ^4 13 0 1)) ((2 ch_out false ^4 2 0 1) (1 dout false true false true 16 14 1) (3 dv_out true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Constant2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">1</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">2</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Constant5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">3</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Subsystem">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 13 0 ^4) (1 13 0 ^4) (1 16 14 0 1 1))</param>
        <param name="(1 dv)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(1 dv_we)]</param>
        <param name="(2 AntennaNo)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/Constant2/primWireOut]</param>
        <param name="(3 AntennaCurId)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(2 AntennaCurId)]</param>
        <param name="(4 data_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(5 data_in)]</param>
        <param name="(5 Wraddr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(3 Wraddr)]</param>
        <param name="(6 rdaddr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(6 rdaddr)]</param>
        <wire name="(1 rddata)"/>
      </block>
      <block name="Subsystem1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 13 0 ^4) (1 13 0 ^4) (1 16 14 0 1 1))</param>
        <param name="(1 dv)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(1 dv_we)]</param>
        <param name="(2 AntennaNo)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/Constant4/primWireOut]</param>
        <param name="(3 AntennaCurId)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(2 AntennaCurId)]</param>
        <param name="(4 data_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(5 data_in)]</param>
        <param name="(5 Wraddr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(3 Wraddr)]</param>
        <param name="(6 rdaddr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(6 rdaddr)]</param>
        <wire name="(1 rddata)"/>
      </block>
      <block name="Subsystem2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 13 0 ^4) (1 13 0 ^4) (1 16 14 0 1 1))</param>
        <param name="(1 dv)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(1 dv_we)]</param>
        <param name="(2 AntennaNo)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/Constant3/primWireOut]</param>
        <param name="(3 AntennaCurId)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(2 AntennaCurId)]</param>
        <param name="(4 data_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(5 data_in)]</param>
        <param name="(5 Wraddr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(3 Wraddr)]</param>
        <param name="(6 rdaddr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(6 rdaddr)]</param>
        <wire name="(1 rddata)"/>
      </block>
      <block name="Subsystem3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 13 0 ^4) (1 13 0 ^4) (1 16 14 0 1 1))</param>
        <param name="(1 dv)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(1 dv_we)]</param>
        <param name="(2 AntennaNo)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/Constant5/primWireOut]</param>
        <param name="(3 AntennaCurId)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(2 AntennaCurId)]</param>
        <param name="(4 data_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(5 data_in)]</param>
        <param name="(5 Wraddr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(3 Wraddr)]</param>
        <param name="(6 rdaddr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(6 rdaddr)]</param>
        <wire name="(1 rddata)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 13 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 13 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 dv_we)"/>
        <wire name="(2 AntennaCurId)"/>
        <wire name="(3 Wraddr)"/>
        <wire name="(4 Ant_sel)"/>
        <wire name="(5 data_in)"/>
        <wire name="(6 rdaddr)"/>
        <wire name="(7 rd_dv_in)"/>
      </block>
      <block name="mux6">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/Subsystem/(1 rddata)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/Subsystem2/(1 rddata)]</param>
        <param name="2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/Subsystem1/(1 rddata)]</param>
        <param name="3">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/Subsystem3/(1 rddata)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(4 Ant_sel)]</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 16 14 0 1 1) ^5)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 2 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 dout)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/mux6/primWireOut]</param>
        <param name="(2 ch_out)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(4 Ant_sel)]</param>
        <param name="(3 dv_out)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux/inputBlock/(7 rd_dv_in)]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 13 0 ^4) (1 13 0 ^4) (1 16 14 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/MemandMux/Subsystem"</param>
      <param name="simulinkPortData">(((3 AntennaCurId false ^4 2 0 1) (2 AntennaNo false ^4 2 0 1) (5 Wraddr false ^4 13 0 1) (4 data_in false true false true 16 14 1) (1 dv true false false false 1 0 1) (6 rdaddr false ^4 13 0 1)) ((1 rddata false true false true 16 14 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="CmpEQ">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem/inputBlock/(3 AntennaCurId)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem/inputBlock/(2 AntennaNo)]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="MemArray">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^8192)</param>
        <param name="dualMemPortAddr1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem/inputBlock/(5 Wraddr)]</param>
        <param name="dualMemPortAddr2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem/inputBlock/(6 rdaddr)]</param>
        <param name="dualMemPortData1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem/inputBlock/(4 data_in)]</param>
        <param name="dualMemPortWrite1En">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem/We_mem1/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 13 0 ^4) (1 1 0 ^4) (1 13 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="We_mem1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem/CmpEQ/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem/inputBlock/(1 dv)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 13 0 ^4) (1 13 0 ^4))</param>
        <wire name="(1 dv)"/>
        <wire name="(2 AntennaNo)"/>
        <wire name="(3 AntennaCurId)"/>
        <wire name="(4 data_in)"/>
        <wire name="(5 Wraddr)"/>
        <wire name="(6 rdaddr)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1))</param>
        <param name="(1 rddata)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem/MemArray/dualMemWireData2]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 13 0 ^4) (1 13 0 ^4) (1 16 14 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/MemandMux/Subsystem1"</param>
      <param name="simulinkPortData">(((3 AntennaCurId false ^4 2 0 1) (2 AntennaNo false ^4 2 0 1) (5 Wraddr false ^4 13 0 1) (4 data_in false true false true 16 14 1) (1 dv true false false false 1 0 1) (6 rdaddr false ^4 13 0 1)) ((1 rddata false true false true 16 14 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="CmpEQ">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem1/inputBlock/(3 AntennaCurId)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem1/inputBlock/(2 AntennaNo)]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="MemArray">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^8192)</param>
        <param name="dualMemPortAddr1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem1/inputBlock/(5 Wraddr)]</param>
        <param name="dualMemPortAddr2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem1/inputBlock/(6 rdaddr)]</param>
        <param name="dualMemPortData1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem1/inputBlock/(4 data_in)]</param>
        <param name="dualMemPortWrite1En">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem1/We_mem3/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 13 0 ^4) (1 1 0 ^4) (1 13 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="We_mem3">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem1/CmpEQ/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem1/inputBlock/(1 dv)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 13 0 ^4) (1 13 0 ^4))</param>
        <wire name="(1 dv)"/>
        <wire name="(2 AntennaNo)"/>
        <wire name="(3 AntennaCurId)"/>
        <wire name="(4 data_in)"/>
        <wire name="(5 Wraddr)"/>
        <wire name="(6 rdaddr)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1))</param>
        <param name="(1 rddata)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem1/MemArray/dualMemWireData2]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 13 0 ^4) (1 13 0 ^4) (1 16 14 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/MemandMux/Subsystem2"</param>
      <param name="simulinkPortData">(((3 AntennaCurId false ^4 2 0 1) (2 AntennaNo false ^4 2 0 1) (5 Wraddr false ^4 13 0 1) (4 data_in false true false true 16 14 1) (1 dv true false false false 1 0 1) (6 rdaddr false ^4 13 0 1)) ((1 rddata false true false true 16 14 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="CmpEQ">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem2/inputBlock/(3 AntennaCurId)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem2/inputBlock/(2 AntennaNo)]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="MemArray">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^8192)</param>
        <param name="dualMemPortAddr1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem2/inputBlock/(5 Wraddr)]</param>
        <param name="dualMemPortAddr2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem2/inputBlock/(6 rdaddr)]</param>
        <param name="dualMemPortData1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem2/inputBlock/(4 data_in)]</param>
        <param name="dualMemPortWrite1En">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem2/We_mem2/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 13 0 ^4) (1 1 0 ^4) (1 13 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="We_mem2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem2/CmpEQ/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem2/inputBlock/(1 dv)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 13 0 ^4) (1 13 0 ^4))</param>
        <wire name="(1 dv)"/>
        <wire name="(2 AntennaNo)"/>
        <wire name="(3 AntennaCurId)"/>
        <wire name="(4 data_in)"/>
        <wire name="(5 Wraddr)"/>
        <wire name="(6 rdaddr)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1))</param>
        <param name="(1 rddata)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem2/MemArray/dualMemWireData2]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 13 0 ^4) (1 13 0 ^4) (1 16 14 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/B2S/B2S_Inst/MemandMux/Subsystem3"</param>
      <param name="simulinkPortData">(((3 AntennaCurId false ^4 2 0 1) (2 AntennaNo false ^4 2 0 1) (5 Wraddr false ^4 13 0 1) (4 data_in false true false true 16 14 1) (1 dv true false false false 1 0 1) (6 rdaddr false ^4 13 0 1)) ((1 rddata false true false true 16 14 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="CmpEQ">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem3/inputBlock/(3 AntennaCurId)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem3/inputBlock/(2 AntennaNo)]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="MemArray">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^8192)</param>
        <param name="dualMemPortAddr1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem3/inputBlock/(5 Wraddr)]</param>
        <param name="dualMemPortAddr2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem3/inputBlock/(6 rdaddr)]</param>
        <param name="dualMemPortData1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem3/inputBlock/(4 data_in)]</param>
        <param name="dualMemPortWrite1En">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem3/We_mem4/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 13 0 ^4) (1 1 0 ^4) (1 13 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="We_mem4">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem3/CmpEQ/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem3/inputBlock/(1 dv)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4) (1 16 14 0 1 1) (1 13 0 ^4) (1 13 0 ^4))</param>
        <wire name="(1 dv)"/>
        <wire name="(2 AntennaNo)"/>
        <wire name="(3 AntennaCurId)"/>
        <wire name="(4 data_in)"/>
        <wire name="(5 Wraddr)"/>
        <wire name="(6 rdaddr)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1))</param>
        <param name="(1 rddata)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_B2S_B2S_Inst_MemandMux_Subsystem3/MemArray/dualMemWireData2]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) ^4 (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT"</param>
      <param name="simulinkPortData">(((12 DC_SC_EN true false false false 1 0 1) (3 channel1 false ^4 8 0 1) (5 cplen1 false ^4 11 0 1) (1 data1 false true false true 16 14 1) (8 ifft_gain_im_l1 false ^4 16 14 1) (7 ifft_gain_re_l1 false ^4 16 14 1) (10 ifft_mux_const_l1 false true false false 16 15 1) (9 ifft_shift_l1 false ^4 4 0 1) (11 muxsel_l1 true false false false 1 0 1) (6 nsc1 false ^4 12 0 1) (14 rc_bw_sel true false false false 1 0 1) (13 ripple_comp_en true false false false 1 0 1) (4 size1 false ^4 4 0 1) (15 time_in false ^4 64 0 1) (2 valid1 true false false false 1 0 1)) ((2 cout1 false ^4 8 0 1) (5 cpout1 false ^4 11 0 1) (3 dout1 false true false true 16 14 1) (8 fd_data_c false ^4 8 0 1) (9 fd_data_q false true false true 16 14 1) (7 fd_data_v true false false false 1 0 1) (10 fd_time_out false ^4 64 0 1) (6 nprb false ^4 12 0 1) (4 sizeout1 false ^4 4 0 1) (1 vout1 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Input_signal_latch">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 valid)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/inputBlock/(2 valid1)]</param>
        <param name="(2 ch)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/inputBlock/(3 channel1)]</param>
        <param name="(3 data)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/inputBlock/(1 data1)]</param>
        <param name="(4 FFTSize)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/inputBlock/(4 size1)]</param>
        <param name="(5 NSubCarr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/inputBlock/(6 nsc1)]</param>
        <param name="(6 cplen)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/inputBlock/(5 cplen1)]</param>
        <param name="(7 DC_SC_EN1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/inputBlock/(12 DC_SC_EN)]</param>
        <param name="(8 iftgain_real)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/inputBlock/(7 ifft_gain_re_l1)]</param>
        <param name="(9 ifftgain_imag)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/inputBlock/(8 ifft_gain_im_l1)]</param>
        <param name="(10 ifftshift)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/inputBlock/(9 ifft_shift_l1)]</param>
        <param name="(11 ifft_mux_const_data)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/inputBlock/(10 ifft_mux_const_l1)]</param>
        <param name="(12 muxsel)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/inputBlock/(11 muxsel_l1)]</param>
        <param name="(13 time_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/inputBlock/(15 time_in)]</param>
        <wire name="(1 qvalid)"/>
        <wire name="(2 qchannel)"/>
        <wire name="(3 qdata)"/>
        <wire name="(4 qfftsize)"/>
        <wire name="(5 q_nprb)"/>
        <wire name="(6 qcplen)"/>
        <wire name="(7 q_dc_sc_en)"/>
        <wire name="(8 qfft_gain_real)"/>
        <wire name="(9 qf_ift_gain_imag)"/>
        <wire name="(10 q_ifftshift)"/>
        <wire name="(11 q_ifft_mux_const_data)"/>
        <wire name="(12 q_muxsel)"/>
        <wire name="(13 time_out)"/>
      </block>
      <block name="VIFFT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) ^4 (1 64 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4))</param>
        <param name="(1 data)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/Input_signal_latch/(3 qdata)]</param>
        <param name="(2 valid)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/Input_signal_latch/(1 qvalid)]</param>
        <param name="(3 channel)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/Input_signal_latch/(2 qchannel)]</param>
        <param name="(4 size)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/Input_signal_latch/(4 qfftsize)]</param>
        <param name="(5 cplen)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/Input_signal_latch/(6 qcplen)]</param>
        <param name="(6 nsc)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/Input_signal_latch/(5 q_nprb)]</param>
        <param name="(7 ifft_gain_re)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/Input_signal_latch/(8 qfft_gain_real)]</param>
        <param name="(8 ifft_gain_im)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/Input_signal_latch/(9 qf_ift_gain_imag)]</param>
        <param name="(9 ifft_shift)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/Input_signal_latch/(10 q_ifftshift)]</param>
        <param name="(10 ifft_mux_const)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/Input_signal_latch/(11 q_ifft_mux_const_data)]</param>
        <param name="(11 muxsel)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/Input_signal_latch/(12 q_muxsel)]</param>
        <param name="(12 DC_SC_EN)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/Input_signal_latch/(7 q_dc_sc_en)]</param>
        <param name="(13 ripple_comp_en)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/inputBlock/(13 ripple_comp_en)]</param>
        <param name="(14 rc_bw_sel)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/inputBlock/(14 rc_bw_sel)]</param>
        <param name="(15 time_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/Input_signal_latch/(13 time_out)]</param>
        <wire name="(1 dout)"/>
        <wire name="(2 vout)"/>
        <wire name="(3 cout)"/>
        <wire name="(4 sizeout)"/>
        <wire name="(5 cplen_Out)"/>
        <wire name="(6 nprb)"/>
        <wire name="(7 fd_data_v)"/>
        <wire name="(8 fd_data_c)"/>
        <wire name="(9 fd_data_q)"/>
        <wire name="(10 fd_time_out)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) ^4 (1 64 0 ^4))</param>
        <wire name="(1 data1)"/>
        <wire name="(2 valid1)"/>
        <wire name="(3 channel1)"/>
        <wire name="(4 size1)"/>
        <wire name="(5 cplen1)"/>
        <wire name="(6 nsc1)"/>
        <wire name="(7 ifft_gain_re_l1)"/>
        <wire name="(8 ifft_gain_im_l1)"/>
        <wire name="(9 ifft_shift_l1)"/>
        <wire name="(10 ifft_mux_const_l1)"/>
        <wire name="(11 muxsel_l1)"/>
        <wire name="(12 DC_SC_EN)"/>
        <wire name="(13 ripple_comp_en)"/>
        <wire name="(14 rc_bw_sel)"/>
        <wire name="(15 time_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4))</param>
        <param name="(1 vout1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/VIFFT/(2 vout)]</param>
        <param name="(2 cout1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/VIFFT/(3 cout)]</param>
        <param name="(3 dout1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/VIFFT/(1 dout)]</param>
        <param name="(4 sizeout1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/VIFFT/(4 sizeout)]</param>
        <param name="(5 cpout1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/VIFFT/(5 cplen_Out)]</param>
        <param name="(6 nprb)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/VIFFT/(6 nprb)]</param>
        <param name="(7 fd_data_v)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/VIFFT/(7 fd_data_v)]</param>
        <param name="(8 fd_data_c)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/VIFFT/(8 fd_data_c)]</param>
        <param name="(9 fd_data_q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/VIFFT/(9 fd_data_q)]</param>
        <param name="(10 fd_time_out)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT/VIFFT/(10 fd_time_out)]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/Input_signal_latch"</param>
      <param name="simulinkPortData">(((7 DC_SC_EN1 true false false false 1 0 1) (4 FFTSize false ^4 4 0 1) (5 NSubCarr false ^4 12 0 1) (2 ch false ^4 8 0 1) (6 cplen false ^4 11 0 1) (3 data false true false true 16 14 1) (11 ifft_mux_const_data false true false false 16 15 1) (9 ifftgain_imag false ^4 16 14 1) (10 ifftshift false ^4 4 0 1) (8 iftgain_real false ^4 16 14 1) (12 muxsel true false false false 1 0 1) (13 time_in false ^4 64 0 1) (1 valid true false false false 1 0 1)) ((7 q_dc_sc_en true false false false 1 0 1) (11 q_ifft_mux_const_data false true false false 16 15 1) (10 q_ifftshift false ^4 4 0 1) (12 q_muxsel true false false false 1 0 1) (5 q_nprb false ^4 12 0 1) (2 qchannel false ^4 8 0 1) (6 qcplen false ^4 11 0 1) (3 qdata false true false true 16 14 1) (9 qf_ift_gain_imag false ^4 16 14 1) (8 qfft_gain_real false ^4 16 14 1) (4 qfftsize false ^4 4 0 1) (1 qvalid true false false false 1 0 1) (13 time_out false ^4 64 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ChannelIn">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/inputBlock/(3 data)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/inputBlock/(4 FFTSize)]</param>
        <param name="2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/inputBlock/(5 NSubCarr)]</param>
        <param name="3">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/inputBlock/(6 cplen)]</param>
        <param name="4">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/inputBlock/(7 DC_SC_EN1)]</param>
        <param name="5">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/inputBlock/(8 iftgain_real)]</param>
        <param name="6">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/inputBlock/(9 ifftgain_imag)]</param>
        <param name="7">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/inputBlock/(10 ifftshift)]</param>
        <param name="8">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/inputBlock/(11 ifft_mux_const_data)]</param>
        <param name="9">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/inputBlock/(12 muxsel)]</param>
        <param name="10">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/inputBlock/(13 time_in)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/inputBlock/(2 ch)]</param>
        <param name="portValid">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/inputBlock/(1 valid)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 64 0 ^4))</param>
        <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/Input_signal_latch/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
        <wire name="8"/>
        <wire name="9"/>
        <wire name="10"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelIn/0]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/latch_0L2/(1 q)]</param>
        <param name="2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/latch_0L3/(1 q)]</param>
        <param name="3">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/latch_0L4/(1 q)]</param>
        <param name="4">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/latch_0L5/(1 q)]</param>
        <param name="5">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/latch_0L6/(1 q)]</param>
        <param name="6">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/latch_0L7/(1 q)]</param>
        <param name="7">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/latch_0L8/(1 q)]</param>
        <param name="8">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/latch_0L9/(1 q)]</param>
        <param name="9">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/latch_0L10/(1 q)]</param>
        <param name="10">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelIn/10]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/latch_0L/(1 q)]</param>
        <param name="portValid">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 64 0 ^4))</param>
        <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/Input_signal_latch/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
        <wire name="8"/>
        <wire name="9"/>
        <wire name="10"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="RISING_EDGE1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_RISING_EDGE1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelIn/wireValid]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 valid)"/>
        <wire name="(2 ch)"/>
        <wire name="(3 data)"/>
        <wire name="(4 FFTSize)"/>
        <wire name="(5 NSubCarr)"/>
        <wire name="(6 cplen)"/>
        <wire name="(7 DC_SC_EN1)"/>
        <wire name="(8 iftgain_real)"/>
        <wire name="(9 ifftgain_imag)"/>
        <wire name="(10 ifftshift)"/>
        <wire name="(11 ifft_mux_const_data)"/>
        <wire name="(12 muxsel)"/>
        <wire name="(13 time_in)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/RISING_EDGE1/(1 q)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelIn/wireChannel]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L10">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L10]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/RISING_EDGE1/(1 q)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelIn/9]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/RISING_EDGE1/(1 q)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelIn/1]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/RISING_EDGE1/(1 q)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelIn/2]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L4">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L4]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 11 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/RISING_EDGE1/(1 q)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelIn/3]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L5">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L5]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/RISING_EDGE1/(1 q)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelIn/4]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L6">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L6]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/RISING_EDGE1/(1 q)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelIn/5]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L7">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L7]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/RISING_EDGE1/(1 q)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelIn/6]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L8">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L8]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/RISING_EDGE1/(1 q)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelIn/7]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L9">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L9]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/RISING_EDGE1/(1 q)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelIn/8]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 qvalid)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelOut/wireValid]</param>
        <param name="(2 qchannel)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelOut/wireChannel]</param>
        <param name="(3 qdata)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelOut/0]</param>
        <param name="(4 qfftsize)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelOut/1]</param>
        <param name="(5 q_nprb)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelOut/2]</param>
        <param name="(6 qcplen)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelOut/3]</param>
        <param name="(7 q_dc_sc_en)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelOut/4]</param>
        <param name="(8 qfft_gain_real)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelOut/5]</param>
        <param name="(9 qf_ift_gain_imag)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelOut/6]</param>
        <param name="(10 q_ifftshift)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelOut/7]</param>
        <param name="(11 q_ifft_mux_const_data)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelOut/8]</param>
        <param name="(12 q_muxsel)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelOut/9]</param>
        <param name="(13 time_out)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch/ChannelOut/10]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_RISING_EDGE1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/Input_signal_latch/RISING_EDGE1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_RISING_EDGE1/Not1/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_RISING_EDGE1/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/Input_signal_latch/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 8 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 8 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 8 0) (typeUFixed 8 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L10">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/Input_signal_latch/latch_0L10"</param>
      <param name="simulinkPortData">(((2 d true false false false 1 0 1) (1 e true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L10/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L10/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L10/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L10/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L10/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 1 0) (typeUFixed 1 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L10/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L10/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L10/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/Input_signal_latch/latch_0L2"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L2/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L2/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L2/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L2/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L2/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L2/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L2/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L2/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/Input_signal_latch/latch_0L3"</param>
      <param name="simulinkPortData">(((2 d false ^4 12 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L3/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L3/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L3/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 12 0) (typeUFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L3/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L4">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 11 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/Input_signal_latch/latch_0L4"</param>
      <param name="simulinkPortData">(((2 d false ^4 11 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 11 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L4/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L4/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L4/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 11 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L4/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L4/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 11 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 11 0) (typeUFixed 11 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L4/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L4/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L4/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 11 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L5">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/Input_signal_latch/latch_0L5"</param>
      <param name="simulinkPortData">(((2 d true false false false 1 0 1) (1 e true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L5/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L5/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L5/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L5/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L5/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 1 0) (typeUFixed 1 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L5/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L5/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L5/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L6">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/Input_signal_latch/latch_0L6"</param>
      <param name="simulinkPortData">(((2 d false ^4 16 14 1) (1 e true false false false 1 0 1)) ((1 q false ^4 16 14 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L6/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L6/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L6/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 16 14 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L6/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L6/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 0 0) (1 16 14 0 0 0))</param>
        <param name="typePinPortTypes">((typeUFixed 2 14) (typeUFixed 2 14))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L6/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 0 0) (1 16 14 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 0 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 0 0))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L6/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L6/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 14)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L7">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/Input_signal_latch/latch_0L7"</param>
      <param name="simulinkPortData">(((2 d false ^4 16 14 1) (1 e true false false false 1 0 1)) ((1 q false ^4 16 14 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L7/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L7/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L7/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 16 14 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L7/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L7/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 0 0) (1 16 14 0 0 0))</param>
        <param name="typePinPortTypes">((typeUFixed 2 14) (typeUFixed 2 14))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L7/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 0 0) (1 16 14 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 0 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 0 0))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L7/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L7/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 14)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L8">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/Input_signal_latch/latch_0L8"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L8/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L8/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L8/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L8/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L8/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L8/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L8/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L8/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L9">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/Input_signal_latch/latch_0L9"</param>
      <param name="simulinkPortData">(((2 d false true false false 16 15 1) (1 e true false false false 1 0 1)) ((1 q false true false false 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L9/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L9/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L9/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L9/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L9/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 1 15) (typeSFixed 1 15))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L9/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L9/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_Input_signal_latch_latch_0L9/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 1 15)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) ^4 (1 64 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT"</param>
      <param name="simulinkPortData">(((12 DC_SC_EN true false false false 1 0 1) (3 channel false ^4 8 0 1) (5 cplen false ^4 11 0 1) (1 data false true false true 16 14 1) (8 ifft_gain_im false ^4 16 14 1) (7 ifft_gain_re false ^4 16 14 1) (10 ifft_mux_const false true false false 16 15 1) (9 ifft_shift false ^4 4 0 1) (11 muxsel true false false false 1 0 1) (6 nsc false ^4 12 0 1) (14 rc_bw_sel true false false false 1 0 1) (13 ripple_comp_en true false false false 1 0 1) (4 size false ^4 4 0 1) (15 time_in false ^4 64 0 1) (2 valid true false false false 1 0 1)) ((3 cout false ^4 8 0 1) (5 cplen_Out false ^4 11 0 1) (1 dout false true false true 16 14 1) (8 fd_data_c false ^4 8 0 1) (9 fd_data_q false true false true 16 14 1) (7 fd_data_v true false false false 1 0 1) (10 fd_time_out false ^4 64 0 1) (6 nprb false ^4 12 0 1) (4 sizeout false ^4 4 0 1) (2 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="BRandSCMap">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4))</param>
        <param name="(1 v)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/inputBlock/(2 valid)]</param>
        <param name="(2 c)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/inputBlock/(3 channel)]</param>
        <param name="(3 x)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/inputBlock/(1 data)]</param>
        <param name="(4 FFTSize)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/inputBlock/(4 size)]</param>
        <param name="(5 NSubCarr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/inputBlock/(6 nsc)]</param>
        <param name="(6 cplen)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/inputBlock/(5 cplen)]</param>
        <param name="(7 DC_SC_EN)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/inputBlock/(12 DC_SC_EN)]</param>
        <param name="(8 ripple_comp_en)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/inputBlock/(13 ripple_comp_en)]</param>
        <param name="(9 rc_bw_sel)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/inputBlock/(14 rc_bw_sel)]</param>
        <param name="(10 time_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/inputBlock/(15 time_in)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 qc)"/>
        <wire name="(3 q)"/>
        <wire name="(4 ready)"/>
        <wire name="(5 size_out)"/>
        <wire name="(6 cp_len)"/>
        <wire name="(7 q_rc_off)"/>
        <wire name="(8 fd_time_out)"/>
      </block>
      <block name="TXGainComp">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 29 13 0 1 1) (1 4 0 ^4) (1 11 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 11 0 ^4))</param>
        <param name="(1 vin)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/VFFT/(1 qv)]</param>
        <param name="(2 chin)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/VFFT/(2 qc)]</param>
        <param name="(3 din)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/VFFT/(4 q)]</param>
        <param name="(4 size)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/VFFT/(3 qsize)]</param>
        <param name="(5 cplen)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/BRandSCMap/(6 cp_len)]</param>
        <param name="(6 ifft_gain_re)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/inputBlock/(7 ifft_gain_re)]</param>
        <param name="(7 ifft_gain_im)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/inputBlock/(8 ifft_gain_im)]</param>
        <param name="(8 ifft_shift)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/inputBlock/(9 ifft_shift)]</param>
        <param name="(9 ifft_mux_const)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/inputBlock/(10 ifft_mux_const)]</param>
        <param name="(10 muxsel)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/inputBlock/(11 muxsel)]</param>
        <wire name="(1 vout)"/>
        <wire name="(2 chout)"/>
        <wire name="(3 dout)"/>
        <wire name="(4 size_out)"/>
        <wire name="(5 cplen_out)"/>
      </block>
      <block name="VFFT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 29 13 0 1 1))</param>
        <param name="(1 v)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/BRandSCMap/(1 qv)]</param>
        <param name="(2 c)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/BRandSCMap/(2 qc)]</param>
        <param name="(3 size)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/BRandSCMap/(5 size_out)]</param>
        <param name="(4 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/BRandSCMap/(3 q)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 qc)"/>
        <wire name="(3 qsize)"/>
        <wire name="(4 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) ^4 (1 64 0 ^4))</param>
        <wire name="(1 data)"/>
        <wire name="(2 valid)"/>
        <wire name="(3 channel)"/>
        <wire name="(4 size)"/>
        <wire name="(5 cplen)"/>
        <wire name="(6 nsc)"/>
        <wire name="(7 ifft_gain_re)"/>
        <wire name="(8 ifft_gain_im)"/>
        <wire name="(9 ifft_shift)"/>
        <wire name="(10 ifft_mux_const)"/>
        <wire name="(11 muxsel)"/>
        <wire name="(12 DC_SC_EN)"/>
        <wire name="(13 ripple_comp_en)"/>
        <wire name="(14 rc_bw_sel)"/>
        <wire name="(15 time_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4))</param>
        <param name="(1 dout)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/TXGainComp/(3 dout)]</param>
        <param name="(2 vout)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/TXGainComp/(1 vout)]</param>
        <param name="(3 cout)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/TXGainComp/(2 chout)]</param>
        <param name="(4 sizeout)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/TXGainComp/(4 size_out)]</param>
        <param name="(5 cplen_Out)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/TXGainComp/(5 cplen_out)]</param>
        <param name="(6 nprb)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/inputBlock/(6 nsc)]</param>
        <param name="(7 fd_data_v)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/BRandSCMap/(1 qv)]</param>
        <param name="(8 fd_data_c)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/BRandSCMap/(2 qc)]</param>
        <param name="(9 fd_data_q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/BRandSCMap/(7 q_rc_off)]</param>
        <param name="(10 fd_time_out)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT/BRandSCMap/(8 fd_time_out)]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap"</param>
      <param name="simulinkPortData">(((7 DC_SC_EN true false false false 1 0 1) (4 FFTSize false ^4 4 0 1) (5 NSubCarr false ^4 12 0 1) (2 c false ^4 8 0 1) (6 cplen false ^4 11 0 1) (9 rc_bw_sel true false false false 1 0 1) (8 ripple_comp_en true false false false 1 0 1) (10 time_in false ^4 64 0 1) (1 v true false false false 1 0 1) (3 x false true false true 16 14 1)) ((6 cp_len false ^4 11 0 1) (8 fd_time_out false ^4 64 0 1) (3 q false true false true 16 13 1) (7 q_rc_off false true false true 16 14 1) (2 qc false ^4 8 0 1) (1 qv true false false false 1 0 1) (4 ready true false false false 1 0 1) (5 size_out false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="ChannelIn">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/inputBlock/(3 x)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/inputBlock/(4 FFTSize)]</param>
        <param name="2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/inputBlock/(5 NSubCarr)]</param>
        <param name="3">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/inputBlock/(6 cplen)]</param>
        <param name="4">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/inputBlock/(7 DC_SC_EN)]</param>
        <param name="5">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/inputBlock/(8 ripple_comp_en)]</param>
        <param name="6">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/inputBlock/(9 rc_bw_sel)]</param>
        <param name="7">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/inputBlock/(10 time_in)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/inputBlock/(2 c)]</param>
        <param name="portValid">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/inputBlock/(1 v)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4))</param>
        <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/Transpose/(2 q)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/Transpose/(4 ready)]</param>
        <param name="2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/Subsystem/(1 q)]</param>
        <param name="3">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/Subsystem1/(1 q)]</param>
        <param name="4">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/Transpose/(5 dout_rc_off)]</param>
        <param name="5">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/Subsystem3/(1 q)]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/Subsystem2/(1 q)]</param>
        <param name="portValid">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/Transpose/(1 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4))</param>
        <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Subsystem">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/Transpose/(1 qv)]</param>
        <param name="(2 v)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelIn/wireValid]</param>
        <param name="(3 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelIn/1]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="Subsystem1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 11 0 ^4) (1 11 0 ^4))</param>
        <param name="(1 qv)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/Transpose/(1 qv)]</param>
        <param name="(2 v)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelIn/wireValid]</param>
        <param name="(3 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelIn/3]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="Subsystem2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 qv)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/Transpose/(1 qv)]</param>
        <param name="(2 v)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelIn/wireValid]</param>
        <param name="(3 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelIn/wireChannel]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="Subsystem3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 qv)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/Transpose/(1 qv)]</param>
        <param name="(2 v)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelIn/wireValid]</param>
        <param name="(3 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelIn/7]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="Transpose">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) ^4 (1 16 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1))</param>
        <param name="(1 v)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelIn/wireValid]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelIn/0]</param>
        <param name="(3 DC_SC_EN)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelIn/4]</param>
        <param name="(4 ripple_comp_en)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelIn/5]</param>
        <param name="(5 rc_bw_sel)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelIn/6]</param>
        <param name="(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap FFTSize)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelIn/1]</param>
        <param name="(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap NSubCarrs)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelIn/2]</param>
        <param name="(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap chan)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelIn/wireChannel]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 g)"/>
        <wire name="(4 ready)"/>
        <wire name="(5 dout_rc_off)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
        <wire name="(3 x)"/>
        <wire name="(4 FFTSize)"/>
        <wire name="(5 NSubCarr)"/>
        <wire name="(6 cplen)"/>
        <wire name="(7 DC_SC_EN)"/>
        <wire name="(8 ripple_comp_en)"/>
        <wire name="(9 rc_bw_sel)"/>
        <wire name="(10 time_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 4 0 ^4) (1 11 0 ^4) (1 16 14 0 1 1) (1 64 0 ^4))</param>
        <param name="(1 qv)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelOut/wireValid]</param>
        <param name="(2 qc)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelOut/wireChannel]</param>
        <param name="(3 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelOut/0]</param>
        <param name="(4 ready)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelOut/1]</param>
        <param name="(5 size_out)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelOut/2]</param>
        <param name="(6 cp_len)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelOut/3]</param>
        <param name="(7 q_rc_off)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelOut/4]</param>
        <param name="(8 fd_time_out)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap/ChannelOut/5]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Subsystem"</param>
      <param name="simulinkPortData">(((3 d false ^4 4 0 1) (1 qv true false false false 1 0 1) (2 v true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="FIFO">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">16</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">16</param>
        <param name="fifoPortData">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem/inputBlock/(3 d)]</param>
        <param name="fifoPortReadAck">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem/RISING_EDGE3/(1 q)]</param>
        <param name="fifoPortWriteEn">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem/RISING_EDGE1/(1 q)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="RISING_EDGE1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_RISING_EDGE1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem/inputBlock/(2 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="RISING_EDGE3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_RISING_EDGE3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem/inputBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 qv)"/>
        <wire name="(2 v)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="latch_0L3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_latch_0L3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem/RISING_EDGE3/(1 q)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem/FIFO/fifoWireData]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem/latch_0L3/(1 q)]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 11 0 ^4) (1 11 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Subsystem1"</param>
      <param name="simulinkPortData">(((3 d false ^4 11 0 1) (1 qv true false false false 1 0 1) (2 v true false false false 1 0 1)) ((1 q false ^4 11 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="FIFO">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">16</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">16</param>
        <param name="fifoPortData">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1/inputBlock/(3 d)]</param>
        <param name="fifoPortReadAck">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1/RISING_EDGE3/(1 q)]</param>
        <param name="fifoPortWriteEn">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1/RISING_EDGE1/(1 q)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="RISING_EDGE1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_RISING_EDGE1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1/inputBlock/(2 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="RISING_EDGE3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_RISING_EDGE3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1/inputBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 11 0 ^4))</param>
        <wire name="(1 qv)"/>
        <wire name="(2 v)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="latch_0L3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_latch_0L3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 11 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1/RISING_EDGE3/(1 q)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1/FIFO/fifoWireData]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1/latch_0L3/(1 q)]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_RISING_EDGE1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Subsystem1/RISING_EDGE1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_RISING_EDGE1/Not1/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_RISING_EDGE1/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_RISING_EDGE3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Subsystem1/RISING_EDGE3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_RISING_EDGE3/Not1/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_RISING_EDGE3/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_RISING_EDGE3/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_RISING_EDGE3/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_RISING_EDGE3/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_RISING_EDGE3/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_latch_0L3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 11 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Subsystem1/latch_0L3"</param>
      <param name="simulinkPortData">(((2 d false ^4 11 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 11 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_latch_0L3/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_latch_0L3/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 11 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_latch_0L3/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 11 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 11 0) (typeUFixed 11 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_latch_0L3/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem1_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 11 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Subsystem2"</param>
      <param name="simulinkPortData">(((3 d false ^4 8 0 1) (1 qv true false false false 1 0 1) (2 v true false false false 1 0 1)) ((1 q false ^4 8 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="FIFO">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">16</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">16</param>
        <param name="fifoPortData">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2/inputBlock/(3 d)]</param>
        <param name="fifoPortReadAck">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2/RISING_EDGE3/(1 q)]</param>
        <param name="fifoPortWriteEn">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2/RISING_EDGE1/(1 q)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="RISING_EDGE1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_RISING_EDGE1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2/inputBlock/(2 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="RISING_EDGE3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_RISING_EDGE3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2/inputBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 qv)"/>
        <wire name="(2 v)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="latch_0L3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_latch_0L3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2/RISING_EDGE3/(1 q)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2/FIFO/fifoWireData]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2/latch_0L3/(1 q)]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_RISING_EDGE1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Subsystem2/RISING_EDGE1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_RISING_EDGE1/Not1/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_RISING_EDGE1/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_RISING_EDGE3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Subsystem2/RISING_EDGE3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_RISING_EDGE3/Not1/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_RISING_EDGE3/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_RISING_EDGE3/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_RISING_EDGE3/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_RISING_EDGE3/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_RISING_EDGE3/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_latch_0L3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Subsystem2/latch_0L3"</param>
      <param name="simulinkPortData">(((2 d false ^4 8 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 8 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_latch_0L3/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_latch_0L3/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_latch_0L3/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 8 0) (typeUFixed 8 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_latch_0L3/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem2_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Subsystem3"</param>
      <param name="simulinkPortData">(((3 d false ^4 64 0 1) (1 qv true false false false 1 0 1) (2 v true false false false 1 0 1)) ((1 q false ^4 64 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="FIFO">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">16</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">16</param>
        <param name="fifoPortData">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3/inputBlock/(3 d)]</param>
        <param name="fifoPortReadAck">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3/RISING_EDGE3/(1 q)]</param>
        <param name="fifoPortWriteEn">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3/RISING_EDGE1/(1 q)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="RISING_EDGE1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_RISING_EDGE1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3/inputBlock/(2 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="RISING_EDGE3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_RISING_EDGE3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3/inputBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 qv)"/>
        <wire name="(2 v)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="latch_0L3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_latch_0L3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3/RISING_EDGE3/(1 q)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3/FIFO/fifoWireData]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3/latch_0L3/(1 q)]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_RISING_EDGE1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Subsystem3/RISING_EDGE1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_RISING_EDGE1/Not1/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_RISING_EDGE1/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_RISING_EDGE3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Subsystem3/RISING_EDGE3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_RISING_EDGE3/Not1/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_RISING_EDGE3/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_RISING_EDGE3/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_RISING_EDGE3/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_RISING_EDGE3/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_RISING_EDGE3/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_latch_0L3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Subsystem3/latch_0L3"</param>
      <param name="simulinkPortData">(((2 d false ^4 64 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 64 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_latch_0L3/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_latch_0L3/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4) (1 64 0 ^4) (1 64 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_latch_0L3/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4) (1 64 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 64 0) (typeUFixed 64 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4) (1 64 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 64 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 64 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_latch_0L3/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem3_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 64 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_RISING_EDGE1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Subsystem/RISING_EDGE1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_RISING_EDGE1/Not1/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_RISING_EDGE1/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_RISING_EDGE3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Subsystem/RISING_EDGE3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_RISING_EDGE3/Not1/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_RISING_EDGE3/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_RISING_EDGE3/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_RISING_EDGE3/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_RISING_EDGE3/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_RISING_EDGE3/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_latch_0L3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Subsystem/latch_0L3"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_latch_0L3/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_latch_0L3/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_latch_0L3/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_latch_0L3/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Subsystem_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) ^4 (1 16 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose"</param>
      <param name="simulinkPortData">(((3 DC_SC_EN true false false false 1 0 1) (2 d false true false true 16 14 1) (5 rc_bw_sel true false false false 1 0 1) (4 ripple_comp_en true false false false 1 0 1) (1 v true false false false 1 0 1)) ((5 dout_rc_off false true false true 16 14 1) (3 g true false false false 1 0 1) (2 q false true false true 16 13 1) (1 qv true false false false 1 0 1) (4 ready true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/SRlatch/(1 q)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/SRlatch1/(1 q)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/LShift1/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 12 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract3">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/WrCnt/(1 PhaseSel)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract5">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/ReadCounter/(1 count)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 12 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CheckLegalRange">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 4 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 addr_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/Perm1/primWireOut]</param>
        <param name="(2 fftsizein)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/latch_0L1/(1 q)]</param>
        <param name="(3 nsc)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/latch_0L3/(1 q)]</param>
        <param name="(4 DC_SC_EN)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/inputBlock/(3 DC_SC_EN)]</param>
        <wire name="(1 addr_legal)"/>
      </block>
      <block name="CmpNE">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/BitExtract3/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/Not/primWireOut]</param>
        <param name="blockType">cmpNEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 4 0)</param>
        <param name="constValue">12</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 4 0)</param>
        <param name="constValue">12</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Cplx2Vec1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Cplx2Vec1]</param>
        <param name="simulinkExtraCacheKeys">((1 16 13 0 1 1) (2 16 13 0 1 0))</param>
        <param name="(1 cplx_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/ripple_comp/(1 dout)]</param>
        <wire name="(1 vec_out)"/>
      </block>
      <block name="Cplx2Vec2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Cplx2Vec2]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (2 16 14 0 1 0))</param>
        <param name="(1 cplx_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/inputBlock/(2 d)]</param>
        <wire name="(1 vec_out)"/>
      </block>
      <block name="DualMem1">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^8192)</param>
        <param name="dualMemPortAddr1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/wraddr/primWireOut]</param>
        <param name="dualMemPortAddr2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/rdaddr/primWireOut]</param>
        <param name="dualMemPortData1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/inputBlock/(2 d)]</param>
        <param name="dualMemPortWrite1En">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/inputBlock/(1 v)]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 13 0 ^4) (1 1 0 ^4) (1 13 0 ^4) (1 16 14 0 1 1) (1 16 14 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="FIFO">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">16</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">16</param>
        <param name="fifoPortData">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/LShift2/primWireOut]</param>
        <param name="fifoPortReadAck">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/RISING_EDGE/(1 q)]</param>
        <param name="fifoPortWriteEn">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/Rising_edge/(1 rising_edge)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 13 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 13 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="FIFO1">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">16</param>
        <param name="fifoHighThreshold">16</param>
        <param name="fifoLowThreshold">16</param>
        <param name="fifoPortData">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/inputBlock/(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap chan)]</param>
        <param name="fifoPortReadAck">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/SampleDelay/primWireOut]</param>
        <param name="fifoPortWriteEn">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/Rising_edge/(1 rising_edge)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="LShift">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/WrCnt/(2 WrAddr)]</param>
        <param name="barrelOutputType">(typeUFixed 12 0)</param>
        <param name="barrelPortShift">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/Sub1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">barrelLeftBlock</param>
        <param name="simulinkExtraCacheKeys">((1 14 0 0 1 0) (1 4 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LShift1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/ReadCounter/(1 count)]</param>
        <param name="barrelOutputType">(typeUFixed 12 0)</param>
        <param name="barrelPortShift">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/Sub2_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">barrelLeftBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LShift2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/Const4/primWireOut]</param>
        <param name="barrelOutputType">(typeUFixed 13 0)</param>
        <param name="barrelPortShift">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/inputBlock/(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap FFTSize)]</param>
        <param name="blockType">barrelLeftBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/ReadBankCounter_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Perm1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/BitExtract1/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(11 10 9 8 7 6 5 4 3 2 1 0)</param>
        <param name="chooseBitsOutputType">(typeUFixed 12 0)</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Perm2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/BitExtract5/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(11 10 9 8 7 6 5 4 3 2 1 0)</param>
        <param name="chooseBitsOutputType">(typeUFixed 12 0)</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RISING_EDGE">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_RISING_EDGE]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="ReadBankCounter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">2</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/Rising_edge2/(1 rising_edge)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ReadBankCounter_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/ReadBankCounter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ReadCounter">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 13 0 ^4) (1 8 0 ^4) (1 13 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 enable)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/StretchPulse/(1 q)]</param>
        <param name="(2 fft_size)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/latch_0L2/(1 q)]</param>
        <param name="(3 chn)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/latch_0L5/(1 q)]</param>
        <wire name="(1 count)"/>
        <wire name="(2 read_done)"/>
      </block>
      <block name="Rising_edge">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Rising_edge]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/inputBlock/(1 v)]</param>
        <wire name="(1 rising_edge)"/>
      </block>
      <block name="Rising_edge1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Rising_edge1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/ReadCounter/(2 read_done)]</param>
        <wire name="(1 rising_edge)"/>
      </block>
      <block name="Rising_edge2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Rising_edge2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/ReadCounter/(2 read_done)]</param>
        <wire name="(1 rising_edge)"/>
      </block>
      <block name="SRlatch">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 s)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/falling_edge/(1 falling_edge)]</param>
        <param name="(2 r)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/RISING_EDGE/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="SRlatch1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 s)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/Rising_edge1/(1 rising_edge)]</param>
        <param name="(2 r)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/RISING_EDGE/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/falling_edge1/(1 falling_edge)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">4</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Select1">
        <param name="blockType">selectBlock</param>
        <param name="selectPortDefaultData">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/Const1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 16 13 0 1 1) (1 16 13 0 1 1) (0 ^6))</param>
        <param name="(selectPortkeyCtrl 0)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/CheckLegalRange/(1 addr_legal)]</param>
        <param name="(selectPortkeyData 0)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/ripple_comp/(1 dout)]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StretchPulse">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 13 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/RISING_EDGE/(1 q)]</param>
        <param name="(2 count)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/latch_0L2/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="Sub1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/Const/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/inputBlock/(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap FFTSize)]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub1_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/Sub1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/Const2/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/latch_0L1/(1 q)]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub2_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/Sub2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="WrCnt">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 14 0 0 1 0))</param>
        <param name="(1 vin)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/inputBlock/(1 v)]</param>
        <param name="(2 DC_SC_EN)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/inputBlock/(3 DC_SC_EN)]</param>
        <param name="(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap FFTSize)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/inputBlock/(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap FFTSize)]</param>
        <param name="(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap NSubCarrs)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/inputBlock/(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap NSubCarrs)]</param>
        <wire name="(1 PhaseSel)"/>
        <wire name="(2 WrAddr)"/>
      </block>
      <block name="falling_edge">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falling_edge]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/inputBlock/(1 v)]</param>
        <wire name="(1 falling_edge)"/>
      </block>
      <block name="falling_edge1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falling_edge1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/StretchPulse/(1 q)]</param>
        <wire name="(1 falling_edge)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 DC_SC_EN)"/>
        <wire name="(4 ripple_comp_en)"/>
        <wire name="(5 rc_bw_sel)"/>
        <wire name="(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap FFTSize)"/>
        <wire name="(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap NSubCarrs)"/>
        <wire name="(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap chan)"/>
      </block>
      <block name="latch_0L1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/RISING_EDGE/(1 q)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/inputBlock/(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap FFTSize)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L2]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 13 0 ^4) (1 13 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/RISING_EDGE/(1 q)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/FIFO/fifoWireData]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L3]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/RISING_EDGE/(1 q)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/inputBlock/(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap NSubCarrs)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L5">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L5]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/SampleDelay/primWireOut]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/FIFO1/fifoWireData]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1))</param>
        <param name="(1 qv)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/StretchPulse/(1 q)]</param>
        <param name="(2 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/Select1/primWireOut]</param>
        <param name="(3 g)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/inputBlock/(1 v)]</param>
        <param name="(4 ready)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/CmpNE/primWireOut]</param>
        <param name="(5 dout_rc_off)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/ripple_comp/(2 dout_rc_off)]</param>
      </block>
      <block name="rdaddr">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/Perm2/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/Not/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ripple_comp">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 12 0 ^4) (1 16 13 0 1 1) (1 16 14 0 1 1))</param>
        <param name="(1 ripple_comp_en)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/inputBlock/(4 ripple_comp_en)]</param>
        <param name="(2 din)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/DualMem1/dualMemWireData2]</param>
        <param name="(3 rc_bw_sel)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/inputBlock/(5 rc_bw_sel)]</param>
        <param name="(4 addr_in)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/Perm2/primWireOut]</param>
        <wire name="(1 dout)"/>
        <wire name="(2 dout_rc_off)"/>
      </block>
      <block name="wraddr">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/LShift/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/BitExtract3/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 4 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/CheckLegalRange"</param>
      <param name="simulinkPortData">(((4 DC_SC_EN true false false false 1 0 1) (1 addr_in false ^4 12 0 1) (2 fftsizein false ^4 4 0 1) (3 nsc false ^4 12 0 1)) ((1 addr_legal true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Add">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/DivBy2/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/Const2/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 1 0 ^4) (1 12 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/CmpLT_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/Mux/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/inputBlock/(1 addr_in)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/Sub2/primWireOut]</param>
        <param name="blockType">cmpGEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 14 0 0 1 0) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/CmpGE/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/inputBlock/(1 addr_in)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/Add/primWireOut]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpNE">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/inputBlock/(1 addr_in)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/Const0/primWireOut]</param>
        <param name="blockType">cmpNEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DivBy2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/inputBlock/(3 nsc)]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LShift">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/Const1/primWireOut]</param>
        <param name="barrelOutputType">(typeUFixed 13 0)</param>
        <param name="barrelPortShift">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/inputBlock/(2 fftsizein)]</param>
        <param name="blockType">barrelLeftBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/CmpNE/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/Const3/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/inputBlock/(4 DC_SC_EN)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/CmpGE_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/And/primWireOut]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/LShift/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/DivBy2/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 11 0 ^4) (1 14 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 4 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 addr_in)"/>
        <wire name="(2 fftsizein)"/>
        <wire name="(3 nsc)"/>
        <wire name="(4 DC_SC_EN)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 addr_legal)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_CheckLegalRange/Or/primWireOut]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Cplx2Vec1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 13 0 1 1) (2 16 13 0 1 0))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/Cplx2Vec1"</param>
      <param name="simulinkPortData">(((1 cplx_in false true false true 16 13 1)) ((1 vec_out false true false false 16 13 2)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag2&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Cplx2Vec1/inputBlock/(1 cplx_in)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 13 0 1 1) (1 16 13 0 1 0) (1 16 13 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Cplx2Vec1/"Complex to
Real-Imag2"/complexUnpackWireReal]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Cplx2Vec1/"Complex to
Real-Imag2"/complexUnpackWireImag]</param>
        <param name="blockType">vectorConcatBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 13 0 1 0) (1 16 13 0 1 0) (2 16 13 0 1 0))</param>
        <wire name="vectorConcatWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 13 0 1 1))</param>
        <wire name="(1 cplx_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((2 16 13 0 1 0))</param>
        <param name="(1 vec_out)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Cplx2Vec1/Mux/vectorConcatWireOut]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Cplx2Vec2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (2 16 14 0 1 0))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/Cplx2Vec2"</param>
      <param name="simulinkPortData">(((1 cplx_in false true false true 16 14 1)) ((1 vec_out false true false false 16 14 2)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag2&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Cplx2Vec2/inputBlock/(1 cplx_in)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 16 14 0 1 0) (1 16 14 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Cplx2Vec2/"Complex to
Real-Imag2"/complexUnpackWireReal]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Cplx2Vec2/"Complex to
Real-Imag2"/complexUnpackWireImag]</param>
        <param name="blockType">vectorConcatBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 16 14 0 1 0) (2 16 14 0 1 0))</param>
        <wire name="vectorConcatWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1))</param>
        <wire name="(1 cplx_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 0))</param>
        <param name="(1 vec_out)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Cplx2Vec2/Mux/vectorConcatWireOut]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_RISING_EDGE">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/RISING_EDGE"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_RISING_EDGE/Not1/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_RISING_EDGE/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_RISING_EDGE/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_RISING_EDGE/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_RISING_EDGE/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_RISING_EDGE/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 13 0 ^4) (1 8 0 ^4) (1 13 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/ReadCounter"</param>
      <param name="simulinkPortData">(((3 chn false ^4 8 0 1) (1 enable true false false false 1 0 1) (2 fft_size false ^4 13 0 1)) ((1 count false ^4 13 0 1) (2 read_done true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Address Comparison&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Address Comparison"]</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 In1)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter/LoadableCounter/primWireOut]</param>
        <param name="(2 In2)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter/Sub_PostCast_primWireOut/primWireOut]</param>
        <wire name="(1 Out1)"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Delay Congifuration1&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Delay Congifuration1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 In2)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter/"Address Comparison"/(1 Out1)]</param>
        <param name="(2 chn)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter/inputBlock/(3 chn)]</param>
        <wire name="(1 d)"/>
      </block>
      <block name="LoadableCounter">
        <param name="blockType">ldCounterBlock</param>
        <param name="ldCounterInitial">0</param>
        <param name="ldCounterLimit">2048</param>
        <param name="ldCounterPortEnable">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter/inputBlock/(1 enable)]</param>
        <param name="ldCounterPortInitial">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter/Const1/primWireOut]</param>
        <param name="ldCounterPortLimit">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter/inputBlock/(2 fft_size)]</param>
        <param name="ldCounterPortLoad">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter/RISING_EDGE/(1 q)]</param>
        <param name="ldCounterPortStep">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter/Const2/primWireOut]</param>
        <param name="ldCounterStep">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4) (1 13 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RISING_EDGE">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_RISING_EDGE]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter/inputBlock/(1 enable)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="Sub">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter/inputBlock/(2 fft_size)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter/Const4/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 13 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 enable)"/>
        <wire name="(2 fft_size)"/>
        <wire name="(3 chn)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 count)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter/LoadableCounter/primWireOut]</param>
        <param name="(2 read_done)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter/"Delay Congifuration1"/(1 d)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Address Comparison&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/ReadCounter/Address Comparison"</param>
      <param name="simulinkPortData">(((1 In1 false ^4 13 0 1) (2 In2 false ^4 12 0 1)) ((1 Out1 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="CmpEQ1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Address Comparison"/inputBlock/(1 In1)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Address Comparison"/Const6/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Address Comparison"/inputBlock/(1 In1)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Address Comparison"/inputBlock/(2 In2)]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Address Comparison"/CmpEQ2/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Address Comparison"/CmpEQ1/primWireOut]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 In1)"/>
        <wire name="(2 In2)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 Out1)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Address Comparison"/Or1/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Delay Congifuration1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/ReadCounter/Delay Congifuration1"</param>
      <param name="simulinkPortData">(((1 In2 true false false false 1 0 1) (2 chn false ^4 8 0 1)) ((1 d true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="CmpEQ">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Delay Congifuration1"/Const/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Delay Congifuration1"/inputBlock/(2 chn)]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Delay Congifuration1"/SampleDelay7/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Delay Congifuration1"/SampleDelay6/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Delay Congifuration1"/CmpEQ/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay6">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Delay Congifuration1"/inputBlock/(1 In2)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">352</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay7">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Delay Congifuration1"/inputBlock/(1 In2)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">288</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 In2)"/>
        <wire name="(2 chn)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Delay Congifuration1"/Mux1/primWireOut]</param>
      </block>
      <block name="(SampleDelay6 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Delay Congifuration1"/SampleDelay6/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(SampleDelay7 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_Delay Congifuration1"/SampleDelay7/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_RISING_EDGE">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/ReadCounter/RISING_EDGE"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_RISING_EDGE/Not1/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_RISING_EDGE/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_RISING_EDGE/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_RISING_EDGE/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_RISING_EDGE/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ReadCounter_RISING_EDGE/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Rising_edge">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/Rising_edge"</param>
      <param name="simulinkPortData">(((1 in true false false false 1 0 1)) ((1 rising_edge false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Rising_edge/inputBlock/(1 in)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/(dupName 1 FiniteStateMachine)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Rising_edge/Const/primWireOut]</param>
        <param name="(2 x)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Rising_edge/Convert/primWireOut]</param>
        <wire name="(1 fsm_q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 rising_edge)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Rising_edge/"Finite State Machine"/(1 fsm_q)]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Rising_edge1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/Rising_edge1"</param>
      <param name="simulinkPortData">(((1 in true false false false 1 0 1)) ((1 rising_edge false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Rising_edge1/inputBlock/(1 in)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/(dupName 2 FiniteStateMachine)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Rising_edge1/Const/primWireOut]</param>
        <param name="(2 x)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Rising_edge1/Convert/primWireOut]</param>
        <wire name="(1 fsm_q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 rising_edge)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Rising_edge1/"Finite State Machine"/(1 fsm_q)]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Rising_edge2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/Rising_edge2"</param>
      <param name="simulinkPortData">(((1 in true false false false 1 0 1)) ((1 rising_edge false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Rising_edge2/inputBlock/(1 in)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/(dupName 3 FiniteStateMachine)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Rising_edge2/Const/primWireOut]</param>
        <param name="(2 x)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Rising_edge2/Convert/primWireOut]</param>
        <wire name="(1 fsm_q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 rising_edge)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_Rising_edge2/"Finite State Machine"/(1 fsm_q)]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/SRlatch"</param>
      <param name="simulinkPortData">(((2 r true false false false 1 0 1) (1 s false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch/Or/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch/Not/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch/inputBlock/(2 r)]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch/SampleDelay1_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch/inputBlock/(1 s)]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch/And/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 r)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch/SampleDelay1_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/SRlatch1"</param>
      <param name="simulinkPortData">(((2 r true false false false 1 0 1) (1 s false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch1/Or/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch1/Not/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch1/inputBlock/(2 r)]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch1/SampleDelay1_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch1/inputBlock/(1 s)]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch1/And/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch1/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 r)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_SRlatch1/SampleDelay1_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 13 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/StretchPulse"</param>
      <param name="simulinkPortData">(((2 count false ^4 13 0 1) (1 go true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="AddSLoad">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/Mux/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/inputBlock/(1 go)]</param>
        <param name="addSLoadPortLoadValue">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/inputBlock/(2 count)]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 14 0 0 1 0) (1 2 0 0 1 0) (1 1 0 ^4) (1 13 0 ^4) (1 14 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeSFixed 14 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/CmpGE_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/latch_0L/(1 q)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/SampleDelay/primWireOut]</param>
        <param name="bitSelectBitOffset">-1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 14 0 0 1 0) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/Const1/primWireOut]</param>
        <param name="blockType">cmpGEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 14 0 0 1 0) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/CmpGE/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 2 0)</param>
        <param name="constValue">-1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Data Type&#xA;Propagation&quot;">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/inputBlock/(2 count)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/Mux/primWireOut]</param>
        <param name="2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 2 0 0 1 0) (1 14 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeUFixed 13 0) (typeSFixed 2 0) (typeSFixed 14 0))</param>
      </block>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/Const5/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/Const6/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/BitExtract/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 0 1 0) (1 1 0 ^4) (1 2 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 14 0 0 1 0) (1 14 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 13 0 ^4))</param>
        <wire name="(1 go)"/>
        <wire name="(2 count)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/inputBlock/(1 go)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/inputBlock/(1 go)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 14 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/StretchPulse/latch_0L"</param>
      <param name="simulinkPortData">(((2 d true false false false 1 0 1) (1 e true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 1 0) (typeUFixed 1 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_StretchPulse_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 14 0 0 1 0))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/WrCnt"</param>
      <param name="simulinkPortData">(((2 DC_SC_EN true false false false 1 0 1) (1 vin true false false false 1 0 1)) ((1 PhaseSel false ^4 1 0 1) (2 WrAddr false true false false 14 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Add">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/SubCarrierCounter/(1 count)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/Select/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 13 0 0 1 0) (1 14 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/CmpEQ1/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/inputBlock/(1 vin)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/inputBlock/(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap NSubCarrs)]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/Const5/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/SubCarrierCounter/(1 count)]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/SubCarrierCounter/(1 count)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/BitExtract/primWireOut]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 11 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LShift">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/Const2/primWireOut]</param>
        <param name="barrelOutputType">(typeUFixed 12 0)</param>
        <param name="barrelPortShift">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/inputBlock/(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap FFTSize)]</param>
        <param name="blockType">barrelLeftBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/Const4/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/Const1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/inputBlock/(2 DC_SC_EN)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Select">
        <param name="blockType">selectBlock</param>
        <param name="selectPortDefaultData">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/Sub/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4) (1 12 0 ^4) (1 13 0 0 1 0) (0 ^6))</param>
        <param name="(selectPortkeyCtrl 0)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/CmpLT_PostCast_primWireOut/primWireOut]</param>
        <param name="(selectPortkeyData 0)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/Sub1_PostCast_primWireOut/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/Mux/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/BitExtract/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4) (1 12 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/LShift/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/BitExtract/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 11 0 ^4) (1 12 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub1_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/Sub1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SubCarrierCounter">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt_SubCarrierCounter]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 enable)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/inputBlock/(1 vin)]</param>
        <param name="(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap NSubCarrs)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/inputBlock/(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap NSubCarrs)]</param>
        <wire name="(1 count)"/>
      </block>
      <block name="WriteCounter3">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">2</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/And/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="WriteCounter3_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/WriteCounter3/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 vin)"/>
        <wire name="(2 DC_SC_EN)"/>
        <wire name="(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap FFTSize)"/>
        <wire name="(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap NSubCarrs)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 14 0 0 1 0))</param>
        <param name="(1 PhaseSel)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/WriteCounter3_PostCast_primWireOut/primWireOut]</param>
        <param name="(2 WrAddr)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt/Add/primWireOut]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt_SubCarrierCounter">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/WrCnt/SubCarrierCounter"</param>
      <param name="simulinkPortData">(((1 enable true false false false 1 0 1)) ((1 count false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LoadableCounter">
        <param name="blockType">ldCounterBlock</param>
        <param name="ldCounterInitial">0</param>
        <param name="ldCounterLimit">4096</param>
        <param name="ldCounterPortEnable">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt_SubCarrierCounter/Or/primWireOut]</param>
        <param name="ldCounterPortInitial">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt_SubCarrierCounter/Const1/primWireOut]</param>
        <param name="ldCounterPortLimit">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt_SubCarrierCounter/inputBlock/(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap NSubCarrs)]</param>
        <param name="ldCounterPortLoad">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt_SubCarrierCounter/RISING_EDGE1/(1 q)]</param>
        <param name="ldCounterPortStep">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt_SubCarrierCounter/Const2/primWireOut]</param>
        <param name="ldCounterStep">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 12 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt_SubCarrierCounter/inputBlock/(1 enable)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt_SubCarrierCounter/RISING_EDGE1/(1 q)]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RISING_EDGE1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt_SubCarrierCounter_RISING_EDGE1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt_SubCarrierCounter/inputBlock/(1 enable)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 enable)"/>
        <wire name="(route scoped ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap NSubCarrs)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <param name="(1 count)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt_SubCarrierCounter/LoadableCounter/primWireOut]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt_SubCarrierCounter_RISING_EDGE1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/WrCnt/SubCarrierCounter/RISING_EDGE1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="And">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt_SubCarrierCounter_RISING_EDGE1/Not1/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt_SubCarrierCounter_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt_SubCarrierCounter_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt_SubCarrierCounter_RISING_EDGE1/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt_SubCarrierCounter_RISING_EDGE1/And/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_WrCnt_SubCarrierCounter_RISING_EDGE1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falling_edge">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/falling_edge"</param>
      <param name="simulinkPortData">(((1 in true false false false 1 0 1)) ((1 falling_edge false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falling_edge/inputBlock/(1 in)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/(dupName 4 FiniteStateMachine)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falling_edge/Const/primWireOut]</param>
        <param name="(2 x)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falling_edge/Convert/primWireOut]</param>
        <wire name="(1 fsm_q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 falling_edge)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falling_edge/"Finite State Machine"/(1 fsm_q)]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falling_edge1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/falling_edge1"</param>
      <param name="simulinkPortData">(((1 in true false false false 1 0 1)) ((1 falling_edge false ^4 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falling_edge1/inputBlock/(1 in)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Finite State Machine&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/(dupName 5 FiniteStateMachine)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 go)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falling_edge1/Const/primWireOut]</param>
        <param name="(2 x)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falling_edge1/Convert/primWireOut]</param>
        <wire name="(1 fsm_q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 falling_edge)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_falling_edge1/"Finite State Machine"/(1 fsm_q)]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/latch_0L1"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L1/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L1/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L1/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L1/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L1/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L1/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L2">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 13 0 ^4) (1 13 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/latch_0L2"</param>
      <param name="simulinkPortData">(((2 d false ^4 13 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 13 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L2/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L2/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L2/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 13 0 ^4) (1 13 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L2/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L2/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 13 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 13 0) (typeUFixed 13 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L2/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 13 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L2/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L2/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 13 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L3">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/latch_0L3"</param>
      <param name="simulinkPortData">(((2 d false ^4 12 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L3/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L3/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L3/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 12 0) (typeUFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L3/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L3/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L3/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L5">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/latch_0L5"</param>
      <param name="simulinkPortData">(((2 d false ^4 8 0 1) (1 e false ^4 1 0 1)) ((1 q false ^4 8 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L5/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L5/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L5/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L5/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L5/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 8 0) (typeUFixed 8 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L5/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L5/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_latch_0L5/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 12 0 ^4) (1 16 13 0 1 1) (1 16 14 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/ripple_comp"</param>
      <param name="simulinkPortData">(((4 addr_in false ^4 12 0 1) (2 din false true false true 16 14 1) (3 rc_bw_sel true false false false 1 0 1) (1 ripple_comp_en true false false false 1 0 1)) ((1 dout false true false true 16 13 1) (2 dout_rc_off false true false true 16 14 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp/Mux1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 3 13))</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 32 29 0 1 1) (1 16 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="LookupTable_100MHz">
        <param name="blockType">sharedMemBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">100</param>
        <param name="sharedMemDesc">"Shared Memory Lookup Table - initial contents ripple compensation for 100MHz DL"</param>
        <param name="sharedMemInitialData">(0xD.1e485e01b8eep-4 0xD.212c7ebf5adc8p-4 0xD.29d970a3aaa2p-4 0xD.3850c8e12ep-4 0xD.4c94d407aafap-4 0xD.66a8115702968p-4 0xD.868c740d5cb78p-4 0xD.ac42660084e2p-4 0xD.d7c785e74edap-4 0xE.09151b345e2ap-4 0xE.401e3977ff388p-4 0xE.7ccd8e29bc2p-4 0xE.bf02d5ca7f208p-4 0xF.068ff8e2697b8p-4 0xF.5335d6d8ad74p-4 0xF.a4a0cc6d68b9p-4 0xF.fa650e07f391p-4 0x1.053fafb39928fp+0 0x1.0b0bba08f7bd1p+0 0x1.10fddae5920f2p+0 0x1.170733ce3cf42p+0 0x1.1d168c672f1b9p+0 0x1.23185c98901afp+0 0x1.28f6f86b06b14p+0 0x1.2e9ae3f4bea28p+0 0x1.33eb53b035ef5p+0 0x1.38ceda4eb738fp+0 0x1.3d2c409977997p+0 0x1.40eb7e9713668p+0 0x1.43f6c79963f84p+0 0x1.463b95fe9b0d2p+0 0x1.47aba059e240bp+0 0x1.483da14c5bc8bp+0 0x1.47edde1aa21e6p+0 0x1.46be5de477c42p+0 0x1.44b6cb8f9dc22p+0 0x1.41e405a3a6a0cp+0 0x1.3e5767f43e882p+0 0x1.3a25e19d7e72fp+0 0x1.3566ed8ea3b8ep+0 0x1.3033845ef3d48p+0 0x1.2aa51bc80d23dp+0 0x1.24d4c3b21e7ebp+0 0x1.1eda6b4886c03p+0 0x1.18cc530b26767p+0 0x1.12beac029437dp+0 0x1.0cc360948f46ep+0 0x1.06ea011709f31p+0 0x1.013fcd147c76ep+0 0xF.bcfd201a2c5d8p-4 0xF.6a318a3007218p-4 0xF.1c0db49439e68p-4 0xE.d2ec0243f15a8p-4 0xE.8f11409819898p-4 0xE.50b03119d97dp-4 0xE.17ecd4ee5d95p-4 0xD.e4df6942d5df8p-4 0xD.b7970cac80bc8p-4 0xD.901c0b915f3ap-4 0xD.6e71d5c715878p-4 0xD.5298a20e4d78p-4 0xD.3c8ec54a53708p-4 0xD.2c51c3a1b0178p-4 0xD.21df2158afffp-4 0xD.1d34f86688098p-4 0xD.1e5256a85a178p-4 0xD.253767478d3b8p-4 0xD.31e5687fc5ecp-4 0xD.445e6d7c76648p-4 0xD.5ca4ea947cfdp-4 0xD.7abb08ca1cbbp-4 0xD.9ea1bc388c178p-4 0xD.c85798161e0d8p-4 0xD.f7d75a4b3648p-4 0xE.2d16287ee9b18p-4 0xE.6801791c77fb8p-4 0xE.a87ca4823d93p-4 0xE.ee5e1d9c00b7p-4 0xF.396c5603c6538p-4 0xF.895a58ccda6b8p-4 0xF.ddc430aebfe38p-4 0x1.0362b3a95823bp+0 0x1.091f29494524ep+0 0x1.0f05bea476384p+0 0x1.15084f19ddep+0 0x1.1b165fbb0e81ep+0 0x1.211d209a393e9p+0 0x1.27078d98c1427p+0 0x1.2cbeb569393d8p+0 0x1.322a2bd831f47p+0 0x1.3730a98ef04f6p+0 0x1.3bb8d7604fa6p+0 0x1.3faa3e0c15f75p+0 0x1.42ee4dd0cf43p+0 0x1.45716bfab60e7p+0 0x1.4723f0e4ff99fp+0 0x1.47faff937f3f6p+0 0x1.47f121cdb9a51p+0 0x1.470698954ce08p+0 0x1.4541585f8fa24p+0 0x1.42acb17ab9caep+0 0x1.3f58adf5901a9p+0 0x1.3b5935bd8ab53p+0 0x1.36c50e53a83b7p+0 0x1.31b4ccf253bc3p+0 0x1.2c41d07062ddcp+0 0x1.26855448d1e7fp+0 0x1.2097a8f1b5de6p+0 0x1.1a8f981abe914p+0 0x1.1481f659ba76ap+0 0x1.0e815fc3b5e69p+0 0x1.089e1a2e3a4fcp+0 0x1.02e6164f54c58p+0 0xF.d65087aec0e08p-4 0xF.824920ad00a9p-4 0xF.32c754cd61898p-4 0xE.e82cee099f5dp-4 0xE.a2c508d21442p-4 0xE.62c7aa544ec7p-4 0xE.285d1fdb2226p-4 0xD.f3a11386862d8p-4 0xD.c4a54bef5a2fp-4 0xD.9b74131e3e3cp-4 0xD.781245e988498p-4 0xD.5a810fbc4e148p-4 0xD.42bf585b0128p-4 0xD.30cae9c8993fp-4 0xD.24a15441ea048p-4 0xD.1e4095944bd98p-4 0xD.1da7880c31138p-4 0xD.22d61bf7426p-4 0xD.2dcd5d534894p-4 0xD.3e8f45d0da49p-4 0xD.551e59dcd8d68p-4 0xD.717d0dfc554ep-4 0xD.93acf07bf76cp-4 0xD.bbad925c14128p-4 0xD.e97b299adbf08p-4 0xE.1d0ce6aec479p-4 0xE.5652f76232ad8p-4 0xE.9534329360818p-4 0xE.d98b6af4debcp-4 0xF.23246b2d8ea68p-4 0xF.71b8a40a6bb08p-4 0xF.c4eb9e39f102p-4 0x1.01c474c84181cp+0 0x1.0773869a89eebp+0 0x1.0d50b1d9b6e1p+0 0x1.134e837baea58p+0 0x1.195d35d02781p+0 0x1.1f6aa975afdd2p+0 0x1.25627ba458e8ap+0 0x1.2b2e40cc2d645p+0 0x1.30b5e940f11dp+0 0x1.35e05330d96dfp+0 0x1.3a94095ed000bp+0 0x1.3eb8293517c4cp+0 0x1.4235653b241fp+0 0x1.44f7138fd23dcp+0 0x1.46ec33be3b35p+0 0x1.4808551c323e1p+0 0x1.484447a7e9d4fp+0 0x1.479e855a5bbdp+0 0x1.461b48c298fb3p+0 0x1.43c44e7a1a0cap+0 0x1.40a848285baep+0 0x1.3cda0fcf5d581p+0 0x1.386fafb4812edp+0 0x1.338155b3b9702p+0 0x1.2e28481c86886p+0 0x1.287deeefd39p+0 0x1.229aff61d4c5dp+0 0x1.1c96d1ed10e8ap+0 0x1.1686e5f437bap+0 0x1.107e918a3a2d7p+0 0x1.0a8ed8cd96ea1p+0 0x1.04c6666036bdp+0 0xF.f319dc17efe68p-4 0xF.9dac06a70874p-4 0xF.4ca1f3aadbcdp-4 0xF.00652c6883eb8p-4 0xE.b947634dc0bap-4 0xE.77861725e5bcp-4 0xE.3b4e0787e7168p-4 0xE.04be634ff3a7p-4 0xD.d3eba424a8d08p-4 0xD.a8e2119a7c7dp-4 0xD.83a7ebd46bf8p-4 0xD.643f40edbb518p-4 0xD.4aa7726bba968p-4 0xD.36de70cbfeb6p-4 0xD.28e1b3486a96p-4 0xD.20aef15c4f63p-4 0xD.1e44a2a3e4888p-4 0xD.21a2487c48f5p-4 0xD.2ac8836f9ec08p-4 0xD.39b8f50978bep-4 0xD.4e75ed3ac2ad8p-4 0xD.6901e1076e22p-4 0xD.895ea6e2f5d28p-4 0xD.af8c73f6f8ffp-4 0xD.db8894ab9e128p-4 0xE.0d4bda50d5d88p-4 0xE.44c8b7eb4ffdp-4 0xE.81e909280063p-4 0xE.c48b80a524708p-4 0xF.0c80be75acf8p-4 0xF.5988156aaa308p-4 0xF.ab4c0daa89468p-4 0x1.0015ebdbef05dp+0 0x1.05b3620a44eap+0 0x1.0b8289f4af9f5p+0 0x1.1176a1594f1cdp+0 0x1.17809ac9ee655p+0 0x1.1d8f0f39350d5p+0 0x1.238e4a9ed5537p+0 0x1.29687adab6eb3p+0 0x1.2f06070f1b38bp+0 0x1.344e139138a72p+0 0x1.3927332eb3d75p+0 0x1.3d7841f2a8196p+0 0x1.4129602e2ca15p+0 0x1.4424fefe34053p+0 0x1.4658eacc2bea2p+0 0x1.47b73d60e54cap+0 0x1.483720f4d2122p+0 0x1.47d550adb0eb3p+0 0x1.4694490a2f236p+0 0x1.447c23067f727p+0 0x1.419a1df1a001fp+0 0x1.3dffe46b17185p+0 0x1.39c29f6f8bdc6p+0 0x1.34f9edd0b8f8cp+0 0x1.2fbed6b4d781ep+0 0x1.2a2acb279d4fap+0 0x1.2456c63b5a413p+0 0x1.1e5a95bb72a0bp+0 0x1.184c4ff9a12bbp+0 0x1.123ff6873c18bp+0 0x1.0c47421dc2616p+0 0x1.067191b553d3bp+0 0x1.00cbf5b25377cp+0 0xF.b614ff15c671p-4 0xF.63a8201608a4p-4 0xF.15ea3c9c3e888p-4 0xE.cd33df426828p-4 0xE.89c848d6e354p-4 0xE.4bd8f54b7725p-4 0xE.1388e0ae5fb58p-4 0xD.e0ef7c5ad78ep-4 0xD.b41b4ce3f22b8p-4 0xD.8d142f2fb95ap-4 0xD.6bdd472c8f908p-4 0xD.50769ce744bp-4 0xD.3ade6deca32f8p-4 0xD.2b12391f4acfp-4 0xD.210f8ac4a2128p-4 0xD.1cd48db4bf0dp-4 0xD.1e606577b5d78p-4 0xD.25b353cac6a68p-4 0xD.32ceaa9dfdc2p-4 0xD.45b48a26da3bp-4 0xD.5e6769346862p-4 0xD.7ce964938ca48p-4 0xD.a13b51191293p-4 0xD.cb5b8aeaae11p-4 0xD.fb447c01b67b8p-4 0xE.30ead3cef2afp-4 0xE.6c3b6a995f868p-4 0xE.ad18ccf4f6eb8p-4 0xE.f3586edb9d4d8p-4 0xF.3ebf8aee130f8p-4 0xF.8effb993c4ffp-4 0xF.e3b3556f013dp-4 0x1.03c59cf17981bp+0 0x1.09854212b5af8p+0 0x1.0f6e1a6e9078ap+0 0x1.1571da96cad7fp+0 0x1.1b7fe0819173p+0 0x1.218536c9aaa96p+0 0x1.276cb7e353e2dp+0 0x1.2d1f57e30e71bp+0 0x1.328499bfd9b7cp+0 0x1.378332047689fp+0 0x1.3c01d4ada43d2p+0 0x1.3fe826c43a552p+0 0x1.431fc6afc0346p+0 0x1.4595592743342p+0 0x1.47398511069f9p+0 0x1.4801c783e7ce5p+0 0x1.47e90b17797c9p+0 0x1.46eff2d1ea703p+0 0x1.451cd0b122fb1p+0 0x1.427b48d48ab8cp+0 0x1.3f1bab286104fp+0 0x1.3b1214a72d671p+0 0x1.36756dbc1353ep+0 0x1.315e5c9439f29p+0 0x1.2be64071d73dp+0 0x1.26264711fe917p+0 0x1.2036a7ee322fp+0 0x1.1a2e0b958f8b1p+0 0x1.14212057a4ec9p+0 0x1.0e225988e3049p+0 0x1.0841d3fbfcbfp+0 0x1.028d58da605b3p+0 0xF.d10779cf4094p-4 0xF.7d4b03f305198p-4 0xF.2e1a79a12cb7p-4 0xE.e3d60e47cb418p-4 0xE.9ec787484f83p-4 0xE.5f25ce9b21528p-4 0xE.25184d10e0978p-4 0xD.f0b9f92026d1p-4 0xD.c21c10562ec68p-4 0xD.9948782be7cp-4 0xD.7643c78d25cfp-4 0xD.590efd34266f8p-4 0xD.41a8e87b2b77p-4 0xD.300f4ac6d26cp-4 0xD.243fb7751905p-4 0xD.1e38378671d8p-4 0xD.1df7b52a0977p-4 0xD.237e32136226p-4 0xD.2eccca1c5b7ap-4 0xD.3fe58244a2b6p-4 0xD.56cae2aca7d58p-4 0xD.737f58c4a56dp-4 0xD.96045da0b9288p-4 0xD.be595b4f6b8ap-4 0xD.ec7a4b4e65a6p-4 0xE.205e07f2646cp-4 0xE.59f44b021b5c8p-4 0xE.9923552545e88p-4 0xE.ddc53c76aea3p-4 0xF.27a4e4e36704p-4 0xF.767aab7282d5p-4 0xF.c9e8d67725e08p-4 0x1.02177e84bac67p+0 0x1.07c9300894652p+0 0x1.0da84885064d4p+0 0x1.13a73781886b5p+0 0x1.19b6196c25dacp+0 0x1.1fc2b1f785d67p+0 0x1.25b88427f9587p+0 0x1.2b810f0038329p+0 0x1.3104346aeae67p+0 0x1.3628cd72003f3p+0 0x1.3ad56b00a6fe8p+0 0x1.3ef13d7effb15p+0 0x1.4265180b85e77p+0 0x1.451c7eb7bb4bcp+0 0x1.4706aafb2d26p+0 0x1.48176f8ca6a01p+0 0x1.4847e5c17d30bp+0 0x1.4796d2ba71d8fp+0 0x1.4608b9a08e7bp+0 0x1.43a798fadee89p+0 0x1.40825a4206721p+0 0x1.3cac02bda2b52p+0 0x1.383aba295b381p+0 0x1.3346bdef263b9p+0 0x1.2de956f0cdf76p+0 0x1.283be478d20bep+0 0x1.225709eb4e683p+0 0x1.1c52073af5ac5p+0 0x1.16423ee195f6p+0 0x1.103ae7c5adb01p+0 0x1.0a4ce65da1703p+0 0x1.0486c68d73642p+0 0xF.ef4cf04b15fdp-4 0xF.9a1270519ec8p-4 0xF.494082e64f378p-4 0xE.fd3f6eecaf718p-4 0xE.b65fd564e72c8p-4 0xE.74de52019f308p-4 0xE.38e6ebb8140fp-4 0xE.02983ead0a0b8p-4 0xD.d20652ea25bf8p-4 0xD.a73d1ab9961c8p-4 0xD.824298b80534p-4 0xD.6318b104deb68p-4 0xD.49beaadcbc408p-4 0xD.363268b43e4fp-4 0xD.28715ce70c128p-4 0xD.2079407bd5808p-4 0xD.1e48908963e58p-4 0xD.21ded5945f21p-4 0xD.2b3cb6e27ec98p-4 0xD.3a63da50f9e8p-4 0xD.4f568fc80a338p-4 0xD.6a1745fa1af2p-4 0xD.8aa7c4ca45f48p-4 0xD.b108288ef664p-4 0xD.dd359885fadc8p-4 0xE.0f28b25c03acp-4 0xE.46d3a4d42512p-4 0xE.841ff4a4d30c8p-4 0xE.c6ebe8d6d717p-4 0xF.0f079fb5ef2dp-4 0xF.5c31d318b351p-4 0xF.ae145ad1f75e8p-4 0x1.0044086cee258p+0 0x1.05e2b77d44b1ep+0 0x1.0bb2aadb8f8c9p+0 0x1.11a711390261bp+0 0x1.17b0ce3e406abp+0 0x1.1dbe6ce618011p+0 0x1.23bc2d1b2820cp+0 0x1.299433b776139p+0 0x1.2f2ee30d11b1ep+0 0x1.34735ffdf8c06p+0 0x1.39484440d6d14p+0 0x1.3d9479d7f74b3p+0 0x1.414036596924ep+0 0x1.4436072453e53p+0 0x1.4663daf132ef7p+0 0x1.47bbf258dd543p+0 0x1.4835a0d89b8ffp+0 0x1.47cdcaf3bb3cap+0 0x1.468714322331ep+0 0x1.4469b80a5967ap+0 0x1.418311eb147ebp+0 0x1.3de4e1075b1a4p+0 0x1.39a45adf7a72ap+0 0x1.34d922dec5556p+0 0x1.2f9c3d90f3a1dp+0 0x1.2a07135241674p+0 0x1.243291cc5fe8fp+0 0x1.1e367616f5e4dp+0 0x1.1828c3e1f28d6p+0 0x1.121d6961effe8p+0 0x1.0c260c33880f3p+0 0x1.0651f92f350fep+0 0x1.00ae30191b846p+0 0xF.b4583fab41308p-4 0xF.620c97f712d98p-4 0xF.1470d9c290458p-4 0xE.cbdcfe266cf88p-4 0xE.8893cfb6b4c9p-4 0xE.4ac66c82f47bp-4 0xE.129787e3aaa08p-4 0xD.e01e5c7d1c678p-4 0xD.b36947219a04p-4 0xD.8c800920f3628p-4 0xD.6b65b47b5336p-4 0xD.501a46c1db69p-4 0xD.3a9bf88e2936p-4 0xD.2ae847b48929p-4 0xD.20fcc1ecc15cp-4 0xD.1cd794d5bf4b8p-4 0xD.1e77e71721bcp-4 0xD.25ddfd144d7c8p-4 0xD.330b2a3bddcb8p-4 0xD.46018e8b90dd8p-4 0xD.5ec39e7225fcp-4 0xD.7d5371dc982d8p-4 0xD.a1b1d604bf42p-4 0xD.cbdd1c9ce3d98p-4 0xD.fbcfa2576d338p-4 0xE.317e06b86addp-4 0xE.6cd50fd3496c8p-4 0xE.adb7365bd9c58p-4 0xE.f3f9d9a024f6p-4 0xF.3f621ffc7fe48p-4 0xF.8fa18f8b12dp-4 0xF.e452748b4994p-4 0x1.03cf43773cbf7p+0 0x1.098e7d3b50702p+0 0x1.0f76cb1494663p+0 0x1.1579e34ff97c5p+0 0x1.1b8726bcdbc4p+0 0x1.218ba413ff63cp+0 0x1.27723b44f0979p+0 0x1.2d23e73fc0e9cp+0 0x1.3288331d8fb94p+0 0x1.3785dc95ed3e3p+0 0x1.3c03a17c889edp+0 0x1.3fe930d8171a9p+0 0x1.43203296b422ap+0 0x1.459553d2cdb9fp+0 0x1.4739420b24593p+0 0x1.48017e94d77a8p+0 0x1.47e8f5877a8cep+0 0x1.46f0488081987p+0 0x1.451dc54202a82p+0 0x1.427d092fb421bp+0 0x1.3f1e5b7fe673fp+0 0x1.3b15cf23704bep+0 0x1.367a41dad1285p+0 0x1.31644f32e1ef3p+0 0x1.2bed4c6b81329p+0 0x1.262e5e4ec8256p+0 0x1.203fb4bd3f4fcp+0 0x1.1a37f22bc27bdp+0 0x1.142bc051f46b7p+0 0x1.0e2d8f5859993p+0 0x1.084d7a2959f01p+0 0x1.02994916dc2b7p+0 0xF.d1c8b9c06f0e8p-4 0xF.7e0c25a2562b8p-4 0xF.2ed9341863bc8p-4 0xE.e4902e5e96be8p-4 0xE.9f7af1aeccc48p-4 0xE.5fd08008955f8p-4 0xE.25b859029e728p-4 0xD.f14d878944808p-4 0xD.c2a15a9352368p-4 0xD.99bdc5810d2c8p-4 0xD.76a769670ce1p-4 0xD.595f4b5cd0678p-4 0xD.41e43d68e12ep-4 0xD.30340027a6448p-4 0xD.244c2315c3618p-4 0xD.1e2aa8b2a883p-4 0xD.1dce72a5edce8p-4 0xD.233778d1382b8p-4 0xD.2e66ccd74b91p-4 0xD.3f5e6a30ac3cp-4 0xD.5620d174f023p-4 0xD.72b06c1baa11p-4 0xD.950eb4b125b4p-4 0xD.bd3b1e67b3728p-4 0xD.eb31b62bb37b8p-4 0xE.1ee977175c89p-4 0xE.58524c8922528p-4 0xE.9752bd7975388p-4 0xE.dbc53f4e8b8p-4 0xF.257532b80e368p-4 0xF.741b9377e6998p-4 0xF.c75b6cc881d78p-4 0x1.01ebe2f8d5f82p+0 0x1.079b015abad9cp+0 0x1.0d77cce66d8bp+0 0x1.1374cc1635733p+0 0x1.19823472ac36bp+0 0x1.1f8de43ed55b5p+0 0x1.25837980a5f2ap+0 0x1.2b4c8d53c34c3p+0 0x1.30d1192abe21p+0 0x1.35f8092401109p+0 0x1.3aa7fad237bfcp+0 0x1.3ec822f81aae2p+0 0x1.42414f364c7cdp+0 0x1.44fef34dbaf66p+0 0x1.46f02d5e63529p+0 0x1.4808aa73bd234p+0 0x1.4841558381405p+0 0x1.4798bf09c7b2dp+0 0x1.4613324920145p+0 0x1.43ba75e552808p+0 0x1.409d3ea301ae4p+0 0x1.3cce63043dc89p+0 0x1.3863e4004919ep+0 0x1.3375e180f9e35p+0 0x1.2e1d909afcdbfp+0 0x1.2874462e98b13p+0 0x1.2292a3b175f54p+0 0x1.1c8fee563fabep+0 0x1.16819382a0c05p+0 0x1.107ad928092c2p+0 0x1.0a8cb570d8828p+0 0x1.04c5c754dc89p+0 0xF.f3268e6a953bp-4 0xF.9dcd445bf398p-4 0xF.4cd54cf53b9ap-4 0xF.00a7f26f5a0cp-4 0xE.b996bccc70958p-4 0xE.77df10bdbf54p-4 0xE.3bada0200407p-4 0xE.052194fc962fp-4 0xD.d44f6a1a9efap-4 0xD.a9436bb31dc48p-4 0xD.8403e01ff906p-4 0xD.6492dbc793938p-4 0xD.4aefc578786d8p-4 0xD.3718913eceeep-4 0xD.290ab7c4001p-4 0xD.20c3efbd5c6ep-4 0xD.1e42adff7104p-4 0xD.21866f9bc2fbp-4 0xD.2a8fd017338p-4 0xD.39606c5b0f3d8p-4 0xD.4dfa9190aee98p-4 0xD.6860b5ad4dd18p-4 0xD.8894b62094e5p-4 0xD.ae96d7efbbe9p-4 0xD.da6483a36c5fp-4 0xE.0bf6b6f3de698p-4 0xE.4340263d714p-4 0xE.802b08bf449ep-4 0xE.c2968cc388698p-4 0xF.0a53f472ea69p-4 0xF.5723619f6c618p-4 0xF.a8b05eaaf7ddp-4 0xF.fe8e3d22be4dp-4 0x1.058346fd8382ep+0 0x1.0b4fb15f0ea73p+0 0x1.11417fdd2a859p+0 0x1.1749c787837dp+0 0x1.1d574652dd6eap+0 0x1.23566e7921573p+0 0x1.2931939cb92f5p+0 0x1.2ed13feacc022p+0 0x1.341cb570cbaa7p+0 0x1.38fa9c8d8034ep+0 0x1.3d51dbe75fef7p+0 0x1.410a90fcbd04ap+0 0x1.440f1ae0b7eb4p+0 0x1.464d23f62a037p+0 0x1.47b6947e4a0cfp+0 0x1.4842577f710e1p+0 0x1.47ecde5e8c4d7p+0 0x1.46b855661798dp+0 0x1.44ac8398d2c93p+0 0x1.41d65945bdf16p+0 0x1.3e473953e7097p+0 0x1.3a140fc19004p+0 0x1.35544b6e252fdp+0 0x1.3020d1b27f1aep+0 0x1.2a92ffe2a280cp+0 0x1.24c3ca68a3884p+0 0x1.1ecb03bdb331ap+0 0x1.18bed013cd5fep+0 0x1.12b345c4acc2bp+0 0x1.0cba370003d8cp+0 0x1.06e31ede892a5p+0 0x1.013b2ada4a8b7p+0 0xF.bcd597d202c08p-4 0xF.6a2a7947ec498p-4 0xF.1c24621015c08p-4 0xE.d31d44e063bcp-4 0xE.8f599d81e442p-4 0xE.510bf4c5314f8p-4 0xE.185826794377p-4 0xD.e55658f7bf1p-4 0xD.b8159e4dfdc1p-4 0xD.909e3d1b260c8p-4 0xD.6ef3a34aa485p-4 0xD.53160745d2d5p-4 0xD.3d03bd6efbf08p-4 0xD.2cba480557ee8p-4 0xD.22372737c7548p-4 0xD.1d786e5eddcc8p-4 0xD.1e7d223d11388p-4 0xD.254562da1f7dp-4 0xD.31d26229ce25p-4 0xD.4426273e07d5p-4 0xD.5c431c56de4bp-4 0xD.7a2b64c666468p-4 0xD.9ddff66428a2p-4 0xD.c75f714b424b8p-4 0xD.f6a4aff7217b8p-4 0xE.2ba509b048a28p-4 0xE.664e41d58039p-4 0xE.a684202e7727p-4 0xE.ec1db171f2448p-4 0xF.36e233e5ca88p-4 0xF.8685badfc7ddp-4 0xF.daa59d4d8043p-4 0x1.032c4cf7bd4a7p+0 0x1.08e485709b754p+0 0x1.0ec7418bda631p+0 0x1.14c6851a8b16p+0 0x1.1ad201d929287p+0 0x1.20d7179182ed2p+0 0x1.26c0f324b963dp+0 0x1.2c78d3290f534p+0 0x1.31e6773a3b1dcp+0 0x1.36f0bc52c301fp+0 0x1.3b7e647d6da27p+0 0x1.3f770323c8ff7p+0 0x1.42c401bd12aa5p+0 0x1.4551ab7bb2223p+0 0x1.47102acfb0bcp+0 0x1.47f462221f2fcp+0 0x1.47f88abc79c2ep+0 0x1.471c8983ae572p+0 0x1.4565f0840e872p+0 0x1.42dfad23bbedp+0 0x1.3f996bb09248ep+0 0x1.3ba6c0680e1a8p+0 0x1.371e2ae806e55p+0 0x1.32180aa3cc154p+0 0x1.2cad99a05678bp+0 0x1.26f7ff0420b0cp+0 0x1.210f85ea3f691p+0 0x1.1b0aff65efbaep+0 0x1.14ff519297fa5p+0 0x1.0eff3179deb55p+0 0x1.091b02c57b1b8p+0 0x1.0360d69a90967p+0 0xF.ddc8272912de8p-4 0xF.897c805fc8e88p-4 0xF.39a8820a6d438p-4 0xE.eeafb3ebcb18p-4 0xE.a8debeceab56p-4 0xE.686eff3b2c74p-4 0xE.2d89e429453dp-4 0xD.f84c052665048p-4 0xD.c8c7e4dbc311p-4 0xD.9f085bd9a0348p-4 0xD.7b12ac5a455b8p-4 0xD.5ce842bb7757p-4 0xD.448828192c538p-4 0xD.31f02d17ff358p-4 0xD.251dd2d1c892p-4 0xD.1e0ef734584f8p-4 0xD.1cc249252c9c8p-4 0xD.213787856f428p-4 0xD.2b6f8cd6fde3p-4 0xD.3b6c27d75cbbp-4 0xD.512fbff680008p-4 0xD.6cbcc32b0c218p-4 0xD.8e14d95bc78b8p-4 0xD.b537d87ae86fp-4 0xD.e222739f8f5bp-4 0xE.14cc9f0a2c92p-4 0xE.4d27a34490c2p-4 0xE.8b1bdab77f55p-4 0xE.ce86176e839bp-4 0xF.1734b2b5ab55p-4 0xF.64e44e292affp-4 0xF.b73c5615b455p-4 0x1.00dcb5ff15437p+0 0x1.068038d506012p+0 0x1.0c5372bb7e182p+0 0x1.12495db2bf897p+0 0x1.1852a96abd386p+0 0x1.1e5db08600066p+0 0x1.245689b8a20fap+0 0x1.2a273bc01cbb9p+0 0x1.2fb81a1c80d29p+0 0x1.34f04e3503b4cp+0 0x1.39b68d0f6bb7bp+0 0x1.3df1f51acb98ap+0 0x1.418b0a2b2441cp+0 0x1.446cc05bd15dcp+0 0x1.46858214b3a55p+0 0x1.47c81ae4b0267p+0 0x1.482c711f87995p+0 0x1.47affb90be808p+0 0x1.4655e6e58df7p+0 0x1.4426e6cb187bbp+0 0x1.4130b7c73c485p+0 0x1.3d855f01dd1cap+0 0x1.393a3b37cce2cp+0 0x1.3466fd17c8673p+0 0x1.2f249d2cf627fp+0 0x1.298c62ac4647fp+0 0x1.23b709d7f2de5p+0 0x1.1dbc133a0c326p+0 0x1.17b13fa1f1b58p+0 0x1.11aa38474149bp+0 0x1.0bb85f171badap+0 0x1.05eac1162005ep+0 0x1.004e23cc0c18dp+0 0xF.aed26a08cf6cp-4 0xF.5d071a4133f08p-4 0xF.0feec302b48c8p-4 0xE.c7df6e206ed8p-4 0xE.851a587f833e8p-4 0xE.47cf69691a71p-4 0xE.102068effe7ap-4 0xD.de23e69c76d28p-4 0xD.b1e7c98ea03a8p-4 0xD.8b7388f51c3b8p-4 0xD.6aca0f75e6dd8p-4 0xD.4feb4e5e8191p-4 0xD.3ad5867c3697p-4 0xD.2b864cac06f7p-4 0xD.21fb4fc399318p-4 0xD.1e32e49a71188p-4 0xD.202c5bd99a6e8p-4 0xD.27e823ea9e458p-4 0xD.3567b7f8d40ap-4 0xD.48ad5b89389p-4 0xD.61bba0c2866cp-4 0xD.8094b627cb59p-4 0xD.a5397755213bp-4 0xD.cfa83b58bb2e8p-4 0xD.ffdb5aab4ead8p-4 0xE.35c766beddb7p-4 0xE.71590dd4d1288p-4 0xE.b272a796318f8p-4 0xE.f8e96a1b49878p-4 0xF.44824c0e7591p-4 0xF.94ee9fc55eabp-4 0xF.e9c87ce2a1db8p-4 0x1.0428f1a7dbcdbp+0 0x1.09ea34ad0ae93p+0 0x1.0fd445a671ee3p+0 0x1.15d8da677908ep+0 0x1.1be754e43333ep+0 0x1.21ecc6ef54c8dp+0 0x1.27d415c82dd42p+0 0x1.2d8644007c1ep+0 0x1.32eae68e7548fp+0 0x1.37e8c6edb1c98p+0 0x1.3c66b004bcbf8p+0 0x1.404c5e6344ca2p+0 0x1.438386eb0def2p+0 0x1.45f8e1efaf3d8p+0 0x1.479d25517818ep+0 0x1.4865d70058bddp+0 0x1.484de34a0bcfap+0 0x1.4755e76a5f30bp+0 0x1.4584286bd998ep+0 0x1.42e4375412cdcp+0 0x1.3f864c5976f3ep+0 0x1.3b7e6a01d92d5p+0 0x1.36e35d7805fadp+0 0x1.31cdb2ad65bd7p+0 0x1.2c56b12d6d83dp+0 0x1.2697729887c72p+0 0x1.20a81e863bdap+0 0x1.1a9f5210e811ep+0 0x1.1491b456b6f63p+0 0x1.0e91b54f4933fp+0 0x1.08af71aa361f2p+0 0x1.02f8b4f735d9bp+0 0xF.d7912eb95715p-4 0xF.83a10ec889c6p-4 0xF.34359d472e5ap-4 0xE.e9af6f53493cp-4 0xE.a458a74494a58p-4 0xE.6468827bc0728p-4 0xE.2a06b02998128p-4 0xD.f54e5dcdfd32p-4 0xD.c650ef53f6cb8p-4 0xD.9d185f5e8c188p-4 0xD.79a948ed0477p-4 0xD.5c049e5a2f3ep-4 0xD.44291343212ep-4 0xD.32143f6c11a68p-4 0xD.25c3808c65b78p-4 0xD.1f34a03d2207p-4 0xD.1e6642410d22p-4 0xD.23581e22c76cp-4 0xD.2e0b05c9a362p-4 0xD.3e80b93b12f8p-4 0xD.54bb86520da88p-4 0xD.70bdb1d58da9p-4 0xD.9288a6130f2ep-4 0xD.ba1be20ea7ab8p-4 0xD.e773a3943d67p-4 0xE.1a8746235be18p-4 0xE.53475104a0fep-4 0xE.919b3016f2a8p-4 0xE.d55e955cc7258p-4 0xF.1e5e8564d8b18p-4 0xF.6c5616ba2f4dp-4 0xF.beeaf4f407c9p-4 0x1.015a9c30a5a0bp+0 0x1.07002864929e3p+0 0x1.0cd45534156bp+0 0x1.12c9f8779f43p+0 0x1.18d19ebb288c3p+0 0x1.1ed982899c5b3p+0 0x1.24cd9ff645edep+0 0x1.2a97eb46a0145p+0 0x1.3020b077bae5p+0 0x1.354f1f084cea9p+0 0x1.3a0a01de0f1bbp+0 0x1.3e389e6df0306p+0 0x1.41c3b0f0b1dd3p+0 0x1.4496761acc2cbp+0 0x1.469fae79d718ap+0 0x1.47d2854217a2dp+0 0x1.482744c824fcap+0 0x1.479bc67577fa8p+0 0x1.463392746af9cp+0 0x1.43f7abaf967edp+0 0x1.40f60db2a8084p+0 0x1.3d40e9fd376f3p+0 0x1.38edb8223b1edp+0 0x1.34142edcf3ccp+0 0x1.2ecd3bf8fd41p+0 0x1.29320e00c29e4p+0 0x1.235b3dfaa1183p+0 0x1.1d602212c8238p+0 0x1.17564cce808a7p+0 0x1.115137f539c09p+0 0x1.0b6217172a344p+0 0x1.0597cb94400a9p+0 0xF.ffef3208f2d88p-4 0xF.aa209c00d4b48p-4 0xF.58998cb8e53cp-4 0xF.0bc6d8286727p-4 0xE.c3fd2c284fc48p-4 0xE.817ca9034c278p-4 0xE.4474515d7ea2p-4 0xE.0d0538c51f388p-4 0xD.db4562a0dc9a8p-4 0xD.af424b01b95f8p-4 0xD.89031868ce38p-4 0xD.688a793769cp-4 0xD.4dd831a553ab8p-4 0xD.38ea6018d0b9p-4 0xD.29be7de4016p-4 0xD.205221f9d4c4p-4 0xD.1ca38a5242338p-4 0xD.1eb1ef95ca4bp-4 0xD.267da55db32f8p-4 0xD.340807f464fp-4 0xD.47533716ce86p-4 0xD.60619bd23ee6p-4 0xD.7f353647f578p-4 0xD.a3ceaef2b5d68p-4 0xD.ce2c261ae863p-4 0xD.fe47bb9428ecp-4 0xE.3415c8d7f4fbp-4 0xE.6f82c84e85a3p-4 0xE.b070e661c27ap-4 0xE.f6b53c25e2978p-4 0xF.4214b85947ee8p-4 0xF.9240c29c3fd48p-4 0xF.e6d3ae5d88fd8p-4 0x1.03f4d1f3d6b2p+0 0x1.09b0e8f762dbdp+0 0x1.0f95839935a41p+0 0x1.15946b8226461p+0 0x1.1b9d1bdedef6dp+0 0x1.219cc54aef3fcp+0 0x1.277e713021d5dp+0 0x1.2d2b4b07c0bb1p+0 0x1.328b143dac169p+0 0x1.3784c48ed625ep+0 0x1.3bff54a10b0dfp+0 0x1.3fe2ab85dc864p+0 0x1.4318a26fdcab8p+0 0x1.458e0cef555c9p+0 0x1.4733b08fbc2b9p+0 0x1.47ff159684626p+0 0x1.47eb1c8a1920cp+0 0x1.46f8491d5b36bp+0 0x1.452cba8c7a1cep+0 0x1.4293d23d0ee23p+0 0x1.3f3d9214dd905p+0 0x1.3b3dc3091164ap+0 0x1.36aaf8d3f7f99p+0 0x1.319d8912fcfaep+0 0x1.2c2e8a7731f4ep+0 0x1.2676ecdf4d691p+0 0x1.208eb617bba07p+0 0x1.1a8c6995f0fe3p+0 0x1.14849c9bc78e2p+0 0x1.0e89b449df712p+0 0x1.08abc87c665acp+0 0x1.02f8a4d59281fp+0 0xF.d7be0e4b0fd5p-4 0xF.83f08a4b49e68p-4 0xF.349cf546120cp-4 0xE.ea247b009f668p-4 0xE.a4d1dab08ef8p-4 0xE.64dcece294fbp-4 0xE.2a6df460d8e78p-4 0xD.f5a0a690a886p-4 0xD.c686e0e19d8ep-4 0xD.9d2b079b3bf3p-4 0xD.79920ef1af558p-4 0xD.5bbd32322c2b8p-4 0xD.43ab5e6bb5cf8p-4 0xD.315a568e705d8p-4 0xD.24c796d870b3p-4 0xD.1df0fcc29c158p-4 0xD.1cd537a4b4dbp-4 0xD.217405143c278p-4 0xD.2bce3aad096ep-4 0xD.3be59d8d5bb1p-4 0xD.51bc86679e3e8p-4 0xD.6d554faf8b72p-4 0xD.8eb18a263528p-4 0xD.b5d0f2f4d9fa8p-4 0xD.e2b025bcb161p-4 0xE.154704a754048p-4 0xE.4d86d0c9db71p-4 0xE.8b57ee544b22p-4 0xE.ce97525e235f8p-4 0xF.17139c03e2428p-4 0xF.6489e05a7df9p-4 0xF.b6a238dba7d4p-4 0x1.00cec2e9d8786p+0 0x1.066db29fa1c51p+0 0x1.0c3c31deef3c3p+0 0x1.122d5b7987ba6p+0 0x1.183206b1ff2eap+0 0x1.1e38bc5bd0571p+0 0x1.242dc749de652p+0 0x1.29fb66e7cb06ep+0 0x1.2f8a29d0b6d72p+0 0x1.34c17409be62ap+0 0x1.3988311e81abcp+0 0x1.3dc5add6fdf73p+0 0x1.41628ffc3c222p+0 0x1.4449dd54d3306p+0 0x1.4669fe95cc10fp+0 0x1.47b5a87444abep+0 0x1.4824952172ecfp+0 0x1.47b3fbab5870dp+0 0x1.4666b8cd2a525p+0 0x1.444524d631927p+0 0x1.415c9b2504158p+0 0x1.3dbebfca6640dp+0 0x1.398095ecc21cbp+0 0x1.34b97ca88bab1p+0 0x1.2f82283a8be55p+0 0x1.29f3aaa728f19p+0 0x1.24269a9fc80cdp+0 0x1.1e326219a527ep+0 0x1.182cb8c9fa1d9p+0 0x1.12294a38cb30ap+0 0x1.0c3983b917b02p+0 0x1.066c846e2ce42p+0 0x1.00cf28806679ap+0 0xF.b6c2886183b78p-4 0xF.64c46aa73332p-4 0xF.1768401c6e48p-4 0xE.cf05989dfeb6p-4 0xE.8bdf1668ea238p-4 0xE.4e25de3ffa88p-4 0xE.15fcc9ce37f8p-4 0xD.e37b4cc9f2af8p-4 0xD.b6b0056f0114p-4 0xD.8fa2f6af3c52p-4 0xD.6e576e544c938p-4 0xD.52cd9ba02d008p-4 0xD.3d03dc1dfc118p-4 0xD.2cf7c4993ee78p-4 0xD.22a6ebd67a85p-4 0xD.1e0f7bde73748p-4 0xD.1f308d9aa869p-4 0xD.260a5140f25fp-4 0xD.329e04b192bc8p-4 0xD.44edb785b4dfp-4 0xD.5cfbdb29ce228p-4 0xD.7aca9c0d18b9p-4 0xD.9e5affbe68aa8p-4 0xD.c7abc2d52ff5p-4 0xD.f6b7f0e24e3bp-4 0xE.2b753080ba75p-4 0xE.65d1be30c53dp-4 0xE.a5b21236c48b8p-4 0xE.eaee3092e1f9p-4 0xF.354ea6b2208a8p-4 0xF.8489411283228p-4 0xF.d83d8c148e94p-4 0x1.02ff13ed02203p+0 0x1.08b0cbceb69eep+0 0x1.0e8d7ecabb129p+0 0x1.14877afa45f08p+0 0x1.1a8ec5c9d4b63p+0 0x1.20911a5b063e5p+0 0x1.267a05a82942dp+0 0x1.2c3326f99febcp+0 0x1.31a499d060a43p+0 0x1.36b58bcd898bap+0 0x1.3b4cfd4d40bafp+0 0x1.3f52a697ed0cep+0 0x1.42aff6379047p+0 0x1.455117eecae05p+0 0x1.4725eff90385cp+0 0x1.4822f4919d709p+0 0x1.4841d0f3188dp+0 0x1.4781c1405bbddp+0 0x1.45e79dac1dcd5p+0 0x1.437d93ae9aaacp+0 0x1.405294c91c4eep+0 0x1.3c7989c593c84p+0 0x1.38085e67ad008p+0 0x1.3316fb8ae47bcp+0 0x1.2dbe44b714ee7p+0 0x1.28172ade1c1e6p+0 0x1.2239e1208d7abp+0 0x1.1c3d3b1eed4ep+0 0x1.163637578cec6p+0 0x1.1037b3f282357p+0 0x1.0a52496d6bf53p+0 0x1.049444de3ca14p+0 0xF.f09bad7e0cbbp-4 0xF.9bcac1e0d6d7p-4 0xF.4b53601db09ep-4 0xE.ff9c938b15a1p-4 0xE.b8f631118f9ep-4 0xE.779c5f2c5a8a8p-4 0xE.3bbaf0397dde8p-4 0xE.05707904441fp-4 0xD.d4d11724bc9e8p-4 0xD.a9e8e205ff5b8p-4 0xD.84be0673ba1d8p-4 0xD.65528fd6dccbp-4 0xD.4ba5e429830a8p-4 0xD.37b5f87a5a848p-4 0xD.298043e0d3f7p-4 0xD.2102763fcaa18p-4 0xD.1e3af750c21b8p-4 0xD.2129314fab1bp-4 0xD.29cda956999cp-4 0xD.3829e61bed37p-4 0xD.4c40246253258p-4 0xD.6612d70db5a3p-4 0xD.85a3ef88d5b48p-4 0xD.aaf3ea06ed4c8p-4 0xD.d600984ba455p-4 0xE.06c3a523222f8p-4 0xE.3d30cac0d5288p-4 0xE.7933b70feba2p-4 0xE.baad9ae53e8fp-4 0xF.0172644dfbf58p-4 0xF.4d45a94875f9p-4 0xF.9dd74f6cc12fp-4 0xF.f2c006b84cadp-4 0x1.04b7db9f714a3p+0 0x1.0a77025fd1655p+0 0x1.105d5d966bebp+0 0x1.165c9ef9653b4p+0 0x1.1c642e8f6c2adp+0 0x1.226130d1f8011p+0 0x1.283eac569b30ep+0 0x1.2de5d53973137p+0 0x1.333e82c718828p+0 0x1.382fd0f5d38f4p+0 0x1.3ca0eb23732aep+0 0x1.4079f88f64fabp+0 0x1.43a51dbab2c24p+0 0x1.460f810edde85p+0 0x1.47aa3de0e1726p+0 0x1.486b2ffb27815p+0 0x1.484d83e0f919cp+0 0x1.4751fcff7d87ep+0 0x1.457eea62b1343p+0 0x1.42dfcb2337264p+0 0x1.3f84ac2c4efb6p+0 0x1.3b814fcbeaf17p+0 0x1.36ec33b6ffbfdp+0 0x1.31dd8b5cdbb69p+0 0x1.2c6e42bf19b77p+0 0x1.26b71a36c1d85p+0 0x1.20cfe68a22e88p+0 0x1.1acefb6ca92c2p+0 0x1.14c8c1b7be3cp+0 0x1.0ecf76e009f93p+0 0x1.08f3109216e95p+0 0x1.03413df4edd3p+0 0xF.dc57fa1b4904p-4 0xF.8894fab277a7p-4 0xF.39453d35f3dfp-4 0xE.eec950eebca28p-4 0xE.a96b884c49ccp-4 0xE.696373c52af7p-4 0xE.2ed928c212b38p-4 0xD.f9e8414b3cba8p-4 0xD.caa28a29fcee8p-4 0xD.a1125bc8568c8p-4 0xD.7d3c9ea46ac3p-4 0xD.5f227f0e45d28p-4 0xD.46c2d579dff48p-4 0xD.341b4947eee98p-4 0xD.272933cb30e48p-4 0xD.1fea48b38af38p-4 0xD.1e5d08160a47p-4 0xD.2280fd1f2115p-4 0xD.2c56cb31a318p-4 0xD.3be009d9b4328p-4 0xD.511eee9c8a0cp-4 0xD.6c15c2595ed4p-4 0xD.8cc61eb3d1158p-4 0xD.b32feeeefa6cp-4 0xD.df502ed4590ep-4 0xE.111f61dd25dfp-4 0xE.488fbd067538p-4 0xE.858afebcb59cp-4 0xE.c7eff26c2a818p-4 0xF.0f8fa0d90222p-4 0xF.5c2a33c95ef18p-4 0xF.ad6b9b2207edp-4 0x1.002e80ba29985p+0 0x1.05c187c0753f6p+0 0x1.0b857543f7aabp+0 0x1.116dd92dff2eep+0 0x1.176c0bd90c27ep+0 0x1.1d6f1ff9ec9p+0 0x1.2363ee2eb209dp+0 0x1.293540f3d1dd1p+0 0x1.2ecc26e534e28p+0 0x1.34106f450c044p+0 0x1.38e951a62812bp+0 0x1.3d3e3d5d243d7p+0 0x1.40f7c85728c81p+0 0x1.4400afc3dc50fp+0 0x1.4646d87c9bf4cp+0 0x1.47bc3a30f062ap+0 0x1.48579ff523939p+0 0x1.48152b557903ap+0 0x1.46f68c736978bp+0 0x1.4502e94215aa3p+0 0x1.424676832b306p+0 0x1.3ed1cd40a0eb9p+0 0x1.3ab90dd8190e3p+0 0x1.3612e55a6355ap+0 0x1.30f78ab3c1302p+0 0x1.2b7fc70f682a8p+0 0x1.25c418eb54a44p+0 0x1.1fdbfc481413dp+0 0x1.19dd5d3453774p+0 0x1.13dc355d70f6bp+0 0x1.0dea51bdca22cp+0 0x1.08173b20e7e71p+0 0x1.02703af6a576cp+0 0xF.d00759f1c87f8p-4 0xF.7d113b81ce24p-4 0xF.2e974c0cee378p-4 0xE.e4f6668e5e168p-4 0xE.a075cec3fdce8p-4 0xE.614a9d5da3d18p-4 0xE.279af5daadedp-4 0xD.f380f458a5438p-4 0xD.c50d4a1a239dp-4 0xD.9c4985c446bd8p-4 0xD.793a08912dfcp-4 0xD.5bdfac5e6a958p-4 0xD.44391fe9d8abp-4 0xD.3243ff0dae108p-4 0xD.25fdac9f6364p-4 0xD.1f63f2f02daa8p-4 0xD.1e756ef84321p-4 0xD.2331c90d0b768p-4 0xD.2d99bcbac4a7p-4 0xD.3daef003eec9p-4 0xD.537398f105c3p-4 0xD.6ee9ef0e523a8p-4 0xD.90136542823ep-4 0xD.b6efa7624237p-4 0xD.e37b56250bfp-4 0xE.15ae7bc8ff0dp-4 0xE.4d7ab3f59bb9p-4 0xE.8ac90283c4608p-4 0xE.cd77570672b1p-4 0xF.1555be991f6e8p-4 0xF.62234af3cb3cp-4 0xF.b38abd69ab4a8p-4 0x1.0091f0e895bbap+0 0x1.06257f7a5766p+0 0x1.0be8eb255c534p+0 0x1.11cfb323ca3ebp+0 0x1.17cb22d914589p+0 0x1.1dca456d0f7dcp+0 0x1.23b9f325c569fp+0 0x1.2984ff1cda04ap+0 0x1.2f148b06e2731p+0 0x1.345084cdfd813p+0 0x1.39204ea1ab2e5p+0 0x1.3d6b8de930fe3p+0 0x1.411b1892371b3p+0 0x1.4419f3205ca67p+0 0x1.46564d83f3e52p+0 0x1.47c26a03d7e7bp+0 0x1.4855593e12cep+0 0x1.480b78de1153p+0 0x1.46e6a80ba0eabp+0 0x1.44ee2c1194db3p+0 0x1.422e482033c7ap+0 0x1.3eb792f952bd3p+0 0x1.3a9e1b7abb64ap+0 0x1.35f87080f8b57p+0 0x1.30dea136c441ap+0 0x1.2b6948dd6acfdp+0 0x1.25b0b52776806p+0 0x1.1fcc314aed8p+0 0x1.19d17adeee125p+0 0x1.13d4611ba0d33p+0 0x1.0de68b98433eep+0 0x1.08176351704f4p+0 0x1.0274178b3f77ap+0 0xF.d07b7d660df68p-4 0xF.7db5cdd23f03p-4 0xF.2f65a6573d6a8p-4 0xE.e5e75f0b34d8p-4 0xE.a181e68c4817p-4 0xE.626a23ef3a58p-4 0xE.28c62364a012p-4 0xD.f4affc076c58p-4 0xD.c63865aa32a08p-4 0xD.9d68fb995ebf8p-4 0xD.7a462d7bfd1e8p-4 0xD.5cd0e21f588dp-4 0xD.4507d164988f8p-4 0xD.32e89b08b757p-4 0xD.26709fd717b38p-4 0xD.1f9da23893bep-4 0xD.1e6e3222a936p-4 0xD.22e1e748f6448p-4 0xD.2cf96b335e32p-4 0xD.3cb6538c84f98p-4 0xD.521acbab9ba6p-4 0xD.6d290b15f1a2p-4 0xD.8de295866b7dp-4 0xD.b4474004fe38p-4 0xD.e053f5d73f978p-4 0xE.120137b686318p-4 0xE.49414fec9cee8p-4 0xE.85fe36f7328ap-4 0xE.c8172662d8b4p-4 0xF.0f5ddb0376c08p-4 0xF.5b938ce37ef68p-4 0xF.ac65aa8c1a37p-4 0x1.0016a6eea4363p+0 0x1.05a1d7525a984p+0 0x1.0b5dc7c046c8ap+0 0x1.113e49a3e3ea4p+0 0x1.17350350e9cebp+0 0x1.1d31618411072p+0 0x1.2320a17dca52ap+0 0x1.28edfa3cad199p+0 0x1.2e82ea960682dp+0 0x1.33c7b020ec3fap+0 0x1.38a3e7fc9cdccp+0 0x1.3cff567bb32b4p+0 0x1.40c2cdf6a74ddp+0 0x1.43d9280a58d24p+0 0x1.4630401eecf4fp+0 0x1.47b9db273cbbep+0 0x1.486c67e8a4a12p+0 0x1.4843854341995p+0 0x1.474040de6165fp+0 0x1.456907b2981a1p+0 0x1.42c94a133ce66p+0 0x1.3f70dcbbd689bp+0 0x1.3b7326bbade02p+0 0x1.36e62ff78bd32p+0 0x1.31e1a5009c40bp+0 0x1.2c7de36231d53p+0 0x1.26d31deb03c09p+0 0x1.20f8a3b8f181ap+0 0x1.1b044fd1bfe89p+0 0x1.150a228eb27afp+0 0x1.0f1c028a09a4dp+0 0x1.0949a045fe3b9p+0 0x1.03a07666a56bbp+0 0xF.e2bdfe834a078p-4 0xF.8f53dfcbd225p-4 0xF.40427f0caa98p-4 0xE.f5ea0662feb58p-4 0xE.b094c35174358p-4 0xE.707a837f2c178p-4 0xE.35c3c1de754p-4 0xE.008c910e5ad68p-4 0xD.d0e7387788008p-4 0xD.a6de8011b49dp-4 0xD.8277ab387ae8p-4 0xD.63b425d6bdacp-4 0xD.4a92e8ce90cfp-4 0xD.37119b2f50d2p-4 0xD.292d75c5e3918p-4 0xD.20e3ee1044f28p-4 0xD.1e332cc592c68p-4 0xD.211a531486e98p-4 0xD.299990897b27p-4 0xD.37b20a4ad0a88p-4 0xD.4b659313b2d7p-4 0xD.64b632156001p-4 0xD.83a575bb396ep-4 0xD.a8338e45fa2ap-4 0xD.d25e2b644b9b8p-4 0xE.021f17780e858p-4 0xE.376a8b3fa9af8p-4 0xE.722d3554e69ap-4 0xE.b249f29f73ee8p-4 0xE.f79737c41bf28p-4 0xF.41dc30178d17p-4 0xF.90cd9d0132458p-4 0xF.e40a894f9f74p-4 0x1.03b18eee9292p+0 0x1.095627a63cf75p+0 0x1.0f231a6e3be2p+0 0x1.150af7c115ff3p+0 0x1.1afe246393422p+0 0x1.20eadab1d73a3p+0 0x1.26bd481567cabp+0 0x1.2c5fcc8903f95p+0 0x1.31bb60aed2c29p+0 0x1.36b8248e3dee3p+0 0x1.3b3e158d754e4p+0 0x1.3f35e5d9aca4bp+0 0x1.4289eaa3f4425p+0 0x1.4527120fd8a81p+0 0x1.46fdce4442463p+0 0x1.4802e1923e495p+0 0x1.482ff8b26872cp+0 0x1.478403ddad3cp+0 0x1.460345a3c3672p+0 0x1.43b715f7c174dp+0 0x1.40ad5fc134971p+0 0x1.3cf7e60ea91a3p+0 0x1.38ab62c3f39dp+0 0x1.33de92b81d649p+0 0x1.2ea942a68878ap+0 0x1.29236d92313e2p+0 0x1.2364790516e1cp+0 0x1.1d8296cc9becbp+0 0x1.17924f39547d3p+0 0x1.11a633094169ep+0 0x1.0bceb14981e44p+0 0x1.061a0bb786902p+0 0x1.0094635e0b722p+0 0xF.b47d7234b445p-4 0xF.63cae7fa55e88p-4 0xF.1798b65a23b48p-4 0xE.d039f578364fp-4 0xE.8dee099ab549p-4 0xE.50e3d4ea58088p-4 0xE.193cb0601e8ap-4 0xD.e70f1de9a7c3p-4 0xD.ba692d02af14p-4 0xD.935290333fbap-4 0xD.71ce6560b33cp-4 0xD.55dcb50145f2p-4 0xD.3f7bad56bd7b8p-4 0xD.2ea89f212907p-4 0xD.2360c0f76ad98p-4 0xD.1da1bdcbfd7ep-4 0xD.1d6a123a7f5ep-4 0xD.22b93b267bb1p-4 0xD.2d8fb7079d7p-4 0xD.3deeda0896f6p-4 0xD.53d873e7fa6a8p-4 0xD.6f4e456049cep-4 0xD.905141cbd9d48p-4 0xD.b6e098d2ec71p-4 0xD.e2f8834de96a8p-4 0xE.1490ce4244bbp-4 0xE.4b9b1f27f44c8p-4 0xE.8800edac4466p-4 0xE.c9a1312e1321p-4 0xF.104dc381c9e8p-4 0xF.5bc87f78fa568p-4 0xF.abc0287e93ef8p-4 0xF.ffcd318e22778p-4 0x1.0576e84f10cf6p+0 0x1.0b2067b45e087p+0 0x1.10ed83eba607dp+0 0x1.16d05e5d31bc8p+0 0x1.1cb8f9da7f3c9p+0 0x1.229544374b1fbp+0 0x1.28513cd743951p+0 0x1.2dd73d7ac32bcp+0 0x1.331068f7baba3p+0 0x1.37e540eab6c3dp+0 0x1.3c3e5fd1dbe7ap+0 0x1.400550b2132d2p+0 0x1.432578db736a8p+0 0x1.458d045001267p+0 0x1.472dc284089a5p+0 0x1.47fde0656980cp+0 0x1.47f86e4711ac3p+0 0x1.471da480718ffp+0 0x1.4572dfcc8231ap+0 0x1.430255ccbf8f9p+0 0x1.3fda895c74f48p+0 0x1.3c0d8c6e133b9p+0 0x1.37b0211d824b5p+0 0x1.32d8cd0c3525fp+0 0x1.2d9ef1149b9dfp+0 0x1.2819f46bdc4a4p+0 0x1.22608e225c417p+0 0x1.1c88336913d6ap+0 0x1.16a4acc0b6dc4p+0 0x1.10c7d0b7a0d96p+0 0x1.0b01605712f6bp+0 0x1.055effddd7c6dp+0 0xF.fec45c6f0bccp-4 0xF.ab2da2bad9f98p-4 0xF.5baa119274ce8p-4 0xF.109eb3dd9a37p-4 0xE.ca5a93b637d68p-4 0xE.8919ecc74a508p-4 0xE.4d093bce8fb7p-4 0xE.16481604b29ep-4 0xD.e4ebbbe644428p-4 0xD.b9016175a29cp-4 0xD.92902ace410fp-4 0xD.719adf119e56p-4 0xD.562155a524e28p-4 0xD.4021a2aff48b8p-4 0xD.2f990807897d8p-4 0xD.2484af7610838p-4 0xD.1ee232a56812p-4 0xD.1eaff41cde258p-4 0xD.23ed4bbc3a9cp-4 0xD.2e9a880528b7p-4 0xD.3eb8c4613232p-4 0xD.54499370cb8p-4 0xD.6f4e7b59d28cp-4 0xD.8fc8410d70d7p-4 0xD.b5b5fea637108p-4 0xD.e11400649f16p-4 0xE.11da638e566bp-4 0xE.47fb72b135508p-4 0xE.8361bbb5464e8p-4 0xE.c3edddfbfa418p-4 0xF.097411c9014cp-4 0xF.53b96ea3ce4f8p-4 0xF.a270fc8d3bde8p-4 0xF.f538a400a80fp-4 0x1.04b961ad4acecp+0 0x1.0a4f3f800015ap+0 0x1.1009f257e14cbp+0 0x1.15dc4f4fd496fp+0 0x1.1bb7227f79325p+0 0x1.2189343fc98ffp+0 0x1.273f68d5e49dcp+0 0x1.2cc4ff9eae4cbp+0 0x1.3203f57fbc17ep+0 0x1.36e58c2024008p+0 0x1.3b52f440c64d7p+0 0x1.3f3615a8789a1p+0 0x1.427a6ae443c42p+0 0x1.450de330062f4p+0 0x1.46e1b9efafffbp+0 0x1.47eb31e6d88efp+0 0x1.4824235340de7p+0 0x1.478b4f5af2253p+0 0x1.46247090bbf98p+0 0x1.43f806ec9826fp+0 0x1.4112e47213a5p+0 0x1.3d8585c77f07dp+0 0x1.3963464fc0432p+0 0x1.34c1816937fdbp+0 0x1.2fb6b23607835p+0 0x1.2a59a11e67fb4p+0 0x1.24c0aab497016p+0 0x1.1f01277cc8603p+0 0x1.192ef80507ddbp+0 0x1.135c3530a9df5p+0 0x1.0d9901ea8189cp+0 0x1.07f379af3188fp+0 0x1.0277b67d0eba2p+0 0xF.d2fe888b87188p-4 0xF.8247a6a77494p-4 0xF.35c3d1f350e88p-4 0xE.edc98066e7068p-4 0xE.aa9b9dd0ebfc8p-4 0xE.6c6c87e5946c8p-4 0xE.3360de38524e8p-4 0xD.ff9216b224008p-4 0xD.d110ce236a8dp-4 0xD.a7e6d1cb46ef8p-4 0xD.8418e256a6afp-4 0xD.65a833367c94p-4 0xD.4c93aa85554dp-4 0xD.38d8e6472ce2p-4 0xD.2a750bcfb346p-4 0xD.216565b52847p-4 0xD.1da7d40917608p-4 0xD.1f3b11b4cbbc8p-4 0xD.261ed0df298d8p-4 0xD.3253af39dd0a8p-4 0xD.43db0206bd228p-4 0xD.5ab6789cd2238p-4 0xD.76e7933801a1p-4 0xD.986eeafa4bdap-4 0xD.bf4b4748cef18p-4 0xD.eb787c2dc0148p-4 0xE.1cee0d3e8e36p-4 0xE.539d90d6323ap-4 0xE.8f70d06c8b5bp-4 0xE.d047a4ab59d4p-4 0xF.15f58ed6d3e5p-4 0xF.603f1575daac8p-4 0xF.aed6f01bbd5bp-4 0x1.0015b15fa3d61p+0 0x1.05751cc824dfdp+0 0x1.0b026dea5548p+0 0x1.10b2931b65b92p+0 0x1.16788f9788afdp+0 0x1.1c456d8013eddp+0 0x1.220843d878cddp+0 0x1.27ae55d533b66p+0 0x1.2d23504c5c243p+0 0x1.3251a8d3e9d2p+0 0x1.37231ffab2acfp+0 0x1.3b816510d21b1p+0 0x1.3f56d64f433fcp+0 0x1.428f543b67c42p+0 0x1.45191b6eb24c4p+0 0x1.46e5951df0f56p+0 0x1.47ea0d7c81f3bp+0 0x1.48203fdfced5ep+0 0x1.4786ab7e2e164p+0 0x1.4620a887e354dp+0 0x1.43f63b80febb9p+0 0x1.4113ab3f873a3p+0 0x1.3d88e3bfbbe5dp+0 0x1.3968b4445904dp+0 0x1.34c7f96c072cep+0 0x1.2fbcc3eba9909p+0 0x1.2a5d8abf3ce94p+0 0x1.24c0746e9074cp+0 0x1.1efabf23ffd85p+0 0x1.19204b6bfc6c2p+0 0x1.13434a029b332p+0 0x1.0d740a65549aep+0 0x1.07c0e60f37388p+0 0x1.0236434b1ef7dp+0 0xF.cdeaa3f78da28p-4 0xF.7c2e713ca32fp-4 0xF.2ea34a2d318ep-4 0xE.e5a6bebd6d48p-4 0xE.a183542a1efp-4 0xE.6273902579f9p-4 0xE.28a4e35afa508p-4 0xD.f43a639ce7818p-4 0xD.c54f4d5ea0b48p-4 0xD.9bf949b4bbb88p-4 0xD.784a7a28088a8p-4 0xD.5a534e7eda42p-4 0xD.42242a7d63a78p-4 0xD.2fcee2c1c4b2p-4 0xD.236818814fc98p-4 0xD.1d087c37eddep-4 0xD.1ccdff74e2458p-4 0xD.22dcfdf662ae8p-4 0xD.2f61664e44c98p-4 0xD.428fea67a6268p-4 0xD.5ca7408723be8p-4 0xD.7df17dd29ee48p-4 0xD.a6c594201c0c8p-4 0xD.d788fdcb8128p-4 0xE.10b1a3b1cd87p-4 0xE.52c80b42a7ac8p-4 0xE.9e69dcf93fd28p-4 0xE.f44cd69db7bap-4 0xF.5542409d31ff8p-4 0xF.c23b02cb3632p-4 0x1.03c4c7b492f6cp+0 0x1.0c4b6428852cdp+0 0x1.15ce911ea759p+0 0x1.2068f102b3da9p+0 0x1.2c395d8742ddbp+0 0 ^819 0x1.2c395d8742ddbp+0 0x1.2068f102b3da9p+0 0x1.15ce911ea759p+0 0x1.0c4b6428852cdp+0 0x1.03c4c7b492f6cp+0 0xF.c23b02cb3632p-4 0xF.5542409d31ff8p-4 0xE.f44cd69db7bap-4 0xE.9e69dcf93fd28p-4 0xE.52c80b42a7ac8p-4 0xE.10b1a3b1cd87p-4 0xD.d788fdcb8128p-4 0xD.a6c594201c0c8p-4 0xD.7df17dd29ee48p-4 0xD.5ca7408723be8p-4 0xD.428fea67a6268p-4 0xD.2f61664e44c98p-4 0xD.22dcfdf662ae8p-4 0xD.1ccdff74e2458p-4 0xD.1d087c37eddep-4 0xD.236818814fc98p-4 0xD.2fcee2c1c4b2p-4 0xD.42242a7d63a78p-4 0xD.5a534e7eda42p-4 0xD.784a7a28088a8p-4 0xD.9bf949b4bbb88p-4 0xD.c54f4d5ea0b48p-4 0xD.f43a639ce7818p-4 0xE.28a4e35afa508p-4 0xE.6273902579f9p-4 0xE.a183542a1efp-4 0xE.e5a6bebd6d48p-4 0xF.2ea34a2d318ep-4 0xF.7c2e713ca32fp-4 0xF.cdeaa3f78da28p-4 0x1.0236434b1ef7dp+0 0x1.07c0e60f37388p+0 0x1.0d740a65549aep+0 0x1.13434a029b332p+0 0x1.19204b6bfc6c2p+0 0x1.1efabf23ffd85p+0 0x1.24c0746e9074cp+0 0x1.2a5d8abf3ce94p+0 0x1.2fbcc3eba9909p+0 0x1.34c7f96c072cep+0 0x1.3968b4445904dp+0 0x1.3d88e3bfbbe5dp+0 0x1.4113ab3f873a3p+0 0x1.43f63b80febb9p+0 0x1.4620a887e354dp+0 0x1.4786ab7e2e164p+0 0x1.48203fdfced5ep+0 0x1.47ea0d7c81f3bp+0 0x1.46e5951df0f56p+0 0x1.45191b6eb24c4p+0 0x1.428f543b67c42p+0 0x1.3f56d64f433fcp+0 0x1.3b816510d21b1p+0 0x1.37231ffab2acfp+0 0x1.3251a8d3e9d2p+0 0x1.2d23504c5c243p+0 0x1.27ae55d533b66p+0 0x1.220843d878cddp+0 0x1.1c456d8013eddp+0 0x1.16788f9788afdp+0 0x1.10b2931b65b92p+0 0x1.0b026dea5548p+0 0x1.05751cc824dfdp+0 0x1.0015b15fa3d61p+0 0xF.aed6f01bbd5bp-4 0xF.603f1575daac8p-4 0xF.15f58ed6d3e5p-4 0xE.d047a4ab59d4p-4 0xE.8f70d06c8b5bp-4 0xE.539d90d6323ap-4 0xE.1cee0d3e8e36p-4 0xD.eb787c2dc0148p-4 0xD.bf4b4748cef18p-4 0xD.986eeafa4bdap-4 0xD.76e7933801a1p-4 0xD.5ab6789cd2238p-4 0xD.43db0206bd228p-4 0xD.3253af39dd0a8p-4 0xD.261ed0df298d8p-4 0xD.1f3b11b4cbbc8p-4 0xD.1da7d40917608p-4 0xD.216565b52847p-4 0xD.2a750bcfb346p-4 0xD.38d8e6472ce2p-4 0xD.4c93aa85554dp-4 0xD.65a833367c94p-4 0xD.8418e256a6afp-4 0xD.a7e6d1cb46ef8p-4 0xD.d110ce236a8dp-4 0xD.ff9216b224008p-4 0xE.3360de38524e8p-4 0xE.6c6c87e5946c8p-4 0xE.aa9b9dd0ebfc8p-4 0xE.edc98066e7068p-4 0xF.35c3d1f350e88p-4 0xF.8247a6a77494p-4 0xF.d2fe888b87188p-4 0x1.0277b67d0eba2p+0 0x1.07f379af3188fp+0 0x1.0d9901ea8189cp+0 0x1.135c3530a9df5p+0 0x1.192ef80507ddbp+0 0x1.1f01277cc8603p+0 0x1.24c0aab497016p+0 0x1.2a59a11e67fb4p+0 0x1.2fb6b23607835p+0 0x1.34c1816937fdbp+0 0x1.3963464fc0432p+0 0x1.3d8585c77f07dp+0 0x1.4112e47213a5p+0 0x1.43f806ec9826fp+0 0x1.46247090bbf98p+0 0x1.478b4f5af2253p+0 0x1.4824235340de7p+0 0x1.47eb31e6d88efp+0 0x1.46e1b9efafffbp+0 0x1.450de330062f4p+0 0x1.427a6ae443c42p+0 0x1.3f3615a8789a1p+0 0x1.3b52f440c64d7p+0 0x1.36e58c2024008p+0 0x1.3203f57fbc17ep+0 0x1.2cc4ff9eae4cbp+0 0x1.273f68d5e49dcp+0 0x1.2189343fc98ffp+0 0x1.1bb7227f79325p+0 0x1.15dc4f4fd496fp+0 0x1.1009f257e14cbp+0 0x1.0a4f3f800015ap+0 0x1.04b961ad4acecp+0 0xF.f538a400a80fp-4 0xF.a270fc8d3bde8p-4 0xF.53b96ea3ce4f8p-4 0xF.097411c9014cp-4 0xE.c3edddfbfa418p-4 0xE.8361bbb5464e8p-4 0xE.47fb72b135508p-4 0xE.11da638e566bp-4 0xD.e11400649f16p-4 0xD.b5b5fea637108p-4 0xD.8fc8410d70d7p-4 0xD.6f4e7b59d28cp-4 0xD.54499370cb8p-4 0xD.3eb8c4613232p-4 0xD.2e9a880528b7p-4 0xD.23ed4bbc3a9cp-4 0xD.1eaff41cde258p-4 0xD.1ee232a56812p-4 0xD.2484af7610838p-4 0xD.2f990807897d8p-4 0xD.4021a2aff48b8p-4 0xD.562155a524e28p-4 0xD.719adf119e56p-4 0xD.92902ace410fp-4 0xD.b9016175a29cp-4 0xD.e4ebbbe644428p-4 0xE.16481604b29ep-4 0xE.4d093bce8fb7p-4 0xE.8919ecc74a508p-4 0xE.ca5a93b637d68p-4 0xF.109eb3dd9a37p-4 0xF.5baa119274ce8p-4 0xF.ab2da2bad9f98p-4 0xF.fec45c6f0bccp-4 0x1.055effddd7c6dp+0 0x1.0b01605712f6bp+0 0x1.10c7d0b7a0d96p+0 0x1.16a4acc0b6dc4p+0 0x1.1c88336913d6ap+0 0x1.22608e225c417p+0 0x1.2819f46bdc4a4p+0 0x1.2d9ef1149b9dfp+0 0x1.32d8cd0c3525fp+0 0x1.37b0211d824b5p+0 0x1.3c0d8c6e133b9p+0 0x1.3fda895c74f48p+0 0x1.430255ccbf8f9p+0 0x1.4572dfcc8231ap+0 0x1.471da480718ffp+0 0x1.47f86e4711ac3p+0 0x1.47fde0656980cp+0 0x1.472dc284089a5p+0 0x1.458d045001267p+0 0x1.432578db736a8p+0 0x1.400550b2132d2p+0 0x1.3c3e5fd1dbe7ap+0 0x1.37e540eab6c3dp+0 0x1.331068f7baba3p+0 0x1.2dd73d7ac32bcp+0 0x1.28513cd743951p+0 0x1.229544374b1fbp+0 0x1.1cb8f9da7f3c9p+0 0x1.16d05e5d31bc8p+0 0x1.10ed83eba607dp+0 0x1.0b2067b45e087p+0 0x1.0576e84f10cf6p+0 0xF.ffcd318e22778p-4 0xF.abc0287e93ef8p-4 0xF.5bc87f78fa568p-4 0xF.104dc381c9e8p-4 0xE.c9a1312e1321p-4 0xE.8800edac4466p-4 0xE.4b9b1f27f44c8p-4 0xE.1490ce4244bbp-4 0xD.e2f8834de96a8p-4 0xD.b6e098d2ec71p-4 0xD.905141cbd9d48p-4 0xD.6f4e456049cep-4 0xD.53d873e7fa6a8p-4 0xD.3deeda0896f6p-4 0xD.2d8fb7079d7p-4 0xD.22b93b267bb1p-4 0xD.1d6a123a7f5ep-4 0xD.1da1bdcbfd7ep-4 0xD.2360c0f76ad98p-4 0xD.2ea89f212907p-4 0xD.3f7bad56bd7b8p-4 0xD.55dcb50145f2p-4 0xD.71ce6560b33cp-4 0xD.935290333fbap-4 0xD.ba692d02af14p-4 0xD.e70f1de9a7c3p-4 0xE.193cb0601e8ap-4 0xE.50e3d4ea58088p-4 0xE.8dee099ab549p-4 0xE.d039f578364fp-4 0xF.1798b65a23b48p-4 0xF.63cae7fa55e88p-4 0xF.b47d7234b445p-4 0x1.0094635e0b722p+0 0x1.061a0bb786902p+0 0x1.0bceb14981e44p+0 0x1.11a633094169ep+0 0x1.17924f39547d3p+0 0x1.1d8296cc9becbp+0 0x1.2364790516e1cp+0 0x1.29236d92313e2p+0 0x1.2ea942a68878ap+0 0x1.33de92b81d649p+0 0x1.38ab62c3f39dp+0 0x1.3cf7e60ea91a3p+0 0x1.40ad5fc134971p+0 0x1.43b715f7c174dp+0 0x1.460345a3c3672p+0 0x1.478403ddad3cp+0 0x1.482ff8b26872cp+0 0x1.4802e1923e495p+0 0x1.46fdce4442463p+0 0x1.4527120fd8a81p+0 0x1.4289eaa3f4425p+0 0x1.3f35e5d9aca4bp+0 0x1.3b3e158d754e4p+0 0x1.36b8248e3dee3p+0 0x1.31bb60aed2c29p+0 0x1.2c5fcc8903f95p+0 0x1.26bd481567cabp+0 0x1.20eadab1d73a3p+0 0x1.1afe246393422p+0 0x1.150af7c115ff3p+0 0x1.0f231a6e3be2p+0 0x1.095627a63cf75p+0 0x1.03b18eee9292p+0 0xF.e40a894f9f74p-4 0xF.90cd9d0132458p-4 0xF.41dc30178d17p-4 0xE.f79737c41bf28p-4 0xE.b249f29f73ee8p-4 0xE.722d3554e69ap-4 0xE.376a8b3fa9af8p-4 0xE.021f17780e858p-4 0xD.d25e2b644b9b8p-4 0xD.a8338e45fa2ap-4 0xD.83a575bb396ep-4 0xD.64b632156001p-4 0xD.4b659313b2d7p-4 0xD.37b20a4ad0a88p-4 0xD.299990897b27p-4 0xD.211a531486e98p-4 0xD.1e332cc592c68p-4 0xD.20e3ee1044f28p-4 0xD.292d75c5e3918p-4 0xD.37119b2f50d2p-4 0xD.4a92e8ce90cfp-4 0xD.63b425d6bdacp-4 0xD.8277ab387ae8p-4 0xD.a6de8011b49dp-4 0xD.d0e7387788008p-4 0xE.008c910e5ad68p-4 0xE.35c3c1de754p-4 0xE.707a837f2c178p-4 0xE.b094c35174358p-4 0xE.f5ea0662feb58p-4 0xF.40427f0caa98p-4 0xF.8f53dfcbd225p-4 0xF.e2bdfe834a078p-4 0x1.03a07666a56bbp+0 0x1.0949a045fe3b9p+0 0x1.0f1c028a09a4dp+0 0x1.150a228eb27afp+0 0x1.1b044fd1bfe89p+0 0x1.20f8a3b8f181ap+0 0x1.26d31deb03c09p+0 0x1.2c7de36231d53p+0 0x1.31e1a5009c40bp+0 0x1.36e62ff78bd32p+0 0x1.3b7326bbade02p+0 0x1.3f70dcbbd689bp+0 0x1.42c94a133ce66p+0 0x1.456907b2981a1p+0 0x1.474040de6165fp+0 0x1.4843854341995p+0 0x1.486c67e8a4a12p+0 0x1.47b9db273cbbep+0 0x1.4630401eecf4fp+0 0x1.43d9280a58d24p+0 0x1.40c2cdf6a74ddp+0 0x1.3cff567bb32b4p+0 0x1.38a3e7fc9cdccp+0 0x1.33c7b020ec3fap+0 0x1.2e82ea960682dp+0 0x1.28edfa3cad199p+0 0x1.2320a17dca52ap+0 0x1.1d31618411072p+0 0x1.17350350e9cebp+0 0x1.113e49a3e3ea4p+0 0x1.0b5dc7c046c8ap+0 0x1.05a1d7525a984p+0 0x1.0016a6eea4363p+0 0xF.ac65aa8c1a37p-4 0xF.5b938ce37ef68p-4 0xF.0f5ddb0376c08p-4 0xE.c8172662d8b4p-4 0xE.85fe36f7328ap-4 0xE.49414fec9cee8p-4 0xE.120137b686318p-4 0xD.e053f5d73f978p-4 0xD.b4474004fe38p-4 0xD.8de295866b7dp-4 0xD.6d290b15f1a2p-4 0xD.521acbab9ba6p-4 0xD.3cb6538c84f98p-4 0xD.2cf96b335e32p-4 0xD.22e1e748f6448p-4 0xD.1e6e3222a936p-4 0xD.1f9da23893bep-4 0xD.26709fd717b38p-4 0xD.32e89b08b757p-4 0xD.4507d164988f8p-4 0xD.5cd0e21f588dp-4 0xD.7a462d7bfd1e8p-4 0xD.9d68fb995ebf8p-4 0xD.c63865aa32a08p-4 0xD.f4affc076c58p-4 0xE.28c62364a012p-4 0xE.626a23ef3a58p-4 0xE.a181e68c4817p-4 0xE.e5e75f0b34d8p-4 0xF.2f65a6573d6a8p-4 0xF.7db5cdd23f03p-4 0xF.d07b7d660df68p-4 0x1.0274178b3f77ap+0 0x1.08176351704f4p+0 0x1.0de68b98433eep+0 0x1.13d4611ba0d33p+0 0x1.19d17adeee125p+0 0x1.1fcc314aed8p+0 0x1.25b0b52776806p+0 0x1.2b6948dd6acfdp+0 0x1.30dea136c441ap+0 0x1.35f87080f8b57p+0 0x1.3a9e1b7abb64ap+0 0x1.3eb792f952bd3p+0 0x1.422e482033c7ap+0 0x1.44ee2c1194db3p+0 0x1.46e6a80ba0eabp+0 0x1.480b78de1153p+0 0x1.4855593e12cep+0 0x1.47c26a03d7e7bp+0 0x1.46564d83f3e52p+0 0x1.4419f3205ca67p+0 0x1.411b1892371b3p+0 0x1.3d6b8de930fe3p+0 0x1.39204ea1ab2e5p+0 0x1.345084cdfd813p+0 0x1.2f148b06e2731p+0 0x1.2984ff1cda04ap+0 0x1.23b9f325c569fp+0 0x1.1dca456d0f7dcp+0 0x1.17cb22d914589p+0 0x1.11cfb323ca3ebp+0 0x1.0be8eb255c534p+0 0x1.06257f7a5766p+0 0x1.0091f0e895bbap+0 0xF.b38abd69ab4a8p-4 0xF.62234af3cb3cp-4 0xF.1555be991f6e8p-4 0xE.cd77570672b1p-4 0xE.8ac90283c4608p-4 0xE.4d7ab3f59bb9p-4 0xE.15ae7bc8ff0dp-4 0xD.e37b56250bfp-4 0xD.b6efa7624237p-4 0xD.90136542823ep-4 0xD.6ee9ef0e523a8p-4 0xD.537398f105c3p-4 0xD.3daef003eec9p-4 0xD.2d99bcbac4a7p-4 0xD.2331c90d0b768p-4 0xD.1e756ef84321p-4 0xD.1f63f2f02daa8p-4 0xD.25fdac9f6364p-4 0xD.3243ff0dae108p-4 0xD.44391fe9d8abp-4 0xD.5bdfac5e6a958p-4 0xD.793a08912dfcp-4 0xD.9c4985c446bd8p-4 0xD.c50d4a1a239dp-4 0xD.f380f458a5438p-4 0xE.279af5daadedp-4 0xE.614a9d5da3d18p-4 0xE.a075cec3fdce8p-4 0xE.e4f6668e5e168p-4 0xF.2e974c0cee378p-4 0xF.7d113b81ce24p-4 0xF.d00759f1c87f8p-4 0x1.02703af6a576cp+0 0x1.08173b20e7e71p+0 0x1.0dea51bdca22cp+0 0x1.13dc355d70f6bp+0 0x1.19dd5d3453774p+0 0x1.1fdbfc481413dp+0 0x1.25c418eb54a44p+0 0x1.2b7fc70f682a8p+0 0x1.30f78ab3c1302p+0 0x1.3612e55a6355ap+0 0x1.3ab90dd8190e3p+0 0x1.3ed1cd40a0eb9p+0 0x1.424676832b306p+0 0x1.4502e94215aa3p+0 0x1.46f68c736978bp+0 0x1.48152b557903ap+0 0x1.48579ff523939p+0 0x1.47bc3a30f062ap+0 0x1.4646d87c9bf4cp+0 0x1.4400afc3dc50fp+0 0x1.40f7c85728c81p+0 0x1.3d3e3d5d243d7p+0 0x1.38e951a62812bp+0 0x1.34106f450c044p+0 0x1.2ecc26e534e28p+0 0x1.293540f3d1dd1p+0 0x1.2363ee2eb209dp+0 0x1.1d6f1ff9ec9p+0 0x1.176c0bd90c27ep+0 0x1.116dd92dff2eep+0 0x1.0b857543f7aabp+0 0x1.05c187c0753f6p+0 0x1.002e80ba29985p+0 0xF.ad6b9b2207edp-4 0xF.5c2a33c95ef18p-4 0xF.0f8fa0d90222p-4 0xE.c7eff26c2a818p-4 0xE.858afebcb59cp-4 0xE.488fbd067538p-4 0xE.111f61dd25dfp-4 0xD.df502ed4590ep-4 0xD.b32feeeefa6cp-4 0xD.8cc61eb3d1158p-4 0xD.6c15c2595ed4p-4 0xD.511eee9c8a0cp-4 0xD.3be009d9b4328p-4 0xD.2c56cb31a318p-4 0xD.2280fd1f2115p-4 0xD.1e5d08160a47p-4 0xD.1fea48b38af38p-4 0xD.272933cb30e48p-4 0xD.341b4947eee98p-4 0xD.46c2d579dff48p-4 0xD.5f227f0e45d28p-4 0xD.7d3c9ea46ac3p-4 0xD.a1125bc8568c8p-4 0xD.caa28a29fcee8p-4 0xD.f9e8414b3cba8p-4 0xE.2ed928c212b38p-4 0xE.696373c52af7p-4 0xE.a96b884c49ccp-4 0xE.eec950eebca28p-4 0xF.39453d35f3dfp-4 0xF.8894fab277a7p-4 0xF.dc57fa1b4904p-4 0x1.03413df4edd3p+0 0x1.08f3109216e95p+0 0x1.0ecf76e009f93p+0 0x1.14c8c1b7be3cp+0 0x1.1acefb6ca92c2p+0 0x1.20cfe68a22e88p+0 0x1.26b71a36c1d85p+0 0x1.2c6e42bf19b77p+0 0x1.31dd8b5cdbb69p+0 0x1.36ec33b6ffbfdp+0 0x1.3b814fcbeaf17p+0 0x1.3f84ac2c4efb6p+0 0x1.42dfcb2337264p+0 0x1.457eea62b1343p+0 0x1.4751fcff7d87ep+0 0x1.484d83e0f919cp+0 0x1.486b2ffb27815p+0 0x1.47aa3de0e1726p+0 0x1.460f810edde85p+0 0x1.43a51dbab2c24p+0 0x1.4079f88f64fabp+0 0x1.3ca0eb23732aep+0 0x1.382fd0f5d38f4p+0 0x1.333e82c718828p+0 0x1.2de5d53973137p+0 0x1.283eac569b30ep+0 0x1.226130d1f8011p+0 0x1.1c642e8f6c2adp+0 0x1.165c9ef9653b4p+0 0x1.105d5d966bebp+0 0x1.0a77025fd1655p+0 0x1.04b7db9f714a3p+0 0xF.f2c006b84cadp-4 0xF.9dd74f6cc12fp-4 0xF.4d45a94875f9p-4 0xF.0172644dfbf58p-4 0xE.baad9ae53e8fp-4 0xE.7933b70feba2p-4 0xE.3d30cac0d5288p-4 0xE.06c3a523222f8p-4 0xD.d600984ba455p-4 0xD.aaf3ea06ed4c8p-4 0xD.85a3ef88d5b48p-4 0xD.6612d70db5a3p-4 0xD.4c40246253258p-4 0xD.3829e61bed37p-4 0xD.29cda956999cp-4 0xD.2129314fab1bp-4 0xD.1e3af750c21b8p-4 0xD.2102763fcaa18p-4 0xD.298043e0d3f7p-4 0xD.37b5f87a5a848p-4 0xD.4ba5e429830a8p-4 0xD.65528fd6dccbp-4 0xD.84be0673ba1d8p-4 0xD.a9e8e205ff5b8p-4 0xD.d4d11724bc9e8p-4 0xE.05707904441fp-4 0xE.3bbaf0397dde8p-4 0xE.779c5f2c5a8a8p-4 0xE.b8f631118f9ep-4 0xE.ff9c938b15a1p-4 0xF.4b53601db09ep-4 0xF.9bcac1e0d6d7p-4 0xF.f09bad7e0cbbp-4 0x1.049444de3ca14p+0 0x1.0a52496d6bf53p+0 0x1.1037b3f282357p+0 0x1.163637578cec6p+0 0x1.1c3d3b1eed4ep+0 0x1.2239e1208d7abp+0 0x1.28172ade1c1e6p+0 0x1.2dbe44b714ee7p+0 0x1.3316fb8ae47bcp+0 0x1.38085e67ad008p+0 0x1.3c7989c593c84p+0 0x1.405294c91c4eep+0 0x1.437d93ae9aaacp+0 0x1.45e79dac1dcd5p+0 0x1.4781c1405bbddp+0 0x1.4841d0f3188dp+0 0x1.4822f4919d709p+0 0x1.4725eff90385cp+0 0x1.455117eecae05p+0 0x1.42aff6379047p+0 0x1.3f52a697ed0cep+0 0x1.3b4cfd4d40bafp+0 0x1.36b58bcd898bap+0 0x1.31a499d060a43p+0 0x1.2c3326f99febcp+0 0x1.267a05a82942dp+0 0x1.20911a5b063e5p+0 0x1.1a8ec5c9d4b63p+0 0x1.14877afa45f08p+0 0x1.0e8d7ecabb129p+0 0x1.08b0cbceb69eep+0 0x1.02ff13ed02203p+0 0xF.d83d8c148e94p-4 0xF.8489411283228p-4 0xF.354ea6b2208a8p-4 0xE.eaee3092e1f9p-4 0xE.a5b21236c48b8p-4 0xE.65d1be30c53dp-4 0xE.2b753080ba75p-4 0xD.f6b7f0e24e3bp-4 0xD.c7abc2d52ff5p-4 0xD.9e5affbe68aa8p-4 0xD.7aca9c0d18b9p-4 0xD.5cfbdb29ce228p-4 0xD.44edb785b4dfp-4 0xD.329e04b192bc8p-4 0xD.260a5140f25fp-4 0xD.1f308d9aa869p-4 0xD.1e0f7bde73748p-4 0xD.22a6ebd67a85p-4 0xD.2cf7c4993ee78p-4 0xD.3d03dc1dfc118p-4 0xD.52cd9ba02d008p-4 0xD.6e576e544c938p-4 0xD.8fa2f6af3c52p-4 0xD.b6b0056f0114p-4 0xD.e37b4cc9f2af8p-4 0xE.15fcc9ce37f8p-4 0xE.4e25de3ffa88p-4 0xE.8bdf1668ea238p-4 0xE.cf05989dfeb6p-4 0xF.1768401c6e48p-4 0xF.64c46aa73332p-4 0xF.b6c2886183b78p-4 0x1.00cf28806679ap+0 0x1.066c846e2ce42p+0 0x1.0c3983b917b02p+0 0x1.12294a38cb30ap+0 0x1.182cb8c9fa1d9p+0 0x1.1e326219a527ep+0 0x1.24269a9fc80cdp+0 0x1.29f3aaa728f19p+0 0x1.2f82283a8be55p+0 0x1.34b97ca88bab1p+0 0x1.398095ecc21cbp+0 0x1.3dbebfca6640dp+0 0x1.415c9b2504158p+0 0x1.444524d631927p+0 0x1.4666b8cd2a525p+0 0x1.47b3fbab5870dp+0 0x1.4824952172ecfp+0 0x1.47b5a87444abep+0 0x1.4669fe95cc10fp+0 0x1.4449dd54d3306p+0 0x1.41628ffc3c222p+0 0x1.3dc5add6fdf73p+0 0x1.3988311e81abcp+0 0x1.34c17409be62ap+0 0x1.2f8a29d0b6d72p+0 0x1.29fb66e7cb06ep+0 0x1.242dc749de652p+0 0x1.1e38bc5bd0571p+0 0x1.183206b1ff2eap+0 0x1.122d5b7987ba6p+0 0x1.0c3c31deef3c3p+0 0x1.066db29fa1c51p+0 0x1.00cec2e9d8786p+0 0xF.b6a238dba7d4p-4 0xF.6489e05a7df9p-4 0xF.17139c03e2428p-4 0xE.ce97525e235f8p-4 0xE.8b57ee544b22p-4 0xE.4d86d0c9db71p-4 0xE.154704a754048p-4 0xD.e2b025bcb161p-4 0xD.b5d0f2f4d9fa8p-4 0xD.8eb18a263528p-4 0xD.6d554faf8b72p-4 0xD.51bc86679e3e8p-4 0xD.3be59d8d5bb1p-4 0xD.2bce3aad096ep-4 0xD.217405143c278p-4 0xD.1cd537a4b4dbp-4 0xD.1df0fcc29c158p-4 0xD.24c796d870b3p-4 0xD.315a568e705d8p-4 0xD.43ab5e6bb5cf8p-4 0xD.5bbd32322c2b8p-4 0xD.79920ef1af558p-4 0xD.9d2b079b3bf3p-4 0xD.c686e0e19d8ep-4 0xD.f5a0a690a886p-4 0xE.2a6df460d8e78p-4 0xE.64dcece294fbp-4 0xE.a4d1dab08ef8p-4 0xE.ea247b009f668p-4 0xF.349cf546120cp-4 0xF.83f08a4b49e68p-4 0xF.d7be0e4b0fd5p-4 0x1.02f8a4d59281fp+0 0x1.08abc87c665acp+0 0x1.0e89b449df712p+0 0x1.14849c9bc78e2p+0 0x1.1a8c6995f0fe3p+0 0x1.208eb617bba07p+0 0x1.2676ecdf4d691p+0 0x1.2c2e8a7731f4ep+0 0x1.319d8912fcfaep+0 0x1.36aaf8d3f7f99p+0 0x1.3b3dc3091164ap+0 0x1.3f3d9214dd905p+0 0x1.4293d23d0ee23p+0 0x1.452cba8c7a1cep+0 0x1.46f8491d5b36bp+0 0x1.47eb1c8a1920cp+0 0x1.47ff159684626p+0 0x1.4733b08fbc2b9p+0 0x1.458e0cef555c9p+0 0x1.4318a26fdcab8p+0 0x1.3fe2ab85dc864p+0 0x1.3bff54a10b0dfp+0 0x1.3784c48ed625ep+0 0x1.328b143dac169p+0 0x1.2d2b4b07c0bb1p+0 0x1.277e713021d5dp+0 0x1.219cc54aef3fcp+0 0x1.1b9d1bdedef6dp+0 0x1.15946b8226461p+0 0x1.0f95839935a41p+0 0x1.09b0e8f762dbdp+0 0x1.03f4d1f3d6b2p+0 0xF.e6d3ae5d88fd8p-4 0xF.9240c29c3fd48p-4 0xF.4214b85947ee8p-4 0xE.f6b53c25e2978p-4 0xE.b070e661c27ap-4 0xE.6f82c84e85a3p-4 0xE.3415c8d7f4fbp-4 0xD.fe47bb9428ecp-4 0xD.ce2c261ae863p-4 0xD.a3ceaef2b5d68p-4 0xD.7f353647f578p-4 0xD.60619bd23ee6p-4 0xD.47533716ce86p-4 0xD.340807f464fp-4 0xD.267da55db32f8p-4 0xD.1eb1ef95ca4bp-4 0xD.1ca38a5242338p-4 0xD.205221f9d4c4p-4 0xD.29be7de4016p-4 0xD.38ea6018d0b9p-4 0xD.4dd831a553ab8p-4 0xD.688a793769cp-4 0xD.89031868ce38p-4 0xD.af424b01b95f8p-4 0xD.db4562a0dc9a8p-4 0xE.0d0538c51f388p-4 0xE.4474515d7ea2p-4 0xE.817ca9034c278p-4 0xE.c3fd2c284fc48p-4 0xF.0bc6d8286727p-4 0xF.58998cb8e53cp-4 0xF.aa209c00d4b48p-4 0xF.ffef3208f2d88p-4 0x1.0597cb94400a9p+0 0x1.0b6217172a344p+0 0x1.115137f539c09p+0 0x1.17564cce808a7p+0 0x1.1d602212c8238p+0 0x1.235b3dfaa1183p+0 0x1.29320e00c29e4p+0 0x1.2ecd3bf8fd41p+0 0x1.34142edcf3ccp+0 0x1.38edb8223b1edp+0 0x1.3d40e9fd376f3p+0 0x1.40f60db2a8084p+0 0x1.43f7abaf967edp+0 0x1.463392746af9cp+0 0x1.479bc67577fa8p+0 0x1.482744c824fcap+0 0x1.47d2854217a2dp+0 0x1.469fae79d718ap+0 0x1.4496761acc2cbp+0 0x1.41c3b0f0b1dd3p+0 0x1.3e389e6df0306p+0 0x1.3a0a01de0f1bbp+0 0x1.354f1f084cea9p+0 0x1.3020b077bae5p+0 0x1.2a97eb46a0145p+0 0x1.24cd9ff645edep+0 0x1.1ed982899c5b3p+0 0x1.18d19ebb288c3p+0 0x1.12c9f8779f43p+0 0x1.0cd45534156bp+0 0x1.07002864929e3p+0 0x1.015a9c30a5a0bp+0 0xF.beeaf4f407c9p-4 0xF.6c5616ba2f4dp-4 0xF.1e5e8564d8b18p-4 0xE.d55e955cc7258p-4 0xE.919b3016f2a8p-4 0xE.53475104a0fep-4 0xE.1a8746235be18p-4 0xD.e773a3943d67p-4 0xD.ba1be20ea7ab8p-4 0xD.9288a6130f2ep-4 0xD.70bdb1d58da9p-4 0xD.54bb86520da88p-4 0xD.3e80b93b12f8p-4 0xD.2e0b05c9a362p-4 0xD.23581e22c76cp-4 0xD.1e6642410d22p-4 0xD.1f34a03d2207p-4 0xD.25c3808c65b78p-4 0xD.32143f6c11a68p-4 0xD.44291343212ep-4 0xD.5c049e5a2f3ep-4 0xD.79a948ed0477p-4 0xD.9d185f5e8c188p-4 0xD.c650ef53f6cb8p-4 0xD.f54e5dcdfd32p-4 0xE.2a06b02998128p-4 0xE.6468827bc0728p-4 0xE.a458a74494a58p-4 0xE.e9af6f53493cp-4 0xF.34359d472e5ap-4 0xF.83a10ec889c6p-4 0xF.d7912eb95715p-4 0x1.02f8b4f735d9bp+0 0x1.08af71aa361f2p+0 0x1.0e91b54f4933fp+0 0x1.1491b456b6f63p+0 0x1.1a9f5210e811ep+0 0x1.20a81e863bdap+0 0x1.2697729887c72p+0 0x1.2c56b12d6d83dp+0 0x1.31cdb2ad65bd7p+0 0x1.36e35d7805fadp+0 0x1.3b7e6a01d92d5p+0 0x1.3f864c5976f3ep+0 0x1.42e4375412cdcp+0 0x1.4584286bd998ep+0 0x1.4755e76a5f30bp+0 0x1.484de34a0bcfap+0 0x1.4865d70058bddp+0 0x1.479d25517818ep+0 0x1.45f8e1efaf3d8p+0 0x1.438386eb0def2p+0 0x1.404c5e6344ca2p+0 0x1.3c66b004bcbf8p+0 0x1.37e8c6edb1c98p+0 0x1.32eae68e7548fp+0 0x1.2d8644007c1ep+0 0x1.27d415c82dd42p+0 0x1.21ecc6ef54c8dp+0 0x1.1be754e43333ep+0 0x1.15d8da677908ep+0 0x1.0fd445a671ee3p+0 0x1.09ea34ad0ae93p+0 0x1.0428f1a7dbcdbp+0 0xF.e9c87ce2a1db8p-4 0xF.94ee9fc55eabp-4 0xF.44824c0e7591p-4 0xE.f8e96a1b49878p-4 0xE.b272a796318f8p-4 0xE.71590dd4d1288p-4 0xE.35c766beddb7p-4 0xD.ffdb5aab4ead8p-4 0xD.cfa83b58bb2e8p-4 0xD.a5397755213bp-4 0xD.8094b627cb59p-4 0xD.61bba0c2866cp-4 0xD.48ad5b89389p-4 0xD.3567b7f8d40ap-4 0xD.27e823ea9e458p-4 0xD.202c5bd99a6e8p-4 0xD.1e32e49a71188p-4 0xD.21fb4fc399318p-4 0xD.2b864cac06f7p-4 0xD.3ad5867c3697p-4 0xD.4feb4e5e8191p-4 0xD.6aca0f75e6dd8p-4 0xD.8b7388f51c3b8p-4 0xD.b1e7c98ea03a8p-4 0xD.de23e69c76d28p-4 0xE.102068effe7ap-4 0xE.47cf69691a71p-4 0xE.851a587f833e8p-4 0xE.c7df6e206ed8p-4 0xF.0feec302b48c8p-4 0xF.5d071a4133f08p-4 0xF.aed26a08cf6cp-4 0x1.004e23cc0c18dp+0 0x1.05eac1162005ep+0 0x1.0bb85f171badap+0 0x1.11aa38474149bp+0 0x1.17b13fa1f1b58p+0 0x1.1dbc133a0c326p+0 0x1.23b709d7f2de5p+0 0x1.298c62ac4647fp+0 0x1.2f249d2cf627fp+0 0x1.3466fd17c8673p+0 0x1.393a3b37cce2cp+0 0x1.3d855f01dd1cap+0 0x1.4130b7c73c485p+0 0x1.4426e6cb187bbp+0 0x1.4655e6e58df7p+0 0x1.47affb90be808p+0 0x1.482c711f87995p+0 0x1.47c81ae4b0267p+0 0x1.46858214b3a55p+0 0x1.446cc05bd15dcp+0 0x1.418b0a2b2441cp+0 0x1.3df1f51acb98ap+0 0x1.39b68d0f6bb7bp+0 0x1.34f04e3503b4cp+0 0x1.2fb81a1c80d29p+0 0x1.2a273bc01cbb9p+0 0x1.245689b8a20fap+0 0x1.1e5db08600066p+0 0x1.1852a96abd386p+0 0x1.12495db2bf897p+0 0x1.0c5372bb7e182p+0 0x1.068038d506012p+0 0x1.00dcb5ff15437p+0 0xF.b73c5615b455p-4 0xF.64e44e292affp-4 0xF.1734b2b5ab55p-4 0xE.ce86176e839bp-4 0xE.8b1bdab77f55p-4 0xE.4d27a34490c2p-4 0xE.14cc9f0a2c92p-4 0xD.e222739f8f5bp-4 0xD.b537d87ae86fp-4 0xD.8e14d95bc78b8p-4 0xD.6cbcc32b0c218p-4 0xD.512fbff680008p-4 0xD.3b6c27d75cbbp-4 0xD.2b6f8cd6fde3p-4 0xD.213787856f428p-4 0xD.1cc249252c9c8p-4 0xD.1e0ef734584f8p-4 0xD.251dd2d1c892p-4 0xD.31f02d17ff358p-4 0xD.448828192c538p-4 0xD.5ce842bb7757p-4 0xD.7b12ac5a455b8p-4 0xD.9f085bd9a0348p-4 0xD.c8c7e4dbc311p-4 0xD.f84c052665048p-4 0xE.2d89e429453dp-4 0xE.686eff3b2c74p-4 0xE.a8debeceab56p-4 0xE.eeafb3ebcb18p-4 0xF.39a8820a6d438p-4 0xF.897c805fc8e88p-4 0xF.ddc8272912de8p-4 0x1.0360d69a90967p+0 0x1.091b02c57b1b8p+0 0x1.0eff3179deb55p+0 0x1.14ff519297fa5p+0 0x1.1b0aff65efbaep+0 0x1.210f85ea3f691p+0 0x1.26f7ff0420b0cp+0 0x1.2cad99a05678bp+0 0x1.32180aa3cc154p+0 0x1.371e2ae806e55p+0 0x1.3ba6c0680e1a8p+0 0x1.3f996bb09248ep+0 0x1.42dfad23bbedp+0 0x1.4565f0840e872p+0 0x1.471c8983ae572p+0 0x1.47f88abc79c2ep+0 0x1.47f462221f2fcp+0 0x1.47102acfb0bcp+0 0x1.4551ab7bb2223p+0 0x1.42c401bd12aa5p+0 0x1.3f770323c8ff7p+0 0x1.3b7e647d6da27p+0 0x1.36f0bc52c301fp+0 0x1.31e6773a3b1dcp+0 0x1.2c78d3290f534p+0 0x1.26c0f324b963dp+0 0x1.20d7179182ed2p+0 0x1.1ad201d929287p+0 0x1.14c6851a8b16p+0 0x1.0ec7418bda631p+0 0x1.08e485709b754p+0 0x1.032c4cf7bd4a7p+0 0xF.daa59d4d8043p-4 0xF.8685badfc7ddp-4 0xF.36e233e5ca88p-4 0xE.ec1db171f2448p-4 0xE.a684202e7727p-4 0xE.664e41d58039p-4 0xE.2ba509b048a28p-4 0xD.f6a4aff7217b8p-4 0xD.c75f714b424b8p-4 0xD.9ddff66428a2p-4 0xD.7a2b64c666468p-4 0xD.5c431c56de4bp-4 0xD.4426273e07d5p-4 0xD.31d26229ce25p-4 0xD.254562da1f7dp-4 0xD.1e7d223d11388p-4 0xD.1d786e5eddcc8p-4 0xD.22372737c7548p-4 0xD.2cba480557ee8p-4 0xD.3d03bd6efbf08p-4 0xD.53160745d2d5p-4 0xD.6ef3a34aa485p-4 0xD.909e3d1b260c8p-4 0xD.b8159e4dfdc1p-4 0xD.e55658f7bf1p-4 0xE.185826794377p-4 0xE.510bf4c5314f8p-4 0xE.8f599d81e442p-4 0xE.d31d44e063bcp-4 0xF.1c24621015c08p-4 0xF.6a2a7947ec498p-4 0xF.bcd597d202c08p-4 0x1.013b2ada4a8b7p+0 0x1.06e31ede892a5p+0 0x1.0cba370003d8cp+0 0x1.12b345c4acc2bp+0 0x1.18bed013cd5fep+0 0x1.1ecb03bdb331ap+0 0x1.24c3ca68a3884p+0 0x1.2a92ffe2a280cp+0 0x1.3020d1b27f1aep+0 0x1.35544b6e252fdp+0 0x1.3a140fc19004p+0 0x1.3e473953e7097p+0 0x1.41d65945bdf16p+0 0x1.44ac8398d2c93p+0 0x1.46b855661798dp+0 0x1.47ecde5e8c4d7p+0 0x1.4842577f710e1p+0 0x1.47b6947e4a0cfp+0 0x1.464d23f62a037p+0 0x1.440f1ae0b7eb4p+0 0x1.410a90fcbd04ap+0 0x1.3d51dbe75fef7p+0 0x1.38fa9c8d8034ep+0 0x1.341cb570cbaa7p+0 0x1.2ed13feacc022p+0 0x1.2931939cb92f5p+0 0x1.23566e7921573p+0 0x1.1d574652dd6eap+0 0x1.1749c787837dp+0 0x1.11417fdd2a859p+0 0x1.0b4fb15f0ea73p+0 0x1.058346fd8382ep+0 0xF.fe8e3d22be4dp-4 0xF.a8b05eaaf7ddp-4 0xF.5723619f6c618p-4 0xF.0a53f472ea69p-4 0xE.c2968cc388698p-4 0xE.802b08bf449ep-4 0xE.4340263d714p-4 0xE.0bf6b6f3de698p-4 0xD.da6483a36c5fp-4 0xD.ae96d7efbbe9p-4 0xD.8894b62094e5p-4 0xD.6860b5ad4dd18p-4 0xD.4dfa9190aee98p-4 0xD.39606c5b0f3d8p-4 0xD.2a8fd017338p-4 0xD.21866f9bc2fbp-4 0xD.1e42adff7104p-4 0xD.20c3efbd5c6ep-4 0xD.290ab7c4001p-4 0xD.3718913eceeep-4 0xD.4aefc578786d8p-4 0xD.6492dbc793938p-4 0xD.8403e01ff906p-4 0xD.a9436bb31dc48p-4 0xD.d44f6a1a9efap-4 0xE.052194fc962fp-4 0xE.3bada0200407p-4 0xE.77df10bdbf54p-4 0xE.b996bccc70958p-4 0xF.00a7f26f5a0cp-4 0xF.4cd54cf53b9ap-4 0xF.9dcd445bf398p-4 0xF.f3268e6a953bp-4 0x1.04c5c754dc89p+0 0x1.0a8cb570d8828p+0 0x1.107ad928092c2p+0 0x1.16819382a0c05p+0 0x1.1c8fee563fabep+0 0x1.2292a3b175f54p+0 0x1.2874462e98b13p+0 0x1.2e1d909afcdbfp+0 0x1.3375e180f9e35p+0 0x1.3863e4004919ep+0 0x1.3cce63043dc89p+0 0x1.409d3ea301ae4p+0 0x1.43ba75e552808p+0 0x1.4613324920145p+0 0x1.4798bf09c7b2dp+0 0x1.4841558381405p+0 0x1.4808aa73bd234p+0 0x1.46f02d5e63529p+0 0x1.44fef34dbaf66p+0 0x1.42414f364c7cdp+0 0x1.3ec822f81aae2p+0 0x1.3aa7fad237bfcp+0 0x1.35f8092401109p+0 0x1.30d1192abe21p+0 0x1.2b4c8d53c34c3p+0 0x1.25837980a5f2ap+0 0x1.1f8de43ed55b5p+0 0x1.19823472ac36bp+0 0x1.1374cc1635733p+0 0x1.0d77cce66d8bp+0 0x1.079b015abad9cp+0 0x1.01ebe2f8d5f82p+0 0xF.c75b6cc881d78p-4 0xF.741b9377e6998p-4 0xF.257532b80e368p-4 0xE.dbc53f4e8b8p-4 0xE.9752bd7975388p-4 0xE.58524c8922528p-4 0xE.1ee977175c89p-4 0xD.eb31b62bb37b8p-4 0xD.bd3b1e67b3728p-4 0xD.950eb4b125b4p-4 0xD.72b06c1baa11p-4 0xD.5620d174f023p-4 0xD.3f5e6a30ac3cp-4 0xD.2e66ccd74b91p-4 0xD.233778d1382b8p-4 0xD.1dce72a5edce8p-4 0xD.1e2aa8b2a883p-4 0xD.244c2315c3618p-4 0xD.30340027a6448p-4 0xD.41e43d68e12ep-4 0xD.595f4b5cd0678p-4 0xD.76a769670ce1p-4 0xD.99bdc5810d2c8p-4 0xD.c2a15a9352368p-4 0xD.f14d878944808p-4 0xE.25b859029e728p-4 0xE.5fd08008955f8p-4 0xE.9f7af1aeccc48p-4 0xE.e4902e5e96be8p-4 0xF.2ed9341863bc8p-4 0xF.7e0c25a2562b8p-4 0xF.d1c8b9c06f0e8p-4 0x1.02994916dc2b7p+0 0x1.084d7a2959f01p+0 0x1.0e2d8f5859993p+0 0x1.142bc051f46b7p+0 0x1.1a37f22bc27bdp+0 0x1.203fb4bd3f4fcp+0 0x1.262e5e4ec8256p+0 0x1.2bed4c6b81329p+0 0x1.31644f32e1ef3p+0 0x1.367a41dad1285p+0 0x1.3b15cf23704bep+0 0x1.3f1e5b7fe673fp+0 0x1.427d092fb421bp+0 0x1.451dc54202a82p+0 0x1.46f0488081987p+0 0x1.47e8f5877a8cep+0 0x1.48017e94d77a8p+0 0x1.4739420b24593p+0 0x1.459553d2cdb9fp+0 0x1.43203296b422ap+0 0x1.3fe930d8171a9p+0 0x1.3c03a17c889edp+0 0x1.3785dc95ed3e3p+0 0x1.3288331d8fb94p+0 0x1.2d23e73fc0e9cp+0 0x1.27723b44f0979p+0 0x1.218ba413ff63cp+0 0x1.1b8726bcdbc4p+0 0x1.1579e34ff97c5p+0 0x1.0f76cb1494663p+0 0x1.098e7d3b50702p+0 0x1.03cf43773cbf7p+0 0xF.e452748b4994p-4 0xF.8fa18f8b12dp-4 0xF.3f621ffc7fe48p-4 0xE.f3f9d9a024f6p-4 0xE.adb7365bd9c58p-4 0xE.6cd50fd3496c8p-4 0xE.317e06b86addp-4 0xD.fbcfa2576d338p-4 0xD.cbdd1c9ce3d98p-4 0xD.a1b1d604bf42p-4 0xD.7d5371dc982d8p-4 0xD.5ec39e7225fcp-4 0xD.46018e8b90dd8p-4 0xD.330b2a3bddcb8p-4 0xD.25ddfd144d7c8p-4 0xD.1e77e71721bcp-4 0xD.1cd794d5bf4b8p-4 0xD.20fcc1ecc15cp-4 0xD.2ae847b48929p-4 0xD.3a9bf88e2936p-4 0xD.501a46c1db69p-4 0xD.6b65b47b5336p-4 0xD.8c800920f3628p-4 0xD.b36947219a04p-4 0xD.e01e5c7d1c678p-4 0xE.129787e3aaa08p-4 0xE.4ac66c82f47bp-4 0xE.8893cfb6b4c9p-4 0xE.cbdcfe266cf88p-4 0xF.1470d9c290458p-4 0xF.620c97f712d98p-4 0xF.b4583fab41308p-4 0x1.00ae30191b846p+0 0x1.0651f92f350fep+0 0x1.0c260c33880f3p+0 0x1.121d6961effe8p+0 0x1.1828c3e1f28d6p+0 0x1.1e367616f5e4dp+0 0x1.243291cc5fe8fp+0 0x1.2a07135241674p+0 0x1.2f9c3d90f3a1dp+0 0x1.34d922dec5556p+0 0x1.39a45adf7a72ap+0 0x1.3de4e1075b1a4p+0 0x1.418311eb147ebp+0 0x1.4469b80a5967ap+0 0x1.468714322331ep+0 0x1.47cdcaf3bb3cap+0 0x1.4835a0d89b8ffp+0 0x1.47bbf258dd543p+0 0x1.4663daf132ef7p+0 0x1.4436072453e53p+0 0x1.414036596924ep+0 0x1.3d9479d7f74b3p+0 0x1.39484440d6d14p+0 0x1.34735ffdf8c06p+0 0x1.2f2ee30d11b1ep+0 0x1.299433b776139p+0 0x1.23bc2d1b2820cp+0 0x1.1dbe6ce618011p+0 0x1.17b0ce3e406abp+0 0x1.11a711390261bp+0 0x1.0bb2aadb8f8c9p+0 0x1.05e2b77d44b1ep+0 0x1.0044086cee258p+0 0xF.ae145ad1f75e8p-4 0xF.5c31d318b351p-4 0xF.0f079fb5ef2dp-4 0xE.c6ebe8d6d717p-4 0xE.841ff4a4d30c8p-4 0xE.46d3a4d42512p-4 0xE.0f28b25c03acp-4 0xD.dd359885fadc8p-4 0xD.b108288ef664p-4 0xD.8aa7c4ca45f48p-4 0xD.6a1745fa1af2p-4 0xD.4f568fc80a338p-4 0xD.3a63da50f9e8p-4 0xD.2b3cb6e27ec98p-4 0xD.21ded5945f21p-4 0xD.1e48908963e58p-4 0xD.2079407bd5808p-4 0xD.28715ce70c128p-4 0xD.363268b43e4fp-4 0xD.49beaadcbc408p-4 0xD.6318b104deb68p-4 0xD.824298b80534p-4 0xD.a73d1ab9961c8p-4 0xD.d20652ea25bf8p-4 0xE.02983ead0a0b8p-4 0xE.38e6ebb8140fp-4 0xE.74de52019f308p-4 0xE.b65fd564e72c8p-4 0xE.fd3f6eecaf718p-4 0xF.494082e64f378p-4 0xF.9a1270519ec8p-4 0xF.ef4cf04b15fdp-4 0x1.0486c68d73642p+0 0x1.0a4ce65da1703p+0 0x1.103ae7c5adb01p+0 0x1.16423ee195f6p+0 0x1.1c52073af5ac5p+0 0x1.225709eb4e683p+0 0x1.283be478d20bep+0 0x1.2de956f0cdf76p+0 0x1.3346bdef263b9p+0 0x1.383aba295b381p+0 0x1.3cac02bda2b52p+0 0x1.40825a4206721p+0 0x1.43a798fadee89p+0 0x1.4608b9a08e7bp+0 0x1.4796d2ba71d8fp+0 0x1.4847e5c17d30bp+0 0x1.48176f8ca6a01p+0 0x1.4706aafb2d26p+0 0x1.451c7eb7bb4bcp+0 0x1.4265180b85e77p+0 0x1.3ef13d7effb15p+0 0x1.3ad56b00a6fe8p+0 0x1.3628cd72003f3p+0 0x1.3104346aeae67p+0 0x1.2b810f0038329p+0 0x1.25b88427f9587p+0 0x1.1fc2b1f785d67p+0 0x1.19b6196c25dacp+0 0x1.13a73781886b5p+0 0x1.0da84885064d4p+0 0x1.07c9300894652p+0 0x1.02177e84bac67p+0 0xF.c9e8d67725e08p-4 0xF.767aab7282d5p-4 0xF.27a4e4e36704p-4 0xE.ddc53c76aea3p-4 0xE.9923552545e88p-4 0xE.59f44b021b5c8p-4 0xE.205e07f2646cp-4 0xD.ec7a4b4e65a6p-4 0xD.be595b4f6b8ap-4 0xD.96045da0b9288p-4 0xD.737f58c4a56dp-4 0xD.56cae2aca7d58p-4 0xD.3fe58244a2b6p-4 0xD.2eccca1c5b7ap-4 0xD.237e32136226p-4 0xD.1df7b52a0977p-4 0xD.1e38378671d8p-4 0xD.243fb7751905p-4 0xD.300f4ac6d26cp-4 0xD.41a8e87b2b77p-4 0xD.590efd34266f8p-4 0xD.7643c78d25cfp-4 0xD.9948782be7cp-4 0xD.c21c10562ec68p-4 0xD.f0b9f92026d1p-4 0xE.25184d10e0978p-4 0xE.5f25ce9b21528p-4 0xE.9ec787484f83p-4 0xE.e3d60e47cb418p-4 0xF.2e1a79a12cb7p-4 0xF.7d4b03f305198p-4 0xF.d10779cf4094p-4 0x1.028d58da605b3p+0 0x1.0841d3fbfcbfp+0 0x1.0e225988e3049p+0 0x1.14212057a4ec9p+0 0x1.1a2e0b958f8b1p+0 0x1.2036a7ee322fp+0 0x1.26264711fe917p+0 0x1.2be64071d73dp+0 0x1.315e5c9439f29p+0 0x1.36756dbc1353ep+0 0x1.3b1214a72d671p+0 0x1.3f1bab286104fp+0 0x1.427b48d48ab8cp+0 0x1.451cd0b122fb1p+0 0x1.46eff2d1ea703p+0 0x1.47e90b17797c9p+0 0x1.4801c783e7ce5p+0 0x1.47398511069f9p+0 0x1.4595592743342p+0 0x1.431fc6afc0346p+0 0x1.3fe826c43a552p+0 0x1.3c01d4ada43d2p+0 0x1.378332047689fp+0 0x1.328499bfd9b7cp+0 0x1.2d1f57e30e71bp+0 0x1.276cb7e353e2dp+0 0x1.218536c9aaa96p+0 0x1.1b7fe0819173p+0 0x1.1571da96cad7fp+0 0x1.0f6e1a6e9078ap+0 0x1.09854212b5af8p+0 0x1.03c59cf17981bp+0 0xF.e3b3556f013dp-4 0xF.8effb993c4ffp-4 0xF.3ebf8aee130f8p-4 0xE.f3586edb9d4d8p-4 0xE.ad18ccf4f6eb8p-4 0xE.6c3b6a995f868p-4 0xE.30ead3cef2afp-4 0xD.fb447c01b67b8p-4 0xD.cb5b8aeaae11p-4 0xD.a13b51191293p-4 0xD.7ce964938ca48p-4 0xD.5e6769346862p-4 0xD.45b48a26da3bp-4 0xD.32ceaa9dfdc2p-4 0xD.25b353cac6a68p-4 0xD.1e606577b5d78p-4 0xD.1cd48db4bf0dp-4 0xD.210f8ac4a2128p-4 0xD.2b12391f4acfp-4 0xD.3ade6deca32f8p-4 0xD.50769ce744bp-4 0xD.6bdd472c8f908p-4 0xD.8d142f2fb95ap-4 0xD.b41b4ce3f22b8p-4 0xD.e0ef7c5ad78ep-4 0xE.1388e0ae5fb58p-4 0xE.4bd8f54b7725p-4 0xE.89c848d6e354p-4 0xE.cd33df426828p-4 0xF.15ea3c9c3e888p-4 0xF.63a8201608a4p-4 0xF.b614ff15c671p-4 0x1.00cbf5b25377cp+0 0x1.067191b553d3bp+0 0x1.0c47421dc2616p+0 0x1.123ff6873c18bp+0 0x1.184c4ff9a12bbp+0 0x1.1e5a95bb72a0bp+0 0x1.2456c63b5a413p+0 0x1.2a2acb279d4fap+0 0x1.2fbed6b4d781ep+0 0x1.34f9edd0b8f8cp+0 0x1.39c29f6f8bdc6p+0 0x1.3dffe46b17185p+0 0x1.419a1df1a001fp+0 0x1.447c23067f727p+0 0x1.4694490a2f236p+0 0x1.47d550adb0eb3p+0 0x1.483720f4d2122p+0 0x1.47b73d60e54cap+0 0x1.4658eacc2bea2p+0 0x1.4424fefe34053p+0 0x1.4129602e2ca15p+0 0x1.3d7841f2a8196p+0 0x1.3927332eb3d75p+0 0x1.344e139138a72p+0 0x1.2f06070f1b38bp+0 0x1.29687adab6eb3p+0 0x1.238e4a9ed5537p+0 0x1.1d8f0f39350d5p+0 0x1.17809ac9ee655p+0 0x1.1176a1594f1cdp+0 0x1.0b8289f4af9f5p+0 0x1.05b3620a44eap+0 0x1.0015ebdbef05dp+0 0xF.ab4c0daa89468p-4 0xF.5988156aaa308p-4 0xF.0c80be75acf8p-4 0xE.c48b80a524708p-4 0xE.81e909280063p-4 0xE.44c8b7eb4ffdp-4 0xE.0d4bda50d5d88p-4 0xD.db8894ab9e128p-4 0xD.af8c73f6f8ffp-4 0xD.895ea6e2f5d28p-4 0xD.6901e1076e22p-4 0xD.4e75ed3ac2ad8p-4 0xD.39b8f50978bep-4 0xD.2ac8836f9ec08p-4 0xD.21a2487c48f5p-4 0xD.1e44a2a3e4888p-4 0xD.20aef15c4f63p-4 0xD.28e1b3486a96p-4 0xD.36de70cbfeb6p-4 0xD.4aa7726bba968p-4 0xD.643f40edbb518p-4 0xD.83a7ebd46bf8p-4 0xD.a8e2119a7c7dp-4 0xD.d3eba424a8d08p-4 0xE.04be634ff3a7p-4 0xE.3b4e0787e7168p-4 0xE.77861725e5bcp-4 0xE.b947634dc0bap-4 0xF.00652c6883eb8p-4 0xF.4ca1f3aadbcdp-4 0xF.9dac06a70874p-4 0xF.f319dc17efe68p-4 0x1.04c6666036bdp+0 0x1.0a8ed8cd96ea1p+0 0x1.107e918a3a2d7p+0 0x1.1686e5f437bap+0 0x1.1c96d1ed10e8ap+0 0x1.229aff61d4c5dp+0 0x1.287deeefd39p+0 0x1.2e28481c86886p+0 0x1.338155b3b9702p+0 0x1.386fafb4812edp+0 0x1.3cda0fcf5d581p+0 0x1.40a848285baep+0 0x1.43c44e7a1a0cap+0 0x1.461b48c298fb3p+0 0x1.479e855a5bbdp+0 0x1.484447a7e9d4fp+0 0x1.4808551c323e1p+0 0x1.46ec33be3b35p+0 0x1.44f7138fd23dcp+0 0x1.4235653b241fp+0 0x1.3eb8293517c4cp+0 0x1.3a94095ed000bp+0 0x1.35e05330d96dfp+0 0x1.30b5e940f11dp+0 0x1.2b2e40cc2d645p+0 0x1.25627ba458e8ap+0 0x1.1f6aa975afdd2p+0 0x1.195d35d02781p+0 0x1.134e837baea58p+0 0x1.0d50b1d9b6e1p+0 0x1.0773869a89eebp+0 0x1.01c474c84181cp+0 0xF.c4eb9e39f102p-4 0xF.71b8a40a6bb08p-4 0xF.23246b2d8ea68p-4 0xE.d98b6af4debcp-4 0xE.9534329360818p-4 0xE.5652f76232ad8p-4 0xE.1d0ce6aec479p-4 0xD.e97b299adbf08p-4 0xD.bbad925c14128p-4 0xD.93acf07bf76cp-4 0xD.717d0dfc554ep-4 0xD.551e59dcd8d68p-4 0xD.3e8f45d0da49p-4 0xD.2dcd5d534894p-4 0xD.22d61bf7426p-4 0xD.1da7880c31138p-4 0xD.1e4095944bd98p-4 0xD.24a15441ea048p-4 0xD.30cae9c8993fp-4 0xD.42bf585b0128p-4 0xD.5a810fbc4e148p-4 0xD.781245e988498p-4 0xD.9b74131e3e3cp-4 0xD.c4a54bef5a2fp-4 0xD.f3a11386862d8p-4 0xE.285d1fdb2226p-4 0xE.62c7aa544ec7p-4 0xE.a2c508d21442p-4 0xE.e82cee099f5dp-4 0xF.32c754cd61898p-4 0xF.824920ad00a9p-4 0xF.d65087aec0e08p-4 0x1.02e6164f54c58p+0 0x1.089e1a2e3a4fcp+0 0x1.0e815fc3b5e69p+0 0x1.1481f659ba76ap+0 0x1.1a8f981abe914p+0 0x1.2097a8f1b5de6p+0 0x1.26855448d1e7fp+0 0x1.2c41d07062ddcp+0 0x1.31b4ccf253bc3p+0 0x1.36c50e53a83b7p+0 0x1.3b5935bd8ab53p+0 0x1.3f58adf5901a9p+0 0x1.42acb17ab9caep+0 0x1.4541585f8fa24p+0 0x1.470698954ce08p+0 0x1.47f121cdb9a51p+0 0x1.47faff937f3f6p+0 0x1.4723f0e4ff99fp+0 0x1.45716bfab60e7p+0 0x1.42ee4dd0cf43p+0 0x1.3faa3e0c15f75p+0 0x1.3bb8d7604fa6p+0 0x1.3730a98ef04f6p+0 0x1.322a2bd831f47p+0 0x1.2cbeb569393d8p+0 0x1.27078d98c1427p+0 0x1.211d209a393e9p+0 0x1.1b165fbb0e81ep+0 0x1.15084f19ddep+0 0x1.0f05bea476384p+0 0x1.091f29494524ep+0 0x1.0362b3a95823bp+0 0xF.ddc430aebfe38p-4 0xF.895a58ccda6b8p-4 0xF.396c5603c6538p-4 0xE.ee5e1d9c00b7p-4 0xE.a87ca4823d93p-4 0xE.6801791c77fb8p-4 0xE.2d16287ee9b18p-4 0xD.f7d75a4b3648p-4 0xD.c85798161e0d8p-4 0xD.9ea1bc388c178p-4 0xD.7abb08ca1cbbp-4 0xD.5ca4ea947cfdp-4 0xD.445e6d7c76648p-4 0xD.31e5687fc5ecp-4 0xD.253767478d3b8p-4 0xD.1e5256a85a178p-4 0xD.1d34f86688098p-4 0xD.21df2158afffp-4 0xD.2c51c3a1b0178p-4 0xD.3c8ec54a53708p-4 0xD.5298a20e4d78p-4 0xD.6e71d5c715878p-4 0xD.901c0b915f3ap-4 0xD.b7970cac80bc8p-4 0xD.e4df6942d5df8p-4 0xE.17ecd4ee5d95p-4 0xE.50b03119d97dp-4 0xE.8f11409819898p-4 0xE.d2ec0243f15a8p-4 0xF.1c0db49439e68p-4 0xF.6a318a3007218p-4 0xF.bcfd201a2c5d8p-4 0x1.013fcd147c76ep+0 0x1.06ea011709f31p+0 0x1.0cc360948f46ep+0 0x1.12beac029437dp+0 0x1.18cc530b26767p+0 0x1.1eda6b4886c03p+0 0x1.24d4c3b21e7ebp+0 0x1.2aa51bc80d23dp+0 0x1.3033845ef3d48p+0 0x1.3566ed8ea3b8ep+0 0x1.3a25e19d7e72fp+0 0x1.3e5767f43e882p+0 0x1.41e405a3a6a0cp+0 0x1.44b6cb8f9dc22p+0 0x1.46be5de477c42p+0 0x1.47edde1aa21e6p+0 0x1.483da14c5bc8bp+0 0x1.47aba059e240bp+0 0x1.463b95fe9b0d2p+0 0x1.43f6c79963f84p+0 0x1.40eb7e9713668p+0 0x1.3d2c409977997p+0 0x1.38ceda4eb738fp+0 0x1.33eb53b035ef5p+0 0x1.2e9ae3f4bea28p+0 0x1.28f6f86b06b14p+0 0x1.23185c98901afp+0 0x1.1d168c672f1b9p+0 0x1.170733ce3cf42p+0 0x1.10fddae5920f2p+0 0x1.0b0bba08f7bd1p+0 0x1.053fafb39928fp+0 0xF.fa650e07f391p-4 0xF.a4a0cc6d68b9p-4 0xF.5335d6d8ad74p-4 0xF.068ff8e2697b8p-4 0xE.bf02d5ca7f208p-4 0xE.7ccd8e29bc2p-4 0xE.401e3977ff388p-4 0xE.09151b345e2ap-4 0xD.d7c785e74edap-4 0xD.ac42660084e2p-4 0xD.868c740d5cb78p-4 0xD.66a8115702968p-4 0xD.4c94d407aafap-4 0xD.3850c8e12ep-4 0xD.29d970a3aaa2p-4 0xD.212c7ebf5adc8p-4)</param>
        <param name="sharedMemLSB">0</param>
        <param name="sharedMemMSB">15</param>
        <param name="sharedMemOutputType">(typeUFixed 1 15)</param>
        <param name="sharedMemPortAddr">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp/inputBlock/(4 addr_in)]</param>
        <param name="sharedMemPortData">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp/Const1/primWireOut]</param>
        <param name="sharedMemPortWriteEn">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp/Const2/primWireOut]</param>
        <param name="sharedMemSize">4096</param>
        <param name="sharedMemSlice">false</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 16 15 0 0 0) (1 1 0 ^4) (1 16 15 0 0 0) (0 ^6) (0 ^6) (0 ^6))</param>
        <wire name="sharedMemWireData"/>
      </block>
      <block name="LookupTable_60MHz">
        <param name="blockType">sharedMemBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">4196</param>
        <param name="sharedMemDesc">"Shared Memory Lookup Table - initial contents ripple compensation 60MHz DL"</param>
        <param name="sharedMemInitialData">(0x1.4c61964d82e45p+0 0x1.4beb86d325ad5p+0 0x1.4a8c63c4dc93p+0 0x1.484d215c94f7ep+0 0x1.453c17f959529p+0 0x1.416c36d24748dp+0 0x1.3cf4030d36bb1p+0 0x1.37ec7bab2c0cep+0 0x1.326ffaaa516f5p+0 0x1.2c9928a32f80ep+0 0x1.268212ff20d46p+0 0x1.20436ed72249ap+0 0x1.19f40ca0af0eep+0 0x1.13a87bce04fddp+0 0x1.0d72d9d9cba25p+0 0x1.0762c5f318b48p+0 0x1.018571816ff02p+0 0xF.be5c5ba1824e8p-4 0xF.68c972fd6777p-4 0xF.180e15877598p-4 0xE.cc8053bd864fp-4 0xE.86607b352d1fp-4 0xE.45dccb3dd7f38p-4 0xE.0b14e03c12ffp-4 0xD.d61cc72a254f8p-4 0xD.a6ffb3265eee8p-4 0xD.7dc254ed9411p-4 0xD.5a64d801e64f8p-4 0xD.3ce48b7d26dcp-4 0xD.253d3d91a0cb8p-4 0xD.136a50da51ab8p-4 0xD.076792192bb7p-4 0xD.0131d41321508p-4 0xD.00c756048f508p-4 0xD.0627f7c81904p-4 0xD.11553d50ea108p-4 0xD.22522194eaf8p-4 0xD.3922b77e5a5e8p-4 0xD.55cb9600d5818p-4 0xD.78510b08ea2dp-4 0xD.a0b60fc09b6f8p-4 0xD.cefaf7a866dbp-4 0xE.031bd36fa4c1p-4 0xE.3d0e807a8baap-4 0xE.7cc05ee1d15ap-4 0xE.c213a9c39761p-4 0xF.0cdc715b9b8dp-4 0xF.5cdd3bfa59p-4 0xF.b1c35b0a624a8p-4 0x1.00b230c41ba54p+0 0x1.068738d1392dp+0 0x1.0c90b574c5d96p+0 0x1.12c1cd0bc7fa8p+0 0x1.190b3cb6e5592p+0 0x1.1f5b4459203bcp+0 0x1.259dae46a83a1p+0 0x1.2bbbfa7829e29p+0 0x1.319db4435ab03p+0 0x1.3728f7892b849p+0 0x1.3c4326d1e591p+0 0x1.40d1cefcaf77dp+0 0x1.44bbaf577af1bp+0 0x1.47e9d6dd17a75p+0 0x1.4a48c1fd056a5p+0 0x1.4bc960da11005p+0 0x1.4c61ed5ec09p+0 0x1.4c0e7b76f38a8p+0 0x1.4ad13415f0f32p+0 0x1.48b23497df30ap+0 0x1.45bf16115ae0ep+0 0x1.420a29856e7c1p+0 0x1.3da97d2eaf64dp+0 0x1.38b5c3008ee6cp+0 0x1.334930f2da2b8p+0 0x1.2d7e70f39b305p+0 0x1.276fb16f94fccp+0 0x1.2135e163fb765p+0 0x1.1ae81cf060b9dp+0 0x1.149b4a35fa929p+0 0x1.0e61e2702c2a1p+0 0x1.084be0bbf63bep+0 0x1.0266cedb062c7p+0 0xF.cbde8207b8718p-4 0xF.75a4b5078ba78p-4 0xF.24335435a1e8p-4 0xE.d7e3f52f0ffep-4 0xE.90f9dcdc37718p-4 0xE.4fa5bc545b368p-4 0xE.1409279517628p-4 0xD.de39b5ff8297p-4 0xD.ae43c56ea2ef8p-4 0xD.842cdf07eb628p-4 0xD.5ff5c10e74a78p-4 0xD.419c13774a9a8p-4 0xD.291bce2943a68p-4 0xD.1670580e3fadp-4 0xD.099565ad8864p-4 0xD.02879d25cf118p-4 0xD.01450430e9a8p-4 0xD.05cd3b8062fa8p-4 0xD.1021894bf2c48p-4 0xD.2044b367f67p-4 0xD.363aa7b4dff18p-4 0xD.5207f03b8bdb8p-4 0xD.73b0eee1cdcp-4 0xD.9b38db5f2172p-4 0xD.c8a07d13900ep-4 0xD.fbe499bd0035p-4 0xE.34fc11f116b2p-4 0xE.73d5a4fb0ba78p-4 0xE.b855579667298p-4 0xF.02517c5b8e27p-4 0xF.518f6200aafbp-4 0xF.a5bfb343b48a8p-4 0xF.fe7a9ecdf5ca8p-4 0x1.05b3beae0d4b4p+0 0x1.0bb5f2905b7fdp+0 0x1.11e1c50aed2a3p+0 0x1.182851b4fb0abp+0 0x1.1e7838e937ee4p+0 0x1.24bda2e84c616p+0 0x1.2ae26553f42b5p+0 0x1.30ce52318af78p+0 0x1.3667b5c5975fap+0 0x1.3b940559115e8p+0 0x1.4038bc580240dp+0 0x1.443c5f879604ap+0 0x1.478797f9309b8p+0 0x1.4a0651da71306p+0 0x1.4ba8c773a72ep+0 0x1.4c645f9d41ee2p+0 0x1.4c34495bb981cp+0 0x1.4b19c42d98149p+0 0x1.491c0d2d5bd0cp+0 0x1.4647f318afabfp+0 0x1.42af1ce29bf2bp+0 0x1.3e6716103d568p+0 0x1.3988389bd5dd6p+0 0x1.342c8d0c6d14cp+0 0x1.2e6eb727e18a2p+0 0x1.286900fef353dp+0 0x1.2234902ed1618p+0 0x1.1be8cb2b74b91p+0 0x1.159aef153eb86p+0 0x1.0f5dd28721964p+0 0x1.0941cf1f0c395p+0 0x1.0354ca2af31e4p+0 0xF.da254a2be8078p-4 0xF.833db1aee1a98p-4 0xF.310df56d8bdap-4 0xE.e3f3652b3967p-4 0xE.9c346d4cd5eb8p-4 0xE.5a045b37bc86p-4 0xE.1d86df14d961p-4 0xD.e6d339507dd7p-4 0xD.b5f70b7b82f38p-4 0xD.8af8cadb746e8p-4 0xD.65d9d76adf73p-4 0xD.46983cbb860c8p-4 0xD.2d302384bee48p-4 0xD.199cfb03fb1ap-4 0xD.0bda60fe01fbp-4 0xD.03e4ce5db43p-4 0xD.01ba0d4b0f0b8p-4 0xD.05597c40a902p-4 0xD.0ec42033da8c8p-4 0xD.1dfc8662e1dcp-4 0xD.330674d7acbd8p-4 0xD.4de6672fbe91p-4 0xD.6ea0d3cda0fe8p-4 0xD.9539344e6166p-4 0xD.c1b0cb0c9f478p-4 0xD.f4051ec33e85p-4 0xE.2c2e25313f9c8p-4 0xE.6a1c163347efp-4 0xE.adb4e26bf7cdp-4 0xE.f6d14ba989738p-4 0xF.4539a22aa9958p-4 0xF.98a23128f789p-4 0xF.f0a76f0d7d6p-4 0x1.04cca12ae1575p+0 0x1.0ac6b3ee1cac6p+0 0x1.10ec908170bfep+0 0x1.172fbab20ec93p+0 0x1.1d7f3def6a919p+0 0x1.23c7ab95acb8p+0 0x1.29f33a3fe1935p+0 0x1.2fea0d7bd12eap+0 0x1.3592ab9380953p+0 0x1.3ad2a41cee4bp+0 0x1.3f8f65989b0e4p+0 0x1.43af3adcb37aap+0 0x1.471a62f7667c8p+0 0x1.49bc3084dc02ep+0 0x1.4b84194cb8dddp+0 0x1.4c669d6e6b98bp+0 0x1.4c5def323e7e8p+0 0x1.4b6a49e3176dfp+0 0x1.4991ee46a8f45p+0 0x1.46e0c5178088ap+0 0x1.4367b1a0c75f9p+0 0x1.3f3ba69df5d2p+0 0x1.3a74948c75532p+0 0x1.352c4a25e2148p+0 0x1.2f7d5df0f05fp+0 0x1.29823385f4e88p+0 0x1.235429645f002p+0 0x1.1d0af6266089fp+0 0x1.16bc366792132p+0 0x1.107b2865c6f88p+0 0x1.0a588f7bf21bdp+0 0x1.0462b80a39876p+0 0xF.ea593f2a4c79p-4 0xF.92ae83912956p-4 0xF.3fa854042a01p-4 0xE.f1a8448ef93e8p-4 0xE.a8f86101c9398p-4 0xE.65cef8cff8a4p-4 0xE.28522ca5d929p-4 0xD.f09b2a310db98p-4 0xD.beb90c5bae3c8p-4 0xD.92b35d4d0d74p-4 0xD.6c8c3c4d975e8p-4 0xD.4c422ca0ad6p-4 0xD.31d193f4155d8p-4 0xD.1d35ef8673cbp-4 0xD.0e6ac6e9f28fp-4 0xD.056c628918fa8p-4 0xD.02384afe3339p-4 0xD.04cd95013a518p-4 0xD.0d2cfc4329d68p-4 0xD.1b58ce0f9453p-4 0xD.2f54a30994f3p-4 0xD.4924e5da0df3p-4 0xD.68ce2335af0b8p-4 0xD.8e541e5068eb8p-4 0xD.b9b8a3b6fe64p-4 0xD.eafa13bcc9e4p-4 0xE.22119d5e2c5bp-4 0xE.5ef122e0eefdp-4 0xE.a180c2e59c35p-4 0xE.e99c03634da8p-4 0xF.370ea09576f6p-4 0xF.899108ab52108p-4 0xF.e0c496767f3f8p-4 0x1.03c2fa9b6e329p+0 0x1.09b39cafe60dp+0 0x1.0fd281b15ae7ap+0 0x1.1611a6134cb3fp+0 0x1.1c6091e46cadbp+0 0x1.22ac51ac2782ep+0 0x1.28df8ec415378p+0 0x1.2ee2ceb0ba7cfp+0 0x1.349cdf95cdc93p+0 0x1.39f37525ffecbp+0 0x1.3ecbf54ad02a6p+0 0x1.430c6e6833474p+0 0x1.469cab1a20a83p+0 0x1.4967517601211p+0 0x1.4b5af7513ce0fp+0 0x1.4c6b12edefd1ap+0 0x1.4c90b08d02845p+0 0x1.4bcada079c78ap+0 0x1.4a1ea543dc1dbp+0 0x1.4796e7f05a93p+0 0x1.444398cf74368p+0 0x1.4038ef4d7c3ebp+0 0x1.3b8e57cc114cfp+0 0x1.365d554748d53p+0 0x1.30c067cd195cp+0 0x1.2ad20b5bed078p+0 0x1.24abdd31c7a11p+0 0x1.1e65ef83ed989p+0 0x1.18164df4f8903p+0 0x1.11d0b0915af97p+0 0x1.0ba657ec5817bp+0 0x1.05a60b29fef9dp+0 0xF.fdc30236fffp-4 0xF.a52f6160c3e48p-4 0xF.5128c2444e48p-4 0xF.0215e11150648p-4 0xE.b8452d74ada2p-4 0xE.73f09e68f7ef8p-4 0xE.35414d3f1907p-4 0xD.fc52c20f49e48p-4 0xD.c935e617ca09p-4 0xD.9bf39821951b8p-4 0xD.748ee438b2538p-4 0xD.5306e34ff505p-4 0xD.3758493569468p-4 0xD.217ea7ee2f908p-4 0xD.11756f762bf68p-4 0xD.0738b03850af8p-4 0xD.02c5a58e73498p-4 0xD.041b0c5583768p-4 0xD.0b39483c754dp-4 0xD.182258f9d224p-4 0xD.2ad99f11b2528p-4 0xD.43636e55f5728p-4 0xD.61c46ad78aef8p-4 0xD.8600aba73c8a8p-4 0xD.b01a9d9a26c48p-4 0xD.e0119f65dda48p-4 0xE.15e04ff993028p-4 0xE.517a88321c248p-4 0xE.92cafa2c9c5e8p-4 0xE.d9b072e6883bp-4 0xF.25fabef124938p-4 0xF.77673933ff988p-4 0xF.cd9d137bf8278p-4 0x1.028297439ca41p+0 0x1.0867b9378fb57p+0 0x1.0e7e11274b5f9p+0 0x1.14b82dc5b2edcp+0 0x1.1b062f2075573p+0 0x1.2155b92f0d79p+0 0x1.279203f6cc0cp+0 0x1.2da410ed975a9p+0 0x1.33730c2791f48p+0 0x1.38e4dd75c6bf7p+0 0x1.3ddee9ce8675ep+0 0x1.42470042d5686p+0 0x1.460467d9ad633p+0 0x1.4900fdb4aeacp+0 0x1.4b2a4df10bc01p+0 0x1.4c728eecfc92ep+0 0x1.4cd166e36059cp+0 0x1.4c44679a4f7c7p+0 0x1.4acf32e7d117ep+0 0x1.487b44108fb7bp+0 0x1.455763f4dcc7ep+0 0x1.4176d6ea9f6abp+0 0x1.3cf05991bce14p+0 0x1.37dd050668e4cp+0 0x1.32573271c7f58p+0 0x1.2c7972aa5811cp+0 0x1.265da959054a8p+0 0x1.201c5510f5a9p+0 0x1.19cc07fb1dbbdp+0 0x1.13810fdd3ade2p+0 0x1.0d4d48bea0e8bp+0 0x1.0740134d5f4e5p+0 0x1.0166674372da4p+0 0xF.bcafa1eab36b8p-4 0xF.67673367615fp-4 0xF.16fa74f68a8ep-4 0xE.cbbd70291307p-4 0xE.85eec7d24c668p-4 0xE.45bb62ae2ec5p-4 0xE.0b41cbe4d67ep-4 0xD.d6953ba8aad2p-4 0xD.a7c042632d838p-4 0xD.7ec716a3d4fc8p-4 0xD.5ba989bd2c5p-4 0xD.3e64a91ee64a8p-4 0xD.26f4136c3212p-4 0xD.1553086095fb8p-4 0xD.097d3a0d9d828p-4 0xD.036f650b5e03p-4 0xD.0327b40224bbp-4 0xD.08a5f19698198p-4 0xD.13eb8a4d4e71p-4 0xD.24fb5e7c39d78p-4 0xD.3bd962e1924bp-4 0xD.588a0d0346458p-4 0xD.7b11871bf796p-4 0xD.a372a624a0b28p-4 0xD.d1ad9b9552728p-4 0xE.05be5be7b21bp-4 0xE.3f9ab2ebf72ep-4 0xE.7f2fffddddb1p-4 0xE.c460952c32608p-4 0xF.0f00bb75819bp-4 0xF.5ed35cc513dfp-4 0xF.b386650c508e8p-4 0x1.00caeef8c3d8bp+0 0x1.069c566910694p+0 0x1.0ca21cb5e2232p+0 0x1.12cf86ec0074ap+0 0x1.1915775eccffap+0 0x1.1f62598b9b0ecp+0 0x1.25a2292280bbep+0 0x1.2bbe9be718ad5p+0 0x1.319f75517b02cp+0 0x1.372b08d948127p+0 0x1.3c46ec76f91c1p+0 0x1.40d8d83606434p+0 0x1.44c7aa0513f86p+0 0x1.47fc7ef814359p+0 0x1.4a63cde68ebb7p+0 0x1.4bee6bd4f86dbp+0 0x1.4c9261ec20607p+0 0x1.4c4b7f7cfe1a5p+0 0x1.4b1b98a31ee1dp+0 0x1.490a6aba80e97p+0 0x1.462529a9e8911p+0 0x1.427dc24a8a8ap+0 0x1.3e29e56bede46p+0 0x1.3941f309996c8p+0 0x1.33dfdde7553d7p+0 0x1.2e1e1d4ccd6e4p+0 0x1.2816bde2c464dp+0 0x1.21e29cdeafbafp+0 0x1.1b98d2c5330eap+0 0x1.154e4de8b9c16p+0 0x1.0f1598e1baa51p+0 0x1.08fec6b910f4fp+0 0x1.03177d4177d54p+0 0xF.d6b15ec3d3c6p-4 0xF.802cdf06b18ep-4 0xF.2e5ff974208p-4 0xE.e1a5fae1352ap-4 0xE.9a43b4e489fep-4 0xE.586b34331b468p-4 0xE.1c3f34249367p-4 0xD.e5d63e881d0ep-4 0xD.b53d6ff054318p-4 0xD.8a7adf0a36abp-4 0xD.658fa9db8a78p-4 0xD.4679ae594bba8p-4 0xD.2d34f50df886p-4 0xD.19bcd4da80ff8p-4 0xD.0c0cd682a3968p-4 0xD.04215de57e048p-4 0xD.01f81da5b2838p-4 0xD.059058b6a4e2p-4 0xD.0eeaf3da32f68p-4 0xD.1e0a57a217f7p-4 0xD.32f2220ca74fp-4 0xD.4da6a55f972p-4 0xD.6e2c30808e438p-4 0xD.94861bc97d8d8p-4 0xD.c0b5944c8741p-4 0xD.f2b81ec7d36a8p-4 0xE.2a85cb58e2018p-4 0xE.680f138b33528p-4 0xE.ab3a5df292b88p-4 0xE.f3e12579a8a28p-4 0xF.41ccc75314328p-4 0xF.94b3017d267e8p-4 0xF.ec32356bb7d7p-4 0x1.047cd8ef2eb8p+0 0x1.0a6e93ef3fc3ap+0 0x1.108c70b155d8bp+0 0x1.16c8386cc5abp+0 0x1.1d1145c1bbe81p+0 0x1.23548188a9258p+0 0x1.297c7f8d8ed62p+0 0x1.2f71c27168183p+0 0x1.351b2c643281ap+0 0x1.3a5e9f91dbc72p+0 0x1.3f21cce91ebc8p+0 0x1.434b2a8f7e4a3p+0 0x1.46c3056ff3b58p+0 0x1.49749bbb0971ep+0 0x1.4b4f29fb90437p+0 0x1.4c46d2a308311p+0 0x1.4c554967058f4p+0 0x1.4b7a30a6bcf19p+0 0x1.49bb1ed026764p+0 0x1.47234b2f30876p+0 0x1.43c2eb1e1daeep+0 0x1.3fae5094f27c2p+0 0x1.3afce05650875p+0 0x1.35c7f7d6f9b58p+0 0x1.3029d9974cac9p+0 0x1.2a3cb2b00809p+0 0x1.2419c6d861b82p+0 0x1.1dd8ca426f66bp+0 0x1.178f6b3cb8dd6p+0 0x1.1151092dc5435p+0 0x1.0b2e937c61953p+0 0x1.05368949cf129p+0 0xF.f751257028c3p-4 0xF.9f429b9b46e2p-4 0xF.4bbd3dc166e1p-4 0xE.fd25a5f08837p-4 0xE.b3c89a6b5669p-4 0xE.6fdecf96ffffp-4 0xE.31907141ecc7p-4 0xD.f8f85e5890258p-4 0xD.c6270c1689ccp-4 0xD.99250d0fd3a4p-4 0xD.71f53d72796d8p-4 0xD.5096990c075e8p-4 0xD.3505c1590df48p-4 0xD.1f3e3a8e5f2dp-4 0xD.0f3b667025248p-4 0xD.04f9432712eap-4 0xD.0074f3451862p-4 0xD.01ad12f204088p-4 0xD.08a1dcdc68abp-4 0xD.1555201bfdef8p-4 0xD.27ca06bc3572p-4 0xD.4004ab31a64cp-4 0xD.5e097995809fp-4 0xD.81dc58349e708p-4 0xD.ab7f91de970ap-4 0xD.daf27b8726f6p-4 0xE.102fce5ecf388p-4 0xE.4b2bafb9cf5ap-4 0xE.8bd16131468b8p-4 0xE.d20095b4abcf8p-4 0xF.1d8a6c2462f3p-4 0xF.6e2e15f51f658p-4 0xF.c39538b138be8p-4 0x1.01d502445265dp+0 0x1.07ad205fe258ap+0 0x1.0db6d50bd1f2fp+0 0x1.13e50a5479bb4p+0 0x1.1a284983445e2p+0 0x1.206eac315ac14p+0 0x1.26a3e989aaaf3p+0 0x1.2cb1872e62d6dp+0 0x1.327f34397fe5fp+0 0x1.37f3529c99b19p+0 0x1.3cf3af9883b54p+0 0x1.4166673977e07p+0 0x1.4532e91df6d92p+0 0x1.48430f072ffe6p+0 0x1.4a8430c771db5p+0 0x1.4be81e2bd2f6ep+0 0x1.4c65e765f69bp+0 0x1.4bfa5fbb9b0ccp+0 0x1.4aa84cae0220ap+0 0x1.48783c82201fp+0 0x1.457808a782b99p+0 0x1.41ba114c572c5p+0 0x1.3d54460662babp+0 0x1.385f12efab0dfp+0 0x1.32f449b123e1bp+0 0x1.2d2e1b26d69bap+0 0x1.2726317680d2ep+0 0x1.20f4f4b0f01d6p+0 0x1.1ab0fe68328b4p+0 0x1.146ebbc7d4c5cp+0 0x1.0e403a1ba1332p+0 0x1.08351768ec34fp+0 0x1.025a8fb01436ap+0 0xF.cbb9f57154ad8p-4 0xF.76133d6a1f94p-4 0xF.25264c0ed0068p-4 0xE.d94b06123f67p-4 0xE.92c3859df9728p-4 0xE.51bfbb494bcc8p-4 0xE.1660cb65c9118p-4 0xD.e0bc182b7e648p-4 0xD.b0ddf1ce63ca8p-4 0xD.86cbeb91ec548p-4 0xD.6286d8f063dd8p-4 0xD.440c784e4b658p-4 0xD.2b58d1d957bfp-4 0xD.186751736475p-4 0xD.0b33a22755f3p-4 0xD.03ba50d4859c8p-4 0xD.01f93aa33fe5p-4 0xD.05efca8d67aa8p-4 0xD.0f9f07e487b8p-4 0xD.1f09764fe5c78p-4 0xD.3432c64bd31dp-4 0xD.4f1f53c90629p-4 0xD.6fd36f3260028p-4 0xD.96526be83df48p-4 0xD.c29d6e400232p-4 0xD.f4b1f26baaf4p-4 0xE.2c880582d42p-4 0xE.6a102a756724p-4 0xE.ad30e64191eep-4 0xE.f5c3f1b36c068p-4 0xF.439313a306738p-4 0xF.9654ad80c0b3p-4 0xF.eda80d69388d8p-4 0x1.04911a531b003p+0 0x1.0a7f754ddb185p+0 0x1.1099d083d9daap+0 0x1.16d21f9f04a7ep+0 0x1.1d17effa6420ap+0 0x1.2358651516bbep+0 0x1.297e542e6c402p+0 0x1.2f72861e2dbb9p+0 0x1.351c2504f471cp+0 0x1.3a6158b3b522ap+0 0x1.3f28109bf2b53p+0 0x1.4356f4f1bea5bp+0 0x1.46d672ed53621p+0 0x1.4991d2a244309p+0 0x1.4b7840b8366ddp+0 0x1.4c7db47d58ad8p+0 0x1.4c9b9c0e61a2fp+0 0x1.4bd13ce261716p+0 0x1.4a23be726fe4dp+0 0x1.479dddd89a73cp+0 0x1.444f5296824bep+0 0x1.404bf4a6d1282p+0 0x1.3baab94eef157p+0 0x1.36849e3616aa2p+0 0x1.30f39923a4e26p+0 0x1.2b119f15caa7ap+0 0x1.24f7d0217f737p+0 0x1.1ebdcfcc261ffp+0 0x1.18794c3514accp+0 0x1.123db20c87352p+0 0x1.0c1c08474b88cp+0 0x1.0622ecbd0702bp+0 0x1.005eaa3c99315p+0 0xF.ad960d8b29d28p-4 0xF.59b39f362c4dp-4 0xF.0aaa29f7a92d8p-4 0xE.c0c881630863p-4 0xE.7c4931aae5068p-4 0xE.3d5601ed4f8c8p-4 0xE.040b2cac31058p-4 0xD.d07a429b214d8p-4 0xD.a2acb35bd6a38p-4 0xD.7aa5fced47628p-4 0xD.586585e218cep-4 0xD.3be82851261ep-4 0xD.2529743b4e4fp-4 0xD.1424b0213d05p-4 0xD.08d59df7542f8p-4 0xD.033909bb34538p-4 0xD.034d25c71e8b8p-4 0xD.0911b7b333adp-4 0xD.14881733df7a8p-4 0xD.25b2fefb5d42p-4 0xD.3c962e3bbfbb8p-4 0xD.5935d808cfffp-4 0xD.7b95dc914ae78p-4 0xD.a3b8c70606e9p-4 0xD.d19e8a230885p-4 0xE.0542f4cbe92ep-4 0xE.3e9bd837e5a58p-4 0xE.7d96d9fe98d7p-4 0xE.c216ee40aa2c8p-4 0xF.0bf179823f9d8p-4 0xF.5aeb1efd3f4ap-4 0xF.aeb4479e097ep-4 0x1.006e577dd58a2p+0 0x1.062fb976a2edfp+0 0x1.0c2545cf446b8p+0 0x1.1242b21c03f55p+0 0x1.1879672ac9f2dp+0 0x1.1eb86c4b898e8p+0 0x1.24ec6bebfe48bp+0 0x1.2affd8ce6fc92p+0 0x1.30db3a796b8f1p+0 0x1.3665a5bb1c243p+0 0x1.3b856313595e9p+0 0x1.4020c09071e2bp+0 0x1.441f076d6ea6ap+0 0x1.4769882668f25p+0 0x1.49ecaaa15857cp+0 0x1.4b98ec7e9a23bp+0 0x1.4c63b698cc5fdp+0 0x1.4c47f4cce72ecp+0 0x1.4b46605db0e0cp+0 0x1.496575091f9d4p+0 0x1.46b111fd906bbp+0 0x1.4339d0c0a6f95p+0 0x1.3f14234f74d58p+0 0x1.3a574f335d329p+0 0x1.351c5c8557e8ep+0 0x1.2f7d0e1709953p+0 0x1.2992f3f0ac944p+0 0x1.2376a403709p+0 0x1.1d3f1f5b8bd72p+0 0x1.17016514454eap+0 0x1.10d0305758c9ep+0 0x1.0abbdbfe747e3p+0 0x1.04d264f78eb8ap+0 0xF.f1f842069dcf8p-4 0xF.9acd8a4abd0d8p-4 0xF.4821cbcdd6278p-4 0xE.fa55fbd837478p-4 0xE.b1b418522d3ap-4 0xE.6e72c66ad284p-4 0xE.30b8b9961842p-4 0xD.f89fcf7ca2338p-4 0xD.c637d6c8b2d08p-4 0xD.9988fd8d3edp-4 0xD.7295e8b448d98p-4 0xD.515d78d75d1e8p-4 0xD.35dc4283a80dp-4 0xD.200dc089cf968p-4 0xD.0fed46e03b9ep-4 0xD.0576bc0533d48p-4 0xD.00a71ddf8eab8p-4 0xD.017cd5f75c52p-4 0xD.07f7df99a8658p-4 0xD.1419c12232e6p-4 0xD.25e55846c96d8p-4 0xD.3d5e77e2bc33p-4 0xD.5a89546f14f8p-4 0xD.7d69bb197f49p-4 0xD.a6020e58ba59p-4 0xD.d452020992c5p-4 0xE.085510abfc97p-4 0xE.4200a3722bfb8p-4 0xE.8141e7b6bd6ap-4 0xE.c5fb4e6563698p-4 0xF.1001b5437e6p-4 0xF.5f193f3587bc8p-4 0xF.b2f1e7fd97638p-4 0x1.00b23e9d026bp+0 0x1.0672c17a5883fp+0 0x1.0c6685e381fabp+0 0x1.12814ae83f15dp+0 0x1.18b48a606f72ap+0 0x1.1eef658c27ad3p+0 0x1.251eaabf4970dp+0 0x1.2b2cfb2babe6p+0 0x1.3103172ec68b2p+0 0x1.368855c7e2d09p+0 0x1.3ba348e239d24p+0 0x1.403a8bf16746ap+0 0x1.4435b546e24a4p+0 0x1.477e5d19d87a3p+0 0x1.4a01285123ee9p+0 0x1.4baec1b63e605p+0 0x1.4c7cab3a6591ap+0 0x1.4c65d2fb113e4p+0 0x1.4b6adcc3294ecp+0 0x1.49921849a6342p+0 0x1.46e7253b79628p+0 0x1.437a4ebdfbfd8p+0 0x1.3f5faf1c0891p+0 0x1.3aae30af2d858p+0 0x1.357e825da727cp+0 0x1.2fea1464b7e3fp+0 0x1.2a0a2e4d8b6b6p+0 0x1.23f729cd73675p+0 0x1.1dc7d8e989f23p+0 0x1.179118cc7c998p+0 0x1.11658ed631cfdp+0 0x1.0b558abf8c923p+0 0x1.056f073232c16p+0 0xF.fbdc1bd80fb48p-4 0xF.a4b635bfa727p-4 0xF.51fb3827763cp-4 0xF.040d0b7c4a6p-4 0xE.bb36ac9f093d8p-4 0xE.77afbbe9e501p-4 0xE.399fd830121ap-4 0xE.0121b1e625f8p-4 0xD.ce45cbe2e3c8p-4 0xD.a114e5fb042fp-4 0xD.79921275a824p-4 0xD.57bc7a5dc1578p-4 0xD.3b90d666f5a18p-4 0xD.250aa2cf7e3b8p-4 0xD.142514a2ece98p-4 0xD.08dbd63b6c228p-4 0xD.032b900240428p-4 0xD.0312415bdd6b8p-4 0xD.088f6c75a3d78p-4 0xD.13a416627f288p-4 0xD.24529ba32f35p-4 0xD.3a9e57e7b6e48p-4 0xD.568b1e920c528p-4 0xD.781c80515f7c8p-4 0xD.9f54d91fea348p-4 0xD.cc3421184b64p-4 0xD.feb67a1892358p-4 0xE.36d27428caabp-4 0xE.7477034e51e5p-4 0xE.b789231f98fap-4 0xE.ffe1275dcaf28p-4 0xF.4d47bd6d81c68p-4 0xF.9f72a919fe08p-4 0xF.f6014fefd6c1p-4 0x1.0507931db251p+0 0x1.0ae427b7df909p+0 0x1.10ea4ee67a6fap+0 0x1.170c56bdc512dp+0 0x1.1d3a47e59dee2p+0 0x1.2361e49c2e931p+0 0x1.296ec4e884151p+0 0x1.2f4a9654426d8p+0 0x1.34dd84215602ep+0 0x1.3a0eca6d76edap+0 0x1.3ec5730a50e5ep+0 0x1.42e936303a338p+0 0x1.4663741275864p+0 0x1.4920377a676b8p+0 0x1.4b0f2dd250fdp+0 0x1.4c247f56351c4p+0 0x1.4c597324a5b55p+0 0x1.4bacced72886bp+0 0x1.4a22e7c2f6bbp+0 0x1.47c564175386ep+0 0x1.44a2b26ec6b16p+0 0x1.40cd45b26dc08p+0 0x1.3c5aa84276ef3p+0 0x1.37627b959b8c2p+0 0x1.31fd78e467a64p+0 0x1.2c44847b919adp+0 0x1.264fe0cecda07p+0 0x1.20368948844fdp+0 0x1.1a0db7ec49adcp+0 0x1.13e894c739a9ap+0 0x1.0dd80b28d1e0bp+0 0x1.07eabec72aa42p+0 0x1.022d1a23283f7p+0 0xF.ca96f8339221p-4 0xF.768266c4d208p-4 0xF.26ff0644022d8p-4 0xE.dc600cdc49968p-4 0xE.96e44b08a19f8p-4 0xE.56b982a99a6p-4 0xE.1bff80e168e5p-4 0xD.e6caecd071678p-4 0xD.b727c4ce3676p-4 0xD.8d1b891bc41e8p-4 0xD.68a716a6acb38p-4 0xD.49c836a2d51b8p-4 0xD.307ae8dac0d98p-4 0xD.1cba6ee2aa0bp-4 0xD.0e821e158261p-4 0xD.05cdfd99bbfep-4 0xD.029b34c07e5fp-4 0xD.04e84cfd3de7p-4 0xD.0cb54986ccbep-4 0xD.1a03957a0c41p-4 0xD.2cd5c81a774ep-4 0xD.452f3d95b919p-4 0xD.631381860858p-4 0xD.8685875e3f5fp-4 0xD.af86ac025e35p-4 0xD.de157b258cf4p-4 0xE.122c32baaef58p-4 0xE.4bbefeff8bc3p-4 0xE.8ab9eaa1fa6b8p-4 0xE.cefe8074635f8p-4 0xF.18611f68a06b8p-4 0xF.66a60669f4358p-4 0xF.b97e2482b2b58p-4 0x1.01083c2c15225p+0 0x1.06b3728a3facdp+0 0x1.0c8fb6942ee6bp+0 0x1.129139664de01p+0 0x1.18aa0a5e89e66p+0 0x1.1eca0638f2064p+0 0x1.24dedd2781bf8p+0 0x1.2ad43632f1f53p+0 0x1.3093f593dcafbp+0 0x1.3606aa277acbbp+0 0x1.3b14238827bbp+0 0x1.3fa42eacbe037p+0 0x1.439f727f2e9efp+0 0x1.46f06116d2b66p+0 0x1.49842de41b8b2p+0 0x1.4b4bb5f7ea449p+0 0x1.4c3c4673cca2bp+0 0x1.4c502ea32d4e2p+0 0x1.4b870f58f0ab1p+0 0x1.49e5df80ce972p+0 0x1.4776a572d9594p+0 0x1.4447ec4888442p+0 0x1.406c02f7b9263p+0 0x1.3bf81759609a2p+0 0x1.3703410064b0ap+0 0x1.31a58eec095ffp+0 0x1.2bf7282fb591ap+0 0x1.260f8b65b5bdcp+0 0x1.2004f40323327p+0 0x1.19ebe823169a3p+0 0x1.13d6eda1b7fccp+0 0x1.0dd662a78e983p+0 0x1.07f8741d0d55cp+0 0x1.02492bc799e7p+0 0xF.cd28fd7acbcp-4 0xF.79cce37e6fd78p-4 0xF.2ae6ec023b608p-4 0xE.e0c886104a0cp-4 0xE.9baf64c2233cp-4 0xE.5bc8af67a5078p-4 0xE.2133f8b4c616p-4 0xD.ec05ef9b86d1p-4 0xD.bc4ac3855c25p-4 0xD.92083ab621708p-4 0xD.6d3f7d12cdb58p-4 0xD.4dee97a3cc35p-4 0xD.3411be43f7a5p-4 0xD.1fa4514509c38p-4 0xD.10a1ac9fa70f8p-4 0xD.0705c5b2c1d8p-4 0xD.02cd9bc3e8128p-4 0xD.03f77e775e928p-4 0xD.0a832c640b69p-4 0xD.1671cac792078p-4 0xD.27c5b63b0075p-4 0xD.3e822b26feaa8p-4 0xD.5aaac39ed448p-4 0xD.7c42c744ef8ap-4 0xD.a34c48f69d95p-4 0xD.cfc70d49707dp-4 0xE.01af347cb5878p-4 0xE.38fba286b7238p-4 0xE.759c208542d98p-4 0xE.b777344b7411p-4 0xE.fe67ad4f89a68p-4 0xF.4a39ea2654f7p-4 0xF.9aa8df548b548p-4 0xF.ef5aefcdd773p-4 0x1.047deb12840ffp+0 0x1.0a3a7c14ee68dp+0 0x1.1020be0fb77d5p+0 0x1.16240949b486p+0 0x1.1c3599b0eaff2p+0 0x1.2244894bdedc7p+0 0x1.283de3af2ec84p+0 0x1.2e0cd83ea58d6p+0 0x1.339b1003e41e4p+0 0x1.38d129f7a498fp+0 0x1.3d975dad2d0dfp+0 0x1.41d6407cf473cp+0 0x1.4577a4e6b270ep+0 0x1.48678779568b3p+0 0x1.4a94f8daf8183p+0 0x1.4bf2f253b6749p+0 0x1.4c79022d1e881p+0 0x1.4c23bfa42f0b8p+0 0x1.4af4fafa16342p+0 0x1.48f3a4c4d5f7dp+0 0x1.462b6efdb9b1ap+0 0x1.42ac31429f503p+0 0x1.3e891f3a9596cp+0 0x1.39d7e34dae81fp+0 0x1.34afb09c32b49p+0 0x1.2f285d8f1d3f3p+0 0x1.2959950e04d1cp+0 0x1.235a2820a1c67p+0 0x1.1d3f85476ec78p+0 0x1.171d56c64c1dp+0 0x1.110545dc76723p+0 0x1.0b06dea32efe5p+0 0x1.052f8f0482273p+0 0xF.f8abac9a11f98p-4 0xF.a21def0238cb8p-4 0xF.4fcbf1050594p-4 0xF.02198734d3de8p-4 0xE.b9557604ae978p-4 0xE.75bcc087ca81p-4 0xE.377dd4274adc8p-4 0xD.febb7ee512ac8p-4 0xD.cb8fa6303af18p-4 0xD.9e0dbabc6f04p-4 0xD.7644ea796dd78p-4 0xD.5442150210f7p-4 0xD.381188f273a98p-4 0xD.21c091d49f348p-4 0xD.115edef9d0e2p-4 0xD.06ffcbd831e3p-4 0xD.02bb928b4b29p-4 0xD.04b07101133p-4 0xD.0d03c9473a178p-4 0xD.1be34567d205p-4 0xD.318607614af8p-4 0xD.4e2dee115edd8p-4 0xD.7228f8719a2fp-4 0xD.9dd2d153cdd6p-4 0xD.d1968ef3e9a3p-4 0xE.0df0b345c5988p-4 0xE.53717bf74e9dp-4 0xE.a2bf93d031b88p-4 0xE.fc9b3a8e74bc8p-4 0xF.61e1fcceb85e8p-4 0xF.d3931b3b0e5fp-4 0x1.052d4c77ebee1p+0 0x1.0e0fa66d100c9p+0 0x1.17f8c15ef6ffap+0 0x1.2304fb9f7dd47p+0 0x1.2f553fde5cdbfp+0 0 ^2151 0x1.2f553fde5cdbfp+0 0x1.2304fb9f7dd47p+0 0x1.17f8c15ef6ffap+0 0x1.0e0fa66d100c9p+0 0x1.052d4c77ebee1p+0 0xF.d3931b3b0e5fp-4 0xF.61e1fcceb85e8p-4 0xE.fc9b3a8e74bc8p-4 0xE.a2bf93d031b88p-4 0xE.53717bf74e9dp-4 0xE.0df0b345c5988p-4 0xD.d1968ef3e9a3p-4 0xD.9dd2d153cdd6p-4 0xD.7228f8719a2fp-4 0xD.4e2dee115edd8p-4 0xD.318607614af8p-4 0xD.1be34567d205p-4 0xD.0d03c9473a178p-4 0xD.04b07101133p-4 0xD.02bb928b4b29p-4 0xD.06ffcbd831e3p-4 0xD.115edef9d0e2p-4 0xD.21c091d49f348p-4 0xD.381188f273a98p-4 0xD.5442150210f7p-4 0xD.7644ea796dd78p-4 0xD.9e0dbabc6f04p-4 0xD.cb8fa6303af18p-4 0xD.febb7ee512ac8p-4 0xE.377dd4274adc8p-4 0xE.75bcc087ca81p-4 0xE.b9557604ae978p-4 0xF.02198734d3de8p-4 0xF.4fcbf1050594p-4 0xF.a21def0238cb8p-4 0xF.f8abac9a11f98p-4 0x1.052f8f0482273p+0 0x1.0b06dea32efe5p+0 0x1.110545dc76723p+0 0x1.171d56c64c1dp+0 0x1.1d3f85476ec78p+0 0x1.235a2820a1c67p+0 0x1.2959950e04d1cp+0 0x1.2f285d8f1d3f3p+0 0x1.34afb09c32b49p+0 0x1.39d7e34dae81fp+0 0x1.3e891f3a9596cp+0 0x1.42ac31429f503p+0 0x1.462b6efdb9b1ap+0 0x1.48f3a4c4d5f7dp+0 0x1.4af4fafa16342p+0 0x1.4c23bfa42f0b8p+0 0x1.4c79022d1e881p+0 0x1.4bf2f253b6749p+0 0x1.4a94f8daf8183p+0 0x1.48678779568b3p+0 0x1.4577a4e6b270ep+0 0x1.41d6407cf473cp+0 0x1.3d975dad2d0dfp+0 0x1.38d129f7a498fp+0 0x1.339b1003e41e4p+0 0x1.2e0cd83ea58d6p+0 0x1.283de3af2ec84p+0 0x1.2244894bdedc7p+0 0x1.1c3599b0eaff2p+0 0x1.16240949b486p+0 0x1.1020be0fb77d5p+0 0x1.0a3a7c14ee68dp+0 0x1.047deb12840ffp+0 0xF.ef5aefcdd773p-4 0xF.9aa8df548b548p-4 0xF.4a39ea2654f7p-4 0xE.fe67ad4f89a68p-4 0xE.b777344b7411p-4 0xE.759c208542d98p-4 0xE.38fba286b7238p-4 0xE.01af347cb5878p-4 0xD.cfc70d49707dp-4 0xD.a34c48f69d95p-4 0xD.7c42c744ef8ap-4 0xD.5aaac39ed448p-4 0xD.3e822b26feaa8p-4 0xD.27c5b63b0075p-4 0xD.1671cac792078p-4 0xD.0a832c640b69p-4 0xD.03f77e775e928p-4 0xD.02cd9bc3e8128p-4 0xD.0705c5b2c1d8p-4 0xD.10a1ac9fa70f8p-4 0xD.1fa4514509c38p-4 0xD.3411be43f7a5p-4 0xD.4dee97a3cc35p-4 0xD.6d3f7d12cdb58p-4 0xD.92083ab621708p-4 0xD.bc4ac3855c25p-4 0xD.ec05ef9b86d1p-4 0xE.2133f8b4c616p-4 0xE.5bc8af67a5078p-4 0xE.9baf64c2233cp-4 0xE.e0c886104a0cp-4 0xF.2ae6ec023b608p-4 0xF.79cce37e6fd78p-4 0xF.cd28fd7acbcp-4 0x1.02492bc799e7p+0 0x1.07f8741d0d55cp+0 0x1.0dd662a78e983p+0 0x1.13d6eda1b7fccp+0 0x1.19ebe823169a3p+0 0x1.2004f40323327p+0 0x1.260f8b65b5bdcp+0 0x1.2bf7282fb591ap+0 0x1.31a58eec095ffp+0 0x1.3703410064b0ap+0 0x1.3bf81759609a2p+0 0x1.406c02f7b9263p+0 0x1.4447ec4888442p+0 0x1.4776a572d9594p+0 0x1.49e5df80ce972p+0 0x1.4b870f58f0ab1p+0 0x1.4c502ea32d4e2p+0 0x1.4c3c4673cca2bp+0 0x1.4b4bb5f7ea449p+0 0x1.49842de41b8b2p+0 0x1.46f06116d2b66p+0 0x1.439f727f2e9efp+0 0x1.3fa42eacbe037p+0 0x1.3b14238827bbp+0 0x1.3606aa277acbbp+0 0x1.3093f593dcafbp+0 0x1.2ad43632f1f53p+0 0x1.24dedd2781bf8p+0 0x1.1eca0638f2064p+0 0x1.18aa0a5e89e66p+0 0x1.129139664de01p+0 0x1.0c8fb6942ee6bp+0 0x1.06b3728a3facdp+0 0x1.01083c2c15225p+0 0xF.b97e2482b2b58p-4 0xF.66a60669f4358p-4 0xF.18611f68a06b8p-4 0xE.cefe8074635f8p-4 0xE.8ab9eaa1fa6b8p-4 0xE.4bbefeff8bc3p-4 0xE.122c32baaef58p-4 0xD.de157b258cf4p-4 0xD.af86ac025e35p-4 0xD.8685875e3f5fp-4 0xD.631381860858p-4 0xD.452f3d95b919p-4 0xD.2cd5c81a774ep-4 0xD.1a03957a0c41p-4 0xD.0cb54986ccbep-4 0xD.04e84cfd3de7p-4 0xD.029b34c07e5fp-4 0xD.05cdfd99bbfep-4 0xD.0e821e158261p-4 0xD.1cba6ee2aa0bp-4 0xD.307ae8dac0d98p-4 0xD.49c836a2d51b8p-4 0xD.68a716a6acb38p-4 0xD.8d1b891bc41e8p-4 0xD.b727c4ce3676p-4 0xD.e6caecd071678p-4 0xE.1bff80e168e5p-4 0xE.56b982a99a6p-4 0xE.96e44b08a19f8p-4 0xE.dc600cdc49968p-4 0xF.26ff0644022d8p-4 0xF.768266c4d208p-4 0xF.ca96f8339221p-4 0x1.022d1a23283f7p+0 0x1.07eabec72aa42p+0 0x1.0dd80b28d1e0bp+0 0x1.13e894c739a9ap+0 0x1.1a0db7ec49adcp+0 0x1.20368948844fdp+0 0x1.264fe0cecda07p+0 0x1.2c44847b919adp+0 0x1.31fd78e467a64p+0 0x1.37627b959b8c2p+0 0x1.3c5aa84276ef3p+0 0x1.40cd45b26dc08p+0 0x1.44a2b26ec6b16p+0 0x1.47c564175386ep+0 0x1.4a22e7c2f6bbp+0 0x1.4bacced72886bp+0 0x1.4c597324a5b55p+0 0x1.4c247f56351c4p+0 0x1.4b0f2dd250fdp+0 0x1.4920377a676b8p+0 0x1.4663741275864p+0 0x1.42e936303a338p+0 0x1.3ec5730a50e5ep+0 0x1.3a0eca6d76edap+0 0x1.34dd84215602ep+0 0x1.2f4a9654426d8p+0 0x1.296ec4e884151p+0 0x1.2361e49c2e931p+0 0x1.1d3a47e59dee2p+0 0x1.170c56bdc512dp+0 0x1.10ea4ee67a6fap+0 0x1.0ae427b7df909p+0 0x1.0507931db251p+0 0xF.f6014fefd6c1p-4 0xF.9f72a919fe08p-4 0xF.4d47bd6d81c68p-4 0xE.ffe1275dcaf28p-4 0xE.b789231f98fap-4 0xE.7477034e51e5p-4 0xE.36d27428caabp-4 0xD.feb67a1892358p-4 0xD.cc3421184b64p-4 0xD.9f54d91fea348p-4 0xD.781c80515f7c8p-4 0xD.568b1e920c528p-4 0xD.3a9e57e7b6e48p-4 0xD.24529ba32f35p-4 0xD.13a416627f288p-4 0xD.088f6c75a3d78p-4 0xD.0312415bdd6b8p-4 0xD.032b900240428p-4 0xD.08dbd63b6c228p-4 0xD.142514a2ece98p-4 0xD.250aa2cf7e3b8p-4 0xD.3b90d666f5a18p-4 0xD.57bc7a5dc1578p-4 0xD.79921275a824p-4 0xD.a114e5fb042fp-4 0xD.ce45cbe2e3c8p-4 0xE.0121b1e625f8p-4 0xE.399fd830121ap-4 0xE.77afbbe9e501p-4 0xE.bb36ac9f093d8p-4 0xF.040d0b7c4a6p-4 0xF.51fb3827763cp-4 0xF.a4b635bfa727p-4 0xF.fbdc1bd80fb48p-4 0x1.056f073232c16p+0 0x1.0b558abf8c923p+0 0x1.11658ed631cfdp+0 0x1.179118cc7c998p+0 0x1.1dc7d8e989f23p+0 0x1.23f729cd73675p+0 0x1.2a0a2e4d8b6b6p+0 0x1.2fea1464b7e3fp+0 0x1.357e825da727cp+0 0x1.3aae30af2d858p+0 0x1.3f5faf1c0891p+0 0x1.437a4ebdfbfd8p+0 0x1.46e7253b79628p+0 0x1.49921849a6342p+0 0x1.4b6adcc3294ecp+0 0x1.4c65d2fb113e4p+0 0x1.4c7cab3a6591ap+0 0x1.4baec1b63e605p+0 0x1.4a01285123ee9p+0 0x1.477e5d19d87a3p+0 0x1.4435b546e24a4p+0 0x1.403a8bf16746ap+0 0x1.3ba348e239d24p+0 0x1.368855c7e2d09p+0 0x1.3103172ec68b2p+0 0x1.2b2cfb2babe6p+0 0x1.251eaabf4970dp+0 0x1.1eef658c27ad3p+0 0x1.18b48a606f72ap+0 0x1.12814ae83f15dp+0 0x1.0c6685e381fabp+0 0x1.0672c17a5883fp+0 0x1.00b23e9d026bp+0 0xF.b2f1e7fd97638p-4 0xF.5f193f3587bc8p-4 0xF.1001b5437e6p-4 0xE.c5fb4e6563698p-4 0xE.8141e7b6bd6ap-4 0xE.4200a3722bfb8p-4 0xE.085510abfc97p-4 0xD.d452020992c5p-4 0xD.a6020e58ba59p-4 0xD.7d69bb197f49p-4 0xD.5a89546f14f8p-4 0xD.3d5e77e2bc33p-4 0xD.25e55846c96d8p-4 0xD.1419c12232e6p-4 0xD.07f7df99a8658p-4 0xD.017cd5f75c52p-4 0xD.00a71ddf8eab8p-4 0xD.0576bc0533d48p-4 0xD.0fed46e03b9ep-4 0xD.200dc089cf968p-4 0xD.35dc4283a80dp-4 0xD.515d78d75d1e8p-4 0xD.7295e8b448d98p-4 0xD.9988fd8d3edp-4 0xD.c637d6c8b2d08p-4 0xD.f89fcf7ca2338p-4 0xE.30b8b9961842p-4 0xE.6e72c66ad284p-4 0xE.b1b418522d3ap-4 0xE.fa55fbd837478p-4 0xF.4821cbcdd6278p-4 0xF.9acd8a4abd0d8p-4 0xF.f1f842069dcf8p-4 0x1.04d264f78eb8ap+0 0x1.0abbdbfe747e3p+0 0x1.10d0305758c9ep+0 0x1.17016514454eap+0 0x1.1d3f1f5b8bd72p+0 0x1.2376a403709p+0 0x1.2992f3f0ac944p+0 0x1.2f7d0e1709953p+0 0x1.351c5c8557e8ep+0 0x1.3a574f335d329p+0 0x1.3f14234f74d58p+0 0x1.4339d0c0a6f95p+0 0x1.46b111fd906bbp+0 0x1.496575091f9d4p+0 0x1.4b46605db0e0cp+0 0x1.4c47f4cce72ecp+0 0x1.4c63b698cc5fdp+0 0x1.4b98ec7e9a23bp+0 0x1.49ecaaa15857cp+0 0x1.4769882668f25p+0 0x1.441f076d6ea6ap+0 0x1.4020c09071e2bp+0 0x1.3b856313595e9p+0 0x1.3665a5bb1c243p+0 0x1.30db3a796b8f1p+0 0x1.2affd8ce6fc92p+0 0x1.24ec6bebfe48bp+0 0x1.1eb86c4b898e8p+0 0x1.1879672ac9f2dp+0 0x1.1242b21c03f55p+0 0x1.0c2545cf446b8p+0 0x1.062fb976a2edfp+0 0x1.006e577dd58a2p+0 0xF.aeb4479e097ep-4 0xF.5aeb1efd3f4ap-4 0xF.0bf179823f9d8p-4 0xE.c216ee40aa2c8p-4 0xE.7d96d9fe98d7p-4 0xE.3e9bd837e5a58p-4 0xE.0542f4cbe92ep-4 0xD.d19e8a230885p-4 0xD.a3b8c70606e9p-4 0xD.7b95dc914ae78p-4 0xD.5935d808cfffp-4 0xD.3c962e3bbfbb8p-4 0xD.25b2fefb5d42p-4 0xD.14881733df7a8p-4 0xD.0911b7b333adp-4 0xD.034d25c71e8b8p-4 0xD.033909bb34538p-4 0xD.08d59df7542f8p-4 0xD.1424b0213d05p-4 0xD.2529743b4e4fp-4 0xD.3be82851261ep-4 0xD.586585e218cep-4 0xD.7aa5fced47628p-4 0xD.a2acb35bd6a38p-4 0xD.d07a429b214d8p-4 0xE.040b2cac31058p-4 0xE.3d5601ed4f8c8p-4 0xE.7c4931aae5068p-4 0xE.c0c881630863p-4 0xF.0aaa29f7a92d8p-4 0xF.59b39f362c4dp-4 0xF.ad960d8b29d28p-4 0x1.005eaa3c99315p+0 0x1.0622ecbd0702bp+0 0x1.0c1c08474b88cp+0 0x1.123db20c87352p+0 0x1.18794c3514accp+0 0x1.1ebdcfcc261ffp+0 0x1.24f7d0217f737p+0 0x1.2b119f15caa7ap+0 0x1.30f39923a4e26p+0 0x1.36849e3616aa2p+0 0x1.3baab94eef157p+0 0x1.404bf4a6d1282p+0 0x1.444f5296824bep+0 0x1.479dddd89a73cp+0 0x1.4a23be726fe4dp+0 0x1.4bd13ce261716p+0 0x1.4c9b9c0e61a2fp+0 0x1.4c7db47d58ad8p+0 0x1.4b7840b8366ddp+0 0x1.4991d2a244309p+0 0x1.46d672ed53621p+0 0x1.4356f4f1bea5bp+0 0x1.3f28109bf2b53p+0 0x1.3a6158b3b522ap+0 0x1.351c2504f471cp+0 0x1.2f72861e2dbb9p+0 0x1.297e542e6c402p+0 0x1.2358651516bbep+0 0x1.1d17effa6420ap+0 0x1.16d21f9f04a7ep+0 0x1.1099d083d9daap+0 0x1.0a7f754ddb185p+0 0x1.04911a531b003p+0 0xF.eda80d69388d8p-4 0xF.9654ad80c0b3p-4 0xF.439313a306738p-4 0xE.f5c3f1b36c068p-4 0xE.ad30e64191eep-4 0xE.6a102a756724p-4 0xE.2c880582d42p-4 0xD.f4b1f26baaf4p-4 0xD.c29d6e400232p-4 0xD.96526be83df48p-4 0xD.6fd36f3260028p-4 0xD.4f1f53c90629p-4 0xD.3432c64bd31dp-4 0xD.1f09764fe5c78p-4 0xD.0f9f07e487b8p-4 0xD.05efca8d67aa8p-4 0xD.01f93aa33fe5p-4 0xD.03ba50d4859c8p-4 0xD.0b33a22755f3p-4 0xD.186751736475p-4 0xD.2b58d1d957bfp-4 0xD.440c784e4b658p-4 0xD.6286d8f063dd8p-4 0xD.86cbeb91ec548p-4 0xD.b0ddf1ce63ca8p-4 0xD.e0bc182b7e648p-4 0xE.1660cb65c9118p-4 0xE.51bfbb494bcc8p-4 0xE.92c3859df9728p-4 0xE.d94b06123f67p-4 0xF.25264c0ed0068p-4 0xF.76133d6a1f94p-4 0xF.cbb9f57154ad8p-4 0x1.025a8fb01436ap+0 0x1.08351768ec34fp+0 0x1.0e403a1ba1332p+0 0x1.146ebbc7d4c5cp+0 0x1.1ab0fe68328b4p+0 0x1.20f4f4b0f01d6p+0 0x1.2726317680d2ep+0 0x1.2d2e1b26d69bap+0 0x1.32f449b123e1bp+0 0x1.385f12efab0dfp+0 0x1.3d54460662babp+0 0x1.41ba114c572c5p+0 0x1.457808a782b99p+0 0x1.48783c82201fp+0 0x1.4aa84cae0220ap+0 0x1.4bfa5fbb9b0ccp+0 0x1.4c65e765f69bp+0 0x1.4be81e2bd2f6ep+0 0x1.4a8430c771db5p+0 0x1.48430f072ffe6p+0 0x1.4532e91df6d92p+0 0x1.4166673977e07p+0 0x1.3cf3af9883b54p+0 0x1.37f3529c99b19p+0 0x1.327f34397fe5fp+0 0x1.2cb1872e62d6dp+0 0x1.26a3e989aaaf3p+0 0x1.206eac315ac14p+0 0x1.1a284983445e2p+0 0x1.13e50a5479bb4p+0 0x1.0db6d50bd1f2fp+0 0x1.07ad205fe258ap+0 0x1.01d502445265dp+0 0xF.c39538b138be8p-4 0xF.6e2e15f51f658p-4 0xF.1d8a6c2462f3p-4 0xE.d20095b4abcf8p-4 0xE.8bd16131468b8p-4 0xE.4b2bafb9cf5ap-4 0xE.102fce5ecf388p-4 0xD.daf27b8726f6p-4 0xD.ab7f91de970ap-4 0xD.81dc58349e708p-4 0xD.5e097995809fp-4 0xD.4004ab31a64cp-4 0xD.27ca06bc3572p-4 0xD.1555201bfdef8p-4 0xD.08a1dcdc68abp-4 0xD.01ad12f204088p-4 0xD.0074f3451862p-4 0xD.04f9432712eap-4 0xD.0f3b667025248p-4 0xD.1f3e3a8e5f2dp-4 0xD.3505c1590df48p-4 0xD.5096990c075e8p-4 0xD.71f53d72796d8p-4 0xD.99250d0fd3a4p-4 0xD.c6270c1689ccp-4 0xD.f8f85e5890258p-4 0xE.31907141ecc7p-4 0xE.6fdecf96ffffp-4 0xE.b3c89a6b5669p-4 0xE.fd25a5f08837p-4 0xF.4bbd3dc166e1p-4 0xF.9f429b9b46e2p-4 0xF.f751257028c3p-4 0x1.05368949cf129p+0 0x1.0b2e937c61953p+0 0x1.1151092dc5435p+0 0x1.178f6b3cb8dd6p+0 0x1.1dd8ca426f66bp+0 0x1.2419c6d861b82p+0 0x1.2a3cb2b00809p+0 0x1.3029d9974cac9p+0 0x1.35c7f7d6f9b58p+0 0x1.3afce05650875p+0 0x1.3fae5094f27c2p+0 0x1.43c2eb1e1daeep+0 0x1.47234b2f30876p+0 0x1.49bb1ed026764p+0 0x1.4b7a30a6bcf19p+0 0x1.4c554967058f4p+0 0x1.4c46d2a308311p+0 0x1.4b4f29fb90437p+0 0x1.49749bbb0971ep+0 0x1.46c3056ff3b58p+0 0x1.434b2a8f7e4a3p+0 0x1.3f21cce91ebc8p+0 0x1.3a5e9f91dbc72p+0 0x1.351b2c643281ap+0 0x1.2f71c27168183p+0 0x1.297c7f8d8ed62p+0 0x1.23548188a9258p+0 0x1.1d1145c1bbe81p+0 0x1.16c8386cc5abp+0 0x1.108c70b155d8bp+0 0x1.0a6e93ef3fc3ap+0 0x1.047cd8ef2eb8p+0 0xF.ec32356bb7d7p-4 0xF.94b3017d267e8p-4 0xF.41ccc75314328p-4 0xE.f3e12579a8a28p-4 0xE.ab3a5df292b88p-4 0xE.680f138b33528p-4 0xE.2a85cb58e2018p-4 0xD.f2b81ec7d36a8p-4 0xD.c0b5944c8741p-4 0xD.94861bc97d8d8p-4 0xD.6e2c30808e438p-4 0xD.4da6a55f972p-4 0xD.32f2220ca74fp-4 0xD.1e0a57a217f7p-4 0xD.0eeaf3da32f68p-4 0xD.059058b6a4e2p-4 0xD.01f81da5b2838p-4 0xD.04215de57e048p-4 0xD.0c0cd682a3968p-4 0xD.19bcd4da80ff8p-4 0xD.2d34f50df886p-4 0xD.4679ae594bba8p-4 0xD.658fa9db8a78p-4 0xD.8a7adf0a36abp-4 0xD.b53d6ff054318p-4 0xD.e5d63e881d0ep-4 0xE.1c3f34249367p-4 0xE.586b34331b468p-4 0xE.9a43b4e489fep-4 0xE.e1a5fae1352ap-4 0xF.2e5ff974208p-4 0xF.802cdf06b18ep-4 0xF.d6b15ec3d3c6p-4 0x1.03177d4177d54p+0 0x1.08fec6b910f4fp+0 0x1.0f1598e1baa51p+0 0x1.154e4de8b9c16p+0 0x1.1b98d2c5330eap+0 0x1.21e29cdeafbafp+0 0x1.2816bde2c464dp+0 0x1.2e1e1d4ccd6e4p+0 0x1.33dfdde7553d7p+0 0x1.3941f309996c8p+0 0x1.3e29e56bede46p+0 0x1.427dc24a8a8ap+0 0x1.462529a9e8911p+0 0x1.490a6aba80e97p+0 0x1.4b1b98a31ee1dp+0 0x1.4c4b7f7cfe1a5p+0 0x1.4c9261ec20607p+0 0x1.4bee6bd4f86dbp+0 0x1.4a63cde68ebb7p+0 0x1.47fc7ef814359p+0 0x1.44c7aa0513f86p+0 0x1.40d8d83606434p+0 0x1.3c46ec76f91c1p+0 0x1.372b08d948127p+0 0x1.319f75517b02cp+0 0x1.2bbe9be718ad5p+0 0x1.25a2292280bbep+0 0x1.1f62598b9b0ecp+0 0x1.1915775eccffap+0 0x1.12cf86ec0074ap+0 0x1.0ca21cb5e2232p+0 0x1.069c566910694p+0 0x1.00caeef8c3d8bp+0 0xF.b386650c508e8p-4 0xF.5ed35cc513dfp-4 0xF.0f00bb75819bp-4 0xE.c460952c32608p-4 0xE.7f2fffddddb1p-4 0xE.3f9ab2ebf72ep-4 0xE.05be5be7b21bp-4 0xD.d1ad9b9552728p-4 0xD.a372a624a0b28p-4 0xD.7b11871bf796p-4 0xD.588a0d0346458p-4 0xD.3bd962e1924bp-4 0xD.24fb5e7c39d78p-4 0xD.13eb8a4d4e71p-4 0xD.08a5f19698198p-4 0xD.0327b40224bbp-4 0xD.036f650b5e03p-4 0xD.097d3a0d9d828p-4 0xD.1553086095fb8p-4 0xD.26f4136c3212p-4 0xD.3e64a91ee64a8p-4 0xD.5ba989bd2c5p-4 0xD.7ec716a3d4fc8p-4 0xD.a7c042632d838p-4 0xD.d6953ba8aad2p-4 0xE.0b41cbe4d67ep-4 0xE.45bb62ae2ec5p-4 0xE.85eec7d24c668p-4 0xE.cbbd70291307p-4 0xF.16fa74f68a8ep-4 0xF.67673367615fp-4 0xF.bcafa1eab36b8p-4 0x1.0166674372da4p+0 0x1.0740134d5f4e5p+0 0x1.0d4d48bea0e8bp+0 0x1.13810fdd3ade2p+0 0x1.19cc07fb1dbbdp+0 0x1.201c5510f5a9p+0 0x1.265da959054a8p+0 0x1.2c7972aa5811cp+0 0x1.32573271c7f58p+0 0x1.37dd050668e4cp+0 0x1.3cf05991bce14p+0 0x1.4176d6ea9f6abp+0 0x1.455763f4dcc7ep+0 0x1.487b44108fb7bp+0 0x1.4acf32e7d117ep+0 0x1.4c44679a4f7c7p+0 0x1.4cd166e36059cp+0 0x1.4c728eecfc92ep+0 0x1.4b2a4df10bc01p+0 0x1.4900fdb4aeacp+0 0x1.460467d9ad633p+0 0x1.42470042d5686p+0 0x1.3ddee9ce8675ep+0 0x1.38e4dd75c6bf7p+0 0x1.33730c2791f48p+0 0x1.2da410ed975a9p+0 0x1.279203f6cc0cp+0 0x1.2155b92f0d79p+0 0x1.1b062f2075573p+0 0x1.14b82dc5b2edcp+0 0x1.0e7e11274b5f9p+0 0x1.0867b9378fb57p+0 0x1.028297439ca41p+0 0xF.cd9d137bf8278p-4 0xF.77673933ff988p-4 0xF.25fabef124938p-4 0xE.d9b072e6883bp-4 0xE.92cafa2c9c5e8p-4 0xE.517a88321c248p-4 0xE.15e04ff993028p-4 0xD.e0119f65dda48p-4 0xD.b01a9d9a26c48p-4 0xD.8600aba73c8a8p-4 0xD.61c46ad78aef8p-4 0xD.43636e55f5728p-4 0xD.2ad99f11b2528p-4 0xD.182258f9d224p-4 0xD.0b39483c754dp-4 0xD.041b0c5583768p-4 0xD.02c5a58e73498p-4 0xD.0738b03850af8p-4 0xD.11756f762bf68p-4 0xD.217ea7ee2f908p-4 0xD.3758493569468p-4 0xD.5306e34ff505p-4 0xD.748ee438b2538p-4 0xD.9bf39821951b8p-4 0xD.c935e617ca09p-4 0xD.fc52c20f49e48p-4 0xE.35414d3f1907p-4 0xE.73f09e68f7ef8p-4 0xE.b8452d74ada2p-4 0xF.0215e11150648p-4 0xF.5128c2444e48p-4 0xF.a52f6160c3e48p-4 0xF.fdc30236fffp-4 0x1.05a60b29fef9dp+0 0x1.0ba657ec5817bp+0 0x1.11d0b0915af97p+0 0x1.18164df4f8903p+0 0x1.1e65ef83ed989p+0 0x1.24abdd31c7a11p+0 0x1.2ad20b5bed078p+0 0x1.30c067cd195cp+0 0x1.365d554748d53p+0 0x1.3b8e57cc114cfp+0 0x1.4038ef4d7c3ebp+0 0x1.444398cf74368p+0 0x1.4796e7f05a93p+0 0x1.4a1ea543dc1dbp+0 0x1.4bcada079c78ap+0 0x1.4c90b08d02845p+0 0x1.4c6b12edefd1ap+0 0x1.4b5af7513ce0fp+0 0x1.4967517601211p+0 0x1.469cab1a20a83p+0 0x1.430c6e6833474p+0 0x1.3ecbf54ad02a6p+0 0x1.39f37525ffecbp+0 0x1.349cdf95cdc93p+0 0x1.2ee2ceb0ba7cfp+0 0x1.28df8ec415378p+0 0x1.22ac51ac2782ep+0 0x1.1c6091e46cadbp+0 0x1.1611a6134cb3fp+0 0x1.0fd281b15ae7ap+0 0x1.09b39cafe60dp+0 0x1.03c2fa9b6e329p+0 0xF.e0c496767f3f8p-4 0xF.899108ab52108p-4 0xF.370ea09576f6p-4 0xE.e99c03634da8p-4 0xE.a180c2e59c35p-4 0xE.5ef122e0eefdp-4 0xE.22119d5e2c5bp-4 0xD.eafa13bcc9e4p-4 0xD.b9b8a3b6fe64p-4 0xD.8e541e5068eb8p-4 0xD.68ce2335af0b8p-4 0xD.4924e5da0df3p-4 0xD.2f54a30994f3p-4 0xD.1b58ce0f9453p-4 0xD.0d2cfc4329d68p-4 0xD.04cd95013a518p-4 0xD.02384afe3339p-4 0xD.056c628918fa8p-4 0xD.0e6ac6e9f28fp-4 0xD.1d35ef8673cbp-4 0xD.31d193f4155d8p-4 0xD.4c422ca0ad6p-4 0xD.6c8c3c4d975e8p-4 0xD.92b35d4d0d74p-4 0xD.beb90c5bae3c8p-4 0xD.f09b2a310db98p-4 0xE.28522ca5d929p-4 0xE.65cef8cff8a4p-4 0xE.a8f86101c9398p-4 0xE.f1a8448ef93e8p-4 0xF.3fa854042a01p-4 0xF.92ae83912956p-4 0xF.ea593f2a4c79p-4 0x1.0462b80a39876p+0 0x1.0a588f7bf21bdp+0 0x1.107b2865c6f88p+0 0x1.16bc366792132p+0 0x1.1d0af6266089fp+0 0x1.235429645f002p+0 0x1.29823385f4e88p+0 0x1.2f7d5df0f05fp+0 0x1.352c4a25e2148p+0 0x1.3a74948c75532p+0 0x1.3f3ba69df5d2p+0 0x1.4367b1a0c75f9p+0 0x1.46e0c5178088ap+0 0x1.4991ee46a8f45p+0 0x1.4b6a49e3176dfp+0 0x1.4c5def323e7e8p+0 0x1.4c669d6e6b98bp+0 0x1.4b84194cb8dddp+0 0x1.49bc3084dc02ep+0 0x1.471a62f7667c8p+0 0x1.43af3adcb37aap+0 0x1.3f8f65989b0e4p+0 0x1.3ad2a41cee4bp+0 0x1.3592ab9380953p+0 0x1.2fea0d7bd12eap+0 0x1.29f33a3fe1935p+0 0x1.23c7ab95acb8p+0 0x1.1d7f3def6a919p+0 0x1.172fbab20ec93p+0 0x1.10ec908170bfep+0 0x1.0ac6b3ee1cac6p+0 0x1.04cca12ae1575p+0 0xF.f0a76f0d7d6p-4 0xF.98a23128f789p-4 0xF.4539a22aa9958p-4 0xE.f6d14ba989738p-4 0xE.adb4e26bf7cdp-4 0xE.6a1c163347efp-4 0xE.2c2e25313f9c8p-4 0xD.f4051ec33e85p-4 0xD.c1b0cb0c9f478p-4 0xD.9539344e6166p-4 0xD.6ea0d3cda0fe8p-4 0xD.4de6672fbe91p-4 0xD.330674d7acbd8p-4 0xD.1dfc8662e1dcp-4 0xD.0ec42033da8c8p-4 0xD.05597c40a902p-4 0xD.01ba0d4b0f0b8p-4 0xD.03e4ce5db43p-4 0xD.0bda60fe01fbp-4 0xD.199cfb03fb1ap-4 0xD.2d302384bee48p-4 0xD.46983cbb860c8p-4 0xD.65d9d76adf73p-4 0xD.8af8cadb746e8p-4 0xD.b5f70b7b82f38p-4 0xD.e6d339507dd7p-4 0xE.1d86df14d961p-4 0xE.5a045b37bc86p-4 0xE.9c346d4cd5eb8p-4 0xE.e3f3652b3967p-4 0xF.310df56d8bdap-4 0xF.833db1aee1a98p-4 0xF.da254a2be8078p-4 0x1.0354ca2af31e4p+0 0x1.0941cf1f0c395p+0 0x1.0f5dd28721964p+0 0x1.159aef153eb86p+0 0x1.1be8cb2b74b91p+0 0x1.2234902ed1618p+0 0x1.286900fef353dp+0 0x1.2e6eb727e18a2p+0 0x1.342c8d0c6d14cp+0 0x1.3988389bd5dd6p+0 0x1.3e6716103d568p+0 0x1.42af1ce29bf2bp+0 0x1.4647f318afabfp+0 0x1.491c0d2d5bd0cp+0 0x1.4b19c42d98149p+0 0x1.4c34495bb981cp+0 0x1.4c645f9d41ee2p+0 0x1.4ba8c773a72ep+0 0x1.4a0651da71306p+0 0x1.478797f9309b8p+0 0x1.443c5f879604ap+0 0x1.4038bc580240dp+0 0x1.3b940559115e8p+0 0x1.3667b5c5975fap+0 0x1.30ce52318af78p+0 0x1.2ae26553f42b5p+0 0x1.24bda2e84c616p+0 0x1.1e7838e937ee4p+0 0x1.182851b4fb0abp+0 0x1.11e1c50aed2a3p+0 0x1.0bb5f2905b7fdp+0 0x1.05b3beae0d4b4p+0 0xF.fe7a9ecdf5ca8p-4 0xF.a5bfb343b48a8p-4 0xF.518f6200aafbp-4 0xF.02517c5b8e27p-4 0xE.b855579667298p-4 0xE.73d5a4fb0ba78p-4 0xE.34fc11f116b2p-4 0xD.fbe499bd0035p-4 0xD.c8a07d13900ep-4 0xD.9b38db5f2172p-4 0xD.73b0eee1cdcp-4 0xD.5207f03b8bdb8p-4 0xD.363aa7b4dff18p-4 0xD.2044b367f67p-4 0xD.1021894bf2c48p-4 0xD.05cd3b8062fa8p-4 0xD.01450430e9a8p-4 0xD.02879d25cf118p-4 0xD.099565ad8864p-4 0xD.1670580e3fadp-4 0xD.291bce2943a68p-4 0xD.419c13774a9a8p-4 0xD.5ff5c10e74a78p-4 0xD.842cdf07eb628p-4 0xD.ae43c56ea2ef8p-4 0xD.de39b5ff8297p-4 0xE.1409279517628p-4 0xE.4fa5bc545b368p-4 0xE.90f9dcdc37718p-4 0xE.d7e3f52f0ffep-4 0xF.24335435a1e8p-4 0xF.75a4b5078ba78p-4 0xF.cbde8207b8718p-4 0x1.0266cedb062c7p+0 0x1.084be0bbf63bep+0 0x1.0e61e2702c2a1p+0 0x1.149b4a35fa929p+0 0x1.1ae81cf060b9dp+0 0x1.2135e163fb765p+0 0x1.276fb16f94fccp+0 0x1.2d7e70f39b305p+0 0x1.334930f2da2b8p+0 0x1.38b5c3008ee6cp+0 0x1.3da97d2eaf64dp+0 0x1.420a29856e7c1p+0 0x1.45bf16115ae0ep+0 0x1.48b23497df30ap+0 0x1.4ad13415f0f32p+0 0x1.4c0e7b76f38a8p+0 0x1.4c61ed5ec09p+0 0x1.4bc960da11005p+0 0x1.4a48c1fd056a5p+0 0x1.47e9d6dd17a75p+0 0x1.44bbaf577af1bp+0 0x1.40d1cefcaf77dp+0 0x1.3c4326d1e591p+0 0x1.3728f7892b849p+0 0x1.319db4435ab03p+0 0x1.2bbbfa7829e29p+0 0x1.259dae46a83a1p+0 0x1.1f5b4459203bcp+0 0x1.190b3cb6e5592p+0 0x1.12c1cd0bc7fa8p+0 0x1.0c90b574c5d96p+0 0x1.068738d1392dp+0 0x1.00b230c41ba54p+0 0xF.b1c35b0a624a8p-4 0xF.5cdd3bfa59p-4 0xF.0cdc715b9b8dp-4 0xE.c213a9c39761p-4 0xE.7cc05ee1d15ap-4 0xE.3d0e807a8baap-4 0xE.031bd36fa4c1p-4 0xD.cefaf7a866dbp-4 0xD.a0b60fc09b6f8p-4 0xD.78510b08ea2dp-4 0xD.55cb9600d5818p-4 0xD.3922b77e5a5e8p-4 0xD.22522194eaf8p-4 0xD.11553d50ea108p-4 0xD.0627f7c81904p-4 0xD.00c756048f508p-4 0xD.0131d41321508p-4 0xD.076792192bb7p-4 0xD.136a50da51ab8p-4 0xD.253d3d91a0cb8p-4 0xD.3ce48b7d26dcp-4 0xD.5a64d801e64f8p-4 0xD.7dc254ed9411p-4 0xD.a6ffb3265eee8p-4 0xD.d61cc72a254f8p-4 0xE.0b14e03c12ffp-4 0xE.45dccb3dd7f38p-4 0xE.86607b352d1fp-4 0xE.cc8053bd864fp-4 0xF.180e15877598p-4 0xF.68c972fd6777p-4 0xF.be5c5ba1824e8p-4 0x1.018571816ff02p+0 0x1.0762c5f318b48p+0 0x1.0d72d9d9cba25p+0 0x1.13a87bce04fddp+0 0x1.19f40ca0af0eep+0 0x1.20436ed72249ap+0 0x1.268212ff20d46p+0 0x1.2c9928a32f80ep+0 0x1.326ffaaa516f5p+0 0x1.37ec7bab2c0cep+0 0x1.3cf4030d36bb1p+0 0x1.416c36d24748dp+0 0x1.453c17f959529p+0 0x1.484d215c94f7ep+0 0x1.4a8c63c4dc93p+0 0x1.4beb86d325ad5p+0)</param>
        <param name="sharedMemLSB">0</param>
        <param name="sharedMemMSB">15</param>
        <param name="sharedMemOutputType">(typeUFixed 1 15)</param>
        <param name="sharedMemPortAddr">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp/inputBlock/(4 addr_in)]</param>
        <param name="sharedMemPortData">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp/Const4/primWireOut]</param>
        <param name="sharedMemPortWriteEn">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp/Const5/primWireOut]</param>
        <param name="sharedMemSize">4096</param>
        <param name="sharedMemSlice">false</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 16 15 0 0 0) (1 1 0 ^4) (1 16 15 0 0 0) (0 ^6) (0 ^6) (0 ^6))</param>
        <wire name="sharedMemWireData"/>
      </block>
      <block name="Mult">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp/inputBlock/(2 din)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp/Mux/primWireOut]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 16 15 0 0 0) (1 32 29 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp/LookupTable_100MHz/sharedMemWireData]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp/LookupTable_60MHz/sharedMemWireData]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp/inputBlock/(3 rc_bw_sel)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 0 0) (1 16 15 0 0 0) (1 16 15 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp/inputBlock/(2 din)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp/Mult/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp/inputBlock/(1 ripple_comp_en)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 32 29 0 1 1) (1 32 29 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 ripple_comp_en)"/>
        <wire name="(2 din)"/>
        <wire name="(3 rc_bw_sel)"/>
        <wire name="(4 addr_in)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 13 0 1 1) (1 16 14 0 1 1))</param>
        <param name="(1 dout)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp/Convert/primWireOut]</param>
        <param name="(2 dout_rc_off)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_BRandSCMap_Transpose_ripple_comp/inputBlock/(2 din)]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 29 13 0 1 1) (1 4 0 ^4) (1 11 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 11 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/TXGainComp"</param>
      <param name="simulinkPortData">(((2 chin false ^4 8 0 1) (5 cplen false ^4 11 0 1) (3 din false true false true 29 13 1) (7 ifft_gain_im false ^4 16 14 1) (6 ifft_gain_re false ^4 16 14 1) (9 ifft_mux_const false true false false 16 15 1) (8 ifft_shift false ^4 4 0 1) (10 muxsel true false false false 1 0 1) (4 size false ^4 4 0 1) (1 vin true false false false 1 0 1)) ((2 chout false ^4 8 0 1) (5 cplen_out false ^4 11 0 1) (3 dout false true false true 16 14 1) (4 size_out false ^4 4 0 1) (1 vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="ChannelIn">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/inputBlock/(3 din)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/inputBlock/(4 size)]</param>
        <param name="2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/inputBlock/(5 cplen)]</param>
        <param name="3">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/inputBlock/(6 ifft_gain_re)]</param>
        <param name="4">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/inputBlock/(7 ifft_gain_im)]</param>
        <param name="5">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/inputBlock/(8 ifft_shift)]</param>
        <param name="6">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/inputBlock/(9 ifft_mux_const)]</param>
        <param name="7">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/inputBlock/(10 muxsel)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/inputBlock/(2 chin)]</param>
        <param name="portValid">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/inputBlock/(1 vin)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 29 13 0 1 1) (1 4 0 ^4) (1 11 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 29 13 0 1 1) (1 4 0 ^4) (1 11 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4))</param>
        <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/TXGainComp/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/Scale1/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/ChannelIn/1]</param>
        <param name="2">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/ChannelIn/2]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/ChannelIn/wireChannel]</param>
        <param name="portValid">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 11 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 11 0 ^4))</param>
        <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/TXGainComp/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Mult">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/Shift1/primWireOut]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 0 1) (1 31 15 0 1 1) (1 47 29 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/ChannelIn/0]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/ChannelIn/6]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/ChannelIn/7]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 29 13 0 1 1) (1 16 15 0 1 0) (1 31 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/ChannelIn/4]</param>
        <param name="complexPackPortReal">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/ChannelIn/3]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 0 0) (1 16 14 0 0 0) (1 16 14 0 0 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="Scale1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 2 14))</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateSymmetric</param>
        <param name="simulinkExtraCacheKeys">((1 47 29 0 1 1) (1 16 14 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Shift1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/Mux/primWireOut]</param>
        <param name="barrelPortShift">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/ChannelIn/5]</param>
        <param name="blockType">barrelRightBlock</param>
        <param name="simulinkExtraCacheKeys">((1 31 15 0 1 1) (1 4 0 ^4) (1 31 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 29 13 0 1 1) (1 4 0 ^4) (1 11 0 ^4) (1 16 14 0 0 0) (1 16 14 0 0 0) (1 4 0 ^4) (1 16 15 0 1 0) (1 1 0 ^4))</param>
        <wire name="(1 vin)"/>
        <wire name="(2 chin)"/>
        <wire name="(3 din)"/>
        <wire name="(4 size)"/>
        <wire name="(5 cplen)"/>
        <wire name="(6 ifft_gain_re)"/>
        <wire name="(7 ifft_gain_im)"/>
        <wire name="(8 ifft_shift)"/>
        <wire name="(9 ifft_mux_const)"/>
        <wire name="(10 muxsel)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 4 0 ^4) (1 11 0 ^4))</param>
        <param name="(1 vout)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/ChannelOut/wireValid]</param>
        <param name="(2 chout)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/ChannelOut/wireChannel]</param>
        <param name="(3 dout)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/ChannelOut/0]</param>
        <param name="(4 size_out)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/ChannelOut/1]</param>
        <param name="(5 cplen_out)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_TXGainComp/ChannelOut/2]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 29 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT"</param>
      <param name="simulinkPortData">(((2 c false ^4 8 0 1) (4 d false true false true 16 13 1) (3 size false ^4 4 0 1) (1 v true false false false 1 0 1)) ((4 q false true false true 29 13 1) (2 qc false ^4 8 0 1) (3 qsize false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ChannelIn">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT/inputBlock/(3 size)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT/inputBlock/(4 d)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT/inputBlock/(2 c)]</param>
        <param name="portValid">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT/inputBlock/(1 v)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 16 13 0 1 1))</param>
        <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT/latch_0L1/(1 q)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT/VFFT_Light/(2 q)]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT/latch_0L/(1 q)]</param>
        <param name="portValid">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT/VFFT_Light/(1 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 29 13 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 29 13 0 1 1))</param>
        <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/ChannelOut1"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="VFFT_Light">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 29 13 0 1 1) (1 1 0 ^4))</param>
        <param name="(1 v)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT/ChannelIn/wireValid]</param>
        <param name="(2 size)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT/ChannelIn/0]</param>
        <param name="(3 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT/ChannelIn/1]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 g)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 16 13 0 1 1))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
        <wire name="(3 size)"/>
        <wire name="(4 d)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT/VFFT_Light/(3 g)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT/ChannelIn/wireChannel]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT/VFFT_Light/(3 g)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT/ChannelIn/0]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 4 0 ^4) (1 29 13 0 1 1))</param>
        <param name="(1 qv)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT/ChannelOut1/wireValid]</param>
        <param name="(2 qc)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT/ChannelOut1/wireChannel]</param>
        <param name="(3 qsize)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT/ChannelOut1/0]</param>
        <param name="(4 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT/ChannelOut1/1]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 29 13 0 1 1) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light"</param>
      <param name="simulinkPortData">(((3 d false true false true 16 13 1) (2 size false ^4 4 0 1) (1 v true false false false 1 0 1)) ((3 g true false false false 1 0 1) (2 q false true false true 29 13 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/latch_0L/(1 q)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/Const/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 4 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Add_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/Add/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/inputBlock/(2 size)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DropLUT">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(12 11 10 9 8 7 6 5 4 3 2 1 0 ^4)</param>
        <param name="lutPortAddr">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/latch_0L/(1 q)]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DropLUT_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/DropLUT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/"VFFT Pipe"/(1 qv)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/"VFFT Pipe"/(2 q)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">0</param>
        <param name="simulinkExtraCacheKeys">((1 29 13 0 1 1) (1 29 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;VFFT Pipe&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 29 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/inputBlock/(3 d)]</param>
        <param name="(3 drop)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/DropLUT_PostCast_primWireOut/primWireOut]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="VPD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VPD]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 size)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/Add_PostCast_primWireOut/primWireOut]</param>
        <param name="(2 v)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 16 13 0 1 1))</param>
        <wire name="(1 v)"/>
        <wire name="(2 size)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="latch_0L">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_latch_0L]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 e)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/Convert1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 29 13 0 1 1) (1 1 0 ^4))</param>
        <param name="(1 qv)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/SampleDelay/primWireOut]</param>
        <param name="(2 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/SampleDelay1/primWireOut]</param>
        <param name="(3 g)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/VPD/(1 g)]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 16 13))</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 29 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe"</param>
      <param name="simulinkPortData">(((2 d false true false true 16 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 29 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="FFT1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 18 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/inputBlock/(2 d)]</param>
        <param name="(3 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/inputBlock/(3 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="FFT2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 21 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/Twiddle1/(1 qv)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/Twiddle1/(2 q)]</param>
        <param name="(3 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/Twiddle1/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="FFT3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 23 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/Twiddle2/(1 qv)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/Twiddle2/(2 q)]</param>
        <param name="(3 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/Twiddle2/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="FFT4">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 25 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/Twiddle3/(1 qv)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/Twiddle3/(2 q)]</param>
        <param name="(3 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/Twiddle3/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="FFT5">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 27 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/Twiddle4/(1 qv)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/Twiddle4/(2 q)]</param>
        <param name="(3 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/Twiddle4/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="FFT6">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 29 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/Twiddle5/(1 qv)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/Twiddle5/(2 q)]</param>
        <param name="(3 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/Twiddle5/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="Twiddle1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 19 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/FFT1/(1 qv)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/FFT1/(2 q)]</param>
        <param name="(3 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/FFT1/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="Twiddle2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 21 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/FFT2/(1 qv)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/FFT2/(2 q)]</param>
        <param name="(3 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/FFT2/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="Twiddle3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 23 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/FFT3/(1 qv)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/FFT3/(2 q)]</param>
        <param name="(3 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/FFT3/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="Twiddle4">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 25 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/FFT4/(1 qv)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/FFT4/(2 q)]</param>
        <param name="(3 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/FFT4/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="Twiddle5">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 27 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/FFT5/(1 qv)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/FFT5/(2 q)]</param>
        <param name="(3 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/FFT5/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 29 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/FFT6/(1 qv)]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/FFT6/(2 q)]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe"/FFT6/(3 qdrop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 18 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT1"</param>
      <param name="simulinkPortData">(((2 d false true false true 16 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 18 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/BitExtract7/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/BitExtract28/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/FFT1/(1 qv)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 18 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/TrivialTwiddle/(1 q)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/VectorFanout3/(1 q)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/VectorFanout2/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract28">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract7">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">4</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/FFT1/(1 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/FFT1/(1 qv)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="FFT1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 17 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/inputBlock/(2 d)]</param>
        <param name="(3 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/inputBlock/(3 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="TrivialTwiddle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 17 13 0 1 1) (1 17 13 0 1 1))</param>
        <param name="(1 rotate)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/VectorFanout1/(1 q)]</param>
        <param name="(2 ifft)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/Const/primWireOut]</param>
        <param name="(3 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/FFT1/(2 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/And1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_VectorFanout2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_VectorFanout3"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/FFT1/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/BFU/(1 q)]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1"/FFT1/(3 qdrop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 18 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT1/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 17 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 18 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 18 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 18 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT1/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 17 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 18 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 17 13 0 1 1) (1 17 13 0 1 1) (1 18 13 0 1 1) (1 18 13 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 4 13))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 18 13 0 1 1) (1 17 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 1) (1 18 13 0 1 1) (1 18 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 13 0 1 1) (1 18 13 0 1 1) (1 18 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 13 0 1 1) (1 17 13 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 4 13)) (typeComplex (typeSFixed 4 13)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 18 13 0 1 1) (1 18 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 18 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 5 13))</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT1/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SD">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_DelayValidBlock"/inputBlock/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_DelayValidBlock"/SD/primWireOut]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 17 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT1/FFT1"</param>
      <param name="simulinkPortData">(((2 d false true false true 16 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 17 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1"/inputBlock/(1 v)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 17 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1"/VectorFanout2/(1 q)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1"/VectorFanout1/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">2</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1"/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_VectorFanout2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1"/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1"/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1"/BFU/(1 q)]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 17 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT1/FFT1/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 16 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 17 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 17 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 17 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT1/FFT1/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 16 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 17 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSub">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/MuxA/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/SampleDelay/primWireOut]</param>
        <param name="addSubPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="blockType">addSubBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 16 13 0 1 1) (1 17 13 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="MuxA">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 16 13 0 1 1) (1 16 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 13 0 1 1) (1 16 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/SampleDelay/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 13 0 1 1) (1 16 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/AddSub/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 3 13))</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 3 13))</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT1/FFT1/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SD">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_DelayValidBlock"/inputBlock/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_DelayValidBlock"/SD/primWireOut]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT1/FFT1/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT1/FFT1/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_VectorFanout2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT1/FFT1/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_VectorFanout2"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_FFT1_VectorFanout2"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 17 13 0 1 1) (1 17 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT1/TrivialTwiddle"</param>
      <param name="simulinkPortData">(((3 d false true false true 17 13 1) (2 ifft true false false false 1 0 1) (1 rotate true false false false 1 0 1)) ((1 q false true false true 17 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/NegateRe_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 0) (1 17 13 0 1 0) (1 17 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/NegateIm_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 0) (1 17 13 0 1 0) (1 17 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/Mux2/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 0) (1 17 13 0 1 0) (1 17 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux4">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/Mux1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 17 13 0 1 0) (1 17 13 0 1 0) (1 17 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 13 0 1 0) (1 17 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/NegateIm/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 4 13)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 13 0 1 0) (1 17 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/NegateRe/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 4 13)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="c2ri">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/inputBlock/(3 d)]</param>
        <param name="simulinkExtraCacheKeys">((1 17 13 0 1 1) (1 17 13 0 1 0) (1 17 13 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 17 13 0 1 1))</param>
        <wire name="(1 rotate)"/>
        <wire name="(2 ifft)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 17 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/Mux4/primWireOut]</param>
        <param name="complexPackPortReal">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_TrivialTwiddle"/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 17 13 0 1 0) (1 17 13 0 1 0) (1 17 13 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT1/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT1/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_VectorFanout2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT1/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_VectorFanout2"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_VectorFanout2"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_VectorFanout3&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT1/VectorFanout3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_VectorFanout3"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT1_VectorFanout3"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 21 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT2"</param>
      <param name="simulinkPortData">(((2 d false true false true 19 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 21 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/BitExtract7/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/BitExtract28/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/FFT1/(1 qv)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 21 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/TrivialTwiddle/(1 q)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/VectorFanout3/(1 q)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/VectorFanout2/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">3</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract28">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">3</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract7">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">16</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/FFT1/(1 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/FFT1/(1 qv)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="FFT1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 20 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/inputBlock/(2 d)]</param>
        <param name="(3 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/inputBlock/(3 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="TrivialTwiddle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 20 13 0 1 1) (1 20 13 0 1 1))</param>
        <param name="(1 rotate)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/VectorFanout1/(1 q)]</param>
        <param name="(2 ifft)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/Const/primWireOut]</param>
        <param name="(3 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/FFT1/(2 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/And1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_VectorFanout2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_VectorFanout3"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/FFT1/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/BFU/(1 q)]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2"/FFT1/(3 qdrop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 21 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT2/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 20 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 21 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 21 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 21 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 21 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT2/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 20 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 21 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 20 13 0 1 1) (1 20 13 0 1 1) (1 21 13 0 1 1) (1 21 13 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 7 13))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 21 13 0 1 1) (1 20 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 13 0 1 1) (1 21 13 0 1 1) (1 21 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 13 0 1 1) (1 21 13 0 1 1) (1 21 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 20 13 0 1 1) (1 20 13 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 7 13)) (typeComplex (typeSFixed 7 13)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">8</param>
        <param name="simulinkExtraCacheKeys">((1 21 13 0 1 1) (1 21 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 21 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 8 13))</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT2/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SD">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_DelayValidBlock"/inputBlock/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">8</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_DelayValidBlock"/SD/primWireOut]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 20 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT2/FFT1"</param>
      <param name="simulinkPortData">(((2 d false true false true 19 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 20 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1"/inputBlock/(1 v)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 20 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1"/VectorFanout2/(1 q)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1"/VectorFanout1/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">8</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1"/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_VectorFanout2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1"/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1"/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1"/BFU/(1 q)]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 20 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT2/FFT1/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 19 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 20 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 20 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 20 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 20 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT2/FFT1/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 19 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 20 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 19 13 0 1 1) (1 19 13 0 1 1) (1 20 13 0 1 1) (1 20 13 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 6 13))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 20 13 0 1 1) (1 19 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 13 0 1 1) (1 20 13 0 1 1) (1 20 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 13 0 1 1) (1 20 13 0 1 1) (1 20 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 19 13 0 1 1) (1 19 13 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 6 13)) (typeComplex (typeSFixed 6 13)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">4</param>
        <param name="simulinkExtraCacheKeys">((1 20 13 0 1 1) (1 20 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 20 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 7 13))</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT2/FFT1/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SD">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_DelayValidBlock"/inputBlock/(1 v)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">4</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_DelayValidBlock"/SD/primWireOut]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT2/FFT1/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT2/FFT1/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_VectorFanout2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT2/FFT1/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_VectorFanout2"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_FFT1_VectorFanout2"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 20 13 0 1 1) (1 20 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT2/TrivialTwiddle"</param>
      <param name="simulinkPortData">(((3 d false true false true 20 13 1) (2 ifft true false false false 1 0 1) (1 rotate true false false false 1 0 1)) ((1 q false true false true 20 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/NegateRe_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 13 0 1 0) (1 20 13 0 1 0) (1 20 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/NegateIm_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 13 0 1 0) (1 20 13 0 1 0) (1 20 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/Mux2/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 13 0 1 0) (1 20 13 0 1 0) (1 20 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux4">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/Mux1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 20 13 0 1 0) (1 20 13 0 1 0) (1 20 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 20 13 0 1 0) (1 20 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/NegateIm/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 7 13)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 20 13 0 1 0) (1 20 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/NegateRe/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 7 13)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="c2ri">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/inputBlock/(3 d)]</param>
        <param name="simulinkExtraCacheKeys">((1 20 13 0 1 1) (1 20 13 0 1 0) (1 20 13 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 20 13 0 1 1))</param>
        <wire name="(1 rotate)"/>
        <wire name="(2 ifft)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 20 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/Mux4/primWireOut]</param>
        <param name="complexPackPortReal">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_TrivialTwiddle"/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 20 13 0 1 0) (1 20 13 0 1 0) (1 20 13 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT2/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT2/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_VectorFanout2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT2/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_VectorFanout2"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_VectorFanout2"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_VectorFanout3&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT2/VectorFanout3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_VectorFanout3"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT2_VectorFanout3"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 23 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3"</param>
      <param name="simulinkPortData">(((2 d false true false true 21 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 23 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/BitExtract7/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/BitExtract28/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/FFT1/(1 qv)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 23 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/TrivialTwiddle/(1 q)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/VectorFanout3/(1 q)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/VectorFanout2/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">5</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract28">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">5</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract7">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">64</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/FFT1/(1 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/FFT1/(1 qv)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="FFT1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 22 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/inputBlock/(2 d)]</param>
        <param name="(3 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/inputBlock/(3 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="TrivialTwiddle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 22 13 0 1 1) (1 22 13 0 1 1))</param>
        <param name="(1 rotate)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/VectorFanout1/(1 q)]</param>
        <param name="(2 ifft)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/Const/primWireOut]</param>
        <param name="(3 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/FFT1/(2 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/And1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_VectorFanout2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_VectorFanout3"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/FFT1/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/BFU/(1 q)]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3"/FFT1/(3 qdrop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 23 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 22 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 23 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 23 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 23 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 23 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 22 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 23 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 22 13 0 1 1) (1 22 13 0 1 1) (1 23 13 0 1 1) (1 23 13 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 9 13))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 23 13 0 1 1) (1 22 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 13 0 1 1) (1 23 13 0 1 1) (1 23 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 13 0 1 1) (1 23 13 0 1 1) (1 23 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 13 0 1 1) (1 22 13 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 9 13)) (typeComplex (typeSFixed 9 13)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">32</param>
        <param name="simulinkExtraCacheKeys">((1 23 13 0 1 1) (1 23 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 23 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 10 13))</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PD"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock"/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PM"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock"/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock"/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock"/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PD&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/DelayValidBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PD"/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">5</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">64</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PD"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PD"/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 6 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PD_EdgeDetect"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PD"/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PD"/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PD_EdgeDetect&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/DelayValidBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PD_EdgeDetect"/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PM&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/DelayValidBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PM"/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PM"/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PM"/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 6 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PM"/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 6 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">5</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 6 0)</param>
        <param name="constValue">32</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 6 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 22 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/FFT1"</param>
      <param name="simulinkPortData">(((2 d false true false true 21 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 22 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1"/inputBlock/(1 v)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 22 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1"/VectorFanout2/(1 q)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1"/VectorFanout1/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">32</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1"/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_VectorFanout2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1"/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1"/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1"/BFU/(1 q)]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 22 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/FFT1/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 21 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 22 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 22 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 22 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/FFT1/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 21 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 22 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 21 13 0 1 1) (1 21 13 0 1 1) (1 22 13 0 1 1) (1 22 13 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 8 13))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 22 13 0 1 1) (1 21 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 13 0 1 1) (1 22 13 0 1 1) (1 22 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 13 0 1 1) (1 22 13 0 1 1) (1 22 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 21 13 0 1 1) (1 21 13 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 8 13)) (typeComplex (typeSFixed 8 13)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">16</param>
        <param name="simulinkExtraCacheKeys">((1 22 13 0 1 1) (1 22 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 9 13))</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/FFT1/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PD"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock"/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PM"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock"/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock"/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock"/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PD&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/FFT1/DelayValidBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PD"/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">32</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PD"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PD"/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 5 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PD_EdgeDetect"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PD"/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PD"/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PD_EdgeDetect&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/FFT1/DelayValidBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PD_EdgeDetect"/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PM&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/FFT1/DelayValidBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 5 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 5 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 5 0)</param>
        <param name="constValue">16</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 5 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/FFT1/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/FFT1/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_VectorFanout2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/FFT1/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_VectorFanout2"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_FFT1_VectorFanout2"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 22 13 0 1 1) (1 22 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/TrivialTwiddle"</param>
      <param name="simulinkPortData">(((3 d false true false true 22 13 1) (2 ifft true false false false 1 0 1) (1 rotate true false false false 1 0 1)) ((1 q false true false true 22 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/NegateRe_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 13 0 1 0) (1 22 13 0 1 0) (1 22 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/NegateIm_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 13 0 1 0) (1 22 13 0 1 0) (1 22 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/Mux2/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 13 0 1 0) (1 22 13 0 1 0) (1 22 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux4">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/Mux1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 22 13 0 1 0) (1 22 13 0 1 0) (1 22 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 13 0 1 0) (1 22 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/NegateIm/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 9 13)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 13 0 1 0) (1 22 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/NegateRe/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 9 13)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="c2ri">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/inputBlock/(3 d)]</param>
        <param name="simulinkExtraCacheKeys">((1 22 13 0 1 1) (1 22 13 0 1 0) (1 22 13 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 22 13 0 1 1))</param>
        <wire name="(1 rotate)"/>
        <wire name="(2 ifft)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 22 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/Mux4/primWireOut]</param>
        <param name="complexPackPortReal">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_TrivialTwiddle"/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 22 13 0 1 0) (1 22 13 0 1 0) (1 22 13 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_VectorFanout2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_VectorFanout2"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_VectorFanout2"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_VectorFanout3&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT3/VectorFanout3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_VectorFanout3"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT3_VectorFanout3"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 25 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4"</param>
      <param name="simulinkPortData">(((2 d false true false true 23 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 25 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/BitExtract7/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/BitExtract28/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/FFT1/(1 qv)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 25 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/TrivialTwiddle/(1 q)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/VectorFanout3/(1 q)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/VectorFanout2/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">7</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract28">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">7</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract7">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">256</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/FFT1/(1 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/FFT1/(1 qv)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="FFT1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 24 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/inputBlock/(2 d)]</param>
        <param name="(3 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/inputBlock/(3 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="TrivialTwiddle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 24 13 0 1 1) (1 24 13 0 1 1))</param>
        <param name="(1 rotate)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/VectorFanout1/(1 q)]</param>
        <param name="(2 ifft)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/Const/primWireOut]</param>
        <param name="(3 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/FFT1/(2 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/And1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_VectorFanout2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout3">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_VectorFanout3"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/FFT1/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/BFU/(1 q)]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4"/FFT1/(3 qdrop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 25 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 24 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 25 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 25 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 25 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 25 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 24 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 25 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 24 13 0 1 1) (1 24 13 0 1 1) (1 25 13 0 1 1) (1 25 13 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 11 13))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 25 13 0 1 1) (1 24 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 13 0 1 1) (1 25 13 0 1 1) (1 25 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 13 0 1 1) (1 25 13 0 1 1) (1 25 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 24 13 0 1 1) (1 24 13 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 11 13)) (typeComplex (typeSFixed 11 13)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">128</param>
        <param name="simulinkExtraCacheKeys">((1 25 13 0 1 1) (1 25 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 25 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 12 13))</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PD"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock"/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PM"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock"/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock"/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock"/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PD&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/DelayValidBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PD"/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">7</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">256</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PD"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PD"/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PD_EdgeDetect"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PD"/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PD"/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PD_EdgeDetect&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/DelayValidBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PD_EdgeDetect"/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PM&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/DelayValidBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PM"/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PM"/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PM"/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PM"/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 8 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">7</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 8 0)</param>
        <param name="constValue">128</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 24 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/FFT1"</param>
      <param name="simulinkPortData">(((2 d false true false true 23 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 24 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1"/inputBlock/(1 v)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 24 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1"/VectorFanout2/(1 q)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1"/VectorFanout1/(1 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">128</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1"/inputBlock/(1 v)]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VectorFanout2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_VectorFanout2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1"/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1"/DelayValidBlock/(1 qv)]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1"/BFU/(1 q)]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 24 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/FFT1/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 23 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 24 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 24 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 24 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 24 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/FFT1/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 23 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 24 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 23 13 0 1 1) (1 23 13 0 1 1) (1 24 13 0 1 1) (1 24 13 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 10 13))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 24 13 0 1 1) (1 23 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 13 0 1 1) (1 24 13 0 1 1) (1 24 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 13 0 1 1) (1 24 13 0 1 1) (1 24 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 23 13 0 1 1) (1 23 13 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 10 13)) (typeComplex (typeSFixed 10 13)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">64</param>
        <param name="simulinkExtraCacheKeys">((1 24 13 0 1 1) (1 24 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 24 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 11 13))</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/FFT1/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PD"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock"/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PM"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock"/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock"/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock"/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PD&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/FFT1/DelayValidBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PD"/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">128</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PD"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PD"/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 7 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PD_EdgeDetect"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PD"/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PD"/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PD_EdgeDetect&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/FFT1/DelayValidBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PD_EdgeDetect"/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PM&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/FFT1/DelayValidBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 7 0 ^4) (1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 7 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 7 0)</param>
        <param name="constValue">64</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4) (1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 7 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/FFT1/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/FFT1/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_VectorFanout2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/FFT1/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_VectorFanout2"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_FFT1_VectorFanout2"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 24 13 0 1 1) (1 24 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/TrivialTwiddle"</param>
      <param name="simulinkPortData">(((3 d false true false true 24 13 1) (2 ifft true false false false 1 0 1) (1 rotate true false false false 1 0 1)) ((1 q false true false true 24 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/NegateRe_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 13 0 1 0) (1 24 13 0 1 0) (1 24 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/NegateIm_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 13 0 1 0) (1 24 13 0 1 0) (1 24 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/Mux2/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 13 0 1 0) (1 24 13 0 1 0) (1 24 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux4">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/Mux1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 24 13 0 1 0) (1 24 13 0 1 0) (1 24 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 24 13 0 1 0) (1 24 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/NegateIm/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 11 13)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 24 13 0 1 0) (1 24 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/NegateRe/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 11 13)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="c2ri">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/inputBlock/(3 d)]</param>
        <param name="simulinkExtraCacheKeys">((1 24 13 0 1 1) (1 24 13 0 1 0) (1 24 13 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 24 13 0 1 1))</param>
        <wire name="(1 rotate)"/>
        <wire name="(2 ifft)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 24 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/Mux4/primWireOut]</param>
        <param name="complexPackPortReal">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_TrivialTwiddle"/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 24 13 0 1 0) (1 24 13 0 1 0) (1 24 13 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_VectorFanout2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/VectorFanout2"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_VectorFanout2"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_VectorFanout2"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_VectorFanout3&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT4/VectorFanout3"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_VectorFanout3"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT4_VectorFanout3"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 27 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5"</param>
      <param name="simulinkPortData">(((2 d false true false true 25 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 27 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/BitExtract2/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/BitExtract1/primWireOut]</param>
        <param name="2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/Mux3/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/VFFT2_1/(1 qv)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/Const1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StageDrop">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_StageDrop"]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/VFFT2_1/(3 qdrop)]</param>
        <wire name="(1 bp)"/>
      </block>
      <block name="TrivialTwiddle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 26 13 0 1 1) (1 26 13 0 1 1))</param>
        <param name="(1 rotate)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/VectorFanout1/(1 q)]</param>
        <param name="(2 ifft)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/Const/primWireOut]</param>
        <param name="(3 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/VFFT2_1/(2 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VFFT2_1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 26 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/inputBlock/(2 d)]</param>
        <param name="(3 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/inputBlock/(3 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="VFFT2_2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 27 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/VFFT2_1/(1 qv)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/TrivialTwiddle/(1 q)]</param>
        <param name="(3 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/VFFT2_1/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/VFFT2_2/(1 qv)]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/VFFT2_2/(2 q)]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5"/VFFT2_2/(3 qdrop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_StageDrop&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/StageDrop"</param>
      <param name="simulinkPortData">(((1 drop false ^4 4 0 1)) ((1 bp true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="CmpLT">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_StageDrop"/Const/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_StageDrop"/inputBlock/(1 drop)]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_StageDrop"/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">2</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="(1 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 bp)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_StageDrop"/CmpLT_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 26 13 0 1 1) (1 26 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/TrivialTwiddle"</param>
      <param name="simulinkPortData">(((3 d false true false true 26 13 1) (2 ifft true false false false 1 0 1) (1 rotate true false false false 1 0 1)) ((1 q false true false true 26 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/NegateRe_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 13 0 1 0) (1 26 13 0 1 0) (1 26 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/NegateIm_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 13 0 1 0) (1 26 13 0 1 0) (1 26 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/Mux2/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 13 0 1 0) (1 26 13 0 1 0) (1 26 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux4">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/Mux1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 13 0 1 0) (1 26 13 0 1 0) (1 26 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 26 13 0 1 0) (1 26 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/NegateIm/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 13 13)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 26 13 0 1 0) (1 26 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/NegateRe/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 13 13)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="c2ri">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/inputBlock/(3 d)]</param>
        <param name="simulinkExtraCacheKeys">((1 26 13 0 1 1) (1 26 13 0 1 0) (1 26 13 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 26 13 0 1 1))</param>
        <wire name="(1 rotate)"/>
        <wire name="(2 ifft)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 26 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/Mux4/primWireOut]</param>
        <param name="complexPackPortReal">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_TrivialTwiddle"/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 26 13 0 1 0) (1 26 13 0 1 0) (1 26 13 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 26 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/VFFT2_1"</param>
      <param name="simulinkPortData">(((2 d false true false true 25 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 26 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/Mux5/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 26 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/Mux5/primWireOut]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">512</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/Mux5/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/Mux5/primWireOut]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/BFU/(1 q)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 13 0 1 1) (1 25 13 0 1 1) (1 26 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/DelayValidBlock/(1 qv)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/inputBlock/(1 v)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux5">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/inputBlock/(1 v)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/Const1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StageDrop">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_StageDrop"]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/inputBlock/(3 drop)]</param>
        <wire name="(1 bp)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/Mux3/primWireOut]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/Mux1/primWireOut]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 26 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/VFFT2_1/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 25 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 26 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 26 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 26 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 26 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/VFFT2_1/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 25 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 26 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 25 13 0 1 1) (1 25 13 0 1 1) (1 26 13 0 1 1) (1 26 13 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 12 13))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 26 13 0 1 1) (1 25 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 13 0 1 1) (1 26 13 0 1 1) (1 26 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 13 0 1 1) (1 26 13 0 1 1) (1 26 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 25 13 0 1 1) (1 25 13 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 12 13)) (typeComplex (typeSFixed 12 13)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">256</param>
        <param name="simulinkExtraCacheKeys">((1 26 13 0 1 1) (1 26 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 26 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 13 13))</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/VFFT2_1/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PD"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock"/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PM"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock"/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock"/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock"/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PD&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/VFFT2_1/DelayValidBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PD"/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">512</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PD"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PD"/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 9 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PD_EdgeDetect"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PD"/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PD"/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PD_EdgeDetect&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/VFFT2_1/DelayValidBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PD_EdgeDetect"/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PM&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/VFFT2_1/DelayValidBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PM"/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PM"/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PM"/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 9 0 ^4) (1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PM"/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 9 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 9 0)</param>
        <param name="constValue">256</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 9 0 ^4) (1 9 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 9 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_StageDrop&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/VFFT2_1/StageDrop"</param>
      <param name="simulinkPortData">(((1 drop false ^4 4 0 1)) ((1 bp true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="CmpLT">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_StageDrop"/Const/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_StageDrop"/inputBlock/(1 drop)]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_StageDrop"/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">3</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="(1 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 bp)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_StageDrop"/CmpLT_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/VFFT2_1/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_1_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 27 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/VFFT2_2"</param>
      <param name="simulinkPortData">(((2 d false true false true 26 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 27 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/Mux5/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 27 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/Mux5/primWireOut]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/Mux5/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/Mux5/primWireOut]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/BFU/(1 q)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 26 13 0 1 1) (1 27 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/DelayValidBlock/(1 qv)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/inputBlock/(1 v)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux5">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/inputBlock/(1 v)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/Const1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StageDrop">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_StageDrop"]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/inputBlock/(3 drop)]</param>
        <wire name="(1 bp)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/Mux3/primWireOut]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/Mux1/primWireOut]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 27 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/VFFT2_2/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 26 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 27 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 27 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 27 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 27 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/VFFT2_2/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 26 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 27 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 26 13 0 1 1) (1 26 13 0 1 1) (1 27 13 0 1 1) (1 27 13 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 13 13))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 27 13 0 1 1) (1 26 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 13 0 1 1) (1 27 13 0 1 1) (1 27 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 27 13 0 1 1) (1 27 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 26 13 0 1 1) (1 26 13 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 13 13)) (typeComplex (typeSFixed 13 13)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">512</param>
        <param name="simulinkExtraCacheKeys">((1 27 13 0 1 1) (1 27 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 26 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 27 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 14 13))</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/VFFT2_2/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PD"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock"/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PM"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock"/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock"/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock"/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PD&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/VFFT2_2/DelayValidBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PD"/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PD"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PD"/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PD_EdgeDetect"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PD"/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PD"/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PD_EdgeDetect&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/VFFT2_2/DelayValidBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PD_EdgeDetect"/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PM&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/VFFT2_2/DelayValidBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PM"/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PM"/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PM"/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PM"/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">9</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 10 0)</param>
        <param name="constValue">512</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 10 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 10 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_StageDrop&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/VFFT2_2/StageDrop"</param>
      <param name="simulinkPortData">(((1 drop false ^4 4 0 1)) ((1 bp true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="CmpLT">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_StageDrop"/Const/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_StageDrop"/inputBlock/(1 drop)]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_StageDrop"/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">2</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="(1 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 bp)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_StageDrop"/CmpLT_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/VFFT2_2/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VFFT2_2_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT5/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT5_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 29 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6"</param>
      <param name="simulinkPortData">(((2 d false true false true 27 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 29 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/BitExtract2/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/BitExtract1/primWireOut]</param>
        <param name="2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/Mux3/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">11</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">10</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">4096</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/VFFT2_1/(1 qv)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/Const1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StageDrop">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_StageDrop"]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/VFFT2_1/(3 qdrop)]</param>
        <wire name="(1 bp)"/>
      </block>
      <block name="TrivialTwiddle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 28 13 0 1 1) (1 28 13 0 1 1))</param>
        <param name="(1 rotate)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/VectorFanout1/(1 q)]</param>
        <param name="(2 ifft)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/Const/primWireOut]</param>
        <param name="(3 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/VFFT2_1/(2 q)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="VFFT2_1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 28 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/inputBlock/(1 v)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/inputBlock/(2 d)]</param>
        <param name="(3 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/inputBlock/(3 drop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="VFFT2_2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 29 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/VFFT2_1/(1 qv)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/TrivialTwiddle/(1 q)]</param>
        <param name="(3 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/VFFT2_1/(3 qdrop)]</param>
        <wire name="(1 qv)"/>
        <wire name="(2 q)"/>
        <wire name="(3 qdrop)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 29 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/VFFT2_2/(1 qv)]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/VFFT2_2/(2 q)]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6"/VFFT2_2/(3 qdrop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_StageDrop&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/StageDrop"</param>
      <param name="simulinkPortData">(((1 drop false ^4 4 0 1)) ((1 bp true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="CmpLT">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_StageDrop"/Const/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_StageDrop"/inputBlock/(1 drop)]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_StageDrop"/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="(1 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 bp)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_StageDrop"/CmpLT_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 28 13 0 1 1) (1 28 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/TrivialTwiddle"</param>
      <param name="simulinkPortData">(((3 d false true false true 28 13 1) (2 ifft true false false false 1 0 1) (1 rotate true false false false 1 0 1)) ((1 q false true false true 28 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/NegateRe_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 13 0 1 0) (1 28 13 0 1 0) (1 28 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/NegateIm_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/inputBlock/(2 ifft)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 13 0 1 0) (1 28 13 0 1 0) (1 28 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/Mux2/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 13 0 1 0) (1 28 13 0 1 0) (1 28 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux4">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/Mux1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/inputBlock/(1 rotate)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 13 0 1 0) (1 28 13 0 1 0) (1 28 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/c2ri/complexUnpackWireImag]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 28 13 0 1 0) (1 28 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateIm_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/NegateIm/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 15 13)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/c2ri/complexUnpackWireReal]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 28 13 0 1 0) (1 28 13 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateRe_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/NegateRe/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 15 13)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="c2ri">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/inputBlock/(3 d)]</param>
        <param name="simulinkExtraCacheKeys">((1 28 13 0 1 1) (1 28 13 0 1 0) (1 28 13 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 28 13 0 1 1))</param>
        <wire name="(1 rotate)"/>
        <wire name="(2 ifft)"/>
        <wire name="(3 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 28 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/Mux4/primWireOut]</param>
        <param name="complexPackPortReal">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_TrivialTwiddle"/Mux3/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 28 13 0 1 0) (1 28 13 0 1 0) (1 28 13 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 28 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/VFFT2_1"</param>
      <param name="simulinkPortData">(((2 d false true false true 27 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 28 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/Mux5/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 28 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/Mux5/primWireOut]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">10</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">2048</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/Mux5/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/Mux5/primWireOut]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/BFU/(1 q)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 13 0 1 1) (1 27 13 0 1 1) (1 28 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/DelayValidBlock/(1 qv)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/inputBlock/(1 v)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux5">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/inputBlock/(1 v)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/Const1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StageDrop">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_StageDrop"]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/inputBlock/(3 drop)]</param>
        <wire name="(1 bp)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/Mux3/primWireOut]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/Mux1/primWireOut]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 28 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/VFFT2_1/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 27 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 28 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 28 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 28 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 28 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/VFFT2_1/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 27 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 28 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 27 13 0 1 1) (1 27 13 0 1 1) (1 28 13 0 1 1) (1 28 13 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 14 13))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 28 13 0 1 1) (1 27 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 28 13 0 1 1) (1 28 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 13 0 1 1) (1 28 13 0 1 1) (1 28 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 27 13 0 1 1) (1 27 13 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 14 13)) (typeComplex (typeSFixed 14 13)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1024</param>
        <param name="simulinkExtraCacheKeys">((1 28 13 0 1 1) (1 28 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 28 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 15 13))</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/VFFT2_1/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PD"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock"/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PM"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock"/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock"/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock"/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PD&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/VFFT2_1/DelayValidBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PD"/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">10</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">2048</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PD"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PD"/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 11 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PD_EdgeDetect"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PD"/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PD"/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PD_EdgeDetect&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/VFFT2_1/DelayValidBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PD_EdgeDetect"/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PM&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/VFFT2_1/DelayValidBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PM"/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PM"/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PM"/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 11 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PM"/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 11 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">10</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 11 0)</param>
        <param name="constValue">1024</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 11 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 11 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_StageDrop&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/VFFT2_1/StageDrop"</param>
      <param name="simulinkPortData">(((1 drop false ^4 4 0 1)) ((1 bp true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="CmpLT">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_StageDrop"/Const/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_StageDrop"/inputBlock/(1 drop)]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_StageDrop"/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="(1 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 bp)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_StageDrop"/CmpLT_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/VFFT2_1/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_1_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 29 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/VFFT2_2"</param>
      <param name="simulinkPortData">(((2 d false true false true 28 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 29 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="And">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/Mux5/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/BitExtract1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BFU">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 29 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/VectorFanout/(1 q)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/Mux5/primWireOut]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/DelayValidBlock/(1 qv)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">11</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">4096</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/Mux5/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DelayValidBlock">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/Mux5/primWireOut]</param>
        <wire name="(1 qv)"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/BFU/(1 q)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 29 13 0 1 1) (1 28 13 0 1 1) (1 29 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux3">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/DelayValidBlock/(1 qv)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/inputBlock/(1 v)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux5">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/inputBlock/(1 v)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/Const1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/StageDrop/(1 bp)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StageDrop">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_StageDrop"]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/inputBlock/(3 drop)]</param>
        <wire name="(1 bp)"/>
      </block>
      <block name="VectorFanout">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_VectorFanout"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/And/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 29 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/Mux3/primWireOut]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/Mux1/primWireOut]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 29 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/VFFT2_2/BFU"</param>
      <param name="simulinkPortData">(((2 d false true false true 28 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 29 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BFU_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU_BFU_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 29 13 0 1 1))</param>
        <param name="(1 s)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU"/inputBlock/(1 s)]</param>
        <param name="(2 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU"/inputBlock/(2 d)]</param>
        <param name="(3 vi)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU"/inputBlock/(3 vi)]</param>
        <param name="(4 vo)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU"/inputBlock/(4 vo)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 29 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU"/BFU_implementation/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU_BFU_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 29 13 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/VFFT2_2/BFU/BFU_implementation"</param>
      <param name="simulinkPortData">(((2 d false true false true 28 13 1) (1 s true false false false 1 0 1) (3 vi true false false false 1 0 1) (4 vo true false false false 1 0 1)) ((1 q false true false true 29 13 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSubFused1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="blockType">addSubFusedBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="simulinkExtraCacheKeys">((1 28 13 0 1 1) (1 28 13 0 1 1) (1 29 13 0 1 1) (1 29 13 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireAux"/>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 15 13))</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 29 13 0 1 1) (1 28 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="FBMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU_BFU_implementation"/AddSubFused1/primWireAux]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 13 0 1 1) (1 29 13 0 1 1) (1 29 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OutMux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU_BFU_implementation"/AddSubFused1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU_BFU_implementation"/inputBlock/(1 s)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 29 13 0 1 1) (1 29 13 0 1 1) (1 29 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU_BFU_implementation"/inputBlock/(2 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU_BFU_implementation"/Convert/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 28 13 0 1 1) (1 28 13 0 1 1))</param>
        <param name="typePinPortTypes">((typeComplex (typeSFixed 15 13)) (typeComplex (typeSFixed 15 13)))</param>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU_BFU_implementation"/FBMux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">2048</param>
        <param name="simulinkExtraCacheKeys">((1 29 13 0 1 1) (1 29 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 28 13 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 d)"/>
        <wire name="(3 vi)"/>
        <wire name="(4 vo)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 29 13 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU_BFU_implementation"/OutMux/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_BFU_BFU_implementation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeComplex (typeSFixed 16 13))</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/VFFT2_2/DelayValidBlock"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="PD">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PD"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock"/inputBlock/(1 v)]</param>
        <wire name="(1 g)"/>
      </block>
      <block name="PM">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PM"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 g)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock"/SD/primWireOut]</param>
        <wire name="(1 v)"/>
      </block>
      <block name="SD">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock"/PD/(1 g)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock"/PM/(1 v)]</param>
      </block>
      <block name="(SD loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock"/SD/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PD&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/VFFT2_2/DelayValidBlock/PD"</param>
      <param name="simulinkPortData">(((1 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="BitExtract1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PD"/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">11</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">4096</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PD"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PD"/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="EdgeDetect">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PD_EdgeDetect"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PD"/BitExtract1/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PD"/EdgeDetect/(1 q)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PD_EdgeDetect&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/VFFT2_2/DelayValidBlock/PD/EdgeDetect"</param>
      <param name="simulinkPortData">(((1 d false ^4 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="SampleDelay">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PD_EdgeDetect"/inputBlock/(1 d)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PD_EdgeDetect"/Xor/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PD_EdgeDetect"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PM&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/VFFT2_2/DelayValidBlock/PM"</param>
      <param name="simulinkPortData">(((1 g true false false false 1 0 1)) ((1 v true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PM"/Convert/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PM"/inputBlock/(1 g)]</param>
        <param name="addSLoadPortLoadValue">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PM"/Const/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PM"/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">11</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">2048</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PM"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 g)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PM"/BitExtract/primWireOut]</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PM"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_DelayValidBlock_PM"/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_StageDrop&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/VFFT2_2/StageDrop"</param>
      <param name="simulinkPortData">(((1 drop false ^4 4 0 1)) ((1 bp true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="CmpLT">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_StageDrop"/Const/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_StageDrop"/inputBlock/(1 drop)]</param>
        <param name="blockType">cmpLTBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpLT_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_StageDrop"/CmpLT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <wire name="(1 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 bp)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_StageDrop"/CmpLT_PostCast_primWireOut/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_VectorFanout&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/VFFT2_2/VectorFanout"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_VectorFanout"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VFFT2_2_VectorFanout"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/FFT6/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d true false false false 1 0 1)) ((1 q true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_FFT6_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 19 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle1"</param>
      <param name="simulinkPortData">(((2 d false true false true 18 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 19 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ConvertIn">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"/inputBlock/(2 d)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 5 13))</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateAsymmetric</param>
        <param name="simulinkExtraCacheKeys">((1 18 13 0 1 1) (1 18 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ConvertOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 6 13))</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 34 28 0 1 1) (1 19 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">64</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractCount">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 6 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"/VectorFanout1/(1 q)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"/ConvertIn/primWireOut]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 18 13 0 1 1) (1 34 28 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"/TwiddleRom/(1 w)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"/RALUT/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"/NonOptimizedMode/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonOptimizedMode">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RALUT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_RALUT"]</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
        <param name="(1 a)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"/ExtractCount/primWireOut]</param>
        <param name="(2 ra)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="TwiddleAngle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4) (1 6 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"/Counter/primWireOut]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="TwiddleRom">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"]</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
        <param name="(1 angle)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"/TwiddleAngle/(1 angle)]</param>
        <param name="(2 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"/inputBlock/(1 v)]</param>
        <wire name="(1 w)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"/Mux2/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 18 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 19 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"/inputBlock/(1 v)]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"/ConvertOut/primWireOut]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_RALUT&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle1/RALUT"</param>
      <param name="simulinkPortData">(((1 a false ^4 6 0 1) (2 ra true false false false 1 0 1)) ((1 q false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ROM">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(complexRollTag (1 ^5 0xB.504f333f9de68p-4 0x4.69898cc51701cp-56 -0xB.504f333f9de6p-4 1 0xE.c835e79946a3p-4 0xB.504f333f9de68p-4 0x6.1f78a9abaa59p-4 1 0x6.1f78a9abaa59p-4 -0xB.504f333f9de6p-4 -0xE.c835e79946a38p-4 1 0xF.b14be7fbae58p-4 0xE.c835e79946a3p-4 0xD.4db3148750d18p-4 1 0x8.e39d9cd734648p-4 -0x6.1f78a9abaa588p-4 -0xF.b14be7fbae58p-4 1 0xD.4db3148750d18p-4 0x6.1f78a9abaa59p-4 -0x3.1f17078d34c1p-4 1 0x3.1f17078d34c1ap-4 -0xE.c835e79946a3p-4 -0x8.e39d9cd73464p-4 1 0xF.ec46d1e89293p-4 0xF.b14be7fbae58p-4 0xF.4fa0ab6316edp-4 1 0xA.267992848eebp-4 -0x3.1f17078d34c1p-4 -0xE.1c5978c05ed8p-4 1 0xE.1c5978c05ed88p-4 0x8.e39d9cd734648p-4 0x1.917a6bc29b438p-4 1 0x4.a5018bb567c14p-4 -0xD.4db3148750d2p-4 -0xC.5e40358a8ba1p-4 1 0xF.4fa0ab6316edp-4 0xD.4db3148750d18p-4 0xA.267992848eebp-4 1 0x7.8ad74e01bd8f8p-4 -0x8.e39d9cd73463p-4 -0xF.ec46d1e89293p-4 1 0xC.5e40358a8ba08p-4 0x3.1f17078d34c1ap-4 -0x7.8ad74e01bd8fp-4 1 0x1.917a6bc29b438p-4 -0xF.b14be7fbae58p-4 -0x4.a5018bb567c1cp-4) (0 ^5 0xB.504f333f9de6p-4 1 0xB.504f333f9de68p-4 0 0x6.1f78a9abaa58cp-4 0xB.504f333f9de6p-4 0xE.c835e79946a3p-4 0 0xE.c835e79946a3p-4 0xB.504f333f9de68p-4 -0x6.1f78a9abaa584p-4 0 0x3.1f17078d34c14p-4 0x6.1f78a9abaa58cp-4 0x8.e39d9cd73464p-4 0 0xD.4db3148750d18p-4 0xE.c835e79946a3p-4 0x3.1f17078d34c2ep-4 0 0x8.e39d9cd73464p-4 0xE.c835e79946a3p-4 0xF.b14be7fbae58p-4 0 0xF.b14be7fbae58p-4 0x6.1f78a9abaa594p-4 -0xD.4db3148750d18p-4 0 0x1.917a6bc29b42cp-4 0x3.1f17078d34c14p-4 0x4.a5018bb567c14p-4 0 0xC.5e40358a8bap-4 0xF.b14be7fbae58p-4 0x7.8ad74e01bd8fcp-4 0 0x7.8ad74e01bd8ecp-4 0xD.4db3148750d18p-4 0xF.ec46d1e892928p-4 0 0xF.4fa0ab6316ed8p-4 0x8.e39d9cd73464p-4 -0xA.267992848eeap-4 0 0x4.a5018bb567c14p-4 0x8.e39d9cd73464p-4 0xC.5e40358a8bap-4 0 0xE.1c5978c05ed8p-4 0xD.4db3148750d2p-4 -0x1.917a6bc29b42bp-4 0 0xA.267992848eebp-4 0xF.b14be7fbae58p-4 0xE.1c5978c05ed88p-4 0 0xF.ec46d1e892928p-4 0x3.1f17078d34c2ep-4 -0xF.4fa0ab6316edp-4))</param>
        <param name="dualMemPortAddr1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_RALUT"/inputBlock/(1 a)]</param>
        <param name="dualMemPortAddr2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_RALUT"/inputBlock/(1 a)]</param>
        <param name="dualMemPortData1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_RALUT"/d0/primWireOut]</param>
        <param name="dualMemPortRead1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_RALUT"/inputBlock/(2 ra)]</param>
        <param name="dualMemPortRead2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_RALUT"/inputBlock/(2 ra)]</param>
        <param name="dualMemPortWrite1En">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_RALUT"/we0/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeComplex (typeSFixed 1 15))</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 6 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 6 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="d0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeComplex (typeSFixed 1 15))</param>
        <param name="constValue">(complexRollTag 0 0)</param>
        <param name="constWarnSaturation">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 a)"/>
        <wire name="(2 ra)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_RALUT"/ROM/dualMemWireData1]</param>
      </block>
      <block name="we0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4) (1 6 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle1/TwiddleAngle"</param>
      <param name="simulinkPortData">(((2 c false ^4 6 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 6 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="TA_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4) (1 6 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle"/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle"/inputBlock/(2 c)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4))</param>
        <param name="(1 angle)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle"/TA_implementation/(1 angle)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle_TA_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4) (1 6 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle1/TwiddleAngle/TA_implementation"</param>
      <param name="simulinkPortData">(((2 c false ^4 6 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 6 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/Mux1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/Mux7/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 5 0 ^4) (1 6 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/ZeroBit/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/BitReverse/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/BitReverse/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/ZeroBit1/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractIndexLSB">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractIndexMSB">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractPivot">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitReverse">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/BitExtractPivot/primWireOut]</param>
        <param name="blockType">reverseBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/ZeroVal1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/BitCombine1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/BitExtractIndexLSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 5 0 ^4) (1 5 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux7">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/ZeroVal/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/BitCombine/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/BitExtractIndexMSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 5 0 ^4) (1 5 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 5 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 5 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4))</param>
        <param name="(1 angle)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleAngle_TA_implementation"/Add/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle1/TwiddleRom"</param>
      <param name="simulinkPortData">(((1 angle false ^4 6 0 1) (2 v true false false false 1 0 1)) ((1 w false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="&quot; SwapSinCos&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) ^4)</param>
        <param name="(1 swap)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/Q13/primWireOut]</param>
        <param name="(2 d0)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/OptimizedDualMem/dualMemWireData1]</param>
        <param name="(3 d1)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/Mux1/primWireOut]</param>
        <wire name="(1 q0)"/>
        <wire name="(2 q1)"/>
      </block>
      <block name="BitExtract5">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CAddr">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/ZeroData/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/OptimizedDualMem/dualMemWireData2]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/NonZero/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Ndivided4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegCos">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/" SwapSinCos"/(1 q0)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/NegateCos_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/Q12/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegSin">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/" SwapSinCos"/(2 q1)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/NegateSin_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/Xnor/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/" SwapSinCos"/(1 q0)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/NegateCos/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/" SwapSinCos"/(2 q1)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/NegateSin/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonZero">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OptimizedDualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(1 0xF.ec46d1e89293p-4 0xF.b14be7fbae58p-4 0xF.4fa0ab6316edp-4 0xE.c835e79946a3p-4 0xE.1c5978c05ed88p-4 0xD.4db3148750d18p-4 0xC.5e40358a8ba08p-4 0xB.504f333f9de68p-4 0xA.267992848eebp-4 0x8.e39d9cd734648p-4 0x7.8ad74e01bd8f8p-4 0x6.1f78a9abaa59p-4 0x4.a5018bb567c14p-4 0x3.1f17078d34c1ap-4 0x1.917a6bc29b438p-4)</param>
        <param name="dualMemPortAddr1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/CAddr/primWireOut]</param>
        <param name="dualMemPortAddr2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/SAddr/primWireOut]</param>
        <param name="dualMemPortData1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/ZeroData/primWireOut]</param>
        <param name="dualMemPortRead1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/inputBlock/(2 v)]</param>
        <param name="dualMemPortRead2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/inputBlock/(2 v)]</param>
        <param name="dualMemPortWrite1En">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/noWrite/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeSFixed 1 15)</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Q12">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/Q13/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/Q23/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q13">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q23">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SAddr">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/Ndivided4/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/CAddr/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 5 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 5 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xnor">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/Q23/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/Const/primWireOut]</param>
        <param name="blockType">xnorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroData">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 angle)"/>
        <wire name="(2 v)"/>
      </block>
      <block name="noWrite">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 w)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/NegSin/primWireOut]</param>
        <param name="complexPackPortReal">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom"/NegCos/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) ^4)</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle1/TwiddleRom/ SwapSinCos"</param>
      <param name="simulinkPortData">(((2 d0 false true false false 16 15 1) (3 d1 false true false false 16 15 1) (1 swap true false false false 1 0 1)) ((1 q0 false true false false 16 15 1) (2 q1 false true false false 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="(1 swap)"/>
        <wire name="(2 d0)"/>
        <wire name="(3 d1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <param name="(1 q0)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos"/Mux/primWireOut]</param>
        <param name="(2 q1)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_TwiddleRom_ SwapSinCos"/Mux1/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle1/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d false true false true 16 15 1)) ((1 q false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle1_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 21 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle2"</param>
      <param name="simulinkPortData">(((2 d false true false true 21 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 21 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ConvertIn">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"/inputBlock/(2 d)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 8 13))</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateAsymmetric</param>
        <param name="simulinkExtraCacheKeys">((1 21 13 0 1 1) (1 21 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ConvertOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 8 13))</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 37 28 0 1 1) (1 21 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">-1</param>
        <param name="counterLimit">64</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractCount">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"/Counter/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"/VectorFanout1/(1 q)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"/ConvertIn/primWireOut]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 21 13 0 1 1) (1 37 28 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"/TwiddleRom/(1 w)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"/RALUT/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"/NonOptimizedMode/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonOptimizedMode">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RALUT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_RALUT"]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
        <param name="(1 a)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"/ExtractCount/primWireOut]</param>
        <param name="(2 ra)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="TwiddleAngle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"/Counter/primWireOut]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="TwiddleRom">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
        <param name="(1 angle)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"/TwiddleAngle/(1 angle)]</param>
        <param name="(2 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"/inputBlock/(1 v)]</param>
        <wire name="(1 w)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"/Mux2/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 21 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"/inputBlock/(1 v)]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"/ConvertOut/primWireOut]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_RALUT&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle2/RALUT"</param>
      <param name="simulinkPortData">(((1 a false ^4 4 0 1) (2 ra true false false false 1 0 1)) ((1 q false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ROM">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(complexRollTag (1 ^5 0xB.504f333f9de68p-4 0x4.69898cc51701cp-56 -0xB.504f333f9de6p-4 1 0xE.c835e79946a3p-4 0xB.504f333f9de68p-4 0x6.1f78a9abaa59p-4 1 0x6.1f78a9abaa59p-4 -0xB.504f333f9de6p-4 -0xE.c835e79946a38p-4) (0 ^5 0xB.504f333f9de6p-4 1 0xB.504f333f9de68p-4 0 0x6.1f78a9abaa58cp-4 0xB.504f333f9de6p-4 0xE.c835e79946a3p-4 0 0xE.c835e79946a3p-4 0xB.504f333f9de68p-4 -0x6.1f78a9abaa584p-4))</param>
        <param name="dualMemPortAddr1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_RALUT"/inputBlock/(1 a)]</param>
        <param name="dualMemPortAddr2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_RALUT"/inputBlock/(1 a)]</param>
        <param name="dualMemPortData1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_RALUT"/d0/primWireOut]</param>
        <param name="dualMemPortRead1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_RALUT"/inputBlock/(2 ra)]</param>
        <param name="dualMemPortRead2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_RALUT"/inputBlock/(2 ra)]</param>
        <param name="dualMemPortWrite1En">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_RALUT"/we0/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeComplex (typeSFixed 1 15))</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="d0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeComplex (typeSFixed 1 15))</param>
        <param name="constValue">(complexRollTag 0 0)</param>
        <param name="constWarnSaturation">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 a)"/>
        <wire name="(2 ra)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_RALUT"/ROM/dualMemWireData1]</param>
      </block>
      <block name="we0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle2/TwiddleAngle"</param>
      <param name="simulinkPortData">(((2 c false ^4 6 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="TA_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle"/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle"/inputBlock/(2 c)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 angle)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle"/TA_implementation/(1 angle)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle_TA_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle2/TwiddleAngle/TA_implementation"</param>
      <param name="simulinkPortData">(((2 c false ^4 6 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/Mux1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/Mux7/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 3 0 ^4) (1 4 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/ZeroBit/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/BitExtractIndex/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/BitExtractIndex/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/ZeroBit1/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractIndex">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractPivotLSB">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">5</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractPivotMSB">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/ZeroVal1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/BitCombine1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/BitExtractPivotLSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4) (1 3 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux7">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/ZeroVal/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/BitCombine/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/BitExtractPivotMSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4) (1 3 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 angle)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleAngle_TA_implementation"/Add/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle2/TwiddleRom"</param>
      <param name="simulinkPortData">(((1 angle false ^4 4 0 1) (2 v true false false false 1 0 1)) ((1 w false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="&quot; SwapSinCos&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) ^4)</param>
        <param name="(1 swap)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/Q13/primWireOut]</param>
        <param name="(2 d0)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/OptimizedDualMem/dualMemWireData1]</param>
        <param name="(3 d1)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/Mux1/primWireOut]</param>
        <wire name="(1 q0)"/>
        <wire name="(2 q1)"/>
      </block>
      <block name="BitExtract5">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CAddr">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/ZeroData/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/OptimizedDualMem/dualMemWireData2]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/NonZero/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Ndivided4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegCos">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/" SwapSinCos"/(1 q0)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/NegateCos_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/Q12/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegSin">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/" SwapSinCos"/(2 q1)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/NegateSin_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/Xnor/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/" SwapSinCos"/(1 q0)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/NegateCos/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/" SwapSinCos"/(2 q1)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/NegateSin/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonZero">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OptimizedDualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(1 0xE.c835e79946a3p-4 0xB.504f333f9de68p-4 0x6.1f78a9abaa59p-4)</param>
        <param name="dualMemPortAddr1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/CAddr/primWireOut]</param>
        <param name="dualMemPortAddr2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/SAddr/primWireOut]</param>
        <param name="dualMemPortData1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/ZeroData/primWireOut]</param>
        <param name="dualMemPortRead1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/inputBlock/(2 v)]</param>
        <param name="dualMemPortRead2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/inputBlock/(2 v)]</param>
        <param name="dualMemPortWrite1En">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/noWrite/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeSFixed 1 15)</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 2 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Q12">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/Q13/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/Q23/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q13">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q23">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SAddr">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/Ndivided4/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/CAddr/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 3 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xnor">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/Q23/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/Const/primWireOut]</param>
        <param name="blockType">xnorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroData">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 angle)"/>
        <wire name="(2 v)"/>
      </block>
      <block name="noWrite">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 w)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/NegSin/primWireOut]</param>
        <param name="complexPackPortReal">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom"/NegCos/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) ^4)</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle2/TwiddleRom/ SwapSinCos"</param>
      <param name="simulinkPortData">(((2 d0 false true false false 16 15 1) (3 d1 false true false false 16 15 1) (1 swap true false false false 1 0 1)) ((1 q0 false true false false 16 15 1) (2 q1 false true false false 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="(1 swap)"/>
        <wire name="(2 d0)"/>
        <wire name="(3 d1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <param name="(1 q0)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos"/Mux/primWireOut]</param>
        <param name="(2 q1)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_TwiddleRom_ SwapSinCos"/Mux1/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle2/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d false true false true 16 15 1)) ((1 q false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle2_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 23 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle3"</param>
      <param name="simulinkPortData">(((2 d false true false true 23 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 23 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ConvertIn">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/inputBlock/(2 d)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 10 13))</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateAsymmetric</param>
        <param name="simulinkExtraCacheKeys">((1 23 13 0 1 1) (1 23 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ConvertOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 10 13))</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 39 28 0 1 1) (1 23 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractCount">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/TwiddleCounter/(1 count)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 12 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/VectorFanout1/(1 q)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/ConvertIn/primWireOut]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 23 13 0 1 1) (1 39 28 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/TwiddleRom/(1 w)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/RALUT/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/NonOptimizedMode/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonOptimizedMode">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RALUT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_RALUT"]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
        <param name="(1 a)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/ExtractCount/primWireOut]</param>
        <param name="(2 ra)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="TwiddleAngle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/TwiddleCounter/(1 count)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="TwiddleCounter">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleCounter"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/inputBlock/(1 v)]</param>
        <param name="(2 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/inputBlock/(3 drop)]</param>
        <wire name="(1 count)"/>
      </block>
      <block name="TwiddleRom">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
        <param name="(1 angle)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/TwiddleAngle/(1 angle)]</param>
        <param name="(2 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/inputBlock/(1 v)]</param>
        <wire name="(1 w)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/Mux2/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 23 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/inputBlock/(1 v)]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/ConvertOut/primWireOut]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_RALUT&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle3/RALUT"</param>
      <param name="simulinkPortData">(((1 a false ^4 12 0 1) (2 ra true false false false 1 0 1)) ((1 q false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ROM">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(complexRollTag (1 ^65 0xF.fb10f1bcb6bfp-4 0xF.ec46d1e89293p-4 0xF.d3aabf84528b8p-4 0xF.b14be7fbae58p-4 0xF.853f7dc9186b8p-4 0xF.4fa0ab6316edp-4 0xF.1090827b43728p-4 0xE.c835e79946a3p-4 0xE.76bd7a1e63b98p-4 0xE.1c5978c05ed88p-4 0xD.b941a28cb71fp-4 0xD.4db3148750d18p-4 0xC.d9f023f9c3a08p-4 0xC.5e40358a8ba08p-4 0xB.daef913557d8p-4 0xB.504f333f9de68p-4 0xA.beb49a46765p-4 0xA.267992848eebp-4 0x9.87fbfe70b81bp-4 0x8.e39d9cd734648p-4 0x8.39c3cc917ff68p-4 0x7.8ad74e01bd8f8p-4 0x6.d744027857308p-4 0x6.1f78a9abaa59p-4 0x5.63e69d6ac7f74p-4 0x4.a5018bb567c14p-4 0x3.e33f2f642be3cp-4 0x3.1f17078d34c1ap-4 0x2.59020dd1cc274p-4 0x1.917a6bc29b438p-4 0xC.8fb2f886ec12p-8 0x4.69898cc51701cp-56 -0xC.8fb2f886ec098p-8 -0x1.917a6bc29b42fp-4 -0x2.59020dd1cc26cp-4 -0x3.1f17078d34c1p-4 -0x3.e33f2f642be34p-4 -0x4.a5018bb567c08p-4 -0x5.63e69d6ac7f6cp-4 -0x6.1f78a9abaa588p-4 -0x6.d7440278572fp-4 -0x7.8ad74e01bd8fp-4 -0x8.39c3cc917ff6p-4 -0x8.e39d9cd73463p-4 -0x9.87fbfe70b81a8p-4 -0xA.267992848eea8p-4 -0xA.beb49a46765p-4 -0xB.504f333f9de6p-4 -0xB.daef913557d68p-4 -0xC.5e40358a8ba08p-4 -0xC.d9f023f9c3ap-4 -0xD.4db3148750d2p-4 -0xD.b941a28cb71e8p-4 -0xE.1c5978c05ed8p-4 -0xE.76bd7a1e63b98p-4 -0xE.c835e79946a3p-4 -0xF.1090827b4372p-4 -0xF.4fa0ab6316edp-4 -0xF.853f7dc9186b8p-4 -0xF.b14be7fbae58p-4 -0xF.d3aabf84528b8p-4 -0xF.ec46d1e892928p-4 -0xF.fb10f1bcb6bfp-4 1 0xF.fec4304266868p-4 0xF.fb10f1bcb6bfp-4 0xF.f4e6d680c41dp-4 0xF.ec46d1e89293p-4 0xF.e1323870cfe98p-4 0xF.d3aabf84528b8p-4 0xF.c3b27d38a5d48p-4 0xF.b14be7fbae58p-4 0xF.9c79d63272c48p-4 0xF.853f7dc9186b8p-4 0xF.6ba073b424b18p-4 0xF.4fa0ab6316edp-4 0xF.314476247089p-4 0xF.1090827b43728p-4 0xE.ed89db66611e8p-4 0xE.c835e79946a3p-4 0xE.a09a68a6e49dp-4 0xE.76bd7a1e63b98p-4 0xE.4aa5909a08fa8p-4 0xE.1c5978c05ed88p-4 0xD.ebe05637ca95p-4 0xD.b941a28cb71fp-4 0xD.84852c0a81p-4 0xD.4db3148750d18p-4 0xD.14d3d02313c1p-4 0xC.d9f023f9c3a08p-4 0xC.9d1124c931fep-4 0xC.5e40358a8ba08p-4 0xC.1d8705ffcbb7p-4 0xB.daef913557d8p-4 0xB.96841bf7ffcb8p-4 0xB.504f333f9de68p-4 0xB.085baa8e966f8p-4 0xA.beb49a46765p-4 0xA.73655df1f2f5p-4 0xA.267992848eebp-4 0x9.d7fd1490285c8p-4 0x9.87fbfe70b81bp-4 0x9.3682a66e896f8p-4 0x8.e39d9cd734648p-4 0x8.8f59aa0da5918p-4 0x8.39c3cc917ff68p-4 0x7.e2e936fe26aecp-4 0x7.8ad74e01bd8f8p-4 0x7.319ba64c71178p-4 0x6.d744027857308p-4 0x6.7bde50ea3b628p-4 0x6.1f78a9abaa59p-4 0x5.c2214c3e91684p-4 0x5.63e69d6ac7f74p-4 0x5.04d72505d980cp-4 0x4.a5018bb567c14p-4 0x4.447498ac7d9ep-4 0x3.e33f2f642be3cp-4 0x3.81704d4fc9ec4p-4 0x3.1f17078d34c1ap-4 0x2.bc42889167f96p-4 0x2.59020dd1cc274p-4 0x1.f564e56a97314p-4 0x1.917a6bc29b438p-4 0x1.2d52092ce19f8p-4 0xC.8fb2f886ec12p-8 0x6.48557de8d99dcp-8 1 0xF.f4e6d680c41dp-4 0xF.d3aabf84528b8p-4 0xF.9c79d63272c48p-4 0xF.4fa0ab6316edp-4 0xE.ed89db66611e8p-4 0xE.76bd7a1e63b98p-4 0xD.ebe05637ca95p-4 0xD.4db3148750d18p-4 0xC.9d1124c931fep-4 0xB.daef913557d8p-4 0xB.085baa8e966f8p-4 0xA.267992848eebp-4 0x9.3682a66e896f8p-4 0x8.39c3cc917ff68p-4 0x7.319ba64c71178p-4 0x6.1f78a9abaa59p-4 0x5.04d72505d980cp-4 0x3.e33f2f642be3cp-4 0x2.bc42889167f96p-4 0x1.917a6bc29b438p-4 0x6.48557de8d99dcp-8 -0xC.8fb2f886ec098p-8 -0x1.f564e56a9730bp-4 -0x3.1f17078d34c1p-4 -0x4.447498ac7d9d8p-4 -0x5.63e69d6ac7f6cp-4 -0x6.7bde50ea3b62p-4 -0x7.8ad74e01bd8fp-4 -0x8.8f59aa0da5908p-4 -0x9.87fbfe70b81a8p-4 -0xA.73655df1f2f38p-4 -0xB.504f333f9de6p-4 -0xC.1d8705ffcbb78p-4 -0xC.d9f023f9c3ap-4 -0xD.84852c0a81p-4 -0xE.1c5978c05ed8p-4 -0xE.a09a68a6e49dp-4 -0xF.1090827b4372p-4 -0xF.6ba073b424b18p-4 -0xF.b14be7fbae58p-4 -0xF.e1323870cfe98p-4 -0xF.fb10f1bcb6bfp-4 -0xF.fec4304266868p-4 -0xF.ec46d1e89293p-4 -0xF.c3b27d38a5d5p-4 -0xF.853f7dc9186b8p-4 -0xF.3144762470898p-4 -0xE.c835e79946a38p-4 -0xE.4aa5909a08fa8p-4 -0xD.b941a28cb71fp-4 -0xD.14d3d02313c1p-4 -0xC.5e40358a8ba1p-4 -0xB.96841bf7ffcb8p-4 -0xA.beb49a467651p-4 -0x9.d7fd1490285e8p-4 -0x8.e39d9cd73464p-4 -0x7.e2e936fe26af4p-4 -0x6.d74402785731cp-4 -0x5.c2214c3e9166cp-4 -0x4.a5018bb567c1cp-4 -0x3.81704d4fc9edcp-4 -0x2.59020dd1cc29cp-4 -0x1.2d52092ce19f1p-4 1 0xF.ffb10b4dc96d8p-4 0xF.fec4304266868p-4 0xF.fd3977ff7bae8p-4 0xF.fb10f1bcb6bfp-4 0xF.f84ab2c738d68p-4 0xF.f4e6d680c41dp-4 0xF.f0e57e5ead848p-4 0xF.ec46d1e89293p-4 0xF.e70afeb6d33d8p-4 0xF.e1323870cfe98p-4 0xF.dabcb8caeba08p-4 0xF.d3aabf84528b8p-4 0xF.cbfc926484cd8p-4 0xF.c3b27d38a5d48p-4 0xF.baccd1d0903b8p-4 0xF.b14be7fbae58p-4 0xF.a7301d8597968p-4 0xF.9c79d63272c48p-4 0xF.91297bbb1d6dp-4 0xF.853f7dc9186b8p-4 0xF.78bc51f239e1p-4 0xF.6ba073b424b18p-4 0xF.5dec646f85bap-4 0xF.4fa0ab6316edp-4 0xF.40bdd5a668868p-4 0xF.314476247089p-4 0xF.21352595e0bfp-4 0xF.1090827b43728p-4 0xE.ff573116df158p-4 0xE.ed89db66611e8p-4 0xE.db29311c504d8p-4 0xE.c835e79946a3p-4 0xE.b4b0b9e4f3458p-4 0xE.a09a68a6e49dp-4 0xE.8bf3ba1f1aeep-4 0xE.76bd7a1e63b98p-4 0xE.60f879fe7e2ep-4 0xE.4aa5909a08fa8p-4 0xE.33c59a4439cd8p-4 0xE.1c5978c05ed88p-4 0xE.046213392aa48p-4 0xD.ebe05637ca95p-4 0xD.d2d5339ac869p-4 0xD.b941a28cb71fp-4 0xD.9f269f7aab89p-4 0xD.84852c0a81p-4 0xD.695e4f10ea888p-4 0xD.4db3148750d18p-4 0xD.31848d817d71p-4 0xD.14d3d02313c1p-4 0xC.f7a1f794d7cap-4 0xC.d9f023f9c3a08p-4 0xC.bbbf7a63eba1p-4 0xC.9d1124c931fep-4 0xC.7de651f7ca068p-4 0xC.5e40358a8ba08p-4 0xC.3e2007dd175f8p-4 0xC.1d8705ffcbb7p-4 0xB.fc7671ab8bb88p-4 0xB.daef913557d8p-4 0xB.b8f3af81b9308p-4 0xB.96841bf7ffcb8p-4 0xB.73a22a755457p-4 1 0xF.f84ab2c738d68p-4 0xF.e1323870cfe98p-4 0xF.baccd1d0903b8p-4 0xF.853f7dc9186b8p-4 0xF.40bdd5a668868p-4 0xE.ed89db66611e8p-4 0xE.8bf3ba1f1aeep-4 0xE.1c5978c05ed88p-4 0xD.9f269f7aab89p-4 0xD.14d3d02313c1p-4 0xC.7de651f7ca068p-4 0xB.daef913557d8p-4 0xB.2c8c92f83c1fp-4 0xA.73655df1f2f5p-4 0x9.b02c58832cf98p-4 0x8.e39d9cd734648p-4 0x8.0e7e43a61f5b8p-4 0x7.319ba64c71178p-4 0x6.4dca98ef24f5cp-4 0x5.63e69d6ac7f74p-4 0x4.74d10fd336cf4p-4 0x3.81704d4fc9ec4p-4 0x2.8aaed62527cbp-4 0x1.917a6bc29b438p-4 0x9.6c32baca2af2p-8 -0x6.48557de8d995p-8 -0x1.5f6d00a9aa40fp-4 -0x2.59020dd1cc26cp-4 -0x3.505404b60089ap-4 -0x4.447498ac7d9d8p-4 -0x5.3478909e39da4p-4 -0x6.1f78a9abaa588p-4 -0x7.0492760047b88p-4 -0x7.e2e936fe26ae4p-4 -0x8.b9a6b1ef6da38p-4 -0x9.87fbfe70b81a8p-4 -0xA.4d224dcd849b8p-4 -0xB.085baa8e966f8p-4 -0xB.b8f3af81b93p-4 -0xC.5e40358a8ba08p-4 -0xC.f7a1f794d7c98p-4 -0xD.84852c0a81p-4 -0xE.046213392aa4p-4 -0xE.76bd7a1e63b98p-4 -0xE.db29311c504dp-4 -0xF.314476247089p-4 -0xF.78bc51f239e1p-4 -0xF.b14be7fbae58p-4 -0xF.dabcb8caeba08p-4 -0xF.f4e6d680c41dp-4 -0xF.ffb10b4dc96d8p-4 -0xF.fb10f1bcb6bfp-4 -0xF.e70afeb6d33d8p-4 -0xF.c3b27d38a5d5p-4 -0xF.91297bbb1d6dp-4 -0xF.4fa0ab6316ed8p-4 -0xE.ff573116df158p-4 -0xE.a09a68a6e49dp-4 -0xE.33c59a4439cd8p-4 -0xD.b941a28cb71fp-4 -0xD.31848d817d71p-4 -0xC.9d1124c931fep-4 -0xB.fc7671ab8bb8p-4 1 0xF.fd3977ff7bae8p-4 0xF.f4e6d680c41dp-4 0xF.e70afeb6d33d8p-4 0xF.d3aabf84528b8p-4 0xF.baccd1d0903b8p-4 0xF.9c79d63272c48p-4 0xF.78bc51f239e1p-4 0xF.4fa0ab6316edp-4 0xF.21352595e0bfp-4 0xE.ed89db66611e8p-4 0xE.b4b0b9e4f3458p-4 0xE.76bd7a1e63b98p-4 0xE.33c59a4439cd8p-4 0xD.ebe05637ca95p-4 0xD.9f269f7aab89p-4 0xD.4db3148750d18p-4 0xC.f7a1f794d7cap-4 0xC.9d1124c931fep-4 0xC.3e2007dd175f8p-4 0xB.daef913557d8p-4 0xB.73a22a755457p-4 0xB.085baa8e966f8p-4 0xA.99414951aacbp-4 0xA.267992848eebp-4 0x9.b02c58832cf98p-4 0x9.3682a66e896f8p-4 0x8.b9a6b1ef6da48p-4 0x8.39c3cc917ff68p-4 0x7.b70654bbde35cp-4 0x7.319ba64c71178p-4 0x6.a9b20adb4ff3p-4 0x6.1f78a9abaa59p-4 0x5.931f774fc9f14p-4 0x5.04d72505d980cp-4 0x4.74d10fd336cf4p-4 0x3.e33f2f642be3cp-4 0x3.505404b6008a2p-4 0x2.bc42889167f96p-4 0x2.273e19db5eafp-4 0x1.917a6bc29b438p-4 0xF.b2b73cfc1075p-8 0x6.48557de8d99dcp-8 -0x3.243a3f9bd8e92p-8 -0xC.8fb2f886ec098p-8 -0x1.5f6d00a9aa40fp-4 -0x1.f564e56a9730bp-4 -0x2.8aaed62527ca8p-4 -0x3.1f17078d34c1p-4 -0x3.b269fca8a8624p-4 -0x4.447498ac7d9d8p-4 -0x4.d50430b860548p-4 -0x5.63e69d6ac7f6cp-4 -0x5.f0ea4c4773398p-4 -0x6.7bde50ea3b62p-4 -0x7.0492760047b88p-4 -0x7.8ad74e01bd8fp-4 -0x8.0e7e43a61f5bp-4 -0x8.8f59aa0da5908p-4 -0x9.0d3ccc99f5ac8p-4 -0x9.87fbfe70b81a8p-4 -0x9.ff6ca9a2ab698p-4 -0xA.73655df1f2f38p-4 -0xA.e3bddf3280c6p-4 1 0xF.f0e57e5ead848p-4 0xF.c3b27d38a5d48p-4 0xF.78bc51f239e1p-4 0xF.1090827b43728p-4 0xE.8bf3ba1f1aeep-4 0xD.ebe05637ca95p-4 0xD.31848d817d71p-4 0xC.5e40358a8ba08p-4 0xB.73a22a755457p-4 0xA.73655df1f2f5p-4 0x9.5f6d92fd79f5p-4 0x8.39c3cc917ff68p-4 0x7.0492760047bap-4 0x5.c2214c3e91684p-4 0x4.74d10fd336cf4p-4 0x3.1f17078d34c1ap-4 0x1.c3785c79ec2dep-4 0x6.48557de8d99dcp-8 -0xF.b2b73cfc106c8p-8 -0x2.59020dd1cc26cp-4 -0x3.b269fca8a8624p-4 -0x5.04d72505d98p-4 -0x6.4dca98ef24f54p-4 -0x7.8ad74e01bd8fp-4 -0x8.b9a6b1ef6da38p-4 -0x9.d7fd1490285cp-4 -0xA.e3bddf3280c6p-4 -0xB.daef913557d68p-4 -0xC.bbbf7a63eba08p-4 -0xD.84852c0a81p-4 -0xE.33c59a4439cdp-4 -0xE.c835e79946a3p-4 -0xF.40bdd5a668868p-4 -0xF.9c79d63272c4p-4 -0xF.dabcb8caeba08p-4 -0xF.fb10f1bcb6bfp-4 -0xF.fd3977ff7bae8p-4 -0xF.e1323870cfe98p-4 -0xF.a7301d8597968p-4 -0xF.4fa0ab6316ed8p-4 -0xE.db29311c504d8p-4 -0xE.4aa5909a08fa8p-4 -0xD.9f269f7aab898p-4 -0xC.d9f023f9c3a08p-4 -0xB.fc7671ab8bb8p-4 -0xB.085baa8e967p-4 -0x9.ff6ca9a2ab6a8p-4 -0x8.e39d9cd73464p-4 -0x7.b70654bbde348p-4 -0x6.7bde50ea3b64cp-4 -0x5.3478909e39dc4p-4 -0x3.e33f2f642be46p-4 -0x2.8aaed62527cbap-4 -0x1.2d52092ce19f1p-4 0x3.243a3f9bd9004p-8 0x1.917a6bc29b407p-4 0x2.edbb3bca17e48p-4 0x4.447498ac7d9dp-4 0x5.931f774fc9f14p-4 0x6.d744027857304p-4 0x8.0e7e43a61f5c8p-4 0x9.3682a66e896d8p-4 0xA.4d224dcd849bp-4 1 0xF.ffec42c74549p-4 0xF.ffb10b4dc96d8p-4 0xF.ff4e5a25a8d08p-4 0xF.fec4304266868p-4 0xF.fe128ef8e9fcp-4 0xF.fd3977ff7bae8p-4 0xF.fc38ed6dc0ef8p-4 0xF.fb10f1bcb6bfp-4 0xF.f9c187c6abaep-4 0xF.f84ab2c738d68p-4 0xF.f6ac765b39e2p-4 0xF.f4e6d680c41dp-4 0xF.f2f9d7971cap-4 0xF.f0e57e5ead848p-4 0xF.eea9cff8fa2bp-4 0xF.ec46d1e89293p-4 0xF.e9bc8a1105c2p-4 0xF.e70afeb6d33d8p-4 0xF.e432367f5b908p-4 0xF.e1323870cfe98p-4 0xF.de0b0bf220c3p-4 0xF.dabcb8caeba08p-4 0xF.d747472367dd8p-4 0xF.d3aabf84528b8p-4 0xF.cfe72ad6d964p-4 0xF.cbfc926484cd8p-4 0xF.c7eaffd720ed8p-4 0xF.c3b27d38a5d48p-4 0xF.bf5314f31eb7p-4 0xF.baccd1d0903b8p-4 0xF.b61fbefadddb8p-4 0xF.b14be7fbae58p-4 0xF.ac5158bc4f42p-4 0xF.a7301d8597968p-4 0xF.a1e842ffc96e8p-4 0xF.9c79d63272c48p-4 0xF.96e4e4844d4e8p-4 0xF.91297bbb1d6dp-4 0xF.8b47a9fb902e8p-4 0xF.853f7dc9186b8p-4 0xF.7f110605caf6p-4 0xF.78bc51f239e1p-4 0xF.7241712d4edep-4 0xF.6ba073b424b18p-4 0xF.64d969e1dfc2p-4 0xF.5dec646f85bap-4 0xF.56d97473d447p-4 0xF.4fa0ab6316edp-4 0xF.48421b0efbf98p-4 0xF.40bdd5a668868p-4 0xF.3913edb54ba2p-4 0xF.314476247089p-4 0xF.294f82394ffep-4 0xF.21352595e0bfp-4 0xF.18f5743867128p-4 0xF.1090827b43728p-4 0xF.08066514c056p-4 0xE.ff573116df158p-4 0xE.f682fbef23edp-4 0xE.ed89db66611e8p-4 0xE.e46be5a0813p-4 0xE.db29311c504d8p-4 0xE.d1c1d4b344c4p-4 1 0xF.f9c187c6abaep-4 0xF.e70afeb6d33d8p-4 0xF.c7eaffd720ed8p-4 0xF.9c79d63272c48p-4 0xF.64d969e1dfc2p-4 0xF.21352595e0bfp-4 0xE.d1c1d4b344c4p-4 0xE.76bd7a1e63b98p-4 0xE.106f1fd4b8d8p-4 0xD.9f269f7aab89p-4 0xD.233c6408cd64p-4 0xC.9d1124c931fep-4 0xC.0d0d99dabd66p-4 0xB.73a22a755457p-4 0xA.d146952eb9288p-4 0xA.267992848eebp-4 0x9.73c071f4750b8p-4 0x8.b9a6b1ef6da48p-4 0x7.f8bd92f9c484p-4 0x7.319ba64c71178p-4 0x6.64dc58506f7f8p-4 0x5.931f774fc9f14p-4 0x4.bd08b6bb00e24p-4 0x3.e33f2f642be3cp-4 0x3.066cdd138c99p-4 0x2.273e19db5eafp-4 0x1.4661179272096p-4 0x6.48557de8d99dcp-8 -0x7.da4dcc7473b44p-8 -0x1.5f6d00a9aa40fp-4 -0x2.4022da9d8f796p-4 -0x3.1f17078d34c1p-4 -0x3.fb9b835bfdbeep-4 -0x4.d50430b860548p-4 -0x5.aaa75f71df85cp-4 -0x6.7bde50ea3b62p-4 -0x7.4805ba3a76d64p-4 -0x8.0e7e43a61f5bp-4 -0x8.cead04f95cdb8p-4 -0x9.87fbfe70b81a8p-4 -0xA.39da8dcc39a38p-4 -0xA.e3bddf3280c6p-4 -0xB.8521598bb6bdp-4 -0xC.1d8705ffcbb78p-4 -0xC.ac77f24736ea8p-4 -0xD.31848d817d7p-4 -0xD.ac44ff490a02p-4 -0xE.1c5978c05ed8p-4 -0xE.816a7f595ec9p-4 -0xE.db29311c504dp-4 -0xF.294f82394ffep-4 -0xF.6ba073b424b18p-4 -0xF.a1e842ffc96ep-4 -0xF.cbfc926484cdp-4 -0xF.e9bc8a1105c2p-4 -0xF.fb10f1bcb6bfp-4 -0xF.ffec42c74549p-4 -0xF.f84ab2c738d68p-4 -0xF.e432367f5b91p-4 -0xF.c3b27d38a5d5p-4 -0xF.96e4e4844d4fp-4 -0xF.5dec646f85ba8p-4 -0xF.18f5743867128p-4 1 0xF.fe128ef8e9fcp-4 0xF.f84ab2c738d68p-4 0xF.eea9cff8fa2bp-4 0xF.e1323870cfe98p-4 0xF.cfe72ad6d964p-4 0xF.baccd1d0903b8p-4 0xF.a1e842ffc96e8p-4 0xF.853f7dc9186b8p-4 0xF.64d969e1dfc2p-4 0xF.40bdd5a668868p-4 0xF.18f5743867128p-4 0xE.ed89db66611e8p-4 0xE.be85815c767c8p-4 0xE.8bf3ba1f1aeep-4 0xE.55e0b4d05c808p-4 0xE.1c5978c05ed88p-4 0xD.df6be249c075p-4 0xD.9f269f7aab89p-4 0xD.5b992c8b606ap-4 0xD.14d3d02313c1p-4 0xC.cae7976c0691p-4 0xC.7de651f7ca068p-4 0xC.2de28d74ac66p-4 0xB.daef913557d8p-4 0xB.8521598bb6bdp-4 0xB.2c8c92f83c1fp-4 0xA.d146952eb9288p-4 0xA.73655df1f2f5p-4 0xA.12ff8bc735d9p-4 0x9.b02c58832cf98p-4 0x9.4b0393b14e54p-4 0x8.e39d9cd734648p-4 0x8.7a135d95473f8p-4 0x8.0e7e43a61f5b8p-4 0x7.a0f83abe14458p-4 0x7.319ba64c71178p-4 0x6.c0835b1fd002cp-4 0x6.4dca98ef24f5cp-4 0x5.d98d03c9063ep-4 0x5.63e69d6ac7f74p-4 0x4.ecf3be81052e4p-4 0x4.74d10fd336cf4p-4 0x3.fb9b835bfdbf8p-4 0x3.81704d4fc9ec4p-4 0x3.066cdd138c99p-4 0x2.8aaed62527cbp-4 0x2.0e5408f75063ep-4 0x1.917a6bc29b438p-4 0x1.1440134d709b6p-4 0x9.6c32baca2af2p-8 0x1.921f0fe67009fp-8 -0x6.48557de8d995p-8 -0xE.214689606bef8p-8 -0x1.5f6d00a9aa40fp-4 -0x1.dc70ecbae9fc8p-4 -0x2.59020dd1cc26cp-4 -0x2.d502609ec9564p-4 -0x3.505404b60089ap-4 -0x3.cad943c203438p-4 -0x4.447498ac7d9d8p-4 -0x4.bd08b6bb00e1cp-4 -0x5.3478909e39da4p-4 -0x5.aaa75f71df85cp-4 1 0xF.f2f9d7971cap-4 0xF.cbfc926484cd8p-4 0xF.8b47a9fb902e8p-4 0xF.314476247089p-4 0xE.be85815c767c8p-4 0xE.33c59a4439cd8p-4 0xD.91e6a38009dap-4 0xC.d9f023f9c3a08p-4 0xC.0d0d99dabd66p-4 0xB.2c8c92f83c1fp-4 0xA.39da8dcc39a38p-4 0x9.3682a66e896f8p-4 0x8.242b1357110d8p-4 0x7.0492760047bap-4 0x5.d98d03c9063ep-4 0x4.a5018bb567c14p-4 0x3.68e65de7ace44p-4 0x2.273e19db5eafp-4 0xE.214689606bf8p-8 -0x6.48557de8d995p-8 -0x1.aa7b724495c05p-4 -0x2.edbb3bca17e6p-4 -0x4.2c3673f6f6e3cp-4 -0x5.63e69d6ac7f6cp-4 -0x6.92d049f7a8788p-4 -0x7.b70654bbde354p-4 -0x8.cead04f95cdb8p-4 -0x9.d7fd1490285cp-4 -0xA.d146952eb9278p-4 -0xB.b8f3af81b93p-4 -0xC.8d8b37ea4edp-4 -0xD.4db3148750d2p-4 -0xD.f83270a9bbee8p-4 -0xE.8bf3ba1f1aeep-4 -0xF.08066514c056p-4 -0xF.6ba073b424b18p-4 -0xF.b61fbefadddb8p-4 -0xF.e70afeb6d33d8p-4 -0xF.fe128ef8e9fcp-4 -0xF.fb10f1bcb6bfp-4 -0xF.de0b0bf220c3p-4 -0xF.a7301d8597968p-4 -0xF.56d97473d447p-4 -0xE.ed89db66611e8p-4 -0xE.6becc4c5997bp-4 -0xD.d2d5339ac8698p-4 -0xD.233c6408cd648p-4 -0xC.5e40358a8ba1p-4 -0xB.8521598bb6bep-4 -0xA.99414951aaccp-4 -0x9.9c200686472dp-4 -0x8.8f59aa0da5918p-4 -0x7.74a3c5207318p-4 -0x6.4dca98ef24f64p-4 -0x5.1cae2955c413cp-4 -0x3.e33f2f642be46p-4 -0x2.a37bf0b2f8bd8p-4 -0x1.5f6d00a9aa431p-4 -0x1.921f0fe67002dp-8 0x1.2d52092ce19d6p-4 0x2.71db7619b1a24p-4 0x3.b269fca8a85fcp-4 0x4.ecf3be81052d4p-4 1 0xF.ff4e5a25a8d08p-4 0xF.fd3977ff7bae8p-4 0xF.f9c187c6abaep-4 0xF.f4e6d680c41dp-4 0xF.eea9cff8fa2bp-4 0xF.e70afeb6d33d8p-4 0xF.de0b0bf220c3p-4 0xF.d3aabf84528b8p-4 0xF.c7eaffd720ed8p-4 0xF.baccd1d0903b8p-4 0xF.ac5158bc4f42p-4 0xF.9c79d63272c48p-4 0xF.8b47a9fb902e8p-4 0xF.78bc51f239e1p-4 0xF.64d969e1dfc2p-4 0xF.4fa0ab6316edp-4 0xF.3913edb54ba2p-4 0xF.21352595e0bfp-4 0xF.08066514c056p-4 0xE.ed89db66611e8p-4 0xE.d1c1d4b344c4p-4 0xE.b4b0b9e4f3458p-4 0xE.9659107077cf8p-4 0xE.76bd7a1e63b98p-4 0xE.55e0b4d05c808p-4 0xE.33c59a4439cd8p-4 0xE.106f1fd4b8d8p-4 0xD.ebe05637ca95p-4 0xD.c61c693a82748p-4 0xD.9f269f7aab89p-4 0xD.77025a1e0a3ap-4 0xD.4db3148750d18p-4 0xD.233c6408cd64p-4 0xC.f7a1f794d7cap-4 0xC.cae7976c0691p-4 0xC.9d1124c931fep-4 0xC.6e22998b4c66p-4 0xC.3e2007dd175f8p-4 0xC.0d0d99dabd66p-4 0xB.daef913557d8p-4 0xB.a7ca46d469468p-4 0xB.73a22a755457p-4 0xB.3e7bc248d788p-4 0xB.085baa8e966f8p-4 0xA.d146952eb9288p-4 0xA.99414951aacbp-4 0xA.6050a2f600028p-4 0xA.267992848eebp-4 0x9.ebc11c62c1a2p-4 0x9.b02c58832cf98p-4 0x9.73c071f4750b8p-4 0x9.3682a66e896f8p-4 0x8.f87845de430d8p-4 0x8.b9a6b1ef6da48p-4 0x8.7a135d95473f8p-4 0x8.39c3cc917ff68p-4 0x7.f8bd92f9c484p-4 0x7.b70654bbde35cp-4 0x7.74a3c5207315cp-4 0x7.319ba64c71178p-4 0x6.edf3c8c12f408p-4 0x6.a9b20adb4ff3p-4 0x6.64dc58506f7f8p-4 1 0xF.f6ac765b39e2p-4 0xF.dabcb8caeba08p-4 0xF.ac5158bc4f42p-4 0xF.6ba073b424b18p-4 0xF.18f5743867128p-4 0xE.b4b0b9e4f3458p-4 0xE.3f4729119e798p-4 0xD.b941a28cb71fp-4 0xD.233c6408cd64p-4 0xC.7de651f7ca068p-4 0xB.ca002ba7aaf2p-4 0xB.085baa8e966f8p-4 0xA.39da8dcc39a38p-4 0x9.5f6d92fd79f5p-4 0x8.7a135d95473f8p-4 0x7.8ad74e01bd8f8p-4 0x6.92d049f7a879p-4 0x5.931f774fc9f14p-4 0x4.8ceeeaf0eedc4p-4 0x3.81704d4fc9ec4p-4 0x2.71db7619b1a26p-4 0x1.5f6d00a9aa418p-4 0x4.b64daef8c3bf4p-8 -0xC.8fb2f886ec098p-8 -0x1.dc70ecbae9fc8p-4 -0x2.edbb3bca17e6p-4 -0x3.fb9b835bfdbeep-4 -0x5.04d72505d98p-4 -0x6.0838ec13aab0cp-4 -0x7.0492760047b88p-4 -0x7.f8bd92f9c482cp-4 -0x8.e39d9cd73463p-4 -0x9.c420c2eff5918p-4 -0xA.99414951aacb8p-4 -0xB.6206b9e0c13bp-4 -0xC.1d8705ffcbb78p-4 -0xC.cae7976c06918p-4 -0xD.695e4f10ea888p-4 -0xD.f83270a9bbee8p-4 -0xE.76bd7a1e63b98p-4 -0xE.e46be5a0813p-4 -0xF.40bdd5a668868p-4 -0xF.8b47a9fb902e8p-4 -0xF.c3b27d38a5d48p-4 -0xF.e9bc8a1105c2p-4 -0xF.fd3977ff7bae8p-4 -0xF.fe128ef8e9fcp-4 -0xF.ec46d1e89293p-4 -0xF.c7eaffd720ed8p-4 -0xF.91297bbb1d6dp-4 -0xF.48421b0efbf98p-4 -0xE.ed89db66611e8p-4 -0xE.816a7f595ec98p-4 -0xE.046213392aa48p-4 -0xD.77025a1e0a3ap-4 -0xC.d9f023f9c3a08p-4 -0xC.2de28d74ac668p-4 -0xB.73a22a7554578p-4 -0xA.ac081c4ba89cp-4 -0x9.d7fd1490285e8p-4 -0x8.f87845de430f8p-4 -0x8.0e7e43a61f5ep-4 -0x7.1b1fd265c005p-4 1 0xF.fc38ed6dc0ef8p-4 0xF.f0e57e5ead848p-4 0xF.de0b0bf220c3p-4 0xF.c3b27d38a5d48p-4 0xF.a1e842ffc96e8p-4 0xF.78bc51f239e1p-4 0xF.48421b0efbf98p-4 0xF.1090827b43728p-4 0xE.d1c1d4b344c4p-4 0xE.8bf3ba1f1aeep-4 0xE.3f4729119e798p-4 0xD.ebe05637ca95p-4 0xD.91e6a38009dap-4 0xD.31848d817d71p-4 0xC.cae7976c0691p-4 0xC.5e40358a8ba08p-4 0xB.ebc1b6619ed9p-4 0xB.73a22a755457p-4 0xA.f61a4ac1b83ap-4 0xA.73655df1f2f5p-4 0x9.ebc11c62c1a2p-4 0x9.5f6d92fd79f5p-4 0x8.cead04f95cdcp-4 0x8.39c3cc917ff68p-4 0x7.a0f83abe14458p-4 0x7.0492760047bap-4 0x6.64dc58506f7f8p-4 0x5.c2214c3e91684p-4 0x5.1cae2955c4154p-4 0x4.74d10fd336cf4p-4 0x3.cad943c20344p-4 0x3.1f17078d34c1ap-4 0x2.71db7619b1a26p-4 0x1.c3785c79ec2dep-4 0x1.1440134d709b6p-4 0x6.48557de8d99dcp-8 -0x4.b64daef8c3b64p-8 -0xF.b2b73cfc106c8p-8 -0x1.aa7b724495c05p-4 -0x2.59020dd1cc26cp-4 -0x3.066cdd138c988p-4 -0x3.b269fca8a8624p-4 -0x4.5ca835dd945d4p-4 -0x5.04d72505d98p-4 -0x5.aaa75f71df85cp-4 -0x6.4dca98ef24f54p-4 -0x6.edf3c8c12f404p-4 -0x7.8ad74e01bd8fp-4 -0x8.242b1357110d8p-4 -0x8.b9a6b1ef6da38p-4 -0x9.4b0393b14e538p-4 -0x9.d7fd1490285cp-4 -0xA.6050a2f60002p-4 -0xA.e3bddf3280c6p-4 -0xB.6206b9e0c13bp-4 -0xB.daef913557d68p-4 -0xC.4e3f4d26ea548p-4 -0xC.bbbf7a63eba08p-4 -0xD.233c6408cd64p-4 -0xD.84852c0a81p-4 -0xD.df6be249c075p-4 -0xE.33c59a4439cdp-4 -0xE.816a7f595ec9p-4 1 0xF.eea9cff8fa2bp-4 0xF.baccd1d0903b8p-4 0xF.64d969e1dfc2p-4 0xE.ed89db66611e8p-4 0xE.55e0b4d05c808p-4 0xD.9f269f7aab89p-4 0xC.cae7976c0691p-4 0xB.daef913557d8p-4 0xA.d146952eb9288p-4 0x9.b02c58832cf98p-4 0x8.7a135d95473f8p-4 0x7.319ba64c71178p-4 0x5.d98d03c9063ep-4 0x4.74d10fd336cf4p-4 0x3.066cdd138c99p-4 0x1.917a6bc29b438p-4 0x1.921f0fe67009fp-8 -0x1.5f6d00a9aa40fp-4 -0x2.d502609ec9564p-4 -0x4.447498ac7d9d8p-4 -0x5.aaa75f71df85cp-4 -0x7.0492760047b88p-4 -0x8.4f483a0be2f08p-4 -0x9.87fbfe70b81a8p-4 -0xA.ac081c4ba89bp-4 -0xB.b8f3af81b93p-4 -0xC.ac77f24736ea8p-4 -0xD.84852c0a81p-4 -0xE.3f4729119e798p-4 -0xE.db29311c504dp-4 -0xF.56d97473d4468p-4 -0xF.b14be7fbae58p-4 -0xF.e9bc8a1105c2p-4 -0xF.ffb10b4dc96d8p-4 -0xF.f2f9d7971ca08p-4 -0xF.c3b27d38a5d5p-4 -0xF.7241712d4edep-4 -0xE.ff573116df158p-4 -0xE.6becc4c5997bp-4 -0xD.b941a28cb71fp-4 -0xC.e8d8faf5406b8p-4 -0xB.fc7671ab8bb8p-4 -0xA.f61a4ac1b83ap-4 -0x9.d7fd1490285e8p-4 -0x8.a48ad799b675p-4 -0x7.5e5dd6e1b8e1cp-4 -0x6.0838ec13aab0cp-4 -0x4.a5018bb567c1cp-4 -0x3.37b97e5b886d8p-4 -0x1.c3785c79ec2e7p-4 -0x4.b64daef8c3d8p-8 0x1.2d52092ce19d6p-4 0x2.a37bf0b2f8bbep-4 0x4.13ee038dff68cp-4 0x5.7b89cde7a9a58p-4 0x6.d744027857304p-4 0x8.242b1357110dp-4 0x9.5f6d92fd79f48p-4 0xA.86604facd04dp-4 0xB.96841bf7ffcap-4 0xC.8d8b37ea4edp-4 0xD.695e4f10ea87p-4 0xE.28210095b482p-4 1 0xF.fffb10b10e81p-4 0xF.ffec42c74549p-4 0xF.ffd3964bc6278p-4 0xF.ffb10b4dc96d8p-4 0xF.ff84a1e29de88p-4 0xF.ff4e5a25a8d08p-4 0xF.ff0e343865bb8p-4 0xF.fec4304266868p-4 0xF.fe704e71533c8p-4 0xF.fe128ef8e9fcp-4 0xF.fdaaf212fed7p-4 0xF.fd3977ff7bae8p-4 0xF.fcbe2104600ap-4 0xF.fc38ed6dc0ef8p-4 0xF.fba9dd8dc8b2p-4 0xF.fb10f1bcb6bfp-4 0xF.fa6e2a58df698p-4 0xF.f9c187c6abaep-4 0xF.f90b0a7098f68p-4 0xF.f84ab2c738d68p-4 0xF.f780814130c88p-4 0xF.f6ac765b39e2p-4 0xF.f5ce929820878p-4 0xF.f4e6d680c41dp-4 0xF.f3f542a416bp-4 0xF.f2f9d7971cap-4 0xF.f1f495f4ec43p-4 0xF.f0e57e5ead848p-4 0xF.efcc917b99838p-4 0xF.eea9cff8fa2bp-4 0xF.ed7d3a8a29c6p-4 0xF.ec46d1e89293p-4 0xF.eb0696d3ae4fp-4 0xF.e9bc8a1105c2p-4 0xF.e868ac6c30438p-4 0xF.e70afeb6d33d8p-4 0xF.e5a381c8a1aap-4 0xF.e432367f5b908p-4 0xF.e2b71dbecd7bp-4 0xF.e1323870cfe98p-4 0xF.dfa3878546c4p-4 0xF.de0b0bf220c3p-4 0xF.dc68c6b356db8p-4 0xF.dabcb8caeba08p-4 0xF.d906e340eaa68p-4 0xF.d747472367dd8p-4 0xF.d57de5867eeep-4 0xF.d3aabf84528b8p-4 0xF.d1cdd63d0bc88p-4 0xF.cfe72ad6d964p-4 0xF.cdf6be7def148p-4 0xF.cbfc926484cd8p-4 0xF.c9f8a7c2d604p-4 0xF.c7eaffd720ed8p-4 0xF.c5d39be5a5bcp-4 0xF.c3b27d38a5d48p-4 0xF.c187a5206306p-4 0xF.bf5314f31eb7p-4 0xF.bd14ce0d1915p-4 0xF.baccd1d0903b8p-4 0xF.b87b21a5bf5b8p-4 0xF.b61fbefadddb8p-4 0xF.b3baab441e77p-4 1 0xF.fa6e2a58df698p-4 0xF.e9bc8a1105c2p-4 0xF.cdf6be7def148p-4 0xF.a7301d8597968p-4 0xF.7583a62852a2p-4 0xF.3913edb54ba2p-4 0xE.f20b07b6c6c08p-4 0xE.a09a68a6e49dp-4 0xE.44fac3814e098p-4 0xD.df6be249c075p-4 0xD.703479a2f6778p-4 0xC.f7a1f794d7cap-4 0xC.76084da436248p-4 0xB.ebc1b6619ed9p-4 0xB.592e7697f14ep-4 0xA.beb49a46765p-4 0xA.1cbfad9521cp-4 0x9.73c071f4750b8p-4 0x8.c42c8f9d23728p-4 0x8.0e7e43a61f5b8p-4 0x7.53340aea18278p-4 0x6.92d049f7a879p-4 0x5.cdd8f24984248p-4 0x5.04d72505d980cp-4 0x4.3856d385d274p-4 0x3.68e65de7ace44p-4 0x2.97162fef3f516p-4 0x1.c3785c79ec2dep-4 0xE.ea037cc047628p-8 0x1.921f0fe67009fp-8 -0xB.c6dd52c3a33bp-8 -0x1.917a6bc29b42fp-4 -0x2.656f7f28a2d4ep-4 -0x3.37b97e5b886c6p-4 -0x4.07c601ae7f73cp-4 -0x4.d50430b860548p-4 -0x5.9ee5272b58f24p-4 -0x6.64dc58506f7fp-4 -0x7.265ff0e194e14p-4 -0x7.e2e936fe26ae4p-4 -0x8.99f4e7f712a8p-4 -0x9.4b0393b14e538p-4 -0x9.f599f55f034p-4 -0xA.99414951aacb8p-4 -0xB.35879fa959c28p-4 -0xB.ca002ba7aaf2p-4 -0xC.56438f6f0ec3p-4 -0xC.d9f023f9c3ap-4 -0xD.54aa3d165cc7p-4 -0xD.c61c693a8274p-4 -0xE.2df7acff7c2c8p-4 -0xE.8bf3ba1f1aeep-4 -0xE.dfcf21cabacdp-4 -0xF.294f82394ffep-4 -0xF.6841af4cc8048p-4 -0xF.9c79d63272c4p-4 -0xF.c5d39be5a5bb8p-4 -0xF.e432367f5b908p-4 -0xF.f780814130c88p-4 -0xF.ffb10b4dc96d8p-4 -0xF.fcbe2104600ap-4 -0xF.eea9cff8fa2bp-4 -0xF.d57de5867eeep-4 1 0xF.fe704e71533c8p-4 0xF.f9c187c6abaep-4 0xF.f1f495f4ec43p-4 0xF.e70afeb6d33d8p-4 0xF.d906e340eaa68p-4 0xF.c7eaffd720ed8p-4 0xF.b3baab441e77p-4 0xF.9c79d63272c48p-4 0xF.822d0a67b9c6p-4 0xF.64d969e1dfc2p-4 0xF.4484add6b0128p-4 0xF.21352595e0bfp-4 0xE.faf1b54dd2cep-4 0xE.d1c1d4b344c4p-4 0xE.a5ad8d8c3a92p-4 0xE.76bd7a1e63b98p-4 0xE.44fac3814e098p-4 0xE.106f1fd4b8d8p-4 0xD.d924d05b62068p-4 0xD.9f269f7aab89p-4 0xD.627fde9f7d64p-4 0xD.233c6408cd64p-4 0xC.e16888783ae18p-4 0xC.9d1124c931fep-4 0xC.56438f6f0ec4p-4 0xC.0d0d99dabd66p-4 0xB.c17d8dc859ad8p-4 0xB.73a22a755457p-4 0xB.238aa1bfa9ad8p-4 0xA.d146952eb9288p-4 0xA.7ce612e652438p-4 0xA.267992848eebp-4 0x9.ce11f1eb18148p-4 0x9.73c071f4750b8p-4 0x9.1796b31609f08p-4 0x8.b9a6b1ef6da48p-4 0x8.5a02c3c7c2f6p-4 0x7.f8bd92f9c484p-4 0x7.95ea1b4f36094p-4 0x7.319ba64c71178p-4 0x6.cbe5c76cc65c8p-4 0x6.64dc58506f7f8p-4 0x5.fc9374dcd079p-4 0x5.931f774fc9f14p-4 0x5.2894f446e0bd8p-4 0x4.bd08b6bb00e24p-4 0x4.508fbbf1a4de8p-4 0x3.e33f2f642be3cp-4 0x3.752c669e2bb6p-4 0x3.066cdd138c99p-4 0x2.97162fef3f516p-4 0x2.273e19db5eafp-4 0x1.b6fa6ec38f64ep-4 0x1.4661179272096p-4 0xD.5880deafc18bp-8 0x6.48557de8d99dcp-8 -0xC.90fc5f66528a8p-12 -0x7.da4dcc7473b44p-8 -0xE.ea037cc047598p-8 -0x1.5f6d00a9aa40fp-4 -0x1.cff533b307db9p-4 -0x2.4022da9d8f796p-4 -0x2.afe010ca997b6p-4 1 0xF.f3f542a416bp-4 0xF.cfe72ad6d964p-4 0xF.940bfe2304e7p-4 0xF.40bdd5a668868p-4 0xE.d67a1673455c8p-4 0xE.55e0b4d05c808p-4 0xD.bfb34373c975p-4 0xD.14d3d02313c1p-4 0xC.56438f6f0ec4p-4 0xB.8521598bb6bdp-4 0xA.a2a7fa8acefep-4 0x9.b02c58832cf98p-4 0x8.af1b726df15e8p-4 0x7.a0f83abe14458p-4 0x6.875950ed42b04p-4 0x5.63e69d6ac7f74p-4 0x4.3856d385d274p-4 0x3.066cdd138c99p-4 0x1.cff533b307dc2p-4 0x9.6c32baca2af2p-8 -0xA.351cb7fc30b68p-8 -0x1.dc70ecbae9fc8p-4 -0x3.12c2e4f882ffcp-4 -0x4.447498ac7d9d8p-4 -0x5.6fb9e2e76ced8p-4 -0x6.92d049f7a8788p-4 -0x7.ac01a57c95888p-4 -0x8.b9a6b1ef6da38p-4 -0x9.ba298dc0bfc6p-4 -0xA.ac081c4ba89bp-4 -0xB.8dd64b0720dfp-4 -0xC.5e40358a8ba08p-4 -0xD.1c0c252c9de3p-4 -0xD.c61c693a8274p-4 -0xE.5b7105006d4cp-4 -0xE.db29311c504dp-4 -0xF.4484add6b012p-4 -0xF.96e4e4844d4e8p-4 -0xF.d1cdd63d0bc88p-4 -0xF.f4e6d680c41dp-4 -0xF.fffb10b10e81p-4 -0xF.f2f9d7971ca08p-4 -0xF.cdf6be7def148p-4 -0xF.91297bbb1d6dp-4 -0xF.3ced94d28b2dp-4 -0xE.d1c1d4b344c48p-4 -0xE.50478cdce225p-4 -0xD.b941a28cb71fp-4 -0xD.0d93696053af8p-4 -0xC.4e3f4d26ea558p-4 -0xB.7c654ce4adba8p-4 -0xA.99414951aaccp-4 -0x9.a6292960a6fp-4 -0x8.a48ad799b675p-4 -0x7.95ea1b4f360b8p-4 -0x6.7bde50ea3b64cp-4 -0x5.581004bd19efp-4 -0x4.2c3673f6f6e5cp-4 -0x2.fa14f77a5964ep-4 -0x1.c3785c79ec2e7p-4 -0x8.a342eda160ccp-8 0xA.fe006948669ap-8 0x1.e8eb7fde4aa3cp-4 1 0xF.ff84a1e29de88p-4 0xF.fe128ef8e9fcp-4 0xF.fba9dd8dc8b2p-4 0xF.f84ab2c738d68p-4 0xF.f3f542a416bp-4 0xF.eea9cff8fa2bp-4 0xF.e868ac6c30438p-4 0xF.e1323870cfe98p-4 0xF.d906e340eaa68p-4 0xF.cfe72ad6d964p-4 0xF.c5d39be5a5bcp-4 0xF.baccd1d0903b8p-4 0xF.aed376a1b42e8p-4 0xF.a1e842ffc96e8p-4 0xF.940bfe2304e7p-4 0xF.853f7dc9186b8p-4 0xF.7583a62852a2p-4 0xF.64d969e1dfc2p-4 0xF.5341c9f32cp-4 0xF.40bdd5a668868p-4 0xF.2d4eaa8233e98p-4 0xF.18f5743867128p-4 0xF.03b36c9407aap-4 0xE.ed89db66611e8p-4 0xE.d67a1673455c8p-4 0xE.be85815c767c8p-4 0xE.a5ad8d8c3a92p-4 0xE.8bf3ba1f1aeep-4 0xE.715993ccd03p-4 0xE.55e0b4d05c808p-4 0xE.398ac4cf556b8p-4 0xE.1c5978c05ed88p-4 0xD.fe4e92d0d8a38p-4 0xD.df6be249c075p-4 0xD.bfb34373c975p-4 0xD.9f269f7aab89p-4 0xD.7dc7ec4fabdbp-4 0xD.5b992c8b606ap-4 0xD.389c6f4eb07a8p-4 0xD.14d3d02313c1p-4 0xC.f04176da1239p-4 0xC.cae7976c0691p-4 0xC.a4c871d62536p-4 0xC.7de651f7ca068p-4 0xC.56438f6f0ec4p-4 0xC.2de28d74ac66p-4 0xC.04c5bab7297dp-4 0xB.daef913557d8p-4 0xB.b062961823b2p-4 0xB.8521598bb6bdp-4 0xB.592e7697f14ep-4 0xB.2c8c92f83c1fp-4 0xA.ff3e5ef2b508p-4 0xA.d146952eb9288p-4 0xA.a2a7fa8acefep-4 0xA.73655df1f2f5p-4 0xA.4381983048ff8p-4 0xA.12ff8bc735d9p-4 0x9.e1e224c0e28cp-4 0x9.b02c58832cf98p-4 0x9.7de125a2080a8p-4 0x9.4b0393b14e54p-4 0x9.1796b31609f08p-4 1 0xF.f780814130c88p-4 0xF.de0b0bf220c3p-4 0xF.b3baab441e77p-4 0xF.78bc51f239e1p-4 0xF.2d4eaa8233e98p-4 0xE.d1c1d4b344c4p-4 0xE.667710616f4f8p-4 0xD.ebe05637ca95p-4 0xD.627fde9f7d64p-4 0xC.cae7976c0691p-4 0xC.25b888d7c1fc8p-4 0xB.73a22a755457p-4 0xA.b561a8cbb24fp-4 0x9.ebc11c62c1a2p-4 0x9.1796b31609f08p-4 0x8.39c3cc917ff68p-4 0x7.53340aea18278p-4 0x6.64dc58506f7f8p-4 0x5.6fb9e2e76ceep-4 0x4.74d10fd336cf4p-4 0x3.752c669e2bb6p-4 0x2.71db7619b1a26p-4 0x1.6bf1b3e79b12fp-4 0x6.48557de8d99dcp-8 -0xA.351cb7fc30b68p-8 -0x1.aa7b724495c05p-4 -0x2.afe010ca997b6p-4 -0x3.b269fca8a8624p-4 -0x4.b10693a55147cp-4 -0x5.aaa75f71df85cp-4 -0x6.9e4334f6fcc68p-4 -0x7.8ad74e01bd8fp-4 -0x8.6f685c25e2598p-4 -0x9.4b0393b14e538p-4 -0xA.1cbfad9521bf8p-4 -0xA.e3bddf3280c6p-4 -0xB.9f2ac703ccap-4 -0xC.4e3f4d26ea548p-4 -0xC.f04176da1239p-4 -0xD.84852c0a81p-4 -0xE.0a6cee232f2bp-4 -0xE.816a7f595ec9p-4 -0xE.e8ff79c548ac8p-4 -0xF.40bdd5a668868p-4 -0xF.88485e44c7afp-4 -0xF.bf5314f31eb7p-4 -0xF.e5a381c8a1aap-4 -0xF.fb10f1bcb6bfp-4 -0xF.ff84a1e29de88p-4 -0xF.f2f9d7971ca08p-4 -0xF.d57de5867eeep-4 -0xF.a7301d8597968p-4 -0xF.6841af4cc805p-4 -0xF.18f5743867128p-4 -0xE.b99fa84606ff8p-4 -0xE.4aa5909a08fa8p-4 -0xD.cc7d0fec8abp-4 -0xD.3fac294ff34fp-4 -0xC.a4c871d62536p-4 -0xB.fc7671ab8bb8p-4 -0xB.4768f550ce398p-4 -0xA.86604facd04ep-4 -0x9.ba298dc0bfc88p-4 1 0xF.fcbe2104600ap-4 0xF.f2f9d7971cap-4 0xF.e2b71dbecd7bp-4 0xF.cbfc926484cd8p-4 0xF.aed376a1b42e8p-4 0xF.8b47a9fb902e8p-4 0xF.6167a58d7b59p-4 0xF.314476247089p-4 0xE.faf1b54dd2cep-4 0xE.be85815c767c8p-4 0xE.7c187467233d8p-4 0xE.33c59a4439cd8p-4 0xD.e5aa658691938p-4 0xD.91e6a38009dap-4 0xD.389c6f4eb07a8p-4 0xC.d9f023f9c3a08p-4 0xC.76084da436248p-4 0xC.0d0d99dabd66p-4 0xB.9f2ac703cca1p-4 0xB.2c8c92f83c1fp-4 0xA.b561a8cbb24fp-4 0xA.39da8dcc39a38p-4 0x9.ba298dc0bfc7p-4 0x9.3682a66e896f8p-4 0x8.af1b726df15e8p-4 0x8.242b1357110d8p-4 0x7.95ea1b4f36094p-4 0x7.0492760047bap-4 0x6.705f51037e7dp-4 0x5.d98d03c9063ep-4 0x5.4058f7065c128p-4 0x4.a5018bb567c14p-4 0x4.07c601ae7f744p-4 0x3.68e65de7ace44p-4 0x2.c8a35063b061cp-4 0x2.273e19db5eafp-4 0x1.84f8712c130a5p-4 0xE.214689606bf8p-8 0x3.ed452d573301ep-8 -0x6.48557de8d995p-8 -0x1.07b614e463057p-4 -0x1.aa7b724495c05p-4 -0x2.4c9329bfa6812p-4 -0x2.edbb3bca17e6p-4 -0x3.8db20a6bae9b6p-4 -0x4.2c3673f6f6e3cp-4 -0x4.c907ed8e2eab4p-4 -0x5.63e69d6ac7f6cp-4 -0x5.fc9374dcd0788p-4 -0x6.92d049f7a8788p-4 -0x7.265ff0e194e14p-4 -0x7.b70654bbde354p-4 -0x8.448890195845p-4 -0x8.cead04f95cdb8p-4 -0x9.553b743d75ac8p-4 -0x9.d7fd1490285cp-4 -0xA.56bca8b391788p-4 -0xA.d146952eb9278p-4 -0xB.4768f550ce388p-4 -0xB.b8f3af81b93p-4 -0xC.25b888d7c1fc8p-4 -0xC.8d8b37ea4edp-4 -0xC.f04176da1239p-4 1 0xF.efcc917b99838p-4 0xF.bf5314f31eb7p-4 0xF.6ef5b503c3288p-4 0xE.ff573116df158p-4 0xE.715993ccd03p-4 0xD.c61c693a82748p-4 0xC.fefa7898a4efp-4 0xC.1d8705ffcbb7p-4 0xB.238aa1bfa9ad8p-4 0xA.12ff8bc735d9p-4 0x8.ee0db26e2439p-4 0x7.b70654bbde35cp-4 0x6.705f51037e7dp-4 0x5.1cae2955c4154p-4 0x3.bea2c7e021336p-4 0x2.59020dd1cc274p-4 0xE.ea037cc047628p-8 -0x7.da4dcc7473b44p-8 -0x1.e8eb7fde4aa35p-4 -0x3.505404b60089ap-4 -0x4.b10693a55147cp-4 -0x6.0838ec13aab0cp-4 -0x7.53340aea18264p-4 -0x8.8f59aa0da5908p-4 -0x9.ba298dc0bfc6p-4 -0xA.d146952eb9278p-4 -0xB.d27b83dfcbe9p-4 -0xC.bbbf7a63eba08p-4 -0xD.8b3a1526517ap-4 -0xE.3f4729119e798p-4 -0xE.d67a1673455c8p-4 -0xF.4fa0ab6316edp-4 -0xF.a9c58fd796838p-4 -0xF.e432367f5b908p-4 -0xF.fe704e71533c8p-4 -0xF.f84ab2c738d68p-4 -0xF.d1cdd63d0bc88p-4 -0xF.8b47a9fb902fp-4 -0xF.2546ffc0e72f8p-4 -0xE.a09a68a6e49dp-4 -0xD.fe4e92d0d8a4p-4 -0xD.3fac294ff34fp-4 -0xC.66353a8c232a8p-4 -0xB.73a22a7554578p-4 -0xA.69de36ac4fcp-4 -0x9.4b0393b14e56p-4 -0x8.19572af6decbp-4 -0x6.d74402785731cp-4 -0x5.8756572230808p-4 -0x4.2c3673f6f6e5cp-4 -0x2.c8a35063b0614p-4 -0x1.5f6d00a9aa431p-4 0xC.90fc5f6652fdp-12 0x1.787586a5d5b0dp-4 0x2.e15fb1a118a0cp-4 0x4.447498ac7d9dp-4 0x5.9ee5272b58fp-4 0x6.edf3c8c12f3f8p-4 0x8.2ef9f618dc59p-4 0x9.5f6d92fd79f48p-4 0xA.7ce612e652418p-4 0xB.8521598bb6bdp-4 0xC.76084da43623p-4 1 0xF.ffd3964bc6278p-4 0xF.ff4e5a25a8d08p-4 0xF.fe704e71533c8p-4 0xF.fd3977ff7bae8p-4 0xF.fba9dd8dc8b2p-4 0xF.f9c187c6abaep-4 0xF.f780814130c88p-4 0xF.f4e6d680c41dp-4 0xF.f1f495f4ec43p-4 0xF.eea9cff8fa2bp-4 0xF.eb0696d3ae4fp-4 0xF.e70afeb6d33d8p-4 0xF.e2b71dbecd7bp-4 0xF.de0b0bf220c3p-4 0xF.d906e340eaa68p-4 0xF.d3aabf84528b8p-4 0xF.cdf6be7def148p-4 0xF.c7eaffd720ed8p-4 0xF.c187a5206306p-4 0xF.baccd1d0903b8p-4 0xF.b3baab441e77p-4 0xF.ac5158bc4f42p-4 0xF.a491035e55dap-4 0xF.9c79d63272c48p-4 0xF.940bfe2304e7p-4 0xF.8b47a9fb902e8p-4 0xF.822d0a67b9c6p-4 0xF.78bc51f239e1p-4 0xF.6ef5b503c3288p-4 0xF.64d969e1dfc2p-4 0xF.5a67a8adc4088p-4 0xF.4fa0ab6316edp-4 0xF.4484add6b0128p-4 0xF.3913edb54ba2p-4 0xF.2d4eaa8233e98p-4 0xF.21352595e0bfp-4 0xF.14c7a21c8cbdp-4 0xF.08066514c056p-4 0xE.faf1b54dd2cep-4 0xE.ed89db66611e8p-4 0xE.dfcf21cabacdp-4 0xE.d1c1d4b344c4p-4 0xE.c3624222d228p-4 0xE.b4b0b9e4f3458p-4 0xE.a5ad8d8c3a92p-4 0xE.9659107077cf8p-4 0xE.86b397ace95c8p-4 0xE.76bd7a1e63b98p-4 0xE.667710616f4f8p-4 0xE.55e0b4d05c808p-4 0xE.44fac3814e098p-4 0xE.33c59a4439cd8p-4 0xE.224198a0e002p-4 0xE.106f1fd4b8d8p-4 0xD.fe4e92d0d8a38p-4 0xD.ebe05637ca95p-4 0xD.d924d05b62068p-4 0xD.c61c693a82748p-4 0xD.b2c78a7ede238p-4 0xD.9f269f7aab89p-4 0xD.8b3a1526517a8p-4 0xD.77025a1e0a3ap-4 0xD.627fde9f7d64p-4 1 0xF.f90b0a7098f68p-4 0xF.e432367f5b908p-4 0xF.c187a5206306p-4 0xF.91297bbb1d6dp-4 0xF.5341c9f32cp-4 0xF.08066514c056p-4 0xE.afb8b944453f8p-4 0xE.4aa5909a08fa8p-4 0xD.d924d05b62068p-4 0xD.5b992c8b606ap-4 0xC.d26fd2158359p-4 0xC.3e2007dd175f8p-4 0xB.9f2ac703cca1p-4 0xA.f61a4ac1b83ap-4 0xA.4381983048ff8p-4 0x9.87fbfe70b81bp-4 0x8.c42c8f9d23728p-4 0x7.f8bd92f9c484p-4 0x7.265ff0e194e2cp-4 0x6.4dca98ef24f5cp-4 0x5.6fb9e2e76ceep-4 0x4.8ceeeaf0eedc4p-4 0x3.a62ee9a597bep-4 0x2.bc42889167f96p-4 0x1.cff533b307dc2p-4 0xE.214689606bf8p-8 -0xC.90fc5f66528a8p-12 -0xF.b2b73cfc106c8p-8 -0x1.e8eb7fde4aa35p-4 -0x2.d502609ec9564p-4 -0x3.bea2c7e02132cp-4 -0x4.a5018bb567c08p-4 -0x5.8756572230808p-4 -0x6.64dc58506f7fp-4 -0x7.3cd2ebb873484p-4 -0x8.0e7e43a61f5bp-4 -0x8.d9280b89b9de8p-4 -0x9.9c200686472a8p-4 -0xA.56bca8b391788p-4 -0xB.085baa8e966f8p-4 -0xB.b062961823b18p-4 -0xC.4e3f4d26ea548p-4 -0xC.e16888783ae08p-4 -0xD.695e4f10ea888p-4 -0xD.e5aa658691938p-4 -0xE.55e0b4d05c8p-4 -0xE.b99fa84606ffp-4 -0xF.1090827b4372p-4 -0xF.5a67a8adc4088p-4 -0xF.96e4e4844d4e8p-4 -0xF.c5d39be5a5bb8p-4 -0xF.e70afeb6d33d8p-4 -0xF.fa6e2a58df69p-4 -0xF.ffec42c74549p-4 -0xF.f780814130c88p-4 -0xF.e1323870cfe98p-4 -0xF.bd14ce0d1915p-4 -0xF.8b47a9fb902fp-4 -0xF.4bf61b00b598p-4 -0xE.ff573116df158p-4 -0xE.a5ad8d8c3a92p-4 -0xE.3f4729119e7ap-4 -0xD.cc7d0fec8abp-4 1 0xF.fdaaf212fed7p-4 0xF.f6ac765b39e2p-4 0xF.eb0696d3ae4fp-4 0xF.dabcb8caeba08p-4 0xF.c5d39be5a5bcp-4 0xF.ac5158bc4f42p-4 0xF.8e3d5f142384p-4 0xF.6ba073b424b18p-4 0xF.4484add6b0128p-4 0xF.18f5743867128p-4 0xE.e8ff79c548adp-4 0xE.b4b0b9e4f3458p-4 0xE.7c187467233d8p-4 0xE.3f4729119e798p-4 0xD.fe4e92d0d8a38p-4 0xD.b941a28cb71fp-4 0xD.703479a2f6778p-4 0xD.233c6408cd64p-4 0xC.d26fd2158359p-4 0xC.7de651f7ca068p-4 0xC.25b888d7c1fc8p-4 0xB.ca002ba7aaf2p-4 0xB.6ad7f7a557e6p-4 0xB.085baa8e966f8p-4 0xA.a2a7fa8acefep-4 0xA.39da8dcc39a38p-4 0x9.ce11f1eb18148p-4 0x9.5f6d92fd79f5p-4 0x8.ee0db26e2439p-4 0x8.7a135d95473f8p-4 0x8.03a06415c171p-4 0x7.8ad74e01bd8f8p-4 0x7.0fdb51c98c4ap-4 0x6.92d049f7a879p-4 0x6.13daaabce40f8p-4 0x5.931f774fc9f14p-4 0x5.10c437224dbcp-4 0x4.8ceeeaf0eedc4p-4 0x4.07c601ae7f744p-4 0x3.81704d4fc9ec4p-4 0x2.fa14f77a59636p-4 0x2.71db7619b1a26p-4 0x1.e8eb7fde4aa3ep-4 0x1.5f6d00a9aa418p-4 0xD.5880deafc18bp-8 0x4.b64daef8c3bf4p-8 -0x3.ed452d5732f92p-8 -0xC.8fb2f886ec098p-8 -0x1.52e774a4d4d09p-4 -0x1.dc70ecbae9fc8p-4 -0x2.656f7f28a2d4ep-4 -0x2.edbb3bca17e6p-4 -0x3.752c669e2bb58p-4 -0x3.fb9b835bfdbeep-4 -0x4.80e160f5c9ef4p-4 -0x5.04d72505d98p-4 -0x5.8756572230808p-4 -0x6.0838ec13aab0cp-4 -0x6.875950ed42afcp-4 -0x7.0492760047b88p-4 -0x7.7fbfd9aa50764p-4 -0x7.f8bd92f9c482cp-4 -0x8.6f685c25e2598p-4 1 0xF.f1f495f4ec43p-4 0xF.c7eaffd720ed8p-4 0xF.822d0a67b9c6p-4 0xF.21352595e0bfp-4 0xE.a5ad8d8c3a92p-4 0xE.106f1fd4b8d8p-4 0xD.627fde9f7d64p-4 0xC.9d1124c931fep-4 0xB.c17d8dc859ad8p-4 0xA.d146952eb9288p-4 0x9.ce11f1eb18148p-4 0x8.b9a6b1ef6da48p-4 0x7.95ea1b4f36094p-4 0x6.64dc58506f7f8p-4 0x5.2894f446e0bd8p-4 0x3.e33f2f642be3cp-4 0x2.97162fef3f516p-4 0x1.4661179272096p-4 -0xC.90fc5f66528a8p-12 -0x1.5f6d00a9aa40fp-4 -0x2.afe010ca997b6p-4 -0x3.fb9b835bfdbeep-4 -0x5.4058f7065c12p-4 -0x6.7bde50ea3b62p-4 -0x7.ac01a57c95888p-4 -0x8.cead04f95cdb8p-4 -0x9.e1e224c0e28bp-4 -0xA.e3bddf3280c6p-4 -0xB.d27b83dfcbe9p-4 -0xC.ac77f24736ea8p-4 -0xD.703479a2f6778p-4 -0xE.1c5978c05ed8p-4 -0xE.afb8b944453f8p-4 -0xF.294f82394ffep-4 -0xF.88485e44c7afp-4 -0xF.cbfc926484cdp-4 -0xF.f3f542a416bp-4 -0xF.ffec42c74549p-4 -0xF.efcc917b99838p-4 -0xF.c3b27d38a5d5p-4 -0xF.7beb728e51ep-4 -0xF.18f5743867128p-4 -0xE.9b7e3de5fdee8p-4 -0xE.046213392aa48p-4 -0xD.54aa3d165cc78p-4 -0xC.8d8b37ea4ed1p-4 -0xB.b062961823b28p-4 -0xA.beb49a467651p-4 -0x9.ba298dc0bfc88p-4 -0x8.a48ad799b675p-4 -0x7.7fbfd9aa50774p-4 -0x6.4dca98ef24f64p-4 -0x5.10c437224dbd4p-4 -0x3.cad943c203458p-4 -0x2.7e45eafb69116p-4 -0x1.2d52092ce19f1p-4 0x2.5b2d61ca12d8ep-8 0x1.787586a5d5b0dp-4 0x2.c8a35063b05fap-4 0x4.13ee038dff68cp-4 0x5.581004bd19ed8p-4 0x6.92d049f7a878cp-4 0x7.c20641affdfe8p-4 1 0xF.ff0e343865bb8p-4 0xF.fc38ed6dc0ef8p-4 0xF.f780814130c88p-4 0xF.f0e57e5ead848p-4 0xF.e868ac6c30438p-4 0xF.de0b0bf220c3p-4 0xF.d1cdd63d0bc88p-4 0xF.c3b27d38a5d48p-4 0xF.b3baab441e77p-4 0xF.a1e842ffc96e8p-4 0xF.8e3d5f142384p-4 0xF.78bc51f239e1p-4 0xF.6167a58d7b59p-4 0xF.48421b0efbf98p-4 0xF.2d4eaa8233e98p-4 0xF.1090827b43728p-4 0xE.f20b07b6c6c08p-4 0xE.d1c1d4b344c4p-4 0xE.afb8b944453f8p-4 0xE.8bf3ba1f1aeep-4 0xE.667710616f4f8p-4 0xE.3f4729119e798p-4 0xE.1668a498f1f88p-4 0xD.ebe05637ca95p-4 0xD.bfb34373c975p-4 0xD.91e6a38009dap-4 0xD.627fde9f7d64p-4 0xD.31848d817d71p-4 0xC.fefa7898a4efp-4 0xC.cae7976c0691p-4 0xC.95520fe2d40a8p-4 0xC.5e40358a8ba08p-4 0xC.25b888d7c1fc8p-4 0xB.ebc1b6619ed9p-4 0xB.b062961823b2p-4 0xB.73a22a755457p-4 0xB.35879fa959c38p-4 0xA.f61a4ac1b83ap-4 0xA.b561a8cbb24fp-4 0xA.73655df1f2f5p-4 0xA.302d34959951p-4 0x9.ebc11c62c1a2p-4 0x9.a6292960a6f1p-4 0x9.5f6d92fd79f5p-4 0x9.1796b31609f08p-4 0x8.cead04f95cdcp-4 0x8.84b9246854ab8p-4 0x8.39c3cc917ff68p-4 0x7.edd5d70934b74p-4 0x7.a0f83abe14458p-4 0x7.53340aea18278p-4 0x7.0492760047bap-4 0x6.b51cc49737024p-4 0x6.64dc58506f7f8p-4 0x6.13daaabce40f8p-4 0x5.c2214c3e91684p-4 0x5.6fb9e2e76ceep-4 0x5.1cae2955c4154p-4 0x4.c907ed8e2eabcp-4 0x4.74d10fd336cf4p-4 0x4.2013817ad9874p-4 0x3.cad943c20344p-4 0x3.752c669e2bb6p-4 1 0xF.f5ce929820878p-4 0xF.d747472367dd8p-4 0xF.a491035e55dap-4 0xF.5dec646f85bap-4 0xF.03b36c9407aap-4 0xE.9659107077cf8p-4 0xE.1668a498f1f88p-4 0xD.84852c0a81p-4 0xC.e16888783ae18p-4 0xC.2de28d74ac66p-4 0xB.6ad7f7a557e6p-4 0xA.99414951aacbp-4 0x9.ba298dc0bfc7p-4 0x8.cead04f95cdcp-4 0x7.d7f7b995b3688p-4 0x6.d744027857308p-4 0x5.cdd8f24984248p-4 0x4.bd08b6bb00e24p-4 0x3.a62ee9a597bep-4 0x2.8aaed62527cbp-4 0x1.6bf1b3e79b12fp-4 0x4.b64daef8c3bf4p-8 -0xD.5880deafc182p-8 -0x1.f564e56a9730bp-4 -0x3.12c2e4f882ffcp-4 -0x4.2c3673f6f6e3cp-4 -0x5.4058f7065c12p-4 -0x6.4dca98ef24f54p-4 -0x7.53340aea18264p-4 -0x8.4f483a0be2f08p-4 -0x9.40c5f7a69e5c8p-4 -0xA.267992848eea8p-4 -0xA.ff3e5ef2b508p-4 -0xB.ca002ba7aaf2p-4 -0xC.85bca1abaf7e8p-4 -0xD.31848d817d7p-4 -0xD.cc7d0fec8aafp-4 -0xE.55e0b4d05c8p-4 -0xE.cd006ec59ea28p-4 -0xF.314476247089p-4 -0xF.822d0a67b9c6p-4 -0xF.bf5314f31eb7p-4 -0xF.e868ac6c30438p-4 -0xF.fd3977ff7bae8p-4 -0xF.fdaaf212fed7p-4 -0xF.e9bc8a1105c28p-4 -0xF.c187a5206306p-4 -0xF.853f7dc9186b8p-4 -0xF.3530e2aea9d4p-4 -0xE.d1c1d4b344c48p-4 -0xE.5b7105006d4c8p-4 -0xD.d2d5339ac8698p-4 -0xD.389c6f4eb07bp-4 -0xC.8d8b37ea4ed1p-4 -0xB.d27b83dfcbe98p-4 -0xB.085baa8e967p-4 -0xA.302d34959951p-4 -0x9.4b0393b14e56p-4 -0x8.5a02c3c7c2f68p-4 -0x7.5e5dd6e1b8e1cp-4 -0x6.59556deae525cp-4 -0x5.4c36202bcf098p-4 -0x4.3856d385d272cp-4 1 0xF.fba9dd8dc8b2p-4 0xF.eea9cff8fa2bp-4 0xF.d906e340eaa68p-4 0xF.baccd1d0903b8p-4 0xF.940bfe2304e7p-4 0xF.64d969e1dfc2p-4 0xF.2d4eaa8233e98p-4 0xE.ed89db66611e8p-4 0xE.a5ad8d8c3a92p-4 0xE.55e0b4d05c808p-4 0xD.fe4e92d0d8a38p-4 0xD.9f269f7aab89p-4 0xD.389c6f4eb07a8p-4 0xC.cae7976c0691p-4 0xC.56438f6f0ec4p-4 0xB.daef913557d8p-4 0xB.592e7697f14ep-4 0xA.d146952eb9288p-4 0xA.4381983048ff8p-4 0x9.b02c58832cf98p-4 0x9.1796b31609f08p-4 0x8.7a135d95473f8p-4 0x7.d7f7b995b3688p-4 0x7.319ba64c71178p-4 0x6.875950ed42b04p-4 0x5.d98d03c9063ep-4 0x5.2894f446e0bd8p-4 0x4.74d10fd336cf4p-4 0x3.bea2c7e021336p-4 0x3.066cdd138c99p-4 0x2.4c9329bfa681cp-4 0x1.917a6bc29b438p-4 0xD.5880deafc18bp-8 0x1.921f0fe67009fp-8 -0xA.351cb7fc30b68p-8 -0x1.5f6d00a9aa40fp-4 -0x2.1ac9b7964cf0ep-4 -0x2.d502609ec9564p-4 -0x3.8db20a6bae9b6p-4 -0x4.447498ac7d9d8p-4 -0x4.f8e6fa5bb09bcp-4 -0x5.aaa75f71df85cp-4 -0x6.59556deae523cp-4 -0x7.0492760047b88p-4 -0x7.ac01a57c95888p-4 -0x8.4f483a0be2f08p-4 -0x8.ee0db26e2439p-4 -0x9.87fbfe70b81a8p-4 -0xA.1cbfad9521bf8p-4 -0xA.ac081c4ba89bp-4 -0xB.35879fa959c28p-4 -0xB.b8f3af81b93p-4 -0xC.36050ecd50cap-4 -0xC.ac77f24736ea8p-4 -0xD.1c0c252c9de3p-4 -0xD.84852c0a81p-4 -0xD.e5aa658691938p-4 -0xE.3f4729119e798p-4 -0xE.912ae372d27p-4 -0xE.db29311c504dp-4 -0xF.1d19f63ae742p-4 -0xF.56d97473d4468p-4 -0xF.88485e44c7afp-4 1 0xF.ed7d3a8a29c6p-4 0xF.b61fbefadddb8p-4 0xF.5a67a8adc4088p-4 0xE.db29311c504d8p-4 0xE.398ac4cf556b8p-4 0xD.77025a1e0a3ap-4 0xC.95520fe2d40a8p-4 0xB.96841bf7ffcb8p-4 0xA.7ce612e652438p-4 0x9.4b0393b14e54p-4 0x8.03a06415c171p-4 0x6.a9b20adb4ff3p-4 0x5.4058f7065c128p-4 0x3.cad943c20344p-4 0x2.4c9329bfa681cp-4 0xC.8fb2f886ec12p-8 -0xB.c6dd52c3a33bp-8 -0x2.4022da9d8f796p-4 -0x3.bea2c7e02132cp-4 -0x5.3478909e39da4p-4 -0x6.9e4334f6fcc68p-4 -0x7.f8bd92f9c482cp-4 -0x9.40c5f7a69e5c8p-4 -0xA.73655df1f2f38p-4 -0xB.8dd64b0720dfp-4 -0xC.8d8b37ea4edp-4 -0xD.703479a2f6778p-4 -0xE.33c59a4439cdp-4 -0xE.d67a1673455c8p-4 -0xF.56d97473d4468p-4 -0xF.b3baab441e77p-4 -0xF.ec46d1e892928p-4 -0xF.fffb10b10e81p-4 -0xF.eea9cff8fa2bp-4 -0xF.b87b21a5bf5b8p-4 -0xF.5dec646f85ba8p-4 -0xE.dfcf21cabacdp-4 -0xE.3f4729119e7ap-4 -0xD.7dc7ec4fabdbp-4 -0xC.9d1124c931fep-4 -0xB.9f2ac703cca08p-4 -0xA.86604facd04ep-4 -0x9.553b743d75acp-4 -0x8.0e7e43a61f5ep-4 -0x6.b51cc4973703cp-4 -0x5.4c36202bcf098p-4 -0x3.d70d68c5bc688p-4 -0x2.59020dd1cc29cp-4 -0xD.5880deafc1a38p-8 0xA.fe006948669ap-8 0x2.33b12817c49d8p-4 0x3.b269fca8a85fcp-4 0x5.2894f446e0bb8p-4 0x6.92d049f7a878cp-4 0x7.edd5d70934b8p-4 0x9.3682a66e896d8p-4 0xA.69de36ac4fbfp-4 0xB.8521598bb6bdp-4 0xC.85bca1abaf7f8p-4 0xD.695e4f10ea87p-4 0xE.2df7acff7c2c8p-4 0xE.d1c1d4b344c4p-4 0xF.5341c9f32cp-4 1 0xF.fffec42c3773p-4 0xF.fffb10b10e81p-4 0xF.fff4e58f17468p-4 0xF.ffec42c74549p-4 0xF.ffe1285aed778p-4 0xF.ffd3964bc6278p-4 0xF.ffc38c9be7178p-4 0xF.ffb10b4dc96d8p-4 0xF.ff9c126447b78p-4 0xF.ff84a1e29de88p-4 0xF.ff6ab9cc695b8p-4 0xF.ff4e5a25a8d08p-4 0xF.ff2f82f2bc6d8p-4 0xF.ff0e343865bb8p-4 0xF.feea6dfbc7a9p-4 0xF.fec4304266868p-4 0xF.fe9b7b122806p-4 0xF.fe704e71533c8p-4 0xF.fe42aa66909dp-4 0xF.fe128ef8e9fcp-4 0xF.fddffc2fca8a8p-4 0xF.fdaaf212fed7p-4 0xF.fd7370aab4ccp-4 0xF.fd3977ff7bae8p-4 0xF.fcfd081a441b8p-4 0xF.fcbe2104600ap-4 0xF.fc7cc2c782c58p-4 0xF.fc38ed6dc0ef8p-4 0xF.fbf2a101907c8p-4 0xF.fba9dd8dc8b2p-4 0xF.fb5ea31da2268p-4 0xF.fb10f1bcb6bfp-4 0xF.fac0c97701acp-4 0xF.fa6e2a58df698p-4 0xF.fa19146f0dbb8p-4 0xF.f9c187c6abaep-4 0xF.f967846d39908p-4 0xF.f90b0a7098f68p-4 0xF.f8ac19df0cb28p-4 0xF.f84ab2c738d68p-4 0xF.f7e6d53822b1p-4 0xF.f780814130c88p-4 0xF.f717b6f22addp-4 0xF.f6ac765b39e2p-4 0xF.f63ebf8ce7fep-4 0xF.f5ce929820878p-4 0xF.f55bef8e30028p-4 0xF.f4e6d680c41dp-4 0xF.f46f4781ebaep-4 0xF.f3f542a416bp-4 0xF.f378c7fa1642p-4 0xF.f2f9d7971cap-4 0xF.f278718ebd25p-4 0xF.f1f495f4ec43p-4 0xF.f16e44ddff84p-4 0xF.f0e57e5ead848p-4 0xF.f05a428c0df18p-4 0xF.efcc917b99838p-4 0xF.ef3c6b4329fe8p-4 0xF.eea9cff8fa2bp-4 0xF.ee14bfb3a5d48p-4 0xF.ed7d3a8a29c6p-4 0xF.ece34093e3c6p-4 1 0xF.fac0c97701acp-4 0xF.eb0696d3ae4fp-4 0xF.d0dbb8bb30ea8p-4 0xF.ac5158bc4f42p-4 0xF.7d7f6e0dd45b8p-4 0xF.4484add6b0128p-4 0xF.0186770a1adcp-4 0xE.b4b0b9e4f3458p-4 0xE.5e35db1c68858p-4 0xD.fe4e92d0d8a38p-4 0xD.9539c75a8f998p-4 0xD.233c6408cd64p-4 0xC.a8a12bee219a8p-4 0xC.25b888d7c1fc8p-4 0xB.9ad8569004d9p-4 0xB.085baa8e966f8p-4 0xA.6ea2983b5832p-4 0x9.ce11f1eb18148p-4 0x9.271306bf73e48p-4 0x8.7a135d95473f8p-4 0x7.c7846d2ef0d78p-4 0x7.0fdb51c98c4ap-4 0x6.5390804def388p-4 0x5.931f774fc9f14p-4 0x4.cf066e0ebc818p-4 0x4.07c601ae7f744p-4 0x3.3de0e0dc6b468p-4 0x2.71db7619b1a26p-4 0x1.a43b90e27f3c4p-4 0xD.5880deafc18bp-8 0x6.487eabb991ccp-12 -0xC.8fb2f886ec098p-8 -0x1.97bb0caaba56fp-4 -0x2.656f7f28a2d4ep-4 -0x3.31919cd34f5d6p-4 -0x3.fb9b835bfdbeep-4 -0x4.c308b0235a84cp-4 -0x5.8756572230808p-4 -0x6.4803b8b26fa58p-4 -0x7.0492760047b88p-4 -0x7.bc86e3ebf4ecp-4 -0x8.6f685c25e2598p-4 -0x9.1cc18c4fefebp-4 -0x9.c420c2eff5918p-4 -0xA.65183a010c52p-4 -0xA.ff3e5ef2b508p-4 -0xB.922e17e6a495p-4 -0xC.1d8705ffcbb78p-4 -0xC.a0edc4971d33p-4 -0xD.1c0c252c9de3p-4 -0xD.8e9167ed6e638p-4 -0xD.f83270a9bbee8p-4 -0xE.58a9f817dc3fp-4 -0xE.afb8b944453f8p-4 -0xE.fd259b10938fp-4 -0xF.40bdd5a668868p-4 -0xF.7a5513c59019p-4 -0xF.a9c58fd796838p-4 -0xF.cef02cb5bbd18p-4 -0xF.e9bc8a1105c2p-4 -0xF.fa19146f0dbb8p-4 -0xF.fffb10b10e81p-4 -0xF.fb5ea31da2268p-4 1 0xF.fe9b7b122806p-4 0xF.fa6e2a58df698p-4 0xF.f378c7fa1642p-4 0xF.e9bc8a1105c2p-4 0xF.dd3b2278345a8p-4 0xF.cdf6be7def148p-4 0xF.bbf206834548p-4 0xF.a7301d8597968p-4 0xF.8fb4a092cebdp-4 0xF.7583a62852a2p-4 0xF.58a1bd7cdd9ap-4 0xF.3913edb54ba2p-4 0xF.16dfb50488ec8p-4 0xE.f20b07b6c6c08p-4 0xE.ca9c4f28214d8p-4 0xE.a09a68a6e49dp-4 0xE.740ca441a267p-4 0xE.44fac3814e098p-4 0xE.136cf80f97578p-4 0xD.df6be249c075p-4 0xD.a9008fc02e49p-4 0xD.703479a2f6778p-4 0xD.3511831bb11d8p-4 0xC.f7a1f794d7cap-4 0xC.b7f088eefe7p-4 0xC.76084da436248p-4 0xC.31f4bed9ecadp-4 0xB.ebc1b6619ed9p-4 0xB.a37b6ca8b6ac8p-4 0xB.592e7697f14ep-4 0xB.0ce7c362ab818p-4 0xA.beb49a46765p-4 0xA.6ea2983b5832p-4 0xA.1cbfad9521cp-4 0x9.c91a1b963f828p-4 0x9.73c071f4750b8p-4 0x9.1cc18c4fefebp-4 0x8.c42c8f9d23728p-4 0x8.6a10e781e096p-4 0x8.0e7e43a61f5b8p-4 0x7.b18494f8f1868p-4 0x7.53340aea18278p-4 0x6.f39d1098b7bbcp-4 0x6.92d049f7a879p-4 0x6.30de90e7e2144p-4 0x5.cdd8f24984248p-4 0x5.69d0ab03fde4p-4 0x5.04d72505d980cp-4 0x4.9efdf43cb0d18p-4 0x4.3856d385d274p-4 0x3.d0f3a1981fb64p-4 0x3.68e65de7ace44p-4 0x3.00412583ae8ap-4 0x2.97162fef3f516p-4 0x2.2d77cbf58b0cap-4 0x1.c3785c79ec2dep-4 0x1.592a554489bccp-4 0xE.ea037cc047628p-8 0x8.3ec8ffcc22c88p-8 0x1.921f0fe67009fp-8 -0x5.1ad0e07f3a098p-8 -0xB.c6dd52c3a33bp-8 -0x1.270dcefdfc458p-4 1 0xF.f46f4781ebaep-4 0xF.d1cdd63d0bc88p-4 0xF.984dbca5b8cf8p-4 0xF.48421b0efbf98p-4 0xE.e21ea97e5a298p-4 0xE.667710616f4f8p-4 0xD.d5fe131732c3p-4 0xD.31848d817d71p-4 0xC.79f846146cd6p-4 0xB.b062961823b2p-4 0xA.d5e6ea0dd86c8p-4 0x9.ebc11c62c1a2p-4 0x8.f343acd1f03ap-4 0x7.edd5d70934b74p-4 0x6.dcf18b5481894p-4 0x5.c2214c3e91684p-4 0x4.9efdf43cb0d18p-4 0x3.752c669e2bb6p-4 0x2.465b2f15da824p-4 0x1.1440134d709b6p-4 -0x1.f6a65f9a2a321p-8 -0x1.52e774a4d4d09p-4 -0x2.847a9241c82c6p-4 -0x3.b269fca8a8624p-4 -0x4.db01349e93b78p-4 -0x5.fc9374dcd0788p-4 -0x7.157e1dec8d4ccp-4 -0x8.242b1357110d8p-4 -0x9.271306bf73e48p-4 -0xA.1cbfad9521bf8p-4 -0xB.03cdde2d56fc8p-4 -0xB.daef913557d68p-4 -0xC.a0edc4971d33p-4 -0xD.54aa3d165cc7p-4 -0xD.f521241bef36p-4 -0xE.816a7f595ec9p-4 -0xE.f8bb802592998p-4 -0xF.5a67a8adc4088p-4 -0xF.a5e1c552e34ap-4 -0xF.dabcb8caeba08p-4 -0xF.f8ac19df0cb28p-4 -0xF.ff84a1e29de88p-4 -0xF.ef3c6b4329fe8p-4 -0xF.c7eaffd720ed8p-4 -0xF.89c936d68127p-4 -0xF.3530e2aea9d4p-4 -0xE.ca9c4f28214ep-4 -0xE.4aa5909a08fa8p-4 -0xD.b605a52ad60b8p-4 -0xD.0d93696053af8p-4 -0xC.524261818ea9p-4 -0xB.8521598bb6bep-4 -0xA.a758ddb6e5c7p-4 -0x9.ba298dc0bfc88p-4 -0x8.beea4d68b0b3p-4 -0x7.b70654bbde348p-4 -0x6.a3fb22fd6c59p-4 -0x5.8756572230808p-4 -0x4.62b370fd21cecp-4 -0x3.37b97e5b886d8p-4 -0x2.0818b76cee90ep-4 -0xD.5880deafc1a38p-8 0x5.e3d4d77727a24p-8 1 0xF.ff9c126447b78p-4 0xF.fe704e71533c8p-4 0xF.fc7cc2c782c58p-4 0xF.f9c187c6abaep-4 0xF.f63ebf8ce7fep-4 0xF.f1f495f4ec43p-4 0xF.ece34093e3c6p-4 0xF.e70afeb6d33d8p-4 0xF.e06c195f821dp-4 0xF.d906e340eaa68p-4 0xF.d0dbb8bb30ea8p-4 0xF.c7eaffd720ed8p-4 0xF.be352841342p-4 0xF.b3baab441e77p-4 0xF.a87c0bc2e35c8p-4 0xF.9c79d63272c48p-4 0xF.8fb4a092cebdp-4 0xF.822d0a67b9c6p-4 0xF.73e3bcb0ee4fp-4 0xF.64d969e1dfc2p-4 0xF.550ecdd905798p-4 0xF.4484add6b0128p-4 0xF.333bd873698fp-4 0xF.21352595e0bfp-4 0xF.0e717668606cp-4 0xE.faf1b54dd2cep-4 0xE.e6b6d5d651d28p-4 0xE.d1c1d4b344c4p-4 0xE.bc13b7ab0be3p-4 0xE.a5ad8d8c3a92p-4 0xE.8e906e2060aep-4 0xE.76bd7a1e63b98p-4 0xE.5e35db1c68858p-4 0xE.44fac3814e098p-4 0xE.2b0d6e75ba1fp-4 0xE.106f1fd4b8d8p-4 0xD.f521241bef368p-4 0xD.d924d05b62068p-4 0xD.bc7b8224d1a58p-4 0xD.9f269f7aab89p-4 0xD.812796be92548p-4 0xD.627fde9f7d64p-4 0xD.4330f60770998p-4 0xD.233c6408cd64p-4 0xD.02a3b7cb3dda8p-4 0xC.e16888783ae18p-4 0xC.bf8c75272e4fp-4 0xC.9d1124c931fep-4 0xC.79f846146cd6p-4 0xC.56438f6f0ec4p-4 0xC.31f4bed9ecadp-4 0xC.0d0d99dabd66p-4 0xB.e78fed65f8bc8p-4 0xB.c17d8dc859ad8p-4 0xB.9ad8569004d9p-4 0xB.73a22a755457p-4 0xB.4bdcf3434a0ep-4 0xB.238aa1bfa9ad8p-4 0xA.faad2d92bb7c8p-4 0xA.d146952eb9288p-4 0xA.a758ddb6e5c78p-4 0xA.7ce612e652438p-4 0xA.51f046f64f6b8p-4 1 0xF.f7e6d53822b1p-4 0xF.dfa3878546c4p-4 0xF.b74ea6893165p-4 0xF.7f110605caf6p-4 0xF.37239488ed138p-4 0xE.dfcf21cabacdp-4 0xE.796c14f8da07p-4 0xE.046213392aa48p-4 0xD.812796be92548p-4 0xC.f04176da1239p-4 0xC.524261818ea8p-4 0xB.a7ca46d469468p-4 0xA.f185b7343bfap-4 0xA.302d34959951p-4 0x9.648477b9a72cp-4 0x8.8f59aa0da5918p-4 0x7.b18494f8f1868p-4 0x6.cbe5c76cc65c8p-4 0x5.df65b292dce9cp-4 0x4.ecf3be81052e4p-4 0x3.f58557dfeb00ap-4 0x2.fa14f77a59636p-4 0x1.fba124b07ad88p-4 0xF.b2b73cfc1075p-8 -0x6.487eabb9913ecp-12 -0x1.07b614e463057p-4 -0x2.0818b76cee8fcp-4 -0x3.066cdd138c988p-4 -0x4.01b1119b952b8p-4 -0x4.f8e6fa5bb09bcp-4 -0x5.eb1457b8ac5ccp-4 -0x6.d7440278572fp-4 -0x7.bc86e3ebf4ecp-4 -0x8.99f4e7f712a8p-4 -0x9.6eade7fdbb0bp-4 -0xA.39da8dcc39a38p-4 -0xA.faad2d92bb7cp-4 -0xB.b062961823b18p-4 -0xC.5a42d65152338p-4 -0xC.f7a1f794d7c98p-4 -0xD.87e0abae99edp-4 -0xE.0a6cee232f2bp-4 -0xE.7ec297ffb56ap-4 -0xE.e46be5a0813p-4 -0xF.3b01ede73a748p-4 -0xF.822d0a67b9c6p-4 -0xF.b9a53022313c8p-4 -0xF.e1323870cfe98p-4 -0xF.f8ac19df0cb28p-4 -0xF.fffb10b10e81p-4 -0xF.f717b6f22addp-4 -0xF.de0b0bf220c3p-4 -0xF.b4ee6b297aefp-4 -0xF.7beb728e51ep-4 -0xF.333bd873698fp-4 -0xE.db29311c504d8p-4 -0xE.740ca441a2678p-4 -0xD.fe4e92d0d8a4p-4 -0xD.7a662d42fdbap-4 -0xC.e8d8faf5406b8p-4 -0xC.4a3a52fd8543p-4 -0xB.9f2ac703cca08p-4 -0xA.e85780b768ea8p-4 1 0xF.fcfd081a441b8p-4 0xF.f3f542a416bp-4 0xF.e4ec15e148afp-4 0xF.cfe72ad6d964p-4 0xF.b4ee6b297aefp-4 0xF.940bfe2304e7p-4 0xF.6d4c44dff435p-4 0xF.40bdd5a668868p-4 0xF.0e717668606cp-4 0xE.d67a1673455c8p-4 0xE.98ecc74f281dp-4 0xE.55e0b4d05c808p-4 0xE.0d6f1c5e70cd8p-4 0xD.bfb34373c975p-4 0xD.6cca6d5974bc8p-4 0xD.14d3d02313c1p-4 0xC.b7f088eefe7p-4 0xC.56438f6f0ec4p-4 0xB.eff1a8bec49b8p-4 0xB.8521598bb6bdp-4 0xB.15fad79586ffp-4 0xA.a2a7fa8acefep-4 0xA.2b542c48b8238p-4 0x9.b02c58832cf98p-4 0x9.315edbdbcad1p-4 0x8.af1b726df15e8p-4 0x8.299325d68241p-4 0x7.a0f83abe14458p-4 0x7.157e1dec8d4e4p-4 0x6.875950ed42b04p-4 0x5.f6bf564ae9888p-4 0x5.63e69d6ac7f74p-4 0x4.cf066e0ebc818p-4 0x4.3856d385d274p-4 0x3.a010879338bfap-4 0x3.066cdd138c99p-4 0x2.6ba5aa6881b66p-4 0x1.cff533b307dc2p-4 0x1.339614e41ffa4p-4 0x9.6c32baca2af2p-8 -0x6.487eabb9913ecp-12 -0xA.351cb7fc30b68p-8 -0x1.401d9d0e3a504p-4 -0x1.dc70ecbae9fc8p-4 -0x2.7810e14707feep-4 -0x3.12c2e4f882ffcp-4 -0x3.ac4cbba7e4fbep-4 -0x4.447498ac7d9d8p-4 -0x4.db01349e93b78p-4 -0x5.6fb9e2e76ced8p-4 -0x6.0266a7170d8b4p-4 -0x6.92d049f7a8788p-4 -0x7.20c06e56d030cp-4 -0x7.ac01a57c95888p-4 -0x8.345f8348e013p-4 -0x8.b9a6b1ef6da38p-4 -0x9.3ba5054b0b088p-4 -0x9.ba298dc0bfc6p-4 -0xA.3504aaabd078p-4 -0xA.ac081c4ba89bp-4 -0xB.1f07152cebd48p-4 -0xB.8dd64b0720dfp-4 -0xB.f84c07089cbcp-4 1 0xF.f05a428c0df18p-4 0xF.c187a5206306p-4 0xF.73e3bcb0ee4fp-4 0xF.08066514c056p-4 0xE.7ec297ffb56ap-4 0xD.d924d05b62068p-4 0xD.1870fd265fc08p-4 0xC.3e2007dd175f8p-4 0xB.4bdcf3434a0ep-4 0xA.4381983048ff8p-4 0x9.271306bf73e48p-4 0x7.f8bd92f9c484p-4 0x6.bad094b281eacp-4 0x5.6fb9e2e76ceep-4 0x4.1a01137aac008p-4 0x2.bc42889167f96p-4 0x1.592a554489bccp-4 -0xC.90fc5f66528a8p-12 -0x1.7233b9d236e6ap-4 -0x2.d502609ec9564p-4 -0x4.3246f693c562cp-4 -0x5.8756572230808p-4 -0x6.d1956b8afdd6p-4 -0x8.0e7e43a61f5bp-4 -0x9.3ba5054b0b088p-4 -0xA.56bca8b391788p-4 -0xB.5d9b7895af028p-4 -0xC.4e3f4d26ea548p-4 -0xD.26d179c2f4ca8p-4 -0xD.e5aa658691938p-4 -0xE.8954c7d62086p-4 -0xF.1090827b4372p-4 -0xF.7a5513c59019p-4 -0xF.c5d39be5a5bb8p-4 -0xF.f278718ebd25p-4 -0xF.ffec42c74549p-4 -0xF.ee14bfb3a5d48p-4 -0xF.bd14ce0d1915p-4 -0xF.6d4c44dff435p-4 -0xE.ff573116df158p-4 -0xE.740ca441a2678p-4 -0xD.cc7d0fec8abp-4 -0xD.09f030bf2763p-4 -0xC.2de28d74ac668p-4 -0xB.3a028e93c4b7p-4 -0xA.302d34959951p-4 -0x9.126a72eaa4188p-4 -0x7.e2e936fe26af4p-4 -0x6.a3fb22fd6c59p-4 -0x5.581004bd19efp-4 -0x4.01b1119b952c8p-4 -0x2.a37bf0b2f8bd8p-4 -0x1.401d9d0e3a525p-4 0x2.5b2d61ca12d8ep-8 0x1.8b398cf0c38efp-4 0x2.edbb3bca17e48p-4 0x4.4a827f02c6c44p-4 0x5.9ee5272b58fp-4 0x6.e8496f58d60e4p-4 0x8.242b1357110dp-4 0x9.50203bcc21fcp-4 0xA.69de36ac4fbfp-4 0xB.6f3df2c2c40e8p-4 1 0xF.ffe1285aed778p-4 0xF.ff84a1e29de88p-4 0xF.feea6dfbc7a9p-4 0xF.fe128ef8e9fcp-4 0xF.fcfd081a441b8p-4 0xF.fba9dd8dc8b2p-4 0xF.fa19146f0dbb8p-4 0xF.f84ab2c738d68p-4 0xF.f63ebf8ce7fep-4 0xF.f3f542a416bp-4 0xF.f16e44ddff84p-4 0xF.eea9cff8fa2bp-4 0xF.eba7eea055df8p-4 0xF.e868ac6c30438p-4 0xF.e4ec15e148afp-4 0xF.e1323870cfe98p-4 0xF.dd3b2278345a8p-4 0xF.d906e340eaa68p-4 0xF.d4958b0032bep-4 0xF.cfe72ad6d964p-4 0xF.cafbd4d0f6238p-4 0xF.c5d39be5a5bcp-4 0xF.c06e93f6c102p-4 0xF.baccd1d0903b8p-4 0xF.b4ee6b297aefp-4 0xF.aed376a1b42e8p-4 0xF.a87c0bc2e35c8p-4 0xF.a1e842ffc96e8p-4 0xF.9b1835b3e2abp-4 0xF.940bfe2304e7p-4 0xF.8cc3b778fa43p-4 0xF.853f7dc9186b8p-4 0xF.7d7f6e0dd45b8p-4 0xF.7583a62852a2p-4 0xF.6d4c44dff435p-4 0xF.64d969e1dfc2p-4 0xF.5c2b35c08795p-4 0xF.5341c9f32cp-4 0xF.4a1d48d55a5ap-4 0xF.40bdd5a668868p-4 0xF.37239488ed138p-4 0xF.2d4eaa8233e98p-4 0xF.233f3d79af918p-4 0xF.18f5743867128p-4 0xF.0e717668606cp-4 0xF.03b36c9407aap-4 0xE.f8bb8025929ap-4 0xE.ed89db66611e8p-4 0xE.e21ea97e5a298p-4 0xE.d67a1673455c8p-4 0xE.ca9c4f28214d8p-4 0xE.be85815c767c8p-4 0xE.b235dbaba6f28p-4 0xE.a5ad8d8c3a92p-4 0xE.98ecc74f281dp-4 0xE.8bf3ba1f1aeep-4 0xE.7ec297ffb56ap-4 0xE.715993ccd03p-4 0xE.63b8e139b6048p-4 0xE.55e0b4d05c808p-4 0xE.47d143f099828p-4 0xE.398ac4cf556b8p-4 0xE.2b0d6e75ba1fp-4 1 0xF.f967846d39908p-4 0xF.e5a381c8a1aap-4 0xF.c4c443d1b642p-4 0xF.96e4e4844d4e8p-4 0xF.5c2b35c08795p-4 0xF.14c7a21c8cbdp-4 0xE.c0f504f9c5b18p-4 0xE.60f879fe7e2ep-4 0xD.f521241bef368p-4 0xD.7dc7ec4fabdbp-4 0xC.fb4f38563adep-4 0xC.6e22998b4c66p-4 0xB.d6b6743a6ddbp-4 0xB.35879fa959c38p-4 0xA.8b1aff2b00eb8p-4 0x9.d7fd1490285c8p-4 0x9.1cc18c4fefebp-4 0x8.5a02c3c7c2f6p-4 0x7.906149f713ffp-4 0x6.c0835b1fd002cp-4 0x5.eb1457b8ac5d4p-4 0x5.10c437224dbcp-4 0x4.3246f693c5634p-4 0x3.505404b6008a2p-4 0x2.6ba5aa6881b66p-4 0x1.84f8712c130a5p-4 0x9.d0a87b210d85p-8 -0x4.b64daef8c3b64p-8 -0x1.339614e41ff9bp-4 -0x2.1ac9b7964cf0ep-4 -0x3.00412583ae896p-4 -0x3.e33f2f642be34p-4 -0x4.c308b0235a84cp-4 -0x5.9ee5272b58f24p-4 -0x6.761f5081ec2a8p-4 -0x7.4805ba3a76d64p-4 -0x8.13eb56c1943fp-4 -0x8.d9280b89b9de8p-4 -0x9.97193ba33eb58p-4 -0xA.4d224dcd849b8p-4 -0xA.faad2d92bb7cp-4 -0xB.9f2ac703ccap-4 -0xC.3a137cae6adep-4 -0xC.cae7976c06918p-4 -0xD.512fafad772f8p-4 -0xD.cc7d0fec8aafp-4 -0xE.3c6a0ff25133p-4 -0xE.a09a68a6e49dp-4 -0xE.f8bb802592998p-4 -0xF.4484add6b012p-4 -0xF.83b77656f07c8p-4 -0xF.b61fbefadddb8p-4 -0xF.db93f8c3f8e38p-4 -0xF.f3f542a416bp-4 -0xF.ff2f82f2bc6d8p-4 -0xF.fd3977ff7bae8p-4 -0xF.ee14bfb3a5d48p-4 -0xF.d1cdd63d0bc88p-4 -0xF.a87c0bc2e35c8p-4 -0xF.7241712d4edep-4 -0xF.2f4abc0f5f8e8p-4 -0xE.dfcf21cabacdp-4 -0xE.84102a0b45d68p-4 1 0xF.fddffc2fca8a8p-4 0xF.f780814130c88p-4 0xF.ece34093e3c6p-4 0xF.de0b0bf220c3p-4 0xF.cafbd4d0f6238p-4 0xF.b3baab441e77p-4 0xF.984dbca5b8cf8p-4 0xF.78bc51f239e1p-4 0xF.550ecdd905798p-4 0xF.2d4eaa8233e98p-4 0xF.0186770a1adcp-4 0xE.d1c1d4b344c4p-4 0xE.9e0d73cf95a7p-4 0xE.667710616f4f8p-4 0xE.2b0d6e75ba1fp-4 0xD.ebe05637ca95p-4 0xD.a9008fc02e49p-4 0xD.627fde9f7d64p-4 0xD.1870fd265fc08p-4 0xC.cae7976c0691p-4 0xC.79f846146cd6p-4 0xC.25b888d7c1fc8p-4 0xB.ce3ec0cc72b7p-4 0xB.73a22a755457p-4 0xB.15fad79586ffp-4 0xA.b561a8cbb24fp-4 0xA.51f046f64f6b8p-4 0x9.ebc11c62c1a2p-4 0x9.82ef4dc90d4a8p-4 0x9.1796b31609f08p-4 0x8.a9d3d005fa2ap-4 0x8.39c3cc917ff68p-4 0x7.c7846d2ef0d78p-4 0x7.53340aea18278p-4 0x6.dcf18b5481894p-4 0x6.64dc58506f7f8p-4 0x5.eb1457b8ac5d4p-4 0x5.6fb9e2e76ceep-4 0x4.f2edbe1e851bcp-4 0x4.74d10fd336cf4p-4 0x3.f58557dfeb00ap-4 0x3.752c669e2bb6p-4 0x2.f3e853eb3c23cp-4 0x2.71db7619b1a26p-4 0x1.ef2858d275625p-4 0x1.6bf1b3e79b12fp-4 0xE.85a621b7c8ea8p-8 0x6.48557de8d99dcp-8 -0x1.f6a65f9a2a321p-8 -0xA.351cb7fc30b68p-8 -0x1.270dcefdfc458p-4 -0x1.aa7b724495c05p-4 -0x2.2d77cbf58b0cp-4 -0x2.afe010ca997b6p-4 -0x3.31919cd34f5d6p-4 -0x3.b269fca8a8624p-4 -0x4.3246f693c562cp-4 -0x4.b10693a55147cp-4 -0x5.2e8728bb28c7p-4 -0x5.aaa75f71df85cp-4 -0x6.25463effc263p-4 -0x6.9e4334f6fcc68p-4 -0x7.157e1dec8d4ccp-4 1 0xF.f278718ebd25p-4 0xF.c9f8a7c2d604p-4 0xF.86c52081bce28p-4 0xF.294f82394ffep-4 0xE.b235dbaba6f28p-4 0xE.224198a0e002p-4 0xD.7a662d42fdb98p-4 0xC.bbbf7a63eba1p-4 0xB.e78fed65f8bc8p-4 0xA.ff3e5ef2b508p-4 0xA.0453b41a606p-4 0x8.f87845de430d8p-4 0x7.dd711389aa154p-4 0x6.b51cc49737024p-4 0x5.81707f3223d98p-4 0x4.447498ac7d9ep-4 0x3.00412583ae8ap-4 0x1.b6fa6ec38f64ep-4 0x6.acd52c5413fc8p-8 -0xE.214689606bef8p-8 -0x2.2d77cbf58b0cp-4 -0x3.752c669e2bb58p-4 -0x4.b7080241ff93cp-4 -0x5.f0ea4c4773398p-4 -0x7.20c06e56d030cp-4 -0x8.448890195845p-4 -0x9.5a553c3bb2618p-4 -0xA.6050a2f60002p-4 -0xB.54bfb4964175p-4 -0xC.36050ecd50cap-4 -0xD.02a3b7cb3ddap-4 -0xD.b941a28cb71e8p-4 -0xE.58a9f817dc3fp-4 -0xE.dfcf21cabacdp-4 -0xF.4dcc9148237b8p-4 -0xF.a1e842ffc96ep-4 -0xF.db93f8c3f8e38p-4 -0xF.fa6e2a58df69p-4 -0xF.fe42aa66909dp-4 -0xF.e70afeb6d33d8p-4 -0xF.b4ee6b297aefp-4 -0xF.6841af4cc805p-4 -0xF.0186770a1adcp-4 -0xE.816a7f595ec98p-4 -0xD.e8c6706e0cea8p-4 -0xD.389c6f4eb07bp-4 -0xC.7216694297058p-4 -0xB.96841bf7ffcb8p-4 -0xA.a758ddb6e5c7p-4 -0x9.a6292960a6fp-4 -0x8.94a7f2629a858p-4 -0x7.74a3c5207318p-4 -0x6.4803b8b26fa5cp-4 -0x5.10c437224dbd4p-4 -0x3.d0f3a1981fb4ep-4 -0x2.8aaed62527cbap-4 -0x1.401d9d0e3a525p-4 0xC.90fc5f6652fdp-12 0x1.592a554489bbap-4 0x2.a37bf0b2f8bbep-4 0x3.e9572cf393ebap-4 0x5.2894f446e0bb8p-4 0x6.5f1960e243f1cp-4 1 0xF.ff2f82f2bc6d8p-4 0xF.fcbe2104600ap-4 0xF.f8ac19df0cb28p-4 0xF.f2f9d7971cap-4 0xF.eba7eea055df8p-4 0xF.e2b71dbecd7bp-4 0xF.d8284df37bed8p-4 0xF.cbfc926484cd8p-4 0xF.be352841342p-4 0xF.aed376a1b42e8p-4 0xF.9dd90e627f238p-4 0xF.8b47a9fb902e8p-4 0xF.77212d53584dp-4 0xF.6167a58d7b59p-4 0xF.4a1d48d55a5ap-4 0xF.314476247089p-4 0xF.16dfb50488ec8p-4 0xE.faf1b54dd2cep-4 0xE.dd7d4ee0dbc68p-4 0xE.be85815c767c8p-4 0xE.9e0d73cf95a7p-4 0xE.7c187467233d8p-4 0xE.58a9f817dc3e8p-4 0xE.33c59a4439cd8p-4 0xE.0d6f1c5e70cd8p-4 0xD.e5aa658691938p-4 0xD.bc7b8224d1a58p-4 0xD.91e6a38009dap-4 0xD.65f01f50739d8p-4 0xD.389c6f4eb07a8p-4 0xD.09f030bf27638p-4 0xC.d9f023f9c3a08p-4 0xC.a8a12bee219a8p-4 0xC.76084da436248p-4 0xC.422aafb97d358p-4 0xC.0d0d99dabd66p-4 0xB.d6b6743a6ddbp-4 0xB.9f2ac703cca1p-4 0xB.667039cab3cf8p-4 0xB.2c8c92f83c1fp-4 0xA.f185b7343bfap-4 0xA.b561a8cbb24fp-4 0xA.782687142cd58p-4 0xA.39da8dcc39a38p-4 0x9.fa841478f4698p-4 0x9.ba298dc0bfc7p-4 0x9.78d186c33b9dp-4 0x9.3682a66e896f8p-4 0x8.f343acd1f03ap-4 0x8.af1b726df15e8p-4 0x8.6a10e781e096p-4 0x8.242b1357110d8p-4 0x7.dd711389aa154p-4 0x7.95ea1b4f36094p-4 0x7.4d9d72bafe584p-4 0x7.0492760047bap-4 0x6.bad094b281eacp-4 0x6.705f51037e7dp-4 0x6.25463effc2638p-4 0x5.d98d03c9063ep-4 0x5.8d3b54cef9638p-4 0x5.4058f7065c128p-4 0x4.f2edbe1e851bcp-4 1 0xF.f63ebf8ce7fep-4 0xF.d906e340eaa68p-4 0xF.a87c0bc2e35c8p-4 0xF.64d969e1dfc2p-4 0xF.0e717668606cp-4 0xE.a5ad8d8c3a92p-4 0xE.2b0d6e75ba1fp-4 0xD.9f269f7aab89p-4 0xD.02a3b7cb3dda8p-4 0xC.56438f6f0ec4p-4 0xB.9ad8569004d9p-4 0xA.d146952eb9288p-4 0x9.fa841478f4698p-4 0x9.1796b31609f08p-4 0x8.299325d68241p-4 0x7.319ba64c71178p-4 0x6.30de90e7e2144p-4 0x5.2894f446e0bd8p-4 0x4.1a01137aac008p-4 0x3.066cdd138c99p-4 0x1.ef2858d275625p-4 0xD.5880deafc18bp-8 -0x4.51c9c36b5c484p-8 -0x1.5f6d00a9aa40fp-4 -0x2.7810e14707feep-4 -0x3.8db20a6bae9b6p-4 -0x4.9efdf43cb0d1p-4 -0x5.aaa75f71df85cp-4 -0x6.af67ebaf0e6p-4 -0x7.ac01a57c95888p-4 -0x8.9f4089f9cb6p-4 -0x9.87fbfe70b81a8p-4 -0xA.65183a010c52p-4 -0xB.35879fa959c28p-4 -0xB.f84c07089cbcp-4 -0xC.ac77f24736ea8p-4 -0xD.512fafad772f8p-4 -0xD.e5aa658691938p-4 -0xE.6933070960f2p-4 -0xE.db29311c504dp-4 -0xF.3b01ede73a748p-4 -0xF.88485e44c7afp-4 -0xF.c29e4844acafp-4 -0xF.e9bc8a1105c2p-4 -0xF.fd7370aab4ccp-4 -0xF.fdaaf212fed7p-4 -0xF.ea62ca9b7d72p-4 -0xF.c3b27d38a5d5p-4 -0xF.89c936d68127p-4 -0xF.3ced94d28b2dp-4 -0xE.dd7d4ee0dbc68p-4 -0xE.6becc4c5997bp-4 -0xD.e8c6706e0cea8p-4 -0xD.54aa3d165cc78p-4 -0xC.b04cc449d6c68p-4 -0xB.fc7671ab8bb8p-4 -0xB.3a028e93c4b7p-4 -0xA.69de36ac4fcp-4 -0x9.8d0736d1af22p-4 -0x8.a48ad799b675p-4 -0x7.b18494f8f188cp-4 -0x6.b51cc4973703cp-4 -0x5.b0872c78e5dd4p-4 1 0xF.fbf2a101907c8p-4 0xF.efcc917b99838p-4 0xF.db93f8c3f8e38p-4 0xF.bf5314f31eb7p-4 0xF.9b1835b3e2abp-4 0xF.6ef5b503c3288p-4 0xF.3b01ede73a748p-4 0xE.ff573116df158p-4 0xE.bc13b7ab0be3p-4 0xE.715993ccd03p-4 0xE.1f4e9f73e931p-4 0xD.c61c693a82748p-4 0xD.65f01f50739d8p-4 0xC.fefa7898a4efp-4 0xC.916f9bfc3235p-4 0xC.1d8705ffcbb7p-4 0xB.a37b6ca8b6ac8p-4 0xB.238aa1bfa9ad8p-4 0xA.9df57380955f8p-4 0xA.12ff8bc735d9p-4 0x9.82ef4dc90d4a8p-4 0x8.ee0db26e2439p-4 0x8.54a6235a9e86p-4 0x7.b70654bbde35cp-4 0x7.157e1dec8d4e4p-4 0x6.705f51037e7dp-4 0x5.c7fd9161e0bb4p-4 0x5.1cae2955c4154p-4 0x4.6ec7dee665204p-4 0x3.bea2c7e021336p-4 0x3.0c981d3656da2p-4 0x2.59020dd1cc274p-4 0x1.a43b90e27f3c4p-4 0xE.ea037cc047628p-8 0x3.88bffc3c91582p-8 -0x7.da4dcc7473b44p-8 -0x1.339614e41ff9bp-4 -0x1.e8eb7fde4aa35p-4 -0x2.9d4943ec496bap-4 -0x3.505404b60089ap-4 -0x4.01b1119b952b8p-4 -0x4.b10693a55147cp-4 -0x5.5dfbbb0547918p-4 -0x6.0838ec13aab0cp-4 -0x6.af67ebaf0e6p-4 -0x7.53340aea18264p-4 -0x7.f34a51f07fd6p-4 -0x8.8f59aa0da5908p-4 -0x9.271306bf73e48p-4 -0x9.ba298dc0bfc6p-4 -0xA.4852bdf6de6f8p-4 -0xA.d146952eb9278p-4 -0xB.54bfb4964175p-4 -0xB.d27b83dfcbe9p-4 -0xC.4a3a52fd8542p-4 -0xC.bbbf7a63eba08p-4 -0xD.26d179c2f4ca8p-4 -0xD.8b3a1526517ap-4 -0xD.e8c6706e0ceap-4 -0xE.3f4729119e798p-4 -0xE.8e906e2060ad8p-4 -0xE.d67a1673455c8p-4 -0xF.16dfb50488ecp-4 1 0xF.ee14bfb3a5d48p-4 0xF.b87b21a5bf5b8p-4 0xF.5fab347579778p-4 0xE.e46be5a0813p-4 0xE.47d143f099828p-4 0xD.8b3a1526517a8p-4 0xC.b04cc449d6c6p-4 0xB.b8f3af81b9308p-4 0xA.a758ddb6e5c78p-4 0x9.7de125a2080a8p-4 0x8.3f26d11de082p-4 0x6.edf3c8c12f408p-4 0x5.8d3b54cef9638p-4 0x4.2013817ad9874p-4 0x2.a9ae354e9de0cp-4 0x1.2d52092ce19f8p-4 -0x5.1ad0e07f3a098p-8 -0x1.cff533b307db9p-4 -0x3.4a2e24fc7b576p-4 -0x4.bd08b6bb00e1cp-4 -0x6.25463effc263p-4 -0x7.7fbfd9aa50764p-4 -0x8.c96d77bd29c28p-4 -0x9.ff6ca9a2ab698p-4 -0xB.1f07152cebd48p-4 -0xC.25b888d7c1fc8p-4 -0xD.11349eb1665c8p-4 -0xD.df6be249c075p-4 -0xE.8e906e2060ad8p-4 -0xF.1d19f63ae742p-4 -0xF.89c936d68127p-4 -0xF.d3aabf84528b8p-4 -0xF.fa19146f0dbb8p-4 -0xF.fcbe2104600ap-4 -0xF.db93f8c3f8e38p-4 -0xF.96e4e4844d4fp-4 -0xF.2f4abc0f5f8e8p-4 -0xE.a5ad8d8c3a92p-4 -0xD.fb4195b8f62d8p-4 -0xD.31848d817d71p-4 -0xC.4a3a52fd8543p-4 -0xB.4768f550ce398p-4 -0xA.2b542c48b8228p-4 -0x8.f87845de430f8p-4 -0x7.b18494f8f188cp-4 -0x6.59556deae525cp-4 -0x4.f2edbe1e851dp-4 -0x3.81704d4fc9edcp-4 -0x2.0818b76cee90ep-4 -0x8.a342eda160ccp-8 0xF.4e5e8affaa8cp-8 0x2.71db7619b1a24p-4 0x3.e9572cf393ebap-4 0x5.581004bd19ed8p-4 0x6.bad094b281eb8p-4 0x8.0e7e43a61f5c8p-4 0x9.50203bcc21fcp-4 0xA.7ce612e652418p-4 0xB.922e17e6a4938p-4 0xC.8d8b37ea4edp-4 0xD.6cca6d5974bb8p-4 0xE.2df7acff7c2c8p-4 0xE.cf62461358f98p-4 1 0xF.fff4e58f17468p-4 0xF.ffd3964bc6278p-4 0xF.ff9c126447b78p-4 0xF.ff4e5a25a8d08p-4 0xF.feea6dfbc7a9p-4 0xF.fe704e71533c8p-4 0xF.fddffc2fca8a8p-4 0xF.fd3977ff7bae8p-4 0xF.fc7cc2c782c58p-4 0xF.fba9dd8dc8b2p-4 0xF.fac0c97701acp-4 0xF.f9c187c6abaep-4 0xF.f8ac19df0cb28p-4 0xF.f780814130c88p-4 0xF.f63ebf8ce7fep-4 0xF.f4e6d680c41dp-4 0xF.f378c7fa1642p-4 0xF.f1f495f4ec43p-4 0xF.f05a428c0df18p-4 0xF.eea9cff8fa2bp-4 0xF.ece34093e3c6p-4 0xF.eb0696d3ae4fp-4 0xF.e913d54dea9d8p-4 0xF.e70afeb6d33d8p-4 0xF.e4ec15e148afp-4 0xF.e2b71dbecd7bp-4 0xF.e06c195f821dp-4 0xF.de0b0bf220c3p-4 0xF.db93f8c3f8e38p-4 0xF.d906e340eaa68p-4 0xF.d663cef362278p-4 0xF.d3aabf84528b8p-4 0xF.d0dbb8bb30ea8p-4 0xF.cdf6be7def148p-4 0xF.cafbd4d0f6238p-4 0xF.c7eaffd720ed8p-4 0xF.c4c443d1b642p-4 0xF.c187a5206306p-4 0xF.be352841342p-4 0xF.baccd1d0903b8p-4 0xF.b74ea6893165p-4 0xF.b3baab441e77p-4 0xF.b010e4f8a461p-4 0xF.ac5158bc4f42p-4 0xF.a87c0bc2e35c8p-4 0xF.a491035e55dap-4 0xF.a09044fec56ep-4 0xF.9c79d63272c48p-4 0xF.984dbca5b8cf8p-4 0xF.940bfe2304e7p-4 0xF.8fb4a092cebdp-4 0xF.8b47a9fb902e8p-4 0xF.86c52081bce28p-4 0xF.822d0a67b9c6p-4 0xF.7d7f6e0dd45b8p-4 0xF.78bc51f239e1p-4 0xF.73e3bcb0ee4fp-4 0xF.6ef5b503c3288p-4 0xF.69f241c24e288p-4 0xF.64d969e1dfc2p-4 0xF.5fab347579778p-4 0xF.5a67a8adc4088p-4 0xF.550ecdd905798p-4 1 0xF.fa19146f0dbb8p-4 0xF.e868ac6c30438p-4 0xF.cafbd4d0f6238p-4 0xF.a1e842ffc96e8p-4 0xF.6d4c44dff435p-4 0xF.2d4eaa8233e98p-4 0xE.e21ea97e5a298p-4 0xE.8bf3ba1f1aeep-4 0xE.2b0d6e75ba1fp-4 0xD.bfb34373c975p-4 0xD.4a346c2d9057p-4 0xC.cae7976c0691p-4 0xC.422aafb97d358p-4 0xB.b062961823b2p-4 0xB.15fad79586ffp-4 0xA.73655df1f2f5p-4 0x9.c91a1b963f828p-4 0x9.1796b31609f08p-4 0x8.5f5e1a7fa323p-4 0x7.a0f83abe14458p-4 0x6.dcf18b5481894p-4 0x6.13daaabce40f8p-4 0x5.4647f3b68f0d8p-4 0x4.74d10fd336cf4p-4 0x3.a010879338bfap-4 0x2.c8a35063b061cp-4 0x1.ef2858d275625p-4 0x1.1440134d709b6p-4 0x3.88bffc3c91582p-8 -0xA.351cb7fc30b68p-8 -0x1.7eb7196b72ee4p-4 -0x2.59020dd1cc26cp-4 -0x3.31919cd34f5d6p-4 -0x4.07c601ae7f73cp-4 -0x4.db01349e93b78p-4 -0x5.aaa75f71df85cp-4 -0x6.761f5081ec2a8p-4 -0x7.3cd2ebb873484p-4 -0x7.fe2f994dd8574p-4 -0x8.b9a6b1ef6da38p-4 -0x9.6eade7fdbb0bp-4 -0xA.1cbfad9521bf8p-4 -0xA.c35b9715967ep-4 -0xB.6206b9e0c13bp-4 -0xB.f84c07089cbcp-4 -0xC.85bca1abaf7e8p-4 -0xD.09f030bf27628p-4 -0xD.84852c0a81p-4 -0xD.f521241bef36p-4 -0xE.5b7105006d4cp-4 -0xE.b729538e42a38p-4 -0xF.08066514c056p-4 -0xF.4dcc9148237b8p-4 -0xF.88485e44c7afp-4 -0xF.b74ea6893165p-4 -0xF.dabcb8caeba08p-4 -0xF.f278718ebd25p-4 -0xF.fe704e71533c8p-4 -0xF.fe9b7b122806p-4 -0xF.f2f9d7971ca08p-4 -0xF.db93f8c3f8e38p-4 -0xF.b87b21a5bf5b8p-4 -0xF.89c936d68127p-4 1 0xF.fe42aa66909dp-4 0xF.f90b0a7098f68p-4 0xF.f05a428c0df18p-4 0xF.e432367f5b908p-4 0xF.d4958b0032bep-4 0xF.c187a5206306p-4 0xF.ab0ca990e048p-4 0xF.91297bbb1d6dp-4 0xF.73e3bcb0ee4fp-4 0xF.5341c9f32cp-4 0xF.2f4abc0f5f8ep-4 0xF.08066514c056p-4 0xE.dd7d4ee0dbc68p-4 0xE.afb8b944453f8p-4 0xE.7ec297ffb56ap-4 0xE.4aa5909a08fa8p-4 0xE.136cf80f97578p-4 0xD.d924d05b62068p-4 0xD.9bd9c5daa6048p-4 0xD.5b992c8b606ap-4 0xD.1870fd265fc08p-4 0xC.d26fd2158359p-4 0xC.89a4e446d1ccp-4 0xC.3e2007dd175f8p-4 0xB.eff1a8bec49b8p-4 0xB.9f2ac703cca1p-4 0xB.4bdcf3434a0ep-4 0xA.f61a4ac1b83ap-4 0xA.9df57380955f8p-4 0xA.4381983048ff8p-4 0x9.e6d26405303bp-4 0x9.87fbfe70b81bp-4 0x9.271306bf73e48p-4 0x8.c42c8f9d23728p-4 0x8.5f5e1a7fa323p-4 0x7.f8bd92f9c484p-4 0x7.906149f713ffp-4 0x7.265ff0e194e2cp-4 0x6.bad094b281eacp-4 0x6.4dca98ef24f5cp-4 0x5.df65b292dce9cp-4 0x5.6fb9e2e76ceep-4 0x4.fedf724cb3e9cp-4 0x4.8ceeeaf0eedc4p-4 0x4.1a01137aac008p-4 0x3.a62ee9a597bep-4 0x3.31919cd34f5dep-4 0x2.bc42889167f96p-4 0x2.465b2f15da824p-4 0x1.cff533b307dc2p-4 0x1.592a554489bccp-4 0xE.214689606bf8p-8 0x6.acd52c5413fc8p-8 -0xC.90fc5f66528a8p-12 -0x8.3ec8ffcc22bf8p-8 -0xF.b2b73cfc106c8p-8 -0x1.7233b9d236e6ap-4 -0x1.e8eb7fde4aa35p-4 -0x2.5f38f54f4e562p-4 -0x2.d502609ec9564p-4 -0x3.4a2e24fc7b576p-4 -0x3.bea2c7e02132cp-4 -0x4.3246f693c562cp-4 1 0xF.f378c7fa1642p-4 0xF.cdf6be7def148p-4 0xF.8fb4a092cebdp-4 0xF.3913edb54ba2p-4 0xE.ca9c4f28214d8p-4 0xE.44fac3814e098p-4 0xD.a9008fc02e49p-4 0xC.f7a1f794d7cap-4 0xC.31f4bed9ecadp-4 0xB.592e7697f14ep-4 0xA.6ea2983b5832p-4 0x9.73c071f4750b8p-4 0x8.6a10e781e096p-4 0x7.53340aea18278p-4 0x6.30de90e7e2144p-4 0x5.04d72505d980cp-4 0x3.d0f3a1981fb64p-4 0x2.97162fef3f516p-4 0x1.592a554489bccp-4 0x1.921f0fe67009fp-8 -0x1.270dcefdfc458p-4 -0x2.656f7f28a2d4ep-4 -0x3.a010879338bfp-4 -0x4.d50430b860548p-4 -0x6.0266a7170d8b4p-4 -0x7.265ff0e194e14p-4 -0x8.3f26d11de0818p-4 -0x9.4b0393b14e538p-4 -0xA.4852bdf6de6f8p-4 -0xB.35879fa959c28p-4 -0xC.112ec01cb2728p-4 -0xC.d9f023f9c3ap-4 -0xD.8e9167ed6e638p-4 -0xE.2df7acff7c2c8p-4 -0xE.b729538e42a38p-4 -0xF.294f82394ffep-4 -0xF.83b77656f07c8p-4 -0xF.c5d39be5a5bb8p-4 -0xF.ef3c6b4329fe8p-4 -0xF.ffb10b4dc96d8p-4 -0xF.f717b6f22addp-4 -0xF.d57de5867eeep-4 -0xF.9b1835b3e2abp-4 -0xF.48421b0efbf98p-4 -0xE.dd7d4ee0dbc68p-4 -0xE.5b7105006d4c8p-4 -0xD.c2e8e5fa96018p-4 -0xD.14d3d02313c1p-4 -0xC.524261818ea9p-4 -0xB.7c654ce4adba8p-4 -0xA.948b7cb7c1c48p-4 -0x9.9c200686472dp-4 -0x8.94a7f2629a858p-4 -0x7.7fbfd9aa50774p-4 -0x6.5f1960e243f34p-4 -0x5.3478909e39dc4p-4 -0x4.01b1119b952c8p-4 -0x2.c8a35063b0614p-4 -0x1.8b398cf0c3909p-4 -0x4.b64daef8c3d8p-8 0xF.4e5e8affaa8cp-8 0x2.33b12817c49d8p-4 0x3.6f09a60a6d99p-4 1 0xF.ff6ab9cc695b8p-4 0xF.fdaaf212fed7p-4 0xF.fac0c97701acp-4 0xF.f6ac765b39e2p-4 0xF.f16e44ddff84p-4 0xF.eb0696d3ae4fp-4 0xF.e375e3bf84438p-4 0xF.dabcb8caeba08p-4 0xF.d0dbb8bb30ea8p-4 0xF.c5d39be5a5bcp-4 0xF.b9a53022313c8p-4 0xF.ac5158bc4f42p-4 0xF.9dd90e627f238p-4 0xF.8e3d5f142384p-4 0xF.7d7f6e0dd45b8p-4 0xF.6ba073b424b18p-4 0xF.58a1bd7cdd9ap-4 0xF.4484add6b0128p-4 0xF.2f4abc0f5f8ep-4 0xF.18f5743867128p-4 0xF.0186770a1adcp-4 0xE.e8ff79c548adp-4 0xE.cf62461358f98p-4 0xE.b4b0b9e4f3458p-4 0xE.98ecc74f281dp-4 0xE.7c187467233d8p-4 0xE.5e35db1c68858p-4 0xE.3f4729119e798p-4 0xE.1f4e9f73e931p-4 0xD.fe4e92d0d8a38p-4 0xD.dc496aeaed6a8p-4 0xD.b941a28cb71fp-4 0xD.9539c75a8f998p-4 0xD.703479a2f6778p-4 0xD.4a346c2d9057p-4 0xD.233c6408cd64p-4 0xC.fb4f38563adep-4 0xC.d26fd2158359p-4 0xC.a8a12bee219a8p-4 0xC.7de651f7ca068p-4 0xC.524261818ea8p-4 0xC.25b888d7c1fc8p-4 0xB.f84c07089cbcp-4 0xB.ca002ba7aaf2p-4 0xB.9ad8569004d9p-4 0xB.6ad7f7a557e6p-4 0xB.3a028e93c4b6p-4 0xB.085baa8e966f8p-4 0xA.d5e6ea0dd86c8p-4 0xA.a2a7fa8acefep-4 0xA.6ea2983b5832p-4 0xA.39da8dcc39a38p-4 0xA.0453b41a606p-4 0x9.ce11f1eb18148p-4 0x9.97193ba33eb58p-4 0x9.5f6d92fd79f5p-4 0x9.271306bf73e48p-4 0x8.ee0db26e2439p-4 0x8.b461be012bb28p-4 0x8.7a135d95473f8p-4 0x8.3f26d11de082p-4 0x8.03a06415c171p-4 0x7.c7846d2ef0d78p-4 1 0xF.f717b6f22addp-4 0xF.dc68c6b356db8p-4 0xF.b010e4f8a461p-4 0xF.7241712d4edep-4 0xF.233f3d79af918p-4 0xE.c3624222d228p-4 0xE.53153b97ec8c8p-4 0xD.d2d5339ac869p-4 0xD.4330f60770998p-4 0xC.a4c871d62536p-4 0xB.f84c07089cbcp-4 0xB.3e7bc248d788p-4 0xA.782687142cd58p-4 0x9.a6292960a6f1p-4 0x8.c96d77bd29c38p-4 0x7.e2e936fe26aecp-4 0x6.f39d1098b7bbcp-4 0x5.fc9374dcd079p-4 0x4.fedf724cb3e9cp-4 0x3.fb9b835bfdbf8p-4 0x2.f3e853eb3c23cp-4 0x1.e8eb7fde4aa3ep-4 0xD.bce4c334c5c78p-8 -0x3.243a3f9bd8e92p-8 -0x1.401d9d0e3a504p-4 -0x2.4c9329bfa6812p-4 -0x3.5679619cdfc7cp-4 -0x4.5ca835dd945d4p-4 -0x5.5dfbbb0547918p-4 -0x6.59556deae523cp-4 -0x7.4d9d72bafe58cp-4 -0x8.39c3cc917ff6p-4 -0x9.1cc18c4fefebp-4 -0x9.f599f55f034p-4 -0xA.c35b9715967ep-4 -0xB.8521598bb6bdp-4 -0xC.3a137cae6adep-4 -0xC.e16888783ae08p-4 -0xD.7a662d42fdb98p-4 -0xE.046213392aa4p-4 -0xE.7ec297ffb56ap-4 -0xE.e8ff79c548ac8p-4 -0xF.42a26ef8683ap-4 -0xF.8b47a9fb902e8p-4 -0xF.c29e4844acafp-4 -0xF.e868ac6c30438p-4 -0xF.fc7cc2c782c58p-4 -0xF.fec4304266868p-4 -0xF.ef3c6b4329fe8p-4 -0xF.cdf6be7def148p-4 -0xF.9b1835b3e2abp-4 -0xF.56d97473d447p-4 -0xF.0186770a1adcp-4 -0xE.9b7e3de5fdee8p-4 -0xE.253263d2d626p-4 -0xD.9f269f7aab898p-4 -0xD.09f030bf2763p-4 -0xC.66353a8c232a8p-4 -0xB.b4ac09dcdaca8p-4 -0xA.f61a4ac1b83ap-4 -0xA.2b542c48b8228p-4 -0x9.553b743d75acp-4 -0x8.74be83c7e91ep-4 1 0xF.fc7cc2c782c58p-4 0xF.f1f495f4ec43p-4 0xF.e06c195f821dp-4 0xF.c7eaffd720ed8p-4 0xF.a87c0bc2e35c8p-4 0xF.822d0a67b9c6p-4 0xF.550ecdd905798p-4 0xF.21352595e0bfp-4 0xE.e6b6d5d651d28p-4 0xE.a5ad8d8c3a92p-4 0xE.5e35db1c68858p-4 0xE.106f1fd4b8d8p-4 0xD.bc7b8224d1a58p-4 0xD.627fde9f7d64p-4 0xD.02a3b7cb3dda8p-4 0xC.9d1124c931fep-4 0xC.31f4bed9ecadp-4 0xB.c17d8dc859ad8p-4 0xB.4bdcf3434a0ep-4 0xA.d146952eb9288p-4 0xA.51f046f64f6b8p-4 0x9.ce11f1eb18148p-4 0x9.45e57cb6ca5d8p-4 0x8.b9a6b1ef6da48p-4 0x8.299325d68241p-4 0x7.95ea1b4f36094p-4 0x6.feec681783b78p-4 0x6.64dc58506f7f8p-4 0x5.c7fd9161e0bb4p-4 0x5.2894f446e0bd8p-4 0x4.86e87f4f4988cp-4 0x3.e33f2f642be3cp-4 0x3.3de0e0dc6b468p-4 0x2.97162fef3f516p-4 0x1.ef2858d275625p-4 0x1.4661179272096p-4 0x9.d0a87b210d85p-8 -0xC.90fc5f66528a8p-12 -0xB.626fbebeadbe8p-8 -0x1.5f6d00a9aa40fp-4 -0x2.0818b76cee8fcp-4 -0x2.afe010ca997b6p-4 -0x3.5679619cdfc7cp-4 -0x3.fb9b835bfdbeep-4 -0x4.9efdf43cb0d1p-4 -0x5.4058f7065c12p-4 -0x5.df65b292dce94p-4 -0x6.7bde50ea3b62p-4 -0x7.157e1dec8d4ccp-4 -0x7.ac01a57c95888p-4 -0x8.3f26d11de0818p-4 -0x8.cead04f95cdb8p-4 -0x9.5a553c3bb2618p-4 -0x9.e1e224c0e28bp-4 -0xA.65183a010c52p-4 -0xA.e3bddf3280c6p-4 -0xB.5d9b7895af028p-4 -0xB.d27b83dfcbe9p-4 -0xC.422aafb97d35p-4 -0xC.ac77f24736ea8p-4 -0xD.11349eb1665c8p-4 -0xD.703479a2f6778p-4 -0xD.c94dccb52dbf8p-4 1 0xF.ef3c6b4329fe8p-4 0xF.bd14ce0d1915p-4 0xF.69f241c24e288p-4 0xE.f682fbef23edp-4 0xE.63b8e139b6048p-4 0xD.b2c78a7ede238p-4 0xC.e521c040756d8p-4 0xB.fc7671ab8bb88p-4 0xA.faad2d92bb7c8p-4 0x9.e1e224c0e28cp-4 0x8.b461be012bb28p-4 0x7.74a3c5207315cp-4 0x6.25463effc2638p-4 0x4.c907ed8e2eabcp-4 0x3.62c28f2839458p-4 0x1.f564e56a97314p-4 0x8.3ec8ffcc22c88p-8 -0xE.ea037cc047598p-8 -0x2.5f38f54f4e562p-4 -0x3.cad943c203438p-4 -0x5.2e8728bb28c7p-4 -0x6.875950ed42afcp-4 -0x7.d27d29fa5dcap-4 -0x9.0d3ccc99f5ac8p-4 -0xA.3504aaabd078p-4 -0xB.4768f550ce388p-4 -0xC.422aafb97d35p-4 -0xD.233c6408cd64p-4 -0xD.e8c6706e0ceap-4 -0xE.912ae372d27p-4 -0xF.1b08df65d7b48p-4 -0xF.853f7dc9186b8p-4 -0xF.cef02cb5bbd18p-4 -0xF.f780814130c88p-4 -0xF.fe9b7b122806p-4 -0xF.e432367f5b91p-4 -0xF.a87c0bc2e35c8p-4 -0xF.4bf61b00b598p-4 -0xE.cf62461358fap-4 -0xE.33c59a4439cd8p-4 -0xD.7a662d42fdbap-4 -0xC.a4c871d62536p-4 -0xB.b4ac09dcdaca8p-4 -0xA.ac081c4ba89cp-4 -0x9.8d0736d1af22p-4 -0x8.5a02c3c7c2f68p-4 -0x7.157e1dec8d4f8p-4 -0x5.c2214c3e9166cp-4 -0x4.62b370fd21cecp-4 -0x2.fa14f77a5964ep-4 -0x1.8b398cf0c3909p-4 -0x1.921f0fe67002dp-8 0x1.592a554489bbap-4 0x2.c8a35063b05fap-4 0x4.3246f693c5644p-4 0x5.931f774fc9f14p-4 0x6.e8496f58d60e4p-4 0x8.2ef9f618dc59p-4 0x9.648477b9a72cp-4 0xA.86604facd04dp-4 0xB.922e17e6a4938p-4 0xC.85bca1abaf7f8p-4 0xD.5f0d8d85c6d58p-4 1 0xF.ffc38c9be7178p-4 0xF.ff0e343865bb8p-4 0xF.fddffc2fca8a8p-4 0xF.fc38ed6dc0ef8p-4 0xF.fa19146f0dbb8p-4 0xF.f780814130c88p-4 0xF.f46f4781ebaep-4 0xF.f0e57e5ead848p-4 0xF.ece34093e3c6p-4 0xF.e868ac6c30438p-4 0xF.e375e3bf84438p-4 0xF.de0b0bf220c3p-4 0xF.d8284df37bed8p-4 0xF.d1cdd63d0bc88p-4 0xF.cafbd4d0f6238p-4 0xF.c3b27d38a5d48p-4 0xF.bbf206834548p-4 0xF.b3baab441e77p-4 0xF.ab0ca990e048p-4 0xF.a1e842ffc96e8p-4 0xF.984dbca5b8cf8p-4 0xF.8e3d5f142384p-4 0xF.83b77656f07dp-4 0xF.78bc51f239e1p-4 0xF.6d4c44dff435p-4 0xF.6167a58d7b59p-4 0xF.550ecdd905798p-4 0xF.48421b0efbf98p-4 0xF.3b01ede73a748p-4 0xF.2d4eaa8233e98p-4 0xF.1f28b865fe23p-4 0xF.1090827b43728p-4 0xF.0186770a1adcp-4 0xE.f20b07b6c6c08p-4 0xE.e21ea97e5a298p-4 0xE.d1c1d4b344c4p-4 0xE.c0f504f9c5b18p-4 0xE.afb8b944453f8p-4 0xE.9e0d73cf95a7p-4 0xE.8bf3ba1f1aeep-4 0xE.796c14f8da07p-4 0xE.667710616f4f8p-4 0xE.53153b97ec8c8p-4 0xE.3f4729119e798p-4 0xE.2b0d6e75ba1fp-4 0xE.1668a498f1f88p-4 0xE.01596778f3208p-4 0xD.ebe05637ca95p-4 0xD.d5fe131732c3p-4 0xD.bfb34373c975p-4 0xD.a9008fc02e49p-4 0xD.91e6a38009dap-4 0xD.7a662d42fdb98p-4 0xD.627fde9f7d64p-4 0xD.4a346c2d9057p-4 0xD.31848d817d71p-4 0xD.1870fd265fc08p-4 0xC.fefa7898a4efp-4 0xC.e521c040756d8p-4 0xC.cae7976c0691p-4 0xC.b04cc449d6c6p-4 0xC.95520fe2d40a8p-4 0xC.79f846146cd6p-4 1 0xF.f8ac19df0cb28p-4 0xF.e2b71dbecd7bp-4 0xF.be352841342p-4 0xF.8b47a9fb902e8p-4 0xF.4a1d48d55a5ap-4 0xE.faf1b54dd2cep-4 0xE.9e0d73cf95a7p-4 0xE.33c59a4439cd8p-4 0xD.bc7b8224d1a58p-4 0xD.389c6f4eb07a8p-4 0xC.a8a12bee219a8p-4 0xC.0d0d99dabd66p-4 0xB.667039cab3cf8p-4 0xA.b561a8cbb24fp-4 0x9.fa841478f4698p-4 0x9.3682a66e896f8p-4 0x8.6a10e781e096p-4 0x7.95ea1b4f36094p-4 0x6.bad094b281eacp-4 0x5.d98d03c9063ep-4 0x4.f2edbe1e851bcp-4 0x4.07c601ae7f744p-4 0x3.18ed336699506p-4 0x2.273e19db5eafp-4 0x1.339614e41ffa4p-4 0x3.ed452d573301ep-8 -0xB.626fbebeadbe8p-8 -0x1.aa7b724495c05p-4 -0x2.9d4943ec496bap-4 -0x3.8db20a6bae9b6p-4 -0x4.7ad990d267efp-4 -0x5.63e69d6ac7f6cp-4 -0x6.4803b8b26fa58p-4 -0x7.265ff0e194e14p-4 -0x7.fe2f994dd8574p-4 -0x8.cead04f95cdb8p-4 -0x9.97193ba33eb58p-4 -0xA.56bca8b391788p-4 -0xB.0ce7c362ab8p-4 -0xB.b8f3af81b93p-4 -0xC.5a42d65152338p-4 -0xC.f04176da1239p-4 -0xD.7a662d42fdb98p-4 -0xD.f83270a9bbee8p-4 -0xE.6933070960f2p-4 -0xE.cd006ec59ea28p-4 -0xF.233f3d79af91p-4 -0xF.6ba073b424b18p-4 -0xF.a5e1c552e34ap-4 -0xF.d1cdd63d0bc88p-4 -0xF.ef3c6b4329fe8p-4 -0xF.fe128ef8e9fcp-4 -0xF.fe42aa66909dp-4 -0xF.efcc917b99838p-4 -0xF.d2bd833713aap-4 -0xF.a7301d8597968p-4 -0xF.6d4c44dff435p-4 -0xF.2546ffc0e72f8p-4 -0xE.cf62461358fap-4 -0xE.6becc4c5997bp-4 -0xD.fb4195b8f62d8p-4 -0xD.7dc7ec4fabdbp-4 -0xC.f3f2b6e5a2df8p-4 1 0xF.fd7370aab4ccp-4 0xF.f5ce929820878p-4 0xF.e913d54dea9d8p-4 0xF.d747472367dd8p-4 0xF.c06e93f6c102p-4 0xF.a491035e55dap-4 0xF.83b77656f07dp-4 0xF.5dec646f85bap-4 0xF.333bd873698fp-4 0xF.03b36c9407aap-4 0xE.cf62461358f98p-4 0xE.9659107077cf8p-4 0xE.58a9f817dc3e8p-4 0xE.1668a498f1f88p-4 0xD.cfaa3262dffep-4 0xD.84852c0a81p-4 0xD.3511831bb11d8p-4 0xC.e16888783ae18p-4 0xC.89a4e446d1ccp-4 0xC.2de28d74ac66p-4 0xB.ce3ec0cc72b7p-4 0xB.6ad7f7a557e6p-4 0xB.03cdde2d56fd8p-4 0xA.99414951aacbp-4 0xA.2b542c48b8238p-4 0x9.ba298dc0bfc7p-4 0x9.45e57cb6ca5d8p-4 0x8.cead04f95cdcp-4 0x8.54a6235a9e86p-4 0x7.d7f7b995b3688p-4 0x7.58c981eb26aa8p-4 0x6.d744027857308p-4 0x6.5390804def388p-4 0x5.cdd8f24984248p-4 0x5.4647f3b68f0d8p-4 0x4.bd08b6bb00e24p-4 0x4.3246f693c5634p-4 0x3.a62ee9a597bep-4 0x3.18ed336699506p-4 0x2.8aaed62527cbp-4 0x1.fba124b07ad88p-4 0x1.6bf1b3e79b12fp-4 0xD.bce4c334c5c78p-8 0x4.b64daef8c3bf4p-8 -0x4.51c9c36b5c484p-8 -0xD.5880deafc182p-8 -0x1.65af75dd0f87ep-4 -0x1.f564e56a9730bp-4 -0x2.847a9241c82c6p-4 -0x3.12c2e4f882ffcp-4 -0x3.a010879338bfp-4 -0x4.2c3673f6f6e3cp-4 -0x4.b7080241ff93cp-4 -0x5.4058f7065c12p-4 -0x5.c7fd9161e0bacp-4 -0x6.4dca98ef24f54p-4 -0x6.d1956b8afdd6p-4 -0x7.53340aea18264p-4 -0x7.d27d29fa5dcap-4 -0x8.4f483a0be2f08p-4 -0x8.c96d77bd29c28p-4 -0x9.40c5f7a69e5c8p-4 -0x9.b52bb2c1418ep-4 1 0xF.f16e44ddff84p-4 0xF.c5d39be5a5bcp-4 0xF.7d7f6e0dd45b8p-4 0xF.18f5743867128p-4 0xE.98ecc74f281dp-4 0xD.fe4e92d0d8a38p-4 0xD.4a346c2d9057p-4 0xC.7de651f7ca068p-4 0xB.9ad8569004d9p-4 0xA.a2a7fa8acefep-4 0x9.97193ba33eb58p-4 0x8.7a135d95473f8p-4 0x7.4d9d72bafe584p-4 0x6.13daaabce40f8p-4 0x4.cf066e0ebc818p-4 0x3.81704d4fc9ec4p-4 0x2.2d77cbf58b0cap-4 0xD.5880deafc18bp-8 -0x8.3ec8ffcc22bf8p-8 -0x1.dc70ecbae9fc8p-4 -0x3.31919cd34f5d6p-4 -0x4.80e160f5c9ef4p-4 -0x5.c7fd9161e0bacp-4 -0x7.0492760047b88p-4 -0x8.345f8348e013p-4 -0x9.553b743d75ac8p-4 -0xA.65183a010c52p-4 -0xB.6206b9e0c13bp-4 -0xC.4a3a52fd8542p-4 -0xD.1c0c252c9de3p-4 -0xD.d5fe131732c3p-4 -0xE.76bd7a1e63b98p-4 -0xE.fd259b10938fp-4 -0xF.6841af4cc8048p-4 -0xF.b74ea6893165p-4 -0xF.e9bc8a1105c2p-4 -0xF.ff2f82f2bc6d8p-4 -0xF.f780814130c88p-4 -0xF.d2bd833713aap-4 -0xF.91297bbb1d6dp-4 -0xF.333bd873698fp-4 -0xE.b99fa84606ff8p-4 -0xE.253263d2d626p-4 -0xD.77025a1e0a3ap-4 -0xC.b04cc449d6c68p-4 -0xB.d27b83dfcbe98p-4 -0xA.df228fc5fcc08p-4 -0x9.d7fd1490285e8p-4 -0x8.beea4d68b0b3p-4 -0x7.95ea1b4f360b8p-4 -0x6.5f1960e243f34p-4 -0x5.1cae2955c413cp-4 -0x3.d0f3a1981fb4ep-4 -0x2.7e45eafb69116p-4 -0x1.270dcefdfc44ap-4 0x3.243a3f9bd9004p-8 0x1.8b398cf0c38efp-4 0x2.e15fb1a118a0cp-4 0x4.3246f693c5644p-4 0x5.7b89cde7a9a58p-4 0x6.bad094b281eb8p-4 0x7.edd5d70934b8p-4 0x9.126a72eaa4178p-4 1 0xF.feea6dfbc7a9p-4 0xF.fba9dd8dc8b2p-4 0xF.f63ebf8ce7fep-4 0xF.eea9cff8fa2bp-4 0xF.e4ec15e148afp-4 0xF.d906e340eaa68p-4 0xF.cafbd4d0f6238p-4 0xF.baccd1d0903b8p-4 0xF.a87c0bc2e35c8p-4 0xF.940bfe2304e7p-4 0xF.7d7f6e0dd45b8p-4 0xF.64d969e1dfc2p-4 0xF.4a1d48d55a5ap-4 0xF.2d4eaa8233e98p-4 0xF.0e717668606cp-4 0xE.ed89db66611e8p-4 0xE.ca9c4f28214d8p-4 0xE.a5ad8d8c3a92p-4 0xE.7ec297ffb56ap-4 0xE.55e0b4d05c808p-4 0xE.2b0d6e75ba1fp-4 0xD.fe4e92d0d8a38p-4 0xD.cfaa3262dffep-4 0xD.9f269f7aab89p-4 0xD.6cca6d5974bc8p-4 0xD.389c6f4eb07a8p-4 0xD.02a3b7cb3dda8p-4 0xC.cae7976c0691p-4 0xC.916f9bfc3235p-4 0xC.56438f6f0ec4p-4 0xC.196b76d1d1fp-4 0xB.daef913557d8p-4 0xB.9ad8569004d9p-4 0xB.592e7697f14ep-4 0xB.15fad79586ffp-4 0xA.d146952eb9288p-4 0xA.8b1aff2b00eb8p-4 0xA.4381983048ff8p-4 0x9.fa841478f4698p-4 0x9.b02c58832cf98p-4 0x9.648477b9a72cp-4 0x9.1796b31609f08p-4 0x8.c96d77bd29c38p-4 0x8.7a135d95473f8p-4 0x8.299325d68241p-4 0x7.d7f7b995b3688p-4 0x7.854c2849de7dp-4 0x7.319ba64c71178p-4 0x6.dcf18b5481894p-4 0x6.875950ed42b04p-4 0x6.30de90e7e2144p-4 0x5.d98d03c9063ep-4 0x5.81707f3223d98p-4 0x5.2894f446e0bd8p-4 0x4.cf066e0ebc818p-4 0x4.74d10fd336cf4p-4 0x4.1a01137aac008p-4 0x3.bea2c7e021336p-4 0x3.62c28f2839458p-4 0x3.066cdd138c99p-4 0x2.a9ae354e9de0cp-4 0x2.4c9329bfa681cp-4 0x1.ef2858d275625p-4 1 0xF.f55bef8e30028p-4 0xF.d57de5867eeep-4 0xF.a09044fec56ep-4 0xF.56d97473d447p-4 0xE.f8bb8025929ap-4 0xE.86b397ace95c8p-4 0xE.01596778f3208p-4 0xD.695e4f10ea888p-4 0xC.bf8c75272e4fp-4 0xC.04c5bab7297dp-4 0xB.3a028e93c4b6p-4 0xA.6050a2f600028p-4 0x9.78d186c33b9dp-4 0x8.84b9246854ab8p-4 0x7.854c2849de7dp-4 0x6.7bde50ea3b628p-4 0x5.69d0ab03fde4p-4 0x4.508fbbf1a4de8p-4 0x3.31919cd34f5dep-4 0x2.0e5408f75063ep-4 0xE.85a621b7c8ea8p-8 -0x3.ed452d5732f92p-8 -0x1.65af75dd0f87ep-4 -0x2.8aaed62527ca8p-4 -0x3.ac4cbba7e4fbep-4 -0x4.c907ed8e2eab4p-4 -0x5.df65b292dce94p-4 -0x6.edf3c8c12f404p-4 -0x7.f34a51f07fd6p-4 -0x8.ee0db26e2439p-4 -0x9.dcf05f58cf0cp-4 -0xA.beb49a46765p-4 -0xB.922e17e6a495p-4 -0xC.56438f6f0ec3p-4 -0xD.09f030bf27628p-4 -0xD.ac44ff490a02p-4 -0xE.3c6a0ff25133p-4 -0xE.b99fa84606ffp-4 -0xF.233f3d79af91p-4 -0xF.78bc51f239e1p-4 -0xF.b9a53022313c8p-4 -0xF.e5a381c8a1aap-4 -0xF.fc7cc2c782c58p-4 -0xF.fe128ef8e9fcp-4 -0xF.ea62ca9b7d72p-4 -0xF.c187a5206306p-4 -0xF.83b77656f07dp-4 -0xF.3144762470898p-4 -0xE.ca9c4f28214ep-4 -0xE.50478cdce225p-4 -0xD.c2e8e5fa96018p-4 -0xD.233c6408cd648p-4 -0xC.7216694297058p-4 -0xB.b062961823b28p-4 -0xA.df228fc5fcc08p-4 -0x9.ff6ca9a2ab6a8p-4 -0x9.126a72eaa4188p-4 -0x8.19572af6decbp-4 -0x7.157e1dec8d4f8p-4 -0x6.0838ec13aab0cp-4 -0x4.f2edbe1e851dp-4 -0x3.d70d68c5bc688p-4 -0x2.b61182325c71ap-4 1 0xF.fb5ea31da2268p-4 0xF.ed7d3a8a29c6p-4 0xF.d663cef362278p-4 0xF.b61fbefadddb8p-4 0xF.8cc3b778fa43p-4 0xF.5a67a8adc4088p-4 0xF.1f28b865fe23p-4 0xE.db29311c504d8p-4 0xE.8e906e2060aep-4 0xE.398ac4cf556b8p-4 0xD.dc496aeaed6a8p-4 0xD.77025a1e0a3ap-4 0xD.09f030bf27638p-4 0xC.95520fe2d40a8p-4 0xC.196b76d1d1fp-4 0xB.96841bf7ffcb8p-4 0xB.0ce7c362ab818p-4 0xA.7ce612e652438p-4 0x9.e6d26405303bp-4 0x9.4b0393b14e54p-4 0x8.a9d3d005fa2ap-4 0x8.03a06415c171p-4 0x7.58c981eb26aa8p-4 0x6.a9b20adb4ff3p-4 0x5.f6bf564ae9888p-4 0x5.4058f7065c128p-4 0x4.86e87f4f4988cp-4 0x3.cad943c20344p-4 0x3.0c981d3656da2p-4 0x2.4c9329bfa681cp-4 0x1.8b398cf0c38e1p-4 0xC.8fb2f886ec12p-8 0x6.487eabb991ccp-12 -0xB.c6dd52c3a33bp-8 -0x1.7eb7196b72ee4p-4 -0x2.4022da9d8f796p-4 -0x3.00412583ae896p-4 -0x3.bea2c7e02132cp-4 -0x4.7ad990d267efp-4 -0x5.3478909e39da4p-4 -0x5.eb1457b8ac5ccp-4 -0x6.9e4334f6fcc68p-4 -0x7.4d9d72bafe58cp-4 -0x7.f8bd92f9c482cp-4 -0x8.9f4089f9cb6p-4 -0x9.40c5f7a69e5c8p-4 -0x9.dcf05f58cf0cp-4 -0xA.73655df1f2f38p-4 -0xB.03cdde2d56fc8p-4 -0xB.8dd64b0720dfp-4 -0xC.112ec01cb2728p-4 -0xC.8d8b37ea4edp-4 -0xD.02a3b7cb3ddap-4 -0xD.703479a2f6778p-4 -0xD.d5fe131732c3p-4 -0xE.33c59a4439cdp-4 -0xE.8954c7d62086p-4 -0xE.d67a1673455c8p-4 -0xF.1b08df65d7b48p-4 -0xF.56d97473d4468p-4 -0xF.89c936d68127p-4 -0xF.b3baab441e77p-4 -0xF.d4958b0032bep-4 1 0xF.ece34093e3c6p-4 0xF.b3baab441e77p-4 0xF.550ecdd905798p-4 0xE.d1c1d4b344c4p-4 0xE.2b0d6e75ba1fp-4 0xD.627fde9f7d64p-4 0xC.79f846146cd6p-4 0xB.73a22a755457p-4 0xA.51f046f64f6b8p-4 0x9.1796b31609f08p-4 0x7.c7846d2ef0d78p-4 0x6.64dc58506f7f8p-4 0x4.f2edbe1e851bcp-4 0x3.752c669e2bb6p-4 0x1.ef2858d275625p-4 0x6.48557de8d99dcp-8 -0x1.270dcefdfc458p-4 -0x2.afe010ca997b6p-4 -0x4.3246f693c562cp-4 -0x5.aaa75f71df85cp-4 -0x7.157e1dec8d4ccp-4 -0x8.6f685c25e2598p-4 -0x9.b52bb2c1418ep-4 -0xA.e3bddf3280c6p-4 -0xB.f84c07089cbcp-4 -0xC.f04176da1239p-4 -0xD.c94dccb52dbf8p-4 -0xE.816a7f595ec9p-4 -0xF.16dfb50488ecp-4 -0xF.88485e44c7afp-4 -0xF.d4958b0032bep-4 -0xF.fb10f1bcb6bfp-4 -0xF.fb5ea31da2268p-4 -0xF.d57de5867eeep-4 -0xF.89c936d68127p-4 -0xF.18f5743867128p-4 -0xE.84102a0b45d68p-4 -0xD.cc7d0fec8abp-4 -0xC.f3f2b6e5a2df8p-4 -0xB.fc7671ab8bb8p-4 -0xA.e85780b768ea8p-4 -0x9.ba298dc0bfc88p-4 -0x8.74be83c7e91ep-4 -0x7.1b1fd265c005p-4 -0x5.b0872c78e5dd4p-4 -0x4.3856d385d272cp-4 -0x2.b61182325c71ap-4 -0x1.2d52092ce19f1p-4 0x5.e3d4d77727a24p-8 0x1.e8eb7fde4aa3cp-4 0x3.6f09a60a6d99p-4 0x4.ecf3be81052d4p-4 0x6.5f1960e243f1cp-4 0x7.c20641affdfe8p-4 0x9.126a72eaa4178p-4 0xA.4d224dcd849bp-4 0xB.6f3df2c2c40e8p-4 0xC.76084da43623p-4 0xD.5f0d8d85c6d58p-4 0xE.28210095b482p-4 0xE.cf62461358f98p-4 0xF.5341c9f32cp-4 0xF.b2847f7a3deap-4) (0 ^65 0xC.8fb2f886ec0ap-8 0x1.917a6bc29b42cp-4 0x2.59020dd1cc274p-4 0x3.1f17078d34c14p-4 0x3.e33f2f642be34p-4 0x4.a5018bb567c14p-4 0x5.63e69d6ac7f74p-4 0x6.1f78a9abaa58cp-4 0x6.d7440278573p-4 0x7.8ad74e01bd8ecp-4 0x8.39c3cc917ff68p-4 0x8.e39d9cd73464p-4 0x9.87fbfe70b81a8p-4 0xA.267992848eebp-4 0xA.beb49a46764f8p-4 0xB.504f333f9de6p-4 0xB.daef913557d78p-4 0xC.5e40358a8bap-4 0xC.d9f023f9c3ap-4 0xD.4db3148750d18p-4 0xD.b941a28cb71fp-4 0xE.1c5978c05ed8p-4 0xE.76bd7a1e63b98p-4 0xE.c835e79946a3p-4 0xF.1090827b43728p-4 0xF.4fa0ab6316ed8p-4 0xF.853f7dc9186b8p-4 0xF.b14be7fbae58p-4 0xF.d3aabf84528b8p-4 0xF.ec46d1e892928p-4 0xF.fb10f1bcb6bfp-4 1 0xF.fb10f1bcb6bfp-4 0xF.ec46d1e89293p-4 0xF.d3aabf84528b8p-4 0xF.b14be7fbae58p-4 0xF.853f7dc9186b8p-4 0xF.4fa0ab6316ed8p-4 0xF.1090827b43728p-4 0xE.c835e79946a3p-4 0xE.76bd7a1e63bap-4 0xE.1c5978c05ed88p-4 0xD.b941a28cb71fp-4 0xD.4db3148750d2p-4 0xC.d9f023f9c3a08p-4 0xC.5e40358a8ba1p-4 0xB.daef913557d7p-4 0xB.504f333f9de68p-4 0xA.beb49a4676508p-4 0xA.267992848eebp-4 0x9.87fbfe70b81bp-4 0x8.e39d9cd73464p-4 0x8.39c3cc917ff7p-4 0x7.8ad74e01bd8fcp-4 0x6.d7440278572fcp-4 0x6.1f78a9abaa594p-4 0x5.63e69d6ac7f88p-4 0x4.a5018bb567c18p-4 0x3.e33f2f642be42p-4 0x3.1f17078d34c2ep-4 0x2.59020dd1cc278p-4 0x1.917a6bc29b43cp-4 0xC.8fb2f886ec068p-8 0 0x6.48557de8d99f8p-8 0xC.8fb2f886ec0ap-8 0x1.2d52092ce19f6p-4 0x1.917a6bc29b42cp-4 0x1.f564e56a9730ep-4 0x2.59020dd1cc274p-4 0x2.bc42889167f8cp-4 0x3.1f17078d34c14p-4 0x3.81704d4fc9ec6p-4 0x3.e33f2f642be34p-4 0x4.447498ac7d9dcp-4 0x4.a5018bb567c14p-4 0x5.04d72505d9808p-4 0x5.63e69d6ac7f74p-4 0x5.c2214c3e91678p-4 0x6.1f78a9abaa58cp-4 0x6.7bde50ea3b628p-4 0x6.d7440278573p-4 0x7.319ba64c71174p-4 0x7.8ad74e01bd8ecp-4 0x7.e2e936fe26ae8p-4 0x8.39c3cc917ff68p-4 0x8.8f59aa0da591p-4 0x8.e39d9cd73464p-4 0x9.3682a66e896f8p-4 0x9.87fbfe70b81a8p-4 0x9.d7fd1490285c8p-4 0xA.267992848eebp-4 0xA.73655df1f2f48p-4 0xA.beb49a46764f8p-4 0xB.085baa8e966fp-4 0xB.504f333f9de6p-4 0xB.96841bf7ffcbp-4 0xB.daef913557d78p-4 0xC.1d8705ffcbb7p-4 0xC.5e40358a8bap-4 0xC.9d1124c931fd8p-4 0xC.d9f023f9c3ap-4 0xD.14d3d02313c1p-4 0xD.4db3148750d18p-4 0xD.84852c0a80ff8p-4 0xD.b941a28cb71fp-4 0xD.ebe05637ca948p-4 0xE.1c5978c05ed8p-4 0xE.4aa5909a08fa8p-4 0xE.76bd7a1e63b98p-4 0xE.a09a68a6e49dp-4 0xE.c835e79946a3p-4 0xE.ed89db66611ep-4 0xF.1090827b43728p-4 0xF.314476247089p-4 0xF.4fa0ab6316ed8p-4 0xF.6ba073b424b18p-4 0xF.853f7dc9186b8p-4 0xF.9c79d63272c48p-4 0xF.b14be7fbae58p-4 0xF.c3b27d38a5d48p-4 0xF.d3aabf84528b8p-4 0xF.e1323870cfe98p-4 0xF.ec46d1e892928p-4 0xF.f4e6d680c41dp-4 0xF.fb10f1bcb6bfp-4 0xF.fec4304266868p-4 0 0x1.2d52092ce19f6p-4 0x2.59020dd1cc274p-4 0x3.81704d4fc9ec6p-4 0x4.a5018bb567c14p-4 0x5.c2214c3e91678p-4 0x6.d7440278573p-4 0x7.e2e936fe26ae8p-4 0x8.e39d9cd73464p-4 0x9.d7fd1490285c8p-4 0xA.beb49a46764f8p-4 0xB.96841bf7ffcbp-4 0xC.5e40358a8bap-4 0xD.14d3d02313c1p-4 0xD.b941a28cb71fp-4 0xE.4aa5909a08fa8p-4 0xE.c835e79946a3p-4 0xF.314476247089p-4 0xF.853f7dc9186b8p-4 0xF.c3b27d38a5d48p-4 0xF.ec46d1e892928p-4 0xF.fec4304266868p-4 0xF.fb10f1bcb6bfp-4 0xF.e1323870cfe98p-4 0xF.b14be7fbae58p-4 0xF.6ba073b424b18p-4 0xF.1090827b43728p-4 0xE.a09a68a6e49dp-4 0xE.1c5978c05ed88p-4 0xD.84852c0a81008p-4 0xC.d9f023f9c3a08p-4 0xC.1d8705ffcbb78p-4 0xB.504f333f9de68p-4 0xA.73655df1f2f4p-4 0x9.87fbfe70b81bp-4 0x8.8f59aa0da591p-4 0x7.8ad74e01bd8fcp-4 0x6.7bde50ea3b62cp-4 0x5.63e69d6ac7f88p-4 0x4.447498ac7d9e4p-4 0x3.1f17078d34c2ep-4 0x1.f564e56a97319p-4 0xC.8fb2f886ec068p-8 -0x6.48557de8d9908p-8 -0x1.917a6bc29b42bp-4 -0x2.bc42889167f7ap-4 -0x3.e33f2f642be3p-4 -0x5.04d72505d97fp-4 -0x6.1f78a9abaa584p-4 -0x7.319ba64c7117cp-4 -0x8.39c3cc917ff6p-4 -0x9.3682a66e896f8p-4 -0xA.267992848eeap-4 -0xB.085baa8e966fp-4 -0xB.daef913557d68p-4 -0xC.9d1124c931fcp-4 -0xD.4db3148750d18p-4 -0xD.ebe05637ca948p-4 -0xE.76bd7a1e63b88p-4 -0xE.ed89db66611e8p-4 -0xF.4fa0ab6316edp-4 -0xF.9c79d63272c4p-4 -0xF.d3aabf84528bp-4 -0xF.f4e6d680c41dp-4 0 0x3.243a3f9bd8f08p-8 0x6.48557de8d99f8p-8 0x9.6c32baca2ae68p-8 0xC.8fb2f886ec0ap-8 0xF.b2b73cfc107p-8 0x1.2d52092ce19f6p-4 0x1.5f6d00a9aa419p-4 0x1.917a6bc29b42cp-4 0x1.c3785c79ec2d5p-4 0x1.f564e56a9730ep-4 0x2.273e19db5eaecp-4 0x2.59020dd1cc274p-4 0x2.8aaed62527cb4p-4 0x2.bc42889167f8cp-4 0x2.edbb3bca17e62p-4 0x3.1f17078d34c14p-4 0x3.505404b6008a2p-4 0x3.81704d4fc9ec6p-4 0x3.b269fca8a8622p-4 0x3.e33f2f642be34p-4 0x4.13ee038dff6b8p-4 0x4.447498ac7d9dcp-4 0x4.74d10fd336cf4p-4 0x4.a5018bb567c14p-4 0x4.d50430b860548p-4 0x5.04d72505d9808p-4 0x5.3478909e39da8p-4 0x5.63e69d6ac7f74p-4 0x5.931f774fc9f18p-4 0x5.c2214c3e91678p-4 0x5.f0ea4c4773398p-4 0x6.1f78a9abaa58cp-4 0x6.4dca98ef24f5cp-4 0x6.7bde50ea3b628p-4 0x6.a9b20adb4ff24p-4 0x6.d7440278573p-4 0x7.0492760047b9cp-4 0x7.319ba64c71174p-4 0x7.5e5dd6e1b8e24p-4 0x7.8ad74e01bd8ecp-4 0x7.b70654bbde354p-4 0x7.e2e936fe26ae8p-4 0x8.0e7e43a61f5b8p-4 0x8.39c3cc917ff68p-4 0x8.64b826aec4c78p-4 0x8.8f59aa0da591p-4 0x8.b9a6b1ef6da48p-4 0x8.e39d9cd73464p-4 0x9.0d3ccc99f5acp-4 0x9.3682a66e896f8p-4 0x9.5f6d92fd79f5p-4 0x9.87fbfe70b81a8p-4 0x9.b02c58832cf98p-4 0x9.d7fd1490285c8p-4 0x9.ff6ca9a2ab6ap-4 0xA.267992848eebp-4 0xA.4d224dcd849cp-4 0xA.73655df1f2f48p-4 0xA.99414951aacbp-4 0xA.beb49a46764f8p-4 0xA.e3bddf3280c6p-4 0xB.085baa8e966fp-4 0xB.2c8c92f83c1fp-4 0 0xF.b2b73cfc107p-8 0x1.f564e56a9730ep-4 0x2.edbb3bca17e62p-4 0x3.e33f2f642be34p-4 0x4.d50430b860548p-4 0x5.c2214c3e91678p-4 0x6.a9b20adb4ff24p-4 0x7.8ad74e01bd8ecp-4 0x8.64b826aec4c78p-4 0x9.3682a66e896f8p-4 0x9.ff6ca9a2ab6ap-4 0xA.beb49a46764f8p-4 0xB.73a22a755457p-4 0xC.1d8705ffcbb7p-4 0xC.bbbf7a63eba1p-4 0xD.4db3148750d18p-4 0xD.d2d5339ac869p-4 0xE.4aa5909a08fa8p-4 0xE.b4b0b9e4f3458p-4 0xF.1090827b43728p-4 0xF.5dec646f85bap-4 0xF.9c79d63272c48p-4 0xF.cbfc926484cd8p-4 0xF.ec46d1e892928p-4 0xF.fd3977ff7bae8p-4 0xF.fec4304266868p-4 0xF.f0e57e5ead848p-4 0xF.d3aabf84528b8p-4 0xF.a7301d8597968p-4 0xF.6ba073b424b18p-4 0xF.21352595e0bf8p-4 0xE.c835e79946a3p-4 0xE.60f879fe7e2e8p-4 0xD.ebe05637ca95p-4 0xD.695e4f10ea89p-4 0xC.d9f023f9c3a08p-4 0xC.3e2007dd176p-4 0xB.96841bf7ffcbp-4 0xA.e3bddf3280c7p-4 0xA.267992848eebp-4 0x9.5f6d92fd79f58p-4 0x8.8f59aa0da591p-4 0x7.b70654bbde36p-4 0x6.d7440278572fcp-4 0x5.f0ea4c47733a8p-4 0x5.04d72505d98p-4 0x4.13ee038dff6cp-4 0x3.1f17078d34c2ep-4 0x2.273e19db5eaf4p-4 0x1.2d52092ce1a0cp-4 0x3.243a3f9bd8f66p-8 -0xC.8fb2f886ebf5p-8 -0x1.c3785c79ec2d1p-4 -0x2.bc42889167f7ap-4 -0x3.b269fca8a862p-4 -0x4.a5018bb567c04p-4 -0x5.931f774fc9f18p-4 -0x6.7bde50ea3b61cp-4 -0x7.5e5dd6e1b8e28p-4 -0x8.39c3cc917ff6p-4 -0x9.0d3ccc99f5ac8p-4 -0x9.d7fd1490285cp-4 -0xA.99414951aacbp-4 0 0x9.6c32baca2ae68p-8 0x1.2d52092ce19f6p-4 0x1.c3785c79ec2d5p-4 0x2.59020dd1cc274p-4 0x2.edbb3bca17e62p-4 0x3.81704d4fc9ec6p-4 0x4.13ee038dff6b8p-4 0x4.a5018bb567c14p-4 0x5.3478909e39da8p-4 0x5.c2214c3e91678p-4 0x6.4dca98ef24f5cp-4 0x6.d7440278573p-4 0x7.5e5dd6e1b8e24p-4 0x7.e2e936fe26ae8p-4 0x8.64b826aec4c78p-4 0x8.e39d9cd73464p-4 0x9.5f6d92fd79f5p-4 0x9.d7fd1490285c8p-4 0xA.4d224dcd849cp-4 0xA.beb49a46764f8p-4 0xB.2c8c92f83c1fp-4 0xB.96841bf7ffcbp-4 0xB.fc7671ab8bb8p-4 0xC.5e40358a8bap-4 0xC.bbbf7a63eba1p-4 0xD.14d3d02313c1p-4 0xD.695e4f10ea88p-4 0xD.b941a28cb71fp-4 0xE.046213392aa48p-4 0xE.4aa5909a08fa8p-4 0xE.8bf3ba1f1aeep-4 0xE.c835e79946a3p-4 0xE.ff573116df158p-4 0xF.314476247089p-4 0xF.5dec646f85bap-4 0xF.853f7dc9186b8p-4 0xF.a7301d8597968p-4 0xF.c3b27d38a5d48p-4 0xF.dabcb8caeba08p-4 0xF.ec46d1e892928p-4 0xF.f84ab2c738d68p-4 0xF.fec4304266868p-4 0xF.ffb10b4dc96d8p-4 0xF.fb10f1bcb6bfp-4 0xF.f0e57e5ead848p-4 0xF.e1323870cfe98p-4 0xF.cbfc926484cd8p-4 0xF.b14be7fbae58p-4 0xF.91297bbb1d6dp-4 0xF.6ba073b424b18p-4 0xF.40bdd5a668868p-4 0xF.1090827b43728p-4 0xE.db29311c504d8p-4 0xE.a09a68a6e49dp-4 0xE.60f879fe7e2e8p-4 0xE.1c5978c05ed88p-4 0xD.d2d5339ac8698p-4 0xD.84852c0a81008p-4 0xD.31848d817d708p-4 0xC.d9f023f9c3a08p-4 0xC.7de651f7ca07p-4 0xC.1d8705ffcbb78p-4 0xB.b8f3af81b9308p-4 0 0x1.5f6d00a9aa419p-4 0x2.bc42889167f8cp-4 0x4.13ee038dff6b8p-4 0x5.63e69d6ac7f74p-4 0x6.a9b20adb4ff24p-4 0x7.e2e936fe26ae8p-4 0x9.0d3ccc99f5acp-4 0xA.267992848eebp-4 0xB.2c8c92f83c1fp-4 0xC.1d8705ffcbb7p-4 0xC.f7a1f794d7cap-4 0xD.b941a28cb71fp-4 0xE.60f879fe7e2ep-4 0xE.ed89db66611ep-4 0xF.5dec646f85bap-4 0xF.b14be7fbae58p-4 0xF.e70afeb6d33d8p-4 0xF.fec4304266868p-4 0xF.f84ab2c738d68p-4 0xF.d3aabf84528b8p-4 0xF.91297bbb1d6dp-4 0xF.314476247089p-4 0xE.b4b0b9e4f3458p-4 0xE.1c5978c05ed88p-4 0xD.695e4f10ea89p-4 0xC.9d1124c931fep-4 0xB.b8f3af81b9308p-4 0xA.beb49a4676508p-4 0x9.b02c58832cf98p-4 0x8.8f59aa0da591p-4 0x7.5e5dd6e1b8e34p-4 0x6.1f78a9abaa594p-4 0x4.d50430b860544p-4 0x3.81704d4fc9ed8p-4 0x2.273e19db5eaf4p-4 0xC.8fb2f886ec068p-8 -0x9.6c32baca2ad48p-8 -0x1.f564e56a97307p-4 -0x3.505404b6008a4p-4 -0x4.a5018bb567c04p-4 -0x5.f0ea4c4773394p-4 -0x7.319ba64c7117cp-4 -0x8.64b826aec4c68p-4 -0x9.87fbfe70b81ap-4 -0xA.99414951aacbp-4 -0xB.96841bf7ffca8p-4 -0xC.7de651f7ca06p-4 -0xD.4db3148750d18p-4 -0xE.046213392aa5p-4 -0xE.a09a68a6e49cp-4 -0xF.21352595e0be8p-4 -0xF.853f7dc9186b8p-4 -0xF.cbfc926484cdp-4 -0xF.f4e6d680c41dp-4 -0xF.ffb10b4dc96d8p-4 -0xF.ec46d1e89293p-4 -0xF.baccd1d0903cp-4 -0xF.6ba073b424b2p-4 -0xE.ff573116df158p-4 -0xE.76bd7a1e63b98p-4 -0xD.d2d5339ac8688p-4 -0xD.14d3d02313c2p-4 -0xC.3e2007dd17608p-4 0 0x1.921f0fe670071p-8 0x3.243a3f9bd8f08p-8 0x4.b64daef8c3bf4p-8 0x6.48557de8d99f8p-8 0x7.da4dcc7473c04p-8 0x9.6c32baca2ae68p-8 0xA.fe00694866a18p-8 0xC.8fb2f886ec0ap-8 0xE.214689606bf18p-8 0xF.b2b73cfc107p-8 0x1.1440134d709b2p-4 0x1.2d52092ce19f6p-4 0x1.4661179272096p-4 0x1.5f6d00a9aa419p-4 0x1.787586a5d5b21p-4 0x1.917a6bc29b42cp-4 0x1.aa7b724495c04p-4 0x1.c3785c79ec2d5p-4 0x1.dc70ecbae9fc8p-4 0x1.f564e56a9730ep-4 0x2.0e5408f75063ap-4 0x2.273e19db5eaecp-4 0x2.4022da9d8f79cp-4 0x2.59020dd1cc274p-4 0x2.71db7619b1a28p-4 0x2.8aaed62527cb4p-4 0x2.a37bf0b2f8be4p-4 0x2.bc42889167f8cp-4 0x2.d502609ec9564p-4 0x2.edbb3bca17e62p-4 0x3.066cdd138c98ap-4 0x3.1f17078d34c14p-4 0x3.37b97e5b886ccp-4 0x3.505404b6008a2p-4 0x3.68e65de7ace44p-4 0x3.81704d4fc9ec6p-4 0x3.99f196625650cp-4 0x3.b269fca8a8622p-4 0x3.cad943c203436p-4 0x3.e33f2f642be34p-4 0x3.fb9b835bfdbfp-4 0x4.13ee038dff6b8p-4 0x4.2c3673f6f6e4p-4 0x4.447498ac7d9dcp-4 0x4.5ca835dd945dcp-4 0x4.74d10fd336cf4p-4 0x4.8ceeeaf0eedc8p-4 0x4.a5018bb567c14p-4 0x4.bd08b6bb00e18p-4 0x4.d50430b860548p-4 0x4.ecf3be81052dcp-4 0x5.04d72505d9808p-4 0x5.1cae2955c415p-4 0x5.3478909e39da8p-4 0x5.4c36202bcf09p-4 0x5.63e69d6ac7f74p-4 0x5.7b89cde7a9a4cp-4 0x5.931f774fc9f18p-4 0x5.aaa75f71df858p-4 0x5.c2214c3e91678p-4 0x5.d98d03c9063d8p-4 0x5.f0ea4c4773398p-4 0x6.0838ec13aab1p-4 0 0xE.214689606bf18p-8 0x1.c3785c79ec2d5p-4 0x2.a37bf0b2f8be4p-4 0x3.81704d4fc9ec6p-4 0x4.5ca835dd945dcp-4 0x5.3478909e39da8p-4 0x6.0838ec13aab1p-4 0x6.d7440278573p-4 0x7.a0f83abe1444cp-4 0x8.64b826aec4c78p-4 0x9.21eafdcc560f8p-4 0x9.d7fd1490285c8p-4 0xA.86604facd04d8p-4 0xB.2c8c92f83c1fp-4 0xB.ca002ba7aaf2p-4 0xC.5e40358a8bap-4 0xC.e8d8faf5406a8p-4 0xD.695e4f10ea88p-4 0xD.df6be249c075p-4 0xE.4aa5909a08fa8p-4 0xE.aab7a9749f588p-4 0xE.ff573116df158p-4 0xF.48421b0efbf9p-4 0xF.853f7dc9186b8p-4 0xF.b61fbefadddb8p-4 0xF.dabcb8caeba08p-4 0xF.f2f9d7971cap-4 0xF.fec4304266868p-4 0xF.fe128ef8e9fcp-4 0xF.f0e57e5ead848p-4 0xF.d747472367dd8p-4 0xF.b14be7fbae58p-4 0xF.7f110605caf6p-4 0xF.40bdd5a668868p-4 0xE.f682fbef23edp-4 0xE.a09a68a6e49dp-4 0xE.3f4729119e7ap-4 0xD.d2d5339ac8698p-4 0xD.5b992c8b606a8p-4 0xC.d9f023f9c3a08p-4 0xC.4e3f4d26ea55p-4 0xB.b8f3af81b9308p-4 0xB.1a81d18e0df4p-4 0xA.73655df1f2f4p-4 0x9.c420c2eff592p-4 0x9.0d3ccc99f5ad8p-4 0x8.4f483a0be2f1p-4 0x7.8ad74e01bd8fcp-4 0x6.c0835b1fd003p-4 0x5.f0ea4c47733a8p-4 0x5.1cae2955c4158p-4 0x4.447498ac7d9e4p-4 0x3.68e65de7ace48p-4 0x2.8aaed62527cb6p-4 0x1.aa7b724495c03p-4 0xC.8fb2f886ec068p-8 -0x1.921f0fe6700ccp-8 -0xF.b2b73cfc1058p-8 -0x1.dc70ecbae9fb4p-4 -0x2.bc42889167f7ap-4 -0x3.99f19662564fcp-4 -0x4.74d10fd336ce8p-4 -0x5.4c36202bcf084p-4 0 0x7.da4dcc7473c04p-8 0xF.b2b73cfc107p-8 0x1.787586a5d5b21p-4 0x1.f564e56a9730ep-4 0x2.71db7619b1a28p-4 0x2.edbb3bca17e62p-4 0x3.68e65de7ace44p-4 0x3.e33f2f642be34p-4 0x4.5ca835dd945dcp-4 0x4.d50430b860548p-4 0x5.4c36202bcf09p-4 0x5.c2214c3e91678p-4 0x6.36a94bb2292bcp-4 0x6.a9b20adb4ff24p-4 0x7.1b1fd265c0028p-4 0x7.8ad74e01bd8ecp-4 0x7.f8bd92f9c483cp-4 0x8.64b826aec4c78p-4 0x8.cead04f95cdcp-4 0x9.3682a66e896f8p-4 0x9.9c200686472b8p-4 0x9.ff6ca9a2ab6ap-4 0xA.6050a2f60002p-4 0xA.beb49a46764f8p-4 0xB.1a81d18e0df4p-4 0xB.73a22a755457p-4 0xB.ca002ba7aaf2p-4 0xC.1d8705ffcbb7p-4 0xC.6e22998b4c66p-4 0xC.bbbf7a63eba1p-4 0xD.064af55d7c9bp-4 0xD.4db3148750d18p-4 0xD.91e6a38009d98p-4 0xD.d2d5339ac869p-4 0xE.106f1fd4b8d78p-4 0xE.4aa5909a08fa8p-4 0xE.816a7f595ec9p-4 0xE.b4b0b9e4f3458p-4 0xE.e46be5a0813p-4 0xF.1090827b43728p-4 0xF.3913edb54ba2p-4 0xF.5dec646f85bap-4 0xF.7f110605caf6p-4 0xF.9c79d63272c48p-4 0xF.b61fbefadddb8p-4 0xF.cbfc926484cd8p-4 0xF.de0b0bf220c3p-4 0xF.ec46d1e892928p-4 0xF.f6ac765b39e2p-4 0xF.fd3977ff7bae8p-4 0xF.ffec42c74549p-4 0xF.fec4304266868p-4 0xF.f9c187c6abaep-4 0xF.f0e57e5ead848p-4 0xF.e432367f5b908p-4 0xF.d3aabf84528b8p-4 0xF.bf5314f31eb7p-4 0xF.a7301d8597968p-4 0xF.8b47a9fb902e8p-4 0xF.6ba073b424b18p-4 0xF.48421b0efbf9p-4 0xF.21352595e0bf8p-4 0xE.f682fbef23edp-4 0 0x1.4661179272096p-4 0x2.8aaed62527cb4p-4 0x3.cad943c203436p-4 0x5.04d72505d9808p-4 0x6.36a94bb2292bcp-4 0x7.5e5dd6e1b8e24p-4 0x8.7a135d95473e8p-4 0x9.87fbfe70b81a8p-4 0xA.86604facd04d8p-4 0xB.73a22a755457p-4 0xC.4e3f4d26ea55p-4 0xD.14d3d02313c1p-4 0xD.c61c693a82748p-4 0xE.60f879fe7e2ep-4 0xE.e46be5a0813p-4 0xF.4fa0ab6316ed8p-4 0xF.a1e842ffc96e8p-4 0xF.dabcb8caeba08p-4 0xF.f9c187c6abaep-4 0xF.fec4304266868p-4 0xF.e9bc8a1105c2p-4 0xF.baccd1d0903b8p-4 0xF.7241712d4edep-4 0xF.1090827b43728p-4 0xE.9659107077cf8p-4 0xE.046213392aa48p-4 0xD.5b992c8b606a8p-4 0xC.9d1124c931fep-4 0xB.ca002ba7aaf3p-4 0xA.e3bddf3280c7p-4 0x9.ebc11c62c1a3p-4 0x8.e39d9cd73464p-4 0x7.cd01658ff4198p-4 0x6.a9b20adb4ff24p-4 0x5.7b89cde7a9a5p-4 0x4.447498ac7d9e4p-4 0x3.066cdd138c996p-4 0x1.c3785c79ec2e2p-4 0x7.da4dcc7473d18p-8 -0xC.8fb2f886ebf5p-8 -0x2.0e5408f750622p-4 -0x3.505404b6008a4p-4 -0x4.8ceeeaf0eedc4p-4 -0x5.c2214c3e91678p-4 -0x6.edf3c8c12f3fcp-4 -0x8.0e7e43a61f5bp-4 -0x9.21eafdcc560fp-4 -0xA.267992848eeap-4 -0xB.1a81d18e0df38p-4 -0xB.fc7671ab8bb7p-4 -0xC.cae7976c069p-4 -0xD.84852c0a81p-4 -0xE.28210095b4828p-4 -0xE.b4b0b9e4f345p-4 -0xF.294f82394ffe8p-4 -0xF.853f7dc9186b8p-4 -0xF.c7eaffd720ed8p-4 -0xF.f0e57e5ead848p-4 -0xF.ffec42c74549p-4 -0xF.f4e6d680c41dp-4 -0xF.cfe72ad6d964p-4 -0xF.91297bbb1d6d8p-4 -0xF.3913edb54ba28p-4 0 0x4.b64daef8c3bf4p-8 0x9.6c32baca2ae68p-8 0xE.214689606bf18p-8 0x1.2d52092ce19f6p-4 0x1.787586a5d5b21p-4 0x1.c3785c79ec2d5p-4 0x2.0e5408f75063ap-4 0x2.59020dd1cc274p-4 0x2.a37bf0b2f8be4p-4 0x2.edbb3bca17e62p-4 0x3.37b97e5b886ccp-4 0x3.81704d4fc9ec6p-4 0x3.cad943c203436p-4 0x4.13ee038dff6b8p-4 0x4.5ca835dd945dcp-4 0x4.a5018bb567c14p-4 0x4.ecf3be81052dcp-4 0x5.3478909e39da8p-4 0x5.7b89cde7a9a4cp-4 0x5.c2214c3e91678p-4 0x6.0838ec13aab1p-4 0x6.4dca98ef24f5cp-4 0x6.92d049f7a879p-4 0x6.d7440278573p-4 0x7.1b1fd265c0028p-4 0x7.5e5dd6e1b8e24p-4 0x7.a0f83abe1444cp-4 0x7.e2e936fe26ae8p-4 0x8.242b1357110dp-4 0x8.64b826aec4c78p-4 0x8.a48ad799b6758p-4 0x8.e39d9cd73464p-4 0x9.21eafdcc560f8p-4 0x9.5f6d92fd79f5p-4 0x9.9c200686472b8p-4 0x9.d7fd1490285c8p-4 0xA.12ff8bc735d88p-4 0xA.4d224dcd849cp-4 0xA.86604facd04d8p-4 0xA.beb49a46764f8p-4 0xA.f61a4ac1b83ap-4 0xB.2c8c92f83c1fp-4 0xB.6206b9e0c13a8p-4 0xB.96841bf7ffcbp-4 0xB.ca002ba7aaf2p-4 0xB.fc7671ab8bb8p-4 0xC.2de28d74ac66p-4 0xC.5e40358a8bap-4 0xC.8d8b37ea4ed1p-4 0xC.bbbf7a63eba1p-4 0xC.e8d8faf5406a8p-4 0xD.14d3d02313c1p-4 0xD.3fac294ff34e8p-4 0xD.695e4f10ea88p-4 0xD.91e6a38009d98p-4 0xD.b941a28cb71fp-4 0xD.df6be249c075p-4 0xE.046213392aa48p-4 0xE.28210095b4838p-4 0xE.4aa5909a08fa8p-4 0xE.6becc4c5997bp-4 0xE.8bf3ba1f1aeep-4 0xE.aab7a9749f588p-4 0 0x1.1440134d709b2p-4 0x2.273e19db5eaecp-4 0x3.37b97e5b886ccp-4 0x4.447498ac7d9dcp-4 0x5.4c36202bcf09p-4 0x6.4dca98ef24f5cp-4 0x7.4805ba3a76d6cp-4 0x8.39c3cc917ff68p-4 0x9.21eafdcc560f8p-4 0x9.ff6ca9a2ab6ap-4 0xA.d146952eb928p-4 0xB.96841bf7ffcbp-4 0xC.4e3f4d26ea55p-4 0xC.f7a1f794d7cap-4 0xD.91e6a38009d98p-4 0xE.1c5978c05ed8p-4 0xE.9659107077cf8p-4 0xE.ff573116df158p-4 0xF.56d97473d447p-4 0xF.9c79d63272c48p-4 0xF.cfe72ad6d964p-4 0xF.f0e57e5ead848p-4 0xF.ff4e5a25a8d08p-4 0xF.fb10f1bcb6bfp-4 0xF.e432367f5b908p-4 0xF.baccd1d0903b8p-4 0xF.7f110605caf6p-4 0xF.314476247089p-4 0xE.d1c1d4b344c4p-4 0xE.60f879fe7e2e8p-4 0xD.df6be249c0758p-4 0xD.4db3148750d2p-4 0xC.ac77f24736ebp-4 0xB.fc7671ab8bb8p-4 0xB.3e7bc248d7878p-4 0xA.73655df1f2f4p-4 0x9.9c200686472bp-4 0x8.b9a6b1ef6da4p-4 0x7.cd01658ff4198p-4 0x6.d7440278572fcp-4 0x5.d98d03c9063d4p-4 0x4.d50430b860544p-4 0x3.cad943c203434p-4 0x2.bc42889167f8cp-4 0x1.aa7b724495c03p-4 0x9.6c32baca2ae68p-8 -0x7.da4dcc7473bfcp-8 -0x1.917a6bc29b42bp-4 -0x2.a37bf0b2f8be2p-4 -0x3.b269fca8a862p-4 -0x4.bd08b6bb00e18p-4 -0x5.c2214c3e91678p-4 -0x6.c0835b1fd002p-4 -0x7.b70654bbde35p-4 -0x8.a48ad799b6758p-4 -0x9.87fbfe70b81ap-4 -0xA.6050a2f600018p-4 -0xB.2c8c92f83c1e8p-4 -0xB.ebc1b6619ed88p-4 -0xC.9d1124c931fcp-4 -0xD.3fac294ff34dp-4 -0xD.d2d5339ac868p-4 -0xE.55e0b4d05c7fp-4 0 0xA.fe00694866a18p-8 0x1.5f6d00a9aa419p-4 0x2.0e5408f75063ap-4 0x2.bc42889167f8cp-4 0x3.68e65de7ace44p-4 0x4.13ee038dff6b8p-4 0x4.bd08b6bb00e18p-4 0x5.63e69d6ac7f74p-4 0x6.0838ec13aab1p-4 0x6.a9b20adb4ff24p-4 0x7.4805ba3a76d6cp-4 0x7.e2e936fe26ae8p-4 0x8.7a135d95473e8p-4 0x9.0d3ccc99f5acp-4 0x9.9c200686472b8p-4 0xA.267992848eebp-4 0xA.ac081c4ba89b8p-4 0xB.2c8c92f83c1fp-4 0xB.a7ca46d469468p-4 0xC.1d8705ffcbb7p-4 0xC.8d8b37ea4ed1p-4 0xC.f7a1f794d7cap-4 0xD.5b992c8b606ap-4 0xD.b941a28cb71fp-4 0xE.106f1fd4b8d78p-4 0xE.60f879fe7e2ep-4 0xE.aab7a9749f588p-4 0xE.ed89db66611ep-4 0xF.294f82394ffep-4 0xF.5dec646f85bap-4 0xF.8b47a9fb902e8p-4 0xF.b14be7fbae58p-4 0xF.cfe72ad6d964p-4 0xF.e70afeb6d33d8p-4 0xF.f6ac765b39e2p-4 0xF.fec4304266868p-4 0xF.ff4e5a25a8d08p-4 0xF.f84ab2c738d68p-4 0xF.e9bc8a1105c2p-4 0xF.d3aabf84528b8p-4 0xF.b61fbefadddb8p-4 0xF.91297bbb1d6dp-4 0xF.64d969e1dfc2p-4 0xF.314476247089p-4 0xE.f682fbef23edp-4 0xE.b4b0b9e4f3458p-4 0xE.6becc4c5997bp-4 0xE.1c5978c05ed88p-4 0xD.c61c693a8274p-4 0xD.695e4f10ea89p-4 0xD.064af55d7c9cp-4 0xC.9d1124c931fep-4 0xC.2de28d74ac668p-4 0xB.b8f3af81b9308p-4 0xB.3e7bc248d7878p-4 0xA.beb49a4676508p-4 0xA.39da8dcc39a4p-4 0x9.b02c58832cf98p-4 0x9.21eafdcc560f8p-4 0x8.8f59aa0da591p-4 0x7.f8bd92f9c4838p-4 0x7.5e5dd6e1b8e34p-4 0x6.c0835b1fd003p-4 0 0x1.787586a5d5b21p-4 0x2.edbb3bca17e62p-4 0x4.5ca835dd945dcp-4 0x5.c2214c3e91678p-4 0x7.1b1fd265c0028p-4 0x8.64b826aec4c78p-4 0x9.9c200686472b8p-4 0xA.beb49a46764f8p-4 0xB.ca002ba7aaf2p-4 0xC.bbbf7a63eba1p-4 0xD.91e6a38009d98p-4 0xE.4aa5909a08fa8p-4 0xE.e46be5a0813p-4 0xF.5dec646f85bap-4 0xF.b61fbefadddb8p-4 0xF.ec46d1e892928p-4 0xF.ffec42c74549p-4 0xF.f0e57e5ead848p-4 0xF.bf5314f31eb7p-4 0xF.6ba073b424b18p-4 0xE.f682fbef23edp-4 0xE.60f879fe7e2e8p-4 0xD.ac44ff490a028p-4 0xC.d9f023f9c3a08p-4 0xB.ebc1b6619ed98p-4 0xA.e3bddf3280c7p-4 0x9.c420c2eff592p-4 0x8.8f59aa0da591p-4 0x7.4805ba3a76d7p-4 0x5.f0ea4c47733a8p-4 0x4.8ceeeaf0eedd8p-4 0x3.1f17078d34c2ep-4 0x1.aa7b724495c03p-4 0x3.243a3f9bd8f66p-8 -0x1.4661179272089p-4 -0x2.bc42889167f7ap-4 -0x4.2c3673f6f6e48p-4 -0x5.931f774fc9f18p-4 -0x6.edf3c8c12f3fcp-4 -0x8.39c3cc917ff6p-4 -0x9.73c071f4750ap-4 -0xA.99414951aacbp-4 -0xB.a7ca46d469468p-4 -0xC.9d1124c931fcp-4 -0xD.77025a1e0a3a8p-4 -0xE.33c59a4439cep-4 -0xE.d1c1d4b344c4p-4 -0xF.4fa0ab6316edp-4 -0xF.ac5158bc4f42p-4 -0xF.e70afeb6d33d8p-4 -0xF.ff4e5a25a8d08p-4 -0xF.f4e6d680c41dp-4 -0xF.c7eaffd720eep-4 -0xF.78bc51f239e2p-4 -0xF.08066514c0558p-4 -0xE.76bd7a1e63b98p-4 -0xD.c61c693a82748p-4 -0xC.f7a1f794d7ca8p-4 -0xC.0d0d99dabd668p-4 -0xB.085baa8e96708p-4 -0x9.ebc11c62c1a3p-4 -0x8.b9a6b1ef6da6p-4 -0x7.74a3c52073184p-4 0 0xC.90fc5f66525dp-12 0x1.921f0fe670071p-8 0x2.5b2d61ca12e06p-8 0x3.243a3f9bd8f08p-8 0x3.ed452d5732f94p-8 0x4.b64daef8c3bf4p-8 0x5.7f53487eac898p-8 0x6.48557de8d99f8p-8 0x7.1153d3394ec7p-8 0x7.da4dcc7473c04p-8 0x8.a342eda160bfp-8 0x9.6c32baca2ae68p-8 0xA.351cb7fc30bc8p-8 0xA.fe00694866a18p-8 0xB.c6dd52c3a3428p-8 0xC.8fb2f886ec0ap-8 0xD.5880deafc18b8p-8 0xE.214689606bf18p-8 0xE.ea037cc04764p-8 0xF.b2b73cfc107p-8 0x1.07b614e463064p-4 0x1.1440134d709b2p-4 0x1.20c9674ed444cp-4 0x1.2d52092ce19f6p-4 0x1.39d9f12c5a299p-4 0x1.4661179272096p-4 0x1.52e774a4d4d0ap-4 0x1.5f6d00a9aa419p-4 0x1.6bf1b3e79b129p-4 0x1.787586a5d5b21p-4 0x1.84f8712c130ap-4 0x1.917a6bc29b42cp-4 0x1.9dfb6eb24a85cp-4 0x1.aa7b724495c04p-4 0x1.b6fa6ec38f64cp-4 0x1.c3785c79ec2d5p-4 0x1.cff533b307dc1p-4 0x1.dc70ecbae9fc8p-4 0x1.e8eb7fde4aa3ep-4 0x1.f564e56a9730ep-4 0x2.01dd15adf70b6p-4 0x2.0e5408f75063ap-4 0x2.1ac9b7964cf0cp-4 0x2.273e19db5eaecp-4 0x2.33b12817c49cep-4 0x2.4022da9d8f79cp-4 0x2.4c9329bfa6814p-4 0x2.59020dd1cc274p-4 0x2.656f7f28a2d4ep-4 0x2.71db7619b1a28p-4 0x2.7e45eafb69126p-4 0x2.8aaed62527cb4p-4 0x2.97162fef3f51p-4 0x2.a37bf0b2f8be4p-4 0x2.afe010ca997bcp-4 0x2.bc42889167f8cp-4 0x2.c8a35063b061ap-4 0x2.d502609ec9564p-4 0x2.e15fb1a1189fep-4 0x2.edbb3bca17e62p-4 0x2.fa14f77a59636p-4 0x3.066cdd138c98ap-4 0x3.12c2e4f883008p-4 0 0xD.5880deafc18b8p-8 0x1.aa7b724495c04p-4 0x2.7e45eafb69126p-4 0x3.505404b6008a2p-4 0x4.2013817ad9878p-4 0x4.ecf3be81052dcp-4 0x5.b66618e2832d4p-4 0x6.7bde50ea3b628p-4 0x7.3cd2ebb873484p-4 0x7.f8bd92f9c483cp-4 0x8.af1b726df15ep-4 0x9.5f6d92fd79f5p-4 0xA.0939331e8846p-4 0xA.ac081c4ba89b8p-4 0xB.4768f550ce388p-4 0xB.daef913557d78p-4 0xC.66353a8c232ap-4 0xC.e8d8faf5406a8p-4 0xD.627fde9f7d638p-4 0xD.d2d5339ac869p-4 0xE.398ac4cf556b8p-4 0xE.9659107077cf8p-4 0xE.e8ff79c548adp-4 0xF.314476247089p-4 0xF.6ef5b503c328p-4 0xF.a1e842ffc96e8p-4 0xF.c9f8a7c2d6038p-4 0xF.e70afeb6d33d8p-4 0xF.f90b0a7098f68p-4 0xF.ffec42c74549p-4 0xF.fba9dd8dc8b2p-4 0xF.ec46d1e89293p-4 0xF.d1cdd63d0bc88p-4 0xF.ac5158bc4f42p-4 0xF.7beb728e51ep-4 0xF.40bdd5a668868p-4 0xE.faf1b54dd2cep-4 0xE.aab7a9749f588p-4 0xE.50478cdce225p-4 0xD.ebe05637ca95p-4 0xD.7dc7ec4fabda8p-4 0xD.064af55d7c9cp-4 0xC.85bca1abaf7fp-4 0xB.fc7671ab8bb8p-4 0xB.6ad7f7a557e7p-4 0xA.d146952eb928p-4 0xA.302d34959952p-4 0x9.87fbfe70b81bp-4 0x8.d9280b89b9df8p-4 0x8.242b1357110e8p-4 0x7.6983173e8436cp-4 0x6.a9b20adb4ff24p-4 0x5.e53d7984f7eccp-4 0x5.1cae2955c4158p-4 0x4.508fbbf1a4dep-4 0x3.81704d4fc9ed8p-4 0x2.afe010ca997c4p-4 0x1.dc70ecbae9fc5p-4 0x1.07b614e463075p-4 0x3.243a3f9bd8f66p-8 -0xA.351cb7fc30c2p-8 -0x1.787586a5d5b12p-4 -0x2.4c9329bfa680ep-4 0 0x7.1153d3394ec7p-8 0xE.214689606bf18p-8 0x1.52e774a4d4d0ap-4 0x1.c3785c79ec2d5p-4 0x2.33b12817c49cep-4 0x2.a37bf0b2f8be4p-4 0x3.12c2e4f883008p-4 0x3.81704d4fc9ec6p-4 0x3.ef6e9017a7002p-4 0x4.5ca835dd945dcp-4 0x4.c907ed8e2eabcp-4 0x5.3478909e39da8p-4 0x5.9ee5272b58f28p-4 0x6.0838ec13aab1p-4 0x6.705f51037e7c8p-4 0x6.d7440278573p-4 0x7.3cd2ebb873484p-4 0x7.a0f83abe1444cp-4 0x8.03a06415c17p-4 0x8.64b826aec4c78p-4 0x8.c42c8f9d23728p-4 0x9.21eafdcc560f8p-4 0x9.7de125a2080a8p-4 0x9.d7fd1490285c8p-4 0xA.302d34959951p-4 0xA.86604facd04d8p-4 0xA.da859327ba24p-4 0xB.2c8c92f83c1fp-4 0xB.7c654ce4adba8p-4 0xB.ca002ba7aaf2p-4 0xC.154e09faa2ff8p-4 0xC.5e40358a8bap-4 0xC.a4c871d62536p-4 0xC.e8d8faf5406a8p-4 0xD.2a6488487a918p-4 0xD.695e4f10ea88p-4 0xD.a5ba04ef3c928p-4 0xD.df6be249c075p-4 0xE.1668a498f1f88p-4 0xE.4aa5909a08fa8p-4 0xE.7c187467233d8p-4 0xE.aab7a9749f588p-4 0xE.d67a1673455c8p-4 0xE.ff573116df158p-4 0xF.2546ffc0e72fp-4 0xF.48421b0efbf9p-4 0xF.6841af4cc8048p-4 0xF.853f7dc9186b8p-4 0xF.9f35de0dde328p-4 0xF.b61fbefadddb8p-4 0xF.c9f8a7c2d6038p-4 0xF.dabcb8caeba08p-4 0xF.e868ac6c30438p-4 0xF.f2f9d7971cap-4 0xF.fa6e2a58df698p-4 0xF.fec4304266868p-4 0xF.fffb10b10e81p-4 0xF.fe128ef8e9fcp-4 0xF.f90b0a7098f68p-4 0xF.f0e57e5ead848p-4 0xF.e5a381c8a1aap-4 0xF.d747472367dd8p-4 0xF.c5d39be5a5bcp-4 0 0x1.39d9f12c5a299p-4 0x2.71db7619b1a28p-4 0x3.a62ee9a597bdcp-4 0x4.d50430b860548p-4 0x5.fc9374dcd078cp-4 0x7.1b1fd265c0028p-4 0x8.2ef9f618dc5bp-4 0x9.3682a66e896f8p-4 0xA.302d34959951p-4 0xB.1a81d18e0df4p-4 0xB.f41fc3d81b43p-4 0xC.bbbf7a63eba1p-4 0xD.703479a2f677p-4 0xE.106f1fd4b8d78p-4 0xE.9b7e3de5fded8p-4 0xF.1090827b43728p-4 0xF.6ef5b503c328p-4 0xF.b61fbefadddb8p-4 0xF.e5a381c8a1aap-4 0xF.fd3977ff7bae8p-4 0xF.fcbe2104600ap-4 0xF.e432367f5b908p-4 0xF.b3baab441e77p-4 0xF.6ba073b424b18p-4 0xF.0c5017ee336c8p-4 0xE.9659107077cf8p-4 0xE.0a6cee232f2b8p-4 0xD.695e4f10ea89p-4 0xC.b41fa15ebff1p-4 0xB.ebc1b6619ed98p-4 0xB.117227f6118p-4 0xA.267992848eebp-4 0x9.2c39a65db8878p-4 0x8.242b1357110e8p-4 0x7.0fdb51c98c4b4p-4 0x5.f0ea4c47733a8p-4 0x4.c907ed8e2eacp-4 0x3.99f196625650cp-4 0x2.656f7f28a2d4ap-4 0x1.2d52092ce1a0cp-4 -0xC.90fc5f665144p-12 -0x1.4661179272089p-4 -0x2.7e45eafb6911ep-4 -0x3.b269fca8a862p-4 -0x4.e0fd78d4edaacp-4 -0x6.0838ec13aaaf8p-4 -0x7.265ff0e194e1p-4 -0x8.39c3cc917ff6p-4 -0x9.40c5f7a69e5c8p-4 -0xA.39da8dcc39a38p-4 -0xB.238aa1bfa9ad8p-4 -0xB.fc7671ab8bb7p-4 -0xC.c35778a2bacap-4 -0xD.77025a1e0a3a8p-4 -0xE.1668a498f1f78p-4 -0xE.a09a68a6e49cp-4 -0xF.14c7a21c8cbc8p-4 -0xF.7241712d4edd8p-4 -0xF.b87b21a5bf5b8p-4 -0xF.e70afeb6d33d8p-4 -0xF.fdaaf212fed7p-4 -0xF.fc38ed6dc0ef8p-4 -0xF.e2b71dbecd7bp-4 0 0x3.ed452d5732f94p-8 0x7.da4dcc7473c04p-8 0xB.c6dd52c3a3428p-8 0xF.b2b73cfc107p-8 0x1.39d9f12c5a299p-4 0x1.787586a5d5b21p-4 0x1.b6fa6ec38f64cp-4 0x1.f564e56a9730ep-4 0x2.33b12817c49cep-4 0x2.71db7619b1a28p-4 0x2.afe010ca997bcp-4 0x2.edbb3bca17e62p-4 0x3.2b693d36c55f2p-4 0x3.68e65de7ace44p-4 0x3.a62ee9a597bdcp-4 0x3.e33f2f642be34p-4 0x4.2013817ad9878p-4 0x4.5ca835dd945dcp-4 0x4.98f9a655552e8p-4 0x4.d50430b860548p-4 0x5.10c437224dbcp-4 0x5.4c36202bcf09p-4 0x5.875657223080cp-4 0x5.c2214c3e91678p-4 0x5.fc9374dcd078cp-4 0x6.36a94bb2292bcp-4 0x6.705f51037e7c8p-4 0x6.a9b20adb4ff24p-4 0x6.e29e053f55a4cp-4 0x7.1b1fd265c0028p-4 0x7.53340aea1827p-4 0x7.8ad74e01bd8ecp-4 0x7.c20641affdff4p-4 0x7.f8bd92f9c483cp-4 0x8.2ef9f618dc5bp-4 0x8.64b826aec4c78p-4 0x8.99f4e7f712a7p-4 0x8.cead04f95cdcp-4 0x9.02dd50bab06bp-4 0x9.3682a66e896f8p-4 0x9.6999e9a74ddb8p-4 0x9.9c200686472b8p-4 0x9.ce11f1eb18148p-4 0x9.ff6ca9a2ab6ap-4 0xA.302d34959951p-4 0xA.6050a2f60002p-4 0xA.8fd40e6ccd53p-4 0xA.beb49a46764f8p-4 0xA.ecef739f1a2ep-4 0xB.1a81d18e0df4p-4 0xB.4768f550ce388p-4 0xB.73a22a755457p-4 0xB.9f2ac703cca1p-4 0xB.ca002ba7aaf2p-4 0xB.f41fc3d81b43p-4 0xC.1d8705ffcbb7p-4 0xC.463373a40dd08p-4 0xC.6e22998b4c66p-4 0xC.95520fe2d40a8p-4 0xC.bbbf7a63eba1p-4 0xC.e16888783ae1p-4 0xD.064af55d7c9bp-4 0xD.2a6488487a918p-4 0 0x1.07b614e463064p-4 0x2.0e5408f75063ap-4 0x3.12c2e4f883008p-4 0x4.13ee038dff6b8p-4 0x5.10c437224dbcp-4 0x6.0838ec13aab1p-4 0x6.f94545fff0364p-4 0x7.e2e936fe26ae8p-4 0x8.c42c8f9d23728p-4 0x9.9c200686472b8p-4 0xA.69de36ac4fcp-4 0xB.2c8c92f83c1fp-4 0xB.e35c4e7169998p-4 0xC.8d8b37ea4ed1p-4 0xD.2a6488487a918p-4 0xD.b941a28cb71fp-4 0xE.398ac4cf556b8p-4 0xE.aab7a9749f588p-4 0xF.0c5017ee336c8p-4 0xF.5dec646f85bap-4 0xF.9f35de0dde328p-4 0xF.cfe72ad6d964p-4 0xF.efcc917b99838p-4 0xF.fec4304266868p-4 0xF.fcbe2104600ap-4 0xF.e9bc8a1105c2p-4 0xF.c5d39be5a5bcp-4 0xF.91297bbb1d6dp-4 0xF.4bf61b00b5988p-4 0xE.f682fbef23edp-4 0xE.912ae372d2708p-4 0xE.1c5978c05ed88p-4 0xD.988ad2f9bdfa8p-4 0xD.064af55d7c9cp-4 0xC.66353a8c232a8p-4 0xB.b8f3af81b9308p-4 0xA.ff3e5ef2b5088p-4 0xA.39da8dcc39a4p-4 0x9.6999e9a74ddcp-4 0x8.8f59aa0da591p-4 0x7.ac01a57c95894p-4 0x6.c0835b1fd003p-4 0x5.cdd8f2498424cp-4 0x4.d50430b860544p-4 0x3.d70d68c5bc6a4p-4 0x2.d502609ec9572p-4 0x1.cff533b307dc6p-4 0xC.8fb2f886ec068p-8 -0x3.ed452d5732e4cp-8 -0x1.4661179272089p-4 -0x2.4c9329bfa680ep-4 -0x3.505404b6008a4p-4 -0x4.508fbbf1a4dccp-4 -0x5.4c36202bcf084p-4 -0x6.423be07bdef4p-4 -0x7.319ba64c7117cp-4 -0x8.19572af6dec98p-4 -0x8.f87845de430dp-4 -0x9.ce11f1eb1814p-4 -0xA.99414951aacbp-4 -0xB.592e7697f14dp-4 -0xC.0d0d99dabd658p-4 -0xC.b41fa15ebfefp-4 0 0xA.351cb7fc30bc8p-8 0x1.4661179272096p-4 0x1.e8eb7fde4aa3ep-4 0x2.8aaed62527cb4p-4 0x3.2b693d36c55f2p-4 0x3.cad943c203436p-4 0x4.68bdfefa3c90cp-4 0x5.04d72505d9808p-4 0x5.9ee5272b58f28p-4 0x6.36a94bb2292bcp-4 0x6.cbe5c76cc65c8p-4 0x7.5e5dd6e1b8e24p-4 0x7.edd5d70934b78p-4 0x8.7a135d95473e8p-4 0x9.02dd50bab06bp-4 0x9.87fbfe70b81a8p-4 0xA.0939331e8846p-4 0xA.86604facd04d8p-4 0xA.ff3e5ef2b5078p-4 0xB.73a22a755457p-4 0xB.e35c4e7169998p-4 0xC.4e3f4d26ea55p-4 0xC.b41fa15ebff08p-4 0xD.14d3d02313c1p-4 0xD.703479a2f677p-4 0xD.c61c693a82748p-4 0xE.1668a498f1f88p-4 0xE.60f879fe7e2ep-4 0xE.a5ad8d8c3a92p-4 0xE.e46be5a0813p-4 0xF.1d19f63ae7428p-4 0xF.4fa0ab6316ed8p-4 0xF.7beb728e51ep-4 0xF.a1e842ffc96e8p-4 0xF.c187a5206306p-4 0xF.dabcb8caeba08p-4 0xF.ed7d3a8a29c6p-4 0xF.f9c187c6abaep-4 0xF.ff84a1e29de88p-4 0xF.fec4304266868p-4 0xF.f780814130c88p-4 0xF.e9bc8a1105c2p-4 0xF.d57de5867eeep-4 0xF.baccd1d0903b8p-4 0xF.99b42d1d5778p-4 0xF.7241712d4edep-4 0xF.4484add6b0128p-4 0xF.1090827b43728p-4 0xE.d67a1673455c8p-4 0xE.9659107077cf8p-4 0xE.50478cdce225p-4 0xE.046213392aa48p-4 0xD.b2c78a7ede24p-4 0xD.5b992c8b606a8p-4 0xC.fefa7898a4efp-4 0xC.9d1124c931fep-4 0xC.36050ecd50cap-4 0xB.ca002ba7aaf3p-4 0xB.592e7697f14d8p-4 0xA.e3bddf3280c7p-4 0xA.69de36ac4fcp-4 0x9.ebc11c62c1a3p-4 0x9.6999e9a74ddcp-4 0 0x1.6bf1b3e79b129p-4 0x2.d502609ec9564p-4 0x4.3856d385d2734p-4 0x5.931f774fc9f18p-4 0x6.e29e053f55a4cp-4 0x8.242b1357110dp-4 0x9.553b743d75acp-4 0xA.73655df1f2f48p-4 0xB.7c654ce4adba8p-4 0xC.6e22998b4c66p-4 0xD.46b3b72a2d69p-4 0xE.046213392aa48p-4 0xE.a5ad8d8c3a92p-4 0xF.294f82394ffep-4 0xF.8e3d5f142384p-4 0xF.d3aabf84528b8p-4 0xF.f90b0a7098f68p-4 0xF.fe128ef8e9fcp-4 0xF.e2b71dbecd7bp-4 0xF.a7301d8597968p-4 0xF.4bf61b00b5988p-4 0xE.d1c1d4b344c4p-4 0xE.398ac4cf556cp-4 0xD.84852c0a81008p-4 0xC.b41fa15ebff1p-4 0xB.ca002ba7aaf3p-4 0xA.c800eafb91fp-4 0x9.b02c58832cf98p-4 0x8.84b9246854ab8p-4 0x7.4805ba3a76d7p-4 0x5.fc9374dcd0794p-4 0x4.a5018bb567c18p-4 0x3.4407c363063b2p-4 0x1.dc70ecbae9fc5p-4 0x7.1153d3394ec14p-8 -0xF.b2b73cfc1058p-8 -0x2.656f7f28a2d38p-4 -0x3.cad943c203424p-4 -0x5.2894f446e0bbcp-4 -0x6.7bde50ea3b61cp-4 -0x7.c20641affdfecp-4 -0x8.f87845de430dp-4 -0xA.1cbfad9521bf8p-4 -0xB.2c8c92f83c1e8p-4 -0xC.25b888d7c1fc8p-4 -0xD.064af55d7c9ap-4 -0xD.cc7d0fec8aafp-4 -0xE.76bd7a1e63b88p-4 -0xF.03b36c9407aa8p-4 -0xF.7241712d4edd8p-4 -0xF.c187a5206306p-4 -0xF.f0e57e5ead848p-4 -0xF.fffb10b10e81p-4 -0xF.eea9cff8fa2bp-4 -0xF.bd14ce0d1915p-4 -0xF.6ba073b424b2p-4 -0xE.faf1b54dd2cfp-4 -0xE.6becc4c5997bp-4 -0xD.bfb34373c976p-4 -0xC.f7a1f794d7ca8p-4 -0xC.154e09faa301p-4 -0xB.1a81d18e0df48p-4 -0xA.0939331e8848p-4 0 0x2.5b2d61ca12e06p-8 0x4.b64daef8c3bf4p-8 0x7.1153d3394ec7p-8 0x9.6c32baca2ae68p-8 0xB.c6dd52c3a3428p-8 0xE.214689606bf18p-8 0x1.07b614e463064p-4 0x1.2d52092ce19f6p-4 0x1.52e774a4d4d0ap-4 0x1.787586a5d5b21p-4 0x1.9dfb6eb24a85cp-4 0x1.c3785c79ec2d5p-4 0x1.e8eb7fde4aa3ep-4 0x2.0e5408f75063ap-4 0x2.33b12817c49cep-4 0x2.59020dd1cc274p-4 0x2.7e45eafb69126p-4 0x2.a37bf0b2f8be4p-4 0x2.c8a35063b061ap-4 0x2.edbb3bca17e62p-4 0x3.12c2e4f883008p-4 0x3.37b97e5b886ccp-4 0x3.5c9e3abe77356p-4 0x3.81704d4fc9ec6p-4 0x3.a62ee9a597bdcp-4 0x3.cad943c203436p-4 0x3.ef6e9017a7002p-4 0x4.13ee038dff6b8p-4 0x4.3856d385d2734p-4 0x4.5ca835dd945dcp-4 0x4.80e160f5c9ef4p-4 0x4.a5018bb567c14p-4 0x4.c907ed8e2eabcp-4 0x4.ecf3be81052dcp-4 0x5.10c437224dbcp-4 0x5.3478909e39da8p-4 0x5.581004bd19edp-4 0x5.7b89cde7a9a4cp-4 0x5.9ee5272b58f28p-4 0x5.c2214c3e91678p-4 0x5.e53d7984f7eb8p-4 0x6.0838ec13aab1p-4 0x6.2b12e1b57b51p-4 0x6.4dca98ef24f5cp-4 0x6.705f51037e7c8p-4 0x6.92d049f7a879p-4 0x6.b51cc4973702p-4 0x6.d7440278573p-4 0x6.f94545fff0364p-4 0x7.1b1fd265c0028p-4 0x7.3cd2ebb873484p-4 0x7.5e5dd6e1b8e24p-4 0x7.7fbfd9aa50778p-4 0x7.a0f83abe1444cp-4 0x7.c20641affdff4p-4 0x7.e2e936fe26ae8p-4 0x8.03a06415c17p-4 0x8.242b1357110dp-4 0x8.448890195846p-4 0x8.64b826aec4c78p-4 0x8.84b9246854abp-4 0x8.a48ad799b6758p-4 0x8.c42c8f9d23728p-4 0 0xE.ea037cc04764p-8 0x1.dc70ecbae9fc8p-4 0x2.c8a35063b061ap-4 0x3.b269fca8a8622p-4 0x4.98f9a655552e8p-4 0x5.7b89cde7a9a4cp-4 0x6.59556deae523cp-4 0x7.319ba64c71174p-4 0x8.03a06415c17p-4 0x8.cead04f95cdcp-4 0x9.9210f624d31p-4 0xA.4d224dcd849cp-4 0xA.ff3e5ef2b5078p-4 0xB.a7ca46d469468p-4 0xC.463373a40dd08p-4 0xC.d9f023f9c3ap-4 0xD.627fde9f7d638p-4 0xD.df6be249c075p-4 0xE.50478cdce224p-4 0xE.b4b0b9e4f3458p-4 0xF.0c5017ee336c8p-4 0xF.56d97473d447p-4 0xF.940bfe2304e68p-4 0xF.c3b27d38a5d48p-4 0xF.e5a381c8a1aap-4 0xF.f9c187c6abaep-4 0xF.fffb10b10e81p-4 0xF.f84ab2c738d68p-4 0xF.e2b71dbecd7bp-4 0xF.bf5314f31eb7p-4 0xF.8e3d5f1423848p-4 0xF.4fa0ab6316ed8p-4 0xF.03b36c9407aa8p-4 0xE.aab7a9749f588p-4 0xE.44fac3814e098p-4 0xD.d2d5339ac8698p-4 0xD.54aa3d165cc78p-4 0xC.cae7976c0692p-4 0xC.36050ecd50cap-4 0xB.96841bf7ffcbp-4 0xA.ecef739f1a2ep-4 0xA.39da8dcc39a4p-4 0x9.7de125a2080b8p-4 0x8.b9a6b1ef6da4p-4 0x7.edd5d70934b78p-4 0x7.1b1fd265c003p-4 0x6.423be07bdef5p-4 0x5.63e69d6ac7f88p-4 0x4.80e160f5c9efp-4 0x3.99f196625650cp-4 0x2.afe010ca997c4p-4 0x1.c3785c79ec2e2p-4 0xD.5880deafc19fp-8 -0x1.921f0fe6700ccp-8 -0x1.07b614e463063p-4 -0x1.f564e56a97307p-4 -0x2.e15fb1a1189f2p-4 -0x3.cad943c203424p-4 -0x4.b10693a551488p-4 -0x5.931f774fc9f18p-4 -0x6.705f51037e7cp-4 -0x7.4805ba3a76d6p-4 -0x8.19572af6dec98p-4 0 0x8.a342eda160bfp-8 0x1.1440134d709b2p-4 0x1.9dfb6eb24a85cp-4 0x2.273e19db5eaecp-4 0x2.afe010ca997bcp-4 0x3.37b97e5b886ccp-4 0x3.bea2c7e021334p-4 0x4.447498ac7d9dcp-4 0x4.c907ed8e2eabcp-4 0x5.4c36202bcf09p-4 0x5.cdd8f24984248p-4 0x6.4dca98ef24f5cp-4 0x6.cbe5c76cc65c8p-4 0x7.4805ba3a76d6cp-4 0x7.c20641affdff4p-4 0x8.39c3cc917ff68p-4 0x8.af1b726df15ep-4 0x9.21eafdcc560f8p-4 0x9.9210f624d31p-4 0x9.ff6ca9a2ab6ap-4 0xA.69de36ac4fcp-4 0xA.d146952eb928p-4 0xB.35879fa959c3p-4 0xB.96841bf7ffcbp-4 0xB.f41fc3d81b43p-4 0xC.4e3f4d26ea55p-4 0xC.a4c871d62536p-4 0xC.f7a1f794d7cap-4 0xD.46b3b72a2d69p-4 0xD.91e6a38009d98p-4 0xD.d924d05b6206p-4 0xE.1c5978c05ed8p-4 0xE.5b7105006d4c8p-4 0xE.9659107077cf8p-4 0xE.cd006ec59ea3p-4 0xE.ff573116df158p-4 0xF.2d4eaa8233e98p-4 0xF.56d97473d447p-4 0xF.7beb728e51ep-4 0xF.9c79d63272c48p-4 0xF.b87b21a5bf5b8p-4 0xF.cfe72ad6d964p-4 0xF.e2b71dbecd7bp-4 0xF.f0e57e5ead848p-4 0xF.fa6e2a58df698p-4 0xF.ff4e5a25a8d08p-4 0xF.ff84a1e29de88p-4 0xF.fb10f1bcb6bfp-4 0xF.f1f495f4ec43p-4 0xF.e432367f5b908p-4 0xF.d1cdd63d0bc88p-4 0xF.baccd1d0903b8p-4 0xF.9f35de0dde328p-4 0xF.7f110605caf6p-4 0xF.5a67a8adc4088p-4 0xF.314476247089p-4 0xF.03b36c9407aa8p-4 0xE.d1c1d4b344c4p-4 0xE.9b7e3de5fdeep-4 0xE.60f879fe7e2e8p-4 0xE.224198a0e0028p-4 0xD.df6be249c0758p-4 0xD.988ad2f9bdfa8p-4 0 0x1.52e774a4d4d0ap-4 0x2.a37bf0b2f8be4p-4 0x3.ef6e9017a7002p-4 0x5.3478909e39da8p-4 0x6.705f51037e7c8p-4 0x7.a0f83abe1444cp-4 0x8.c42c8f9d23728p-4 0x9.d7fd1490285c8p-4 0xA.da859327ba24p-4 0xB.ca002ba7aaf2p-4 0xC.a4c871d62536p-4 0xD.695e4f10ea88p-4 0xE.1668a498f1f88p-4 0xE.aab7a9749f588p-4 0xF.2546ffc0e72fp-4 0xF.853f7dc9186b8p-4 0xF.c9f8a7c2d6038p-4 0xF.f2f9d7971cap-4 0xF.fffb10b10e81p-4 0xF.f0e57e5ead848p-4 0xF.c5d39be5a5bcp-4 0xF.7f110605caf6p-4 0xF.1d19f63ae7428p-4 0xE.a09a68a6e49dp-4 0xE.0a6cee232f2b8p-4 0xD.5b992c8b606a8p-4 0xC.95520fe2d40bp-4 0xB.b8f3af81b9308p-4 0xA.c800eafb91fp-4 0x9.c420c2eff592p-4 0x8.af1b726df15ep-4 0x7.8ad74e01bd8fcp-4 0x6.59556deae5238p-4 0x5.1cae2955c4158p-4 0x3.d70d68c5bc6a4p-4 0x2.8aaed62527cb6p-4 0x1.39d9f12c5a2a7p-4 -0x1.921f0fe6700ccp-8 -0x1.6bf1b3e79b122p-4 -0x2.bc42889167f7ap-4 -0x4.07c601ae7f748p-4 -0x5.4c36202bcf084p-4 -0x6.875950ed42ae8p-4 -0x7.b70654bbde35p-4 -0x8.d9280b89b9de8p-4 -0x9.ebc11c62c1a2p-4 -0xA.ecef739f1a2d8p-4 -0xB.daef913557d68p-4 -0xC.b41fa15ebfefp-4 -0xD.77025a1e0a3a8p-4 -0xE.224198a0e002p-4 -0xE.b4b0b9e4f345p-4 -0xF.2d4eaa8233e9p-4 -0xF.8b47a9fb902ep-4 -0xF.cdf6be7def148p-4 -0xF.f4e6d680c41dp-4 -0xF.ffd3964bc6278p-4 -0xF.eea9cff8fa2bp-4 -0xF.c187a52063068p-4 -0xF.78bc51f239e2p-4 -0xF.14c7a21c8cbdp-4 -0xE.9659107077cf8p-4 -0xD.fe4e92d0d8a4p-4 0 0x5.7f53487eac898p-8 0xA.fe00694866a18p-8 0x1.07b614e463064p-4 0x1.5f6d00a9aa419p-4 0x1.b6fa6ec38f64cp-4 0x2.0e5408f75063ap-4 0x2.656f7f28a2d4ep-4 0x2.bc42889167f8cp-4 0x3.12c2e4f883008p-4 0x3.68e65de7ace44p-4 0x3.bea2c7e021334p-4 0x4.13ee038dff6b8p-4 0x4.68bdfefa3c90cp-4 0x4.bd08b6bb00e18p-4 0x5.10c437224dbcp-4 0x5.63e69d6ac7f74p-4 0x5.b66618e2832d4p-4 0x6.0838ec13aab1p-4 0x6.59556deae523cp-4 0x6.a9b20adb4ff24p-4 0x6.f94545fff0364p-4 0x7.4805ba3a76d6cp-4 0x7.95ea1b4f3609p-4 0x7.e2e936fe26ae8p-4 0x8.2ef9f618dc5bp-4 0x8.7a135d95473e8p-4 0x8.c42c8f9d23728p-4 0x9.0d3ccc99f5acp-4 0x9.553b743d75acp-4 0x9.9c200686472b8p-4 0x9.e1e224c0e28b8p-4 0xA.267992848eebp-4 0xA.69de36ac4fcp-4 0xA.ac081c4ba89b8p-4 0xA.ecef739f1a2ep-4 0xB.2c8c92f83c1fp-4 0xB.6ad7f7a557e6p-4 0xB.a7ca46d469468p-4 0xB.e35c4e7169998p-4 0xC.1d8705ffcbb7p-4 0xC.56438f6f0ec4p-4 0xC.8d8b37ea4ed1p-4 0xC.c35778a2bac98p-4 0xC.f7a1f794d7cap-4 0xD.2a6488487a918p-4 0xD.5b992c8b606ap-4 0xD.8b3a1526517a8p-4 0xD.b941a28cb71fp-4 0xD.e5aa658691938p-4 0xE.106f1fd4b8d78p-4 0xE.398ac4cf556b8p-4 0xE.60f879fe7e2ep-4 0xE.86b397ace95c8p-4 0xE.aab7a9749f588p-4 0xE.cd006ec59ea3p-4 0xE.ed89db66611ep-4 0xF.0c5017ee336c8p-4 0xF.294f82394ffep-4 0xF.4484add6b0128p-4 0xF.5dec646f85bap-4 0xF.7583a62852a28p-4 0xF.8b47a9fb902e8p-4 0xF.9f35de0dde328p-4 0 0x1.20c9674ed444cp-4 0x2.4022da9d8f79cp-4 0x3.5c9e3abe77356p-4 0x4.74d10fd336cf4p-4 0x5.875657223080cp-4 0x6.92d049f7a879p-4 0x7.95ea1b4f3609p-4 0x8.8f59aa0da591p-4 0x9.7de125a2080a8p-4 0xA.6050a2f60002p-4 0xB.35879fa959c3p-4 0xB.fc7671ab8bb8p-4 0xC.b41fa15ebff08p-4 0xD.5b992c8b606ap-4 0xD.f20db088aa608p-4 0xE.76bd7a1e63b98p-4 0xE.e8ff79c548adp-4 0xF.48421b0efbf9p-4 0xF.940bfe2304e68p-4 0xF.cbfc926484cd8p-4 0xF.efcc917b99838p-4 0xF.ff4e5a25a8d08p-4 0xF.fa6e2a58df698p-4 0xF.e1323870cfe98p-4 0xF.b3baab441e77p-4 0xF.7241712d4edep-4 0xF.1d19f63ae7428p-4 0xE.b4b0b9e4f3458p-4 0xE.398ac4cf556cp-4 0xD.ac44ff490a028p-4 0xD.0d93696053afp-4 0xC.5e40358a8ba1p-4 0xB.9f2ac703cca08p-4 0xA.d146952eb928p-4 0x9.f599f55f03408p-4 0x9.0d3ccc99f5ad8p-4 0x8.19572af6deca8p-4 0x7.1b1fd265c003p-4 0x6.13daaabce410cp-4 0x5.04d72505d98p-4 0x3.ef6e9017a7006p-4 0x2.d502609ec9572p-4 0x1.b6fa6ec38f663p-4 0x9.6c32baca2ae68p-8 -0x8.a342eda160b6p-8 -0x1.aa7b724495bf1p-4 -0x2.c8a35063b061ep-4 -0x3.e33f2f642be3p-4 -0x4.f8e6fa5bb09b8p-4 -0x6.0838ec13aaaf8p-4 -0x7.0fdb51c98c4a4p-4 -0x8.0e7e43a61f5bp-4 -0x9.02dd50bab06ap-4 -0x9.ebc11c62c1a2p-4 -0xA.c800eafb91ef8p-4 -0xB.96841bf7ffca8p-4 -0xC.56438f6f0ec4p-4 -0xD.064af55d7c9ap-4 -0xD.a5ba04ef3c92p-4 -0xE.33c59a4439cep-4 -0xE.afb8b944453e8p-4 -0xF.18f574386712p-4 -0xF.6ef5b503c3288p-4 0 0xB.c6dd52c3a3428p-8 0x1.787586a5d5b21p-4 0x2.33b12817c49cep-4 0x2.edbb3bca17e62p-4 0x3.a62ee9a597bdcp-4 0x4.5ca835dd945dcp-4 0x5.10c437224dbcp-4 0x5.c2214c3e91678p-4 0x6.705f51037e7c8p-4 0x7.1b1fd265c0028p-4 0x7.c20641affdff4p-4 0x8.64b826aec4c78p-4 0x9.02dd50bab06bp-4 0x9.9c200686472b8p-4 0xA.302d34959951p-4 0xA.beb49a46764f8p-4 0xB.4768f550ce388p-4 0xB.ca002ba7aaf2p-4 0xC.463373a40dd08p-4 0xC.bbbf7a63eba1p-4 0xD.2a6488487a918p-4 0xD.91e6a38009d98p-4 0xD.f20db088aa608p-4 0xE.4aa5909a08fa8p-4 0xE.9b7e3de5fded8p-4 0xE.e46be5a0813p-4 0xF.2546ffc0e72fp-4 0xF.5dec646f85bap-4 0xF.8e3d5f142384p-4 0xF.b61fbefadddb8p-4 0xF.d57de5867eed8p-4 0xF.ec46d1e892928p-4 0xF.fa6e2a58df698p-4 0xF.ffec42c74549p-4 0xF.fcbe2104600ap-4 0xF.f0e57e5ead848p-4 0xF.dc68c6b356db8p-4 0xF.bf5314f31eb7p-4 0xF.99b42d1d5778p-4 0xF.6ba073b424b18p-4 0xF.3530e2aea9d4p-4 0xE.f682fbef23edp-4 0xE.afb8b944453f8p-4 0xE.60f879fe7e2e8p-4 0xE.0a6cee232f2b8p-4 0xD.ac44ff490a028p-4 0xD.46b3b72a2d69p-4 0xC.d9f023f9c3a08p-4 0xC.66353a8c232a8p-4 0xB.ebc1b6619ed98p-4 0xB.6ad7f7a557e7p-4 0xA.e3bddf3280c7p-4 0xA.56bca8b391798p-4 0x9.c420c2eff592p-4 0x9.2c39a65db8878p-4 0x8.8f59aa0da591p-4 0x7.edd5d70934b78p-4 0x7.4805ba3a76d7p-4 0x6.9e4334f6fcc74p-4 0x5.f0ea4c47733a8p-4 0x5.4058f7065c12cp-4 0x4.8ceeeaf0eedd8p-4 0x3.d70d68c5bc6a4p-4 0 0x1.84f8712c130ap-4 0x3.066cdd138c98ap-4 0x4.80e160f5c9ef4p-4 0x5.f0ea4c4773398p-4 0x7.53340aea1827p-4 0x8.a48ad799b6758p-4 0x9.e1e224c0e28b8p-4 0xB.085baa8e966fp-4 0xC.154e09faa2ff8p-4 0xD.064af55d7c9bp-4 0xD.d924d05b6206p-4 0xE.8bf3ba1f1aeep-4 0xF.1d19f63ae7428p-4 0xF.8b47a9fb902e8p-4 0xF.d57de5867eed8p-4 0xF.fb10f1bcb6bfp-4 0xF.fba9dd8dc8b2p-4 0xF.d747472367dd8p-4 0xF.8e3d5f1423848p-4 0xF.21352595e0bf8p-4 0xE.912ae372d2708p-4 0xD.df6be249c0758p-4 0xD.0d93696053afp-4 0xC.1d8705ffcbb78p-4 0xB.117227f6118p-4 0x9.ebc11c62c1a3p-4 0x8.af1b726df15ep-4 0x7.5e5dd6e1b8e34p-4 0x5.fc9374dcd0794p-4 0x4.8ceeeaf0eedd8p-4 0x3.12c2e4f88300ap-4 0x1.917a6bc29b43cp-4 0xC.90fc5f66525ep-12 -0x1.787586a5d5b12p-4 -0x2.fa14f77a59638p-4 -0x4.74d10fd336ce8p-4 -0x5.e53d7984f7ebcp-4 -0x7.4805ba3a76d6p-4 -0x8.99f4e7f712a78p-4 -0x9.d7fd1490285cp-4 -0xA.ff3e5ef2b508p-4 -0xC.0d0d99dabd658p-4 -0xC.fefa7898a4ef8p-4 -0xD.d2d5339ac868p-4 -0xE.86b397ace95b8p-4 -0xF.18f574386712p-4 -0xF.88485e44c7af8p-4 -0xF.d3aabf84528bp-4 -0xF.fa6e2a58df69p-4 -0xF.fc38ed6dc0ef8p-4 -0xF.d906e340eaa6p-4 -0xF.91297bbb1d6d8p-4 -0xF.2546ffc0e72f8p-4 -0xE.9659107077cf8p-4 -0xD.e5aa65869193p-4 -0xD.14d3d02313c2p-4 -0xC.25b888d7c1fep-4 -0xB.1a81d18e0df48p-4 -0x9.f599f55f033f8p-4 -0x8.b9a6b1ef6da6p-4 -0x7.6983173e84374p-4 -0x6.0838ec13aab1p-4 -0x4.98f9a655552dcp-4 0 0x6.487eabb991cb4p-12 0xC.90fc5f66525dp-12 0x1.2d97822f996bcp-8 0x1.921f0fe670071p-8 0x1.f6a65f9a2a3c5p-8 0x2.5b2d61ca12e06p-8 0x2.bfb406f580bcp-8 0x3.243a3f9bd8f08p-8 0x3.88bffc3c915b2p-8 0x3.ed452d5732f94p-8 0x4.51c9c36b5c4c8p-8 0x4.b64daef8c3bf4p-8 0x5.1ad0e07f3a07p-8 0x5.7f53487eac898p-8 0x5.e3d4d77727c0cp-8 0x6.48557de8d99f8p-8 0x6.acd52c5413f28p-8 0x7.1153d3394ec7p-8 0x7.75d163192ace4p-8 0x7.da4dcc7473c04p-8 0x8.3ec8ffcc22cp-8 0x8.a342eda160bfp-8 0x9.07bb867588e3p-8 0x9.6c32baca2ae68p-8 0x9.d0a87b210d7ep-8 0xA.351cb7fc30bc8p-8 0xA.998f61ddd0758p-8 0xA.fe00694866a18p-8 0xB.626fbebeadc2p-8 0xB.c6dd52c3a3428p-8 0xC.2b4915da89e08p-8 0xC.8fb2f886ec0ap-8 0xC.f41aeb4c9e438p-8 0xD.5880deafc18b8p-8 0xD.bce4c334c5bcp-8 0xE.214689606bf18p-8 0xE.85a621b7c8e8p-8 0xE.ea037cc04764p-8 0xF.4e5e8affaa938p-8 0xF.b2b73cfc107p-8 0x1.0170d833bf421p-4 0x1.07b614e463064p-4 0x1.0dfb28ea201e6p-4 0x1.1440134d709b2p-4 0x1.1a84d316d4f8ap-4 0x1.20c9674ed444cp-4 0x1.270dcefdfc45bp-4 0x1.2d52092ce19f6p-4 0x1.339614e41ffa5p-4 0x1.39d9f12c5a299p-4 0x1.401d9d0e3a507p-4 0x1.4661179272096p-4 0x1.4ca45fc1ba8b6p-4 0x1.52e774a4d4d0ap-4 0x1.592a554489bc8p-4 0x1.5f6d00a9aa419p-4 0x1.65af75dd0f87bp-4 0x1.6bf1b3e79b129p-4 0x1.7233b9d236e71p-4 0x1.787586a5d5b21p-4 0x1.7eb7196b72ee4p-4 0x1.84f8712c130ap-4 0x1.8b398cf0c38ep-4 0 0xC.f41aeb4c9e438p-8 0x1.9dfb6eb24a85cp-4 0x2.6ba5aa6881b64p-4 0x3.37b97e5b886ccp-4 0x4.01b1119b952bcp-4 0x4.c907ed8e2eabcp-4 0x5.8d3b54cef9638p-4 0x6.4dca98ef24f5cp-4 0x7.0a376edb3c514p-4 0x7.c20641affdff4p-4 0x8.74be83c7e91d8p-4 0x9.21eafdcc560f8p-4 0x9.c91a1b963f82p-4 0xA.69de36ac4fcp-4 0xB.03cdde2d56fdp-4 0xB.96841bf7ffcbp-4 0xC.21a0b6e26671p-4 0xC.a4c871d62536p-4 0xD.1fa547a77169p-4 0xD.91e6a38009d98p-4 0xD.fb4195b8f62dp-4 0xE.5b7105006d4c8p-4 0xE.b235dbaba6f28p-4 0xE.ff573116df158p-4 0xF.42a26ef8683a8p-4 0xF.7beb728e51ep-4 0xF.ab0ca990e048p-4 0xF.cfe72ad6d964p-4 0xF.ea62ca9b7d72p-4 0xF.fa6e2a58df698p-4 0xF.fffec42c3773p-4 0xF.fb10f1bcb6bfp-4 0xF.eba7eea055df8p-4 0xF.d1cdd63d0bc88p-4 0xF.ad939d27d16c8p-4 0xF.7f110605caf6p-4 0xF.466491f6e1c4p-4 0xF.03b36c9407aa8p-4 0xE.b729538e42a38p-4 0xE.60f879fe7e2e8p-4 0xE.01596778f321p-4 0xD.988ad2f9bdfa8p-4 0xD.26d179c2f4cbp-4 0xC.ac77f24736ebp-4 0xC.29ce7b3e4814p-4 0xB.9f2ac703cca08p-4 0xB.0ce7c362ab81p-4 0xA.73655df1f2f4p-4 0x9.d308452a5d2b8p-4 0x9.2c39a65db8878p-4 0x8.7f66e8bb829bp-4 0x7.cd01658ff4198p-4 0x7.157e1dec8d4d8p-4 0x6.59556deae5238p-4 0x5.9902bdbc0f674p-4 0x4.d50430b860544p-4 0x4.0dda52a4a32acp-4 0x3.4407c363063b2p-4 0x2.7810e14707feap-4 0x1.aa7b724495c03p-4 0xD.bce4c334c5bcp-8 0xC.90fc5f66525ep-12 -0xC.2b4915da89ep-8 0 0x6.acd52c5413f28p-8 0xD.5880deafc18b8p-8 0x1.401d9d0e3a507p-4 0x1.aa7b724495c04p-4 0x2.148f095717e3ap-4 0x2.7e45eafb69126p-4 0x2.e78db00abfc14p-4 0x3.505404b6008a2p-4 0x3.b886abb68032ap-4 0x4.2013817ad9878p-4 0x4.86e87f4f4988cp-4 0x4.ecf3be81052dcp-4 0x5.52237b7bfcef8p-4 0x5.b66618e2832d4p-4 0x6.19aa229e4ba8p-4 0x6.7bde50ea3b628p-4 0x6.dcf18b548189p-4 0x7.3cd2ebb873484p-4 0x7.9b71c12fa5f88p-4 0x7.f8bd92f9c483cp-4 0x8.54a6235a9e858p-4 0x8.af1b726df15ep-4 0x9.080dc0f06d3cp-4 0x9.5f6d92fd79f5p-4 0x9.b52bb2c1418d8p-4 0xA.0939331e8846p-4 0xA.5b877247dc348p-4 0xA.ac081c4ba89b8p-4 0xA.faad2d92bb7cp-4 0xB.4768f550ce388p-4 0xB.922e17e6a4948p-4 0xB.daef913557d78p-4 0xC.21a0b6e26671p-4 0xC.66353a8c232ap-4 0xC.a8a12bee219ap-4 0xC.e8d8faf5406a8p-4 0xD.26d179c2f4cb8p-4 0xD.627fde9f7d638p-4 0xD.9bd9c5daa604p-4 0xD.d2d5339ac869p-4 0xE.07689599b975p-4 0xE.398ac4cf556b8p-4 0xE.6933070960f28p-4 0xE.9659107077cf8p-4 0xE.c0f504f9c5b1p-4 0xE.e8ff79c548adp-4 0xF.0e717668606cp-4 0xF.314476247089p-4 0xF.517269096p-4 0xF.6ef5b503c328p-4 0xF.89c936d68127p-4 0xF.a1e842ffc96e8p-4 0xF.b74ea6893165p-4 0xF.c9f8a7c2d6038p-4 0xF.d9e306e960cc8p-4 0xF.e70afeb6d33d8p-4 0xF.f16e44ddff84p-4 0xF.f90b0a7098f68p-4 0xF.fddffc2fca8a8p-4 0xF.ffec42c74549p-4 0xF.ff2f82f2bc6d8p-4 0xF.fba9dd8dc8b2p-4 0xF.f55bef8e30028p-4 0 0x1.339614e41ffa5p-4 0x2.656f7f28a2d4ep-4 0x3.93d2170494d52p-4 0x4.bd08b6bb00e18p-4 0x5.df65b292dce98p-4 0x6.f94545fff0364p-4 0x8.090ff27ab696p-4 0x9.0d3ccc99f5acp-4 0xA.0453b41a606p-4 0xA.ecef739f1a2ep-4 0xB.c5bfc51905288p-4 0xC.8d8b37ea4ed1p-4 0xD.4330f60770998p-4 0xD.e5aa658691938p-4 0xE.740ca441a267p-4 0xE.ed89db66611ep-4 0xF.517269096p-4 0xF.9f35de0dde328p-4 0xF.d663cef362278p-4 0xF.f6ac765b39e2p-4 0xF.ffe1285aed778p-4 0xF.f1f495f4ec43p-4 0xF.ccfae055ea4b8p-4 0xF.91297bbb1d6dp-4 0xF.3ed6e22b6c28p-4 0xE.d67a1673455c8p-4 0xE.58a9f817dc3fp-4 0xD.c61c693a8274p-4 0xD.1fa547a77169p-4 0xC.66353a8c232a8p-4 0xB.9ad8569004d98p-4 0xA.beb49a4676508p-4 0x9.d308452a5d2b8p-4 0x8.d9280b89b9df8p-4 0x7.d27d29fa5dcacp-4 0x6.c0835b1fd003p-4 0x5.a4c6b2b557d54p-4 0x4.80e160f5c9efp-4 0x3.5679619cdfc8ap-4 0x2.273e19db5eaf4p-4 0xF.4e5e8affaaa2p-8 -0x3.ed452d5732e4cp-8 -0x1.7233b9d236e76p-4 -0x2.a37bf0b2f8be2p-4 -0x3.d0f3a1981fb58p-4 -0x4.f8e6fa5bb09b8p-4 -0x6.19aa229e4ba6cp-4 -0x7.319ba64c7117cp-4 -0x8.3f26d11de081p-4 -0x9.40c5f7a69e5c8p-4 -0xA.3504aaabd078p-4 -0xB.1a81d18e0df38p-4 -0xB.eff1a8bec49b8p-4 -0xC.b41fa15ebfefp-4 -0xD.65f01f50739cp-4 -0xE.046213392aa5p-4 -0xE.8e906e2060ae8p-4 -0xF.03b36c9407aa8p-4 -0xF.6321b77301848p-4 -0xF.ac5158bc4f42p-4 -0xF.ded883010c0bp-4 -0xF.fa6e2a58df69p-4 -0xF.feea6dfbc7a9p-4 0 0x3.88bffc3c915b2p-8 0x7.1153d3394ec7p-8 0xA.998f61ddd0758p-8 0xE.214689606bf18p-8 0x1.1a84d316d4f8ap-4 0x1.52e774a4d4d0ap-4 0x1.8b398cf0c38ep-4 0x1.c3785c79ec2d5p-4 0x1.fba124b07ad85p-4 0x2.33b12817c49cep-4 0x2.6ba5aa6881b64p-4 0x2.a37bf0b2f8be4p-4 0x2.db314181191b4p-4 0x3.12c2e4f883008p-4 0x3.4a2e24fc7b578p-4 0x3.81704d4fc9ec6p-4 0x3.b886abb68032ap-4 0x3.ef6e9017a7002p-4 0x4.26254c9ed1978p-4 0x4.5ca835dd945dcp-4 0x4.92f4a2ecdd9c8p-4 0x4.c907ed8e2eabcp-4 0x4.fedf724cb3e9p-4 0x5.3478909e39da8p-4 0x5.69d0ab03fde34p-4 0x5.9ee5272b58f28p-4 0x5.d3b36e0e428f8p-4 0x6.0838ec13aab1p-4 0x6.3c73112fa8ca4p-4 0x6.705f51037e7c8p-4 0x6.a3fb22fd6c598p-4 0x6.d7440278573p-4 0x7.0a376edb3c514p-4 0x7.3cd2ebb873484p-4 0x7.6f1400ecbb7ep-4 0x7.a0f83abe1444cp-4 0x7.d27d29fa5dca4p-4 0x8.03a06415c17p-4 0x8.345f8348e014p-4 0x8.64b826aec4c78p-4 0x8.94a7f2629a85p-4 0x8.c42c8f9d23728p-4 0x8.f343acd1f03ap-4 0x9.21eafdcc560f8p-4 0x9.50203bcc21fd8p-4 0x9.7de125a2080a8p-4 0x9.ab2b7fcbccd7p-4 0x9.d7fd1490285c8p-4 0xA.0453b41a606p-4 0xA.302d34959951p-4 0xA.5b877247dc348p-4 0xA.86604facd04d8p-4 0xA.b0b5b5902737p-4 0xA.da859327ba24p-4 0xB.03cdde2d56fdp-4 0xB.2c8c92f83c1fp-4 0xB.54bfb4964175p-4 0xB.7c654ce4adba8p-4 0xB.a37b6ca8b6acp-4 0xB.ca002ba7aaf2p-4 0xB.eff1a8bec49bp-4 0xC.154e09faa2ff8p-4 0xC.3a137cae6adep-4 0 0x1.0170d833bf421p-4 0x2.01dd15adf70b6p-4 0x3.00412583ae896p-4 0x3.fb9b835bfdbfp-4 0x4.f2edbe1e851b8p-4 0x5.e53d7984f7eb8p-4 0x6.d1956b8afdd5cp-4 0x7.b70654bbde354p-4 0x8.94a7f2629a85p-4 0x9.6999e9a74ddb8p-4 0xA.3504aaabd0788p-4 0xA.f61a4ac1b83ap-4 0xB.ac1754dcd194p-4 0xC.56438f6f0ec4p-4 0xC.f3f2b6e5a2de8p-4 0xD.84852c0a80ff8p-4 0xE.07689599b975p-4 0xE.7c187467233d8p-4 0xE.e21ea97e5a298p-4 0xF.3913edb54ba2p-4 0xF.80a03a3847698p-4 0xF.b87b21a5bf5b8p-4 0xF.e06c195f821dp-4 0xF.f84ab2c738d68p-4 0xF.fffec42c3773p-4 0xF.f780814130c88p-4 0xF.ded883010c0bp-4 0xF.b61fbefadddb8p-4 0xF.7d7f6e0dd45b8p-4 0xF.3530e2aea9d4p-4 0xE.dd7d4ee0dbc6p-4 0xE.76bd7a1e63bap-4 0xE.01596778f321p-4 0xD.7dc7ec4fabda8p-4 0xC.ec8e3803ead3p-4 0xC.4e3f4d26ea55p-4 0xB.a37b6ca8b6ac8p-4 0xA.ecef739f1a2ep-4 0xA.2b542c48b8238p-4 0x9.5f6d92fd79f58p-4 0x8.8a0a0fc9aaa38p-4 0x7.ac01a57c95894p-4 0x6.c63516fe2b29p-4 0x5.d98d03c9063d4p-4 0x4.e6f8fc6f22bbcp-4 0x3.ef6e9017a7006p-4 0x2.f3e853eb3c24p-4 0x1.f564e56a97319p-4 0xF.4e5e8affaaa2p-8 -0xC.90fc5f665144p-12 -0x1.0dfb28ea201d2p-4 -0x2.0e5408f750622p-4 -0x3.0c981d3656da4p-4 -0x4.07c601ae7f748p-4 -0x4.fedf724cb3e9p-4 -0x5.f0ea4c4773394p-4 -0x6.dcf18b5481888p-4 -0x7.c20641affdfecp-4 -0x8.9f4089f9cb5f8p-4 -0x9.73c071f4750ap-4 -0xA.3eaedd37eeff8p-4 -0xA.ff3e5ef2b508p-4 -0xB.b4ac09dcdacap-4 0 0x9.d0a87b210d7ep-8 0x1.39d9f12c5a299p-4 0x1.d633347858ce4p-4 0x2.71db7619b1a28p-4 0x3.0c981d3656d9ep-4 0x3.a62ee9a597bdcp-4 0x4.3e6609ddccfdcp-4 0x4.d50430b860548p-4 0x5.69d0ab03fde34p-4 0x5.fc9374dcd078cp-4 0x6.8d154ec2bfb94p-4 0x7.1b1fd265c0028p-4 0x7.a67d87205fb68p-4 0x8.2ef9f618dc5bp-4 0x8.b461be012bb2p-4 0x9.3682a66e896f8p-4 0x9.b52bb2c1418d8p-4 0xA.302d34959951p-4 0xA.a758ddb6e5c78p-4 0xB.1a81d18e0df4p-4 0xB.897cb604e8c68p-4 0xB.f41fc3d81b43p-4 0xC.5a42d65152338p-4 0xC.bbbf7a63eba1p-4 0xD.1870fd265fc08p-4 0xD.703479a2f677p-4 0xD.c2e8e5fa96018p-4 0xE.106f1fd4b8d78p-4 0xE.58a9f817dc3e8p-4 0xE.9b7e3de5fded8p-4 0xE.d8d2c8d9061cp-4 0xF.1090827b43728p-4 0xF.42a26ef8683a8p-4 0xF.6ef5b503c328p-4 0xF.9579a4f0ba838p-4 0xF.b61fbefadddb8p-4 0xF.d0dbb8bb30ea8p-4 0xF.e5a381c8a1aap-4 0xF.f46f4781ebaep-4 0xF.fd3977ff7bae8p-4 0xF.fffec42c3773p-4 0xF.fcbe2104600ap-4 0xF.f378c7fa1642p-4 0xF.e432367f5b908p-4 0xF.cef02cb5bbd18p-4 0xF.b3baab441e77p-4 0xF.929bf0538fcf8p-4 0xF.6ba073b424b18p-4 0xF.3ed6e22b6c28p-4 0xF.0c5017ee336c8p-4 0xE.d41f1a47b09d8p-4 0xE.9659107077cf8p-4 0xE.53153b97ec8cp-4 0xE.0a6cee232f2b8p-4 0xD.bc7b8224d1a68p-4 0xD.695e4f10ea89p-4 0xD.11349eb1665dp-4 0xC.b41fa15ebff1p-4 0xC.524261818ea9p-4 0xB.ebc1b6619ed98p-4 0xB.80c436478b73p-4 0xB.117227f6118p-4 0xA.9df57380955fp-4 0 0x1.65af75dd0f87bp-4 0x2.c8a35063b061ap-4 0x4.26254c9ed1978p-4 0x5.7b89cde7a9a4cp-4 0x6.c63516fe2b298p-4 0x8.03a06415c17p-4 0x9.315edbdbcad1p-4 0xA.4d224dcd849cp-4 0xB.54bfb4964175p-4 0xC.463373a40dd08p-4 0xD.1fa547a77169p-4 0xD.df6be249c075p-4 0xE.84102a0b45d68p-4 0xF.0c5017ee336c8p-4 0xF.77212d53584dp-4 0xF.c3b27d38a5d48p-4 0xF.f16e44ddff84p-4 0xF.fffb10b10e81p-4 0xF.ef3c6b4329fe8p-4 0xF.bf5314f31eb7p-4 0xF.709cc3ddf5ee8p-4 0xF.03b36c9407aa8p-4 0xE.796c14f8da068p-4 0xD.d2d5339ac8698p-4 0xD.11349eb1665dp-4 0xC.36050ecd50cap-4 0xB.42f33a17f778p-4 0xA.39da8dcc39a4p-4 0x9.1cc18c4fefecp-4 0x7.edd5d70934b78p-4 0x6.af67ebaf0e60cp-4 0x5.63e69d6ac7f88p-4 0x4.0dda52a4a32acp-4 0x2.afe010ca997c4p-4 0x1.4ca45fc1ba8c6p-4 -0x1.921f0fe6700ccp-8 -0x1.7eb7196b72eep-4 -0x2.e15fb1a1189f2p-4 -0x4.3e6609ddccfc8p-4 -0x5.931f774fc9f18p-4 -0x6.dcf18b5481888p-4 -0x8.19572af6dec98p-4 -0x9.45e57cb6ca5d8p-4 -0xA.6050a2f600018p-4 -0xB.667039cab3ce8p-4 -0xC.56438f6f0ec4p-4 -0xD.2df58f0c41b9p-4 -0xD.ebe05637ca948p-4 -0xE.8e906e2060ae8p-4 -0xF.14c7a21c8cbc8p-4 -0xF.7d7f6e0dd45bp-4 -0xF.c7eaffd720ed8p-4 -0xF.f378c7fa16418p-4 -0xF.ffd3964bc6278p-4 -0xF.ece34093e3c6p-4 -0xF.baccd1d0903cp-4 -0xF.69f241c24e288p-4 -0xE.faf1b54dd2cfp-4 -0xE.6ea4492a7f33p-4 -0xD.c61c693a82748p-4 -0xD.02a3b7cb3ddcp-4 -0xC.25b888d7c1fep-4 -0xB.310af63a75c88p-4 0 0x1.f6a65f9a2a3c5p-8 0x3.ed452d5732f94p-8 0x5.e3d4d77727c0cp-8 0x7.da4dcc7473c04p-8 0x9.d0a87b210d7ep-8 0xB.c6dd52c3a3428p-8 0xD.bce4c334c5bcp-8 0xF.b2b73cfc107p-8 0x1.1a84d316d4f8ap-4 0x1.39d9f12c5a299p-4 0x1.592a554489bc8p-4 0x1.787586a5d5b21p-4 0x1.97bb0caaba56fp-4 0x1.b6fa6ec38f64cp-4 0x1.d633347858ce4p-4 0x1.f564e56a9730ep-4 0x2.148f095717e3ap-4 0x2.33b12817c49cep-4 0x2.52cac9a572a7cp-4 0x2.71db7619b1a28p-4 0x2.90e2b5b099beap-4 0x2.afe010ca997bcp-4 0x2.ced30fee42d7p-4 0x2.edbb3bca17e62p-4 0x3.0c981d3656d9ep-4 0x3.2b693d36c55f2p-4 0x3.4a2e24fc7b578p-4 0x3.68e65de7ace44p-4 0x3.8791718973baep-4 0x3.a62ee9a597bdcp-4 0x3.c4be503456d08p-4 0x3.e33f2f642be34p-4 0x4.01b1119b952bcp-4 0x4.2013817ad9878p-4 0x4.3e6609ddccfdcp-4 0x4.5ca835dd945dcp-4 0x4.7ad990d267eecp-4 0x4.98f9a655552e8p-4 0x4.b7080241ff944p-4 0x4.d50430b860548p-4 0x4.f2edbe1e851b8p-4 0x5.10c437224dbcp-4 0x5.2e8728bb28c7p-4 0x5.4c36202bcf09p-4 0x5.69d0ab03fde34p-4 0x5.875657223080cp-4 0x5.a4c6b2b557d44p-4 0x5.c2214c3e91678p-4 0x5.df65b292dce98p-4 0x5.fc9374dcd078cp-4 0x6.19aa229e4ba8p-4 0x6.36a94bb2292bcp-4 0x6.5390804def38cp-4 0x6.705f51037e7c8p-4 0x6.8d154ec2bfb94p-4 0x6.a9b20adb4ff24p-4 0x6.c63516fe2b298p-4 0x6.e29e053f55a4cp-4 0x6.feec681783b7p-4 0x7.1b1fd265c0028p-4 0x7.3737d77110338p-4 0x7.53340aea1827p-4 0x7.6f1400ecbb7ep-4 0 0xE.85a621b7c8e8p-8 0x1.cff533b307dc1p-4 0x2.b61182325c702p-4 0x3.99f196625650cp-4 0x4.7ad990d267eecp-4 0x5.581004bd19edp-4 0x6.30de90e7e213cp-4 0x7.0492760047b9cp-4 0x7.d27d29fa5dca4p-4 0x8.99f4e7f712a7p-4 0x9.5a553c3bb262p-4 0xA.12ff8bc735d88p-4 0xA.c35b9715967e8p-4 0xB.6ad7f7a557e6p-4 0xC.08ea97d7ca6ep-4 0xC.9d1124c931fd8p-4 0xD.26d179c2f4cb8p-4 0xD.a5ba04ef3c928p-4 0xE.196224fb0418p-4 0xE.816a7f595ec9p-4 0xE.dd7d4ee0dbc6p-4 0xF.2d4eaa8233e98p-4 0xF.709cc3ddf5eep-4 0xF.a7301d8597968p-4 0xF.d0dbb8bb30ea8p-4 0xF.ed7d3a8a29c6p-4 0xF.fcfd081a441b8p-4 0xF.ff4e5a25a8d08p-4 0xF.f46f4781ebaep-4 0xF.dc68c6b356db8p-4 0xF.b74ea6893165p-4 0xF.853f7dc9186b8p-4 0xF.466491f6e1c4p-4 0xE.faf1b54dd2cep-4 0xE.a3251c073921p-4 0xE.3f4729119e7ap-4 0xD.cfaa3262dffep-4 0xD.54aa3d165cc78p-4 0xC.ceacb18f32ea8p-4 0xC.3e2007dd176p-4 0xB.a37b6ca8b6ac8p-4 0xA.ff3e5ef2b5088p-4 0xA.51f046f64f6b8p-4 0x9.9c200686472bp-4 0x8.de63834022348p-4 0x8.19572af6deca8p-4 0x7.4d9d72bafe598p-4 0x6.7bde50ea3b62cp-4 0x5.a4c6b2b557d54p-4 0x4.c907ed8e2eacp-4 0x3.e9572cf393edp-4 0x3.066cdd138c996p-4 0x2.210412bf0415cp-4 0x1.39d9f12c5a2a7p-4 0x5.1ad0e07f3a06cp-8 -0x9.6c32baca2ad48p-8 -0x1.7eb7196b72eep-4 -0x2.656f7f28a2d38p-4 -0x3.4a2e24fc7b572p-4 -0x4.2c3673f6f6e48p-4 -0x5.0ace119b8a49p-4 -0x5.e53d7984f7ebcp-4 -0x6.bad094b281eap-4 0 0x8.3ec8ffcc22cp-8 0x1.07b614e463064p-4 0x1.8b398cf0c38ep-4 0x2.0e5408f75063ap-4 0x2.90e2b5b099beap-4 0x3.12c2e4f883008p-4 0x3.93d2170494d52p-4 0x4.13ee038dff6b8p-4 0x4.92f4a2ecdd9c8p-4 0x5.10c437224dbcp-4 0x5.8d3b54cef9638p-4 0x6.0838ec13aab1p-4 0x6.819c51599355cp-4 0x6.f94545fff0364p-4 0x7.6f1400ecbb7ep-4 0x7.e2e936fe26ae8p-4 0x8.54a6235a9e858p-4 0x8.c42c8f9d23728p-4 0x9.315edbdbcad1p-4 0x9.9c200686472b8p-4 0xA.0453b41a606p-4 0xA.69de36ac4fcp-4 0xA.cca49540ffdep-4 0xB.2c8c92f83c1fp-4 0xB.897cb604e8c68p-4 0xB.e35c4e7169998p-4 0xC.3a137cae6adep-4 0xC.8d8b37ea4ed1p-4 0xC.ddad542f904cp-4 0xD.2a6488487a918p-4 0xD.739c7366a5b3p-4 0xD.b941a28cb71fp-4 0xD.fb4195b8f62dp-4 0xE.398ac4cf556b8p-4 0xE.740ca441a267p-4 0xE.aab7a9749f588p-4 0xE.dd7d4ee0dbc6p-4 0xF.0c5017ee336c8p-4 0xF.37239488ed138p-4 0xF.5dec646f85bap-4 0xF.80a03a3847698p-4 0xF.9f35de0dde328p-4 0xF.b9a53022313c8p-4 0xF.cfe72ad6d964p-4 0xF.e1f5e49aa2a6p-4 0xF.efcc917b99838p-4 0xF.f967846d39908p-4 0xF.fec4304266868p-4 0xF.ffe1285aed778p-4 0xF.fcbe2104600ap-4 0xF.f55bef8e30028p-4 0xF.e9bc8a1105c2p-4 0xF.d9e306e960cc8p-4 0xF.c5d39be5a5bcp-4 0xF.ad939d27d16c8p-4 0xF.91297bbb1d6dp-4 0xF.709cc3ddf5ee8p-4 0xF.4bf61b00b5988p-4 0xF.233f3d79af918p-4 0xE.f682fbef23edp-4 0xE.c5cd3877ce5a8p-4 0xE.912ae372d2708p-4 0xE.58a9f817dc3fp-4 0 0x1.4ca45fc1ba8b6p-4 0x2.97162fef3f51p-4 0x3.dd26985a00d8ep-4 0x5.1cae2955c415p-4 0x6.5390804def38cp-4 0x7.7fbfd9aa50778p-4 0x8.9f4089f9cb608p-4 0x9.b02c58832cf98p-4 0xA.b0b5b5902737p-4 0xB.9f2ac703cca1p-4 0xC.79f846146cd58p-4 0xD.3fac294ff34e8p-4 0xD.eef816695cc1p-4 0xE.86b397ace95c8p-4 0xF.05de115ec1a4p-4 0xF.6ba073b424b18p-4 0xF.b74ea6893165p-4 0xF.e868ac6c30438p-4 0xF.fe9b7b122806p-4 0xF.f9c187c6abaep-4 0xF.d9e306e960cc8p-4 0xF.9f35de0dde328p-4 0xF.4a1d48d55a5ap-4 0xE.db29311c504d8p-4 0xE.53153b97ec8cp-4 0xD.b2c78a7ede24p-4 0xC.fb4f38563ade8p-4 0xC.2de28d74ac668p-4 0xB.4bdcf3434a0ep-4 0xA.56bca8b391798p-4 0x9.50203bcc21fe8p-4 0x8.39c3cc917ff7p-4 0x7.157e1dec8d4d8p-4 0x5.e53d7984f7eccp-4 0x4.ab046bd20d5d4p-4 0x3.68e65de7ace48p-4 0x2.210412bf0415cp-4 0xD.5880deafc19fp-8 -0x7.75d163192ac24p-8 -0x1.c3785c79ec2d1p-4 -0x3.0c981d3656da4p-4 -0x4.508fbbf1a4dccp-4 -0x5.8d3b54cef962cp-4 -0x6.c0835b1fd002p-4 -0x7.e860231b3df88p-4 -0x9.02dd50bab06ap-4 -0xA.0e1d25edd513p-4 -0xB.085baa8e966fp-4 -0xB.eff1a8bec49b8p-4 -0xC.c35778a2bacap-4 -0xD.812796be9254p-4 -0xE.28210095b4828p-4 -0xE.b729538e42a38p-4 -0xF.2d4eaa8233e9p-4 -0xF.89c936d681278p-4 -0xF.cbfc926484cdp-4 -0xF.f378c7fa16418p-4 -0xF.fffb10b10e81p-4 -0xF.f16e44ddff84p-4 -0xF.c7eaffd720eep-4 -0xF.83b77656f07dp-4 -0xF.2546ffc0e72f8p-4 -0xE.ad3953110f39p-4 0 0x5.1ad0e07f3a07p-8 0xA.351cb7fc30bc8p-8 0xF.4e5e8affaa938p-8 0x1.4661179272096p-4 0x1.97bb0caaba56fp-4 0x1.e8eb7fde4aa3ep-4 0x2.39ea2d4c540eep-4 0x2.8aaed62527cb4p-4 0x2.db314181191b4p-4 0x3.2b693d36c55f2p-4 0x3.7b4e9eb0ac66p-4 0x3.cad943c203436p-4 0x4.1a01137aac008p-4 0x4.68bdfefa3c90cp-4 0x4.b7080241ff944p-4 0x5.04d72505d9808p-4 0x5.52237b7bfcef8p-4 0x5.9ee5272b58f28p-4 0x5.eb1457b8ac5c8p-4 0x6.36a94bb2292bcp-4 0x6.819c51599355cp-4 0x6.cbe5c76cc65c8p-4 0x7.157e1dec8d4dcp-4 0x7.5e5dd6e1b8e24p-4 0x7.a67d87205fb68p-4 0x7.edd5d70934b78p-4 0x8.345f8348e014p-4 0x8.7a135d95473e8p-4 0x8.beea4d68b0b08p-4 0x9.02dd50bab06bp-4 0x9.45e57cb6ca5dp-4 0x9.87fbfe70b81a8p-4 0x9.c91a1b963f82p-4 0xA.0939331e8846p-4 0xA.4852bdf6de6f8p-4 0xA.86604facd04d8p-4 0xA.c35b9715967e8p-4 0xA.ff3e5ef2b5078p-4 0xB.3a028e93c4b6p-4 0xB.73a22a755457p-4 0xB.ac1754dcd194p-4 0xB.e35c4e7169998p-4 0xC.196b76d1d1fp-4 0xC.4e3f4d26ea55p-4 0xC.81d270b328998p-4 0xC.b41fa15ebff08p-4 0xC.e521c040756d8p-4 0xD.14d3d02313c1p-4 0xD.4330f60770998p-4 0xD.703479a2f677p-4 0xD.9bd9c5daa604p-4 0xD.c61c693a82748p-4 0xD.eef816695cc1p-4 0xE.1668a498f1f88p-4 0xE.3c6a0ff25134p-4 0xE.60f879fe7e2ep-4 0xE.84102a0b45d68p-4 0xE.a5ad8d8c3a92p-4 0xE.c5cd3877ce5ap-4 0xE.e46be5a0813p-4 0xF.0186770a1adcp-4 0xF.1d19f63ae7428p-4 0xF.37239488ed138p-4 0 0x1.1a84d316d4f8ap-4 0x2.33b12817c49cep-4 0x3.4a2e24fc7b578p-4 0x4.5ca835dd945dcp-4 0x5.69d0ab03fde34p-4 0x6.705f51037e7c8p-4 0x7.6f1400ecbb7ep-4 0x8.64b826aec4c78p-4 0x9.50203bcc21fd8p-4 0xA.302d34959951p-4 0xB.03cdde2d56fdp-4 0xB.ca002ba7aaf2p-4 0xC.81d270b328998p-4 0xD.2a6488487a918p-4 0xD.c2e8e5fa96018p-4 0xE.4aa5909a08fa8p-4 0xE.c0f504f9c5b1p-4 0xF.2546ffc0e72fp-4 0xF.77212d53584dp-4 0xF.b61fbefadddb8p-4 0xF.e1f5e49aa2a6p-4 0xF.fa6e2a58df698p-4 0xF.ff6ab9cc695b8p-4 0xF.f0e57e5ead848p-4 0xF.cef02cb5bbd18p-4 0xF.99b42d1d5778p-4 0xF.5172690960008p-4 0xE.f682fbef23edp-4 0xE.8954c7d62086p-4 0xE.0a6cee232f2b8p-4 0xD.7a662d42fdbap-4 0xC.d9f023f9c3a08p-4 0xC.29ce7b3e4814p-4 0xB.6ad7f7a557e7p-4 0xA.9df57380955fp-4 0x9.c420c2eff592p-4 0x8.de63834022348p-4 0x7.edd5d70934b78p-4 0x6.f39d1098b7bdp-4 0x5.f0ea4c47733a8p-4 0x4.e6f8fc6f22bbcp-4 0x3.d70d68c5bc6a4p-4 0x2.c27322f34dd34p-4 0x1.aa7b724495c03p-4 0x9.07bb867588f78p-8 -0x8.a342eda160b6p-8 -0x1.a43b90e27f3c7p-4 -0x2.bc42889167f7ap-4 -0x3.d0f3a1981fb58p-4 -0x4.e0fd78d4edaacp-4 -0x5.eb1457b8ac5b8p-4 -0x6.edf3c8c12f3fcp-4 -0x7.e860231b3df88p-4 -0x8.d9280b89b9de8p-4 -0x9.bf25e8bc97f08p-4 -0xA.99414951aacbp-4 -0xB.667039cab3ce8p-4 -0xC.25b888d7c1fc8p-4 -0xC.d630f86a71238p-4 -0xD.77025a1e0a3a8p-4 -0xE.07689599b9738p-4 -0xE.86b397ace95b8p-4 -0xE.f448290232e68p-4 0 0xB.626fbebeadc2p-8 0x1.6bf1b3e79b129p-4 0x2.210412bf0416p-4 0x2.d502609ec9564p-4 0x3.8791718973baep-4 0x4.3856d385d2734p-4 0x4.e6f8fc6f22bbcp-4 0x5.931f774fc9f18p-4 0x6.3c73112fa8ca4p-4 0x6.e29e053f55a4cp-4 0x7.854c2849de7dp-4 0x8.242b1357110dp-4 0x8.beea4d68b0b08p-4 0x9.553b743d75acp-4 0x9.e6d26405303bp-4 0xA.73655df1f2f48p-4 0xA.faad2d92bb7cp-4 0xB.7c654ce4adba8p-4 0xB.f84c07089cbcp-4 0xC.6e22998b4c66p-4 0xC.ddad542f904cp-4 0xD.46b3b72a2d69p-4 0xD.a9008fc02e488p-4 0xE.046213392aa48p-4 0xE.58a9f817dc3e8p-4 0xE.a5ad8d8c3a92p-4 0xE.eb45d1133d128p-4 0xF.294f82394ffep-4 0xF.5fab347579778p-4 0xF.8e3d5f142384p-4 0xF.b4ee6b297aefp-4 0xF.d3aabf84528b8p-4 0xF.ea62ca9b7d72p-4 0xF.f90b0a7098f68p-4 0xF.ff9c126447b78p-4 0xF.fe128ef8e9fcp-4 0xF.f46f4781ebaep-4 0xF.e2b71dbecd7bp-4 0xF.c8f30b621c49p-4 0xF.a7301d8597968p-4 0xF.7d7f6e0dd45b8p-4 0xF.4bf61b00b5988p-4 0xF.12ad3bd31ddc8p-4 0xE.d1c1d4b344c4p-4 0xE.8954c7d62086p-4 0xE.398ac4cf556cp-4 0xD.e28c35fc1b0ep-4 0xD.84852c0a81008p-4 0xD.1fa547a77169p-4 0xC.b41fa15ebff1p-4 0xC.422aafb97d35p-4 0xB.ca002ba7aaf3p-4 0xB.4bdcf3434a0ep-4 0xA.c800eafb91fp-4 0xA.3eaedd37efp-4 0x9.b02c58832cf98p-4 0x9.1cc18c4fefecp-4 0x8.84b9246854ab8p-4 0x7.e860231b3df98p-4 0x7.4805ba3a76d7p-4 0x6.a3fb22fd6c5a8p-4 0x5.fc9374dcd0794p-4 0x5.52237b7bfcf08p-4 0 0x1.7eb7196b72ee4p-4 0x2.fa14f77a59636p-4 0x4.6ec7dee6652p-4 0x5.d98d03c9063d8p-4 0x7.3737d77110338p-4 0x8.84b9246854abp-4 0x9.bf25e8bc97f1p-4 0xA.e3bddf3280c6p-4 0xB.eff1a8bec49bp-4 0xC.e16888783ae1p-4 0xD.b605a52ad60bp-4 0xE.6becc4c5997bp-4 0xF.0186770a1adcp-4 0xF.7583a62852a28p-4 0xF.c6e0854a9c068p-4 0xF.f4e6d680c41dp-4 0xF.ff2f82f2bc6d8p-4 0xF.e5a381c8a1aap-4 0xF.a87c0bc2e35c8p-4 0xF.48421b0efbf9p-4 0xE.c5cd3877ce5a8p-4 0xE.224198a0e0028p-4 0xD.5f0d8d85c6d68p-4 0xC.7de651f7ca07p-4 0xB.80c436478b73p-4 0xA.69de36ac4fcp-4 0x9.3ba5054b0b09p-4 0x7.f8bd92f9c4838p-4 0x6.a3fb22fd6c5a8p-4 0x5.4058f7065c12cp-4 0x3.d0f3a1981fb68p-4 0x2.59020dd1cc278p-4 0xD.bce4c334c5bcp-8 -0xA.351cb7fc30c2p-8 -0x2.210412bf0414ap-4 -0x3.99f19662564fcp-4 -0x5.0ace119b8a49p-4 -0x6.705f51037e7cp-4 -0x7.c7846d2ef0d7p-4 -0x9.0d3ccc99f5ac8p-4 -0xA.3eaedd37eeff8p-4 -0xB.592e7697f14dp-4 -0xC.5a42d65152348p-4 -0xD.3fac294ff34dp-4 -0xE.07689599b9738p-4 -0xE.afb8b944453e8p-4 -0xF.37239488ed13p-4 -0xF.9c79d63272c4p-4 -0xF.ded883010c0bp-4 -0xF.fdaaf212fed7p-4 -0xF.f8ac19df0cb28p-4 -0xF.cfe72ad6d964p-4 -0xF.83b77656f07dp-4 -0xF.14c7a21c8cbdp-4 -0xE.84102a0b45d6p-4 -0xD.d2d5339ac8688p-4 -0xD.02a3b7cb3ddcp-4 -0xC.154e09faa301p-4 -0xB.0ce7c362ab828p-4 -0x9.ebc11c62c1a3p-4 -0x8.b461be012bb38p-4 -0x7.6983173e84374p-4 -0x6.0e0a42ecd673p-4 0 0x1.2d97822f996bcp-8 0x2.5b2d61ca12e06p-8 0x3.88bffc3c915b2p-8 0x4.b64daef8c3bf4p-8 0x5.e3d4d77727c0cp-8 0x7.1153d3394ec7p-8 0x8.3ec8ffcc22cp-8 0x9.6c32baca2ae68p-8 0xA.998f61ddd0758p-8 0xB.c6dd52c3a3428p-8 0xC.f41aeb4c9e438p-8 0xE.214689606bf18p-8 0xF.4e5e8affaa938p-8 0x1.07b614e463064p-4 0x1.1a84d316d4f8ap-4 0x1.2d52092ce19f6p-4 0x1.401d9d0e3a507p-4 0x1.52e774a4d4d0ap-4 0x1.65af75dd0f87bp-4 0x1.787586a5d5b21p-4 0x1.8b398cf0c38ep-4 0x1.9dfb6eb24a85cp-4 0x1.b0bb11e1d5559p-4 0x1.c3785c79ec2d5p-4 0x1.d633347858ce4p-4 0x1.e8eb7fde4aa3ep-4 0x1.fba124b07ad85p-4 0x2.0e5408f75063ap-4 0x2.210412bf0416p-4 0x2.33b12817c49cep-4 0x2.465b2f15da826p-4 0x2.59020dd1cc274p-4 0x2.6ba5aa6881b64p-4 0x2.7e45eafb69126p-4 0x2.90e2b5b099beap-4 0x2.a37bf0b2f8be4p-4 0x2.b61182325c702p-4 0x2.c8a35063b061ap-4 0x2.db314181191b4p-4 0x2.edbb3bca17e62p-4 0x3.00412583ae896p-4 0x3.12c2e4f883008p-4 0x3.254060790329ep-4 0x3.37b97e5b886ccp-4 0x3.4a2e24fc7b578p-4 0x3.5c9e3abe77356p-4 0x3.6f09a60a6d9b4p-4 0x3.81704d4fc9ec6p-4 0x3.93d2170494d52p-4 0x3.a62ee9a597bdcp-4 0x3.b886abb68032ap-4 0x3.cad943c203436p-4 0x3.dd26985a00d8ep-4 0x3.ef6e9017a7002p-4 0x4.01b1119b952bcp-4 0x4.13ee038dff6b8p-4 0x4.26254c9ed1978p-4 0x4.3856d385d2734p-4 0x4.4a827f02c6c48p-4 0x4.5ca835dd945dcp-4 0x4.6ec7dee6652p-4 0x4.80e160f5c9ef4p-4 0x4.92f4a2ecdd9c8p-4 0 0xD.bce4c334c5bcp-8 0x1.b6fa6ec38f64cp-4 0x2.90e2b5b099beap-4 0x3.68e65de7ace44p-4 0x4.3e6609ddccfdcp-4 0x5.10c437224dbcp-4 0x5.df65b292dce98p-4 0x6.a9b20adb4ff24p-4 0x7.6f1400ecbb7ep-4 0x8.2ef9f618dc5bp-4 0x8.e8d657809661p-4 0x9.9c200686472b8p-4 0xA.4852bdf6de6f8p-4 0xA.ecef739f1a2ep-4 0xB.897cb604e8c68p-4 0xC.1d8705ffcbb7p-4 0xC.a8a12bee219ap-4 0xD.2a6488487a918p-4 0xD.a2715f5785308p-4 0xE.106f1fd4b8d78p-4 0xE.740ca441a267p-4 0xE.cd006ec59ea3p-4 0xF.1b08df65d7b48p-4 0xF.5dec646f85bap-4 0xF.9579a4f0ba838p-4 0xF.c187a5206306p-4 0xF.e1f5e49aa2a6p-4 0xF.f6ac765b39e2p-4 0xF.ff9c126447b78p-4 0xF.fcbe2104600ap-4 0xF.ee14bfb3a5d48p-4 0xF.d3aabf84528b8p-4 0xF.ad939d27d16c8p-4 0xF.7beb728e51ep-4 0xF.3ed6e22b6c28p-4 0xE.f682fbef23edp-4 0xE.a3251c073921p-4 0xE.44fac3814e098p-4 0xD.dc496aeaed6bp-4 0xD.695e4f10ea89p-4 0xC.ec8e3803ead3p-4 0xC.66353a8c232a8p-4 0xB.d6b6743a6ddb8p-4 0xB.3e7bc248d7878p-4 0xA.9df57380955fp-4 0x9.f599f55f03408p-4 0x9.45e57cb6ca5e8p-4 0x8.8f59aa0da591p-4 0x7.d27d29fa5dcacp-4 0x7.0fdb51c98c4b4p-4 0x6.4803b8b26fa58p-4 0x5.7b89cde7a9a5p-4 0x4.ab046bd20d5d4p-4 0x3.d70d68c5bc6a4p-4 0x3.00412583ae894p-4 0x2.273e19db5eaf4p-4 0x1.4ca45fc1ba8c6p-4 0x7.1153d3394ec14p-8 -0x6.acd52c5413ef4p-8 -0x1.4661179272089p-4 -0x2.210412bf0414ap-4 -0x2.fa14f77a59638p-4 -0x3.d0f3a1981fb58p-4 0 0x7.75d163192ace4p-8 0xE.ea037cc04764p-8 0x1.65af75dd0f87bp-4 0x1.dc70ecbae9fc8p-4 0x2.52cac9a572a7cp-4 0x2.c8a35063b061ap-4 0x3.3de0e0dc6b46ap-4 0x3.b269fca8a8622p-4 0x4.26254c9ed1978p-4 0x4.98f9a655552e8p-4 0x5.0ace119b8a4ap-4 0x5.7b89cde7a9a4cp-4 0x5.eb1457b8ac5c8p-4 0x6.59556deae523cp-4 0x6.c63516fe2b298p-4 0x7.319ba64c71174p-4 0x7.9b71c12fa5f88p-4 0x8.03a06415c17p-4 0x8.6a10e781e0958p-4 0x8.cead04f95cdcp-4 0x9.315edbdbcad1p-4 0x9.9210f624d31p-4 0x9.f0ae4d16dc91p-4 0xA.4d224dcd849cp-4 0xA.a758ddb6e5c78p-4 0xA.ff3e5ef2b5078p-4 0xB.54bfb4964175p-4 0xB.a7ca46d469468p-4 0xB.f84c07089cbcp-4 0xC.463373a40dd08p-4 0xC.916f9bfc3235p-4 0xC.d9f023f9c3ap-4 0xD.1fa547a77169p-4 0xD.627fde9f7d638p-4 0xD.a2715f5785308p-4 0xD.df6be249c075p-4 0xE.196224fb0418p-4 0xE.50478cdce224p-4 0xE.84102a0b45d68p-4 0xE.b4b0b9e4f3458p-4 0xE.e21ea97e5a298p-4 0xF.0c5017ee336c8p-4 0xF.333bd873698fp-4 0xF.56d97473d447p-4 0xF.77212d53584dp-4 0xF.940bfe2304e68p-4 0xF.ad939d27d16c8p-4 0xF.c3b27d38a5d48p-4 0xF.d663cef362278p-4 0xF.e5a381c8a1aap-4 0xF.f16e44ddff84p-4 0xF.f9c187c6abaep-4 0xF.fe9b7b122806p-4 0xF.fffb10b10e81p-4 0xF.fddffc2fca8a8p-4 0xF.f84ab2c738d68p-4 0xF.ef3c6b4329fe8p-4 0xF.e2b71dbecd7bp-4 0xF.d2bd833713aap-4 0xF.bf5314f31eb7p-4 0xF.a87c0bc2e35c8p-4 0xF.8e3d5f1423848p-4 0xF.709cc3ddf5ee8p-4 0 0x1.401d9d0e3a507p-4 0x2.7e45eafb69126p-4 0x3.b886abb68032ap-4 0x4.ecf3be81052dcp-4 0x6.19aa229e4ba8p-4 0x7.3cd2ebb873484p-4 0x8.54a6235a9e858p-4 0x9.5f6d92fd79f5p-4 0xA.5b877247dc348p-4 0xB.4768f550ce388p-4 0xC.21a0b6e26671p-4 0xC.e8d8faf5406a8p-4 0xD.9bd9c5daa604p-4 0xE.398ac4cf556b8p-4 0xE.c0f504f9c5b1p-4 0xF.314476247089p-4 0xF.89c936d68127p-4 0xF.c9f8a7c2d6038p-4 0xF.f16e44ddff84p-4 0xF.ffec42c74549p-4 0xF.f55bef8e30028p-4 0xF.d1cdd63d0bc88p-4 0xF.9579a4f0ba838p-4 0xF.40bdd5a668868p-4 0xE.d41f1a47b09d8p-4 0xE.50478cdce225p-4 0xD.b605a52ad60bp-4 0xD.064af55d7c9cp-4 0xC.422aafb97d35p-4 0xB.6ad7f7a557e7p-4 0xA.81a400acef698p-4 0x9.87fbfe70b81bp-4 0x8.7f66e8bb829bp-4 0x7.6983173e8436cp-4 0x6.4803b8b26fa58p-4 0x5.1cae2955c4158p-4 0x3.e9572cf393edp-4 0x2.afe010ca997c4p-4 0x1.7233b9d236e87p-4 0x3.243a3f9bd8f66p-8 -0x1.0dfb28ea201d2p-4 -0x2.4c9329bfa680ep-4 -0x3.8791718973b9cp-4 -0x4.bd08b6bb00e18p-4 -0x5.eb1457b8ac5b8p-4 -0x7.0fdb51c98c4a4p-4 -0x8.299325d682408p-4 -0x9.3682a66e896f8p-4 -0xA.3504aaabd078p-4 -0xB.238aa1bfa9ad8p-4 -0xC.009f031c73cap-4 -0xC.cae7976c069p-4 -0xD.812796be9254p-4 -0xE.224198a0e002p-4 -0xE.ad3953110f388p-4 -0xF.21352595e0be8p-4 -0xF.7d7f6e0dd45bp-4 -0xF.c187a5206306p-4 -0xF.ece34093e3c58p-4 -0xF.ff4e5a25a8d08p-4 -0xF.f8ac19df0cb28p-4 -0xF.d906e340eaa6p-4 -0xF.a09044fec56e8p-4 0 0x4.51c9c36b5c4c8p-8 0x8.a342eda160bfp-8 0xC.f41aeb4c9e438p-8 0x1.1440134d709b2p-4 0x1.592a554489bc8p-4 0x1.9dfb6eb24a85cp-4 0x1.e2ae5b8457f77p-4 0x2.273e19db5eaecp-4 0x2.6ba5aa6881b64p-4 0x2.afe010ca997bcp-4 0x2.f3e853eb3c23ap-4 0x3.37b97e5b886ccp-4 0x3.7b4e9eb0ac66p-4 0x3.bea2c7e021334p-4 0x4.01b1119b952bcp-4 0x4.447498ac7d9dcp-4 0x4.86e87f4f4988cp-4 0x4.c907ed8e2eabcp-4 0x5.0ace119b8a4ap-4 0x5.4c36202bcf09p-4 0x5.8d3b54cef9638p-4 0x5.cdd8f24984248p-4 0x6.0e0a42ecd672p-4 0x6.4dca98ef24f5cp-4 0x6.8d154ec2bfb94p-4 0x6.cbe5c76cc65c8p-4 0x7.0a376edb3c514p-4 0x7.4805ba3a76d6cp-4 0x7.854c2849de7dp-4 0x7.c20641affdff4p-4 0x7.fe2f994dd8578p-4 0x8.39c3cc917ff68p-4 0x8.74be83c7e91d8p-4 0x8.af1b726df15ep-4 0x8.e8d657809661p-4 0x9.21eafdcc560f8p-4 0x9.5a553c3bb262p-4 0x9.9210f624d31p-4 0x9.c91a1b963f82p-4 0x9.ff6ca9a2ab6ap-4 0xA.3504aaabd0788p-4 0xA.69de36ac4fcp-4 0xA.9df57380955fp-4 0xA.d146952eb928p-4 0xB.03cdde2d56fdp-4 0xB.35879fa959c3p-4 0xB.667039cab3cfp-4 0xB.96841bf7ffcbp-4 0xB.c5bfc51905288p-4 0xB.f41fc3d81b43p-4 0xC.21a0b6e26671p-4 0xC.4e3f4d26ea55p-4 0xC.79f846146cd58p-4 0xC.a4c871d62536p-4 0xC.ceacb18f32eap-4 0xC.f7a1f794d7cap-4 0xD.1fa547a77169p-4 0xD.46b3b72a2d69p-4 0xD.6cca6d5974bcp-4 0xD.91e6a38009d98p-4 0xD.b605a52ad60bp-4 0xD.d924d05b6206p-4 0xD.fb4195b8f62dp-4 0 0x1.0dfb28ea201e6p-4 0x2.1ac9b7964cf0cp-4 0x3.254060790329ep-4 0x4.2c3673f6f6e4p-4 0x5.2e8728bb28c7p-4 0x6.2b12e1b57b51p-4 0x7.20c06e56d0308p-4 0x8.0e7e43a61f5b8p-4 0x8.f343acd1f03ap-4 0x9.ce11f1eb18148p-4 0xA.9df57380955fp-4 0xB.6206b9e0c13a8p-4 0xC.196b76d1d1fp-4 0xC.c35778a2bac98p-4 0xD.5f0d8d85c6d6p-4 0xD.ebe05637ca948p-4 0xE.6933070960f28p-4 0xE.d67a1673455c8p-4 0xF.333bd873698fp-4 0xF.7f110605caf6p-4 0xF.b9a53022313c8p-4 0xF.e2b71dbecd7bp-4 0xF.fa19146f0dbb8p-4 0xF.ffb10b4dc96d8p-4 0xF.f378c7fa1642p-4 0xF.d57de5867eeep-4 0xF.a5e1c552e34ap-4 0xF.64d969e1dfc2p-4 0xF.12ad3bd31ddc8p-4 0xE.afb8b944453f8p-4 0xE.3c6a0ff251338p-4 0xD.b941a28cb71fp-4 0xD.26d179c2f4cbp-4 0xC.85bca1abaf7fp-4 0xB.d6b6743a6ddb8p-4 0xB.1a81d18e0df4p-4 0xA.51f046f64f6b8p-4 0x9.7de125a2080b8p-4 0x8.9f4089f9cb608p-4 0x7.b70654bbde36p-4 0x6.c63516fe2b29p-4 0x5.cdd8f2498424cp-4 0x4.cf066e0ebc82cp-4 0x3.cad943c203434p-4 0x2.c27322f34dd34p-4 0x1.b6fa6ec38f663p-4 0xA.998f61ddd078p-8 -0x6.48557de8d9908p-8 -0x1.7233b9d236e76p-4 -0x2.7e45eafb6911ep-4 -0x3.8791718973b9cp-4 -0x4.8ceeeaf0eedc4p-4 -0x5.8d3b54cef962cp-4 -0x6.875950ed42ae8p-4 -0x7.7a3262fe1af5p-4 -0x8.64b826aec4c68p-4 -0x9.45e57cb6ca5d8p-4 -0xA.1cbfad9521bf8p-4 -0xA.e85780b768e98p-4 -0xB.a7ca46d469468p-4 -0xC.5a42d65152348p-4 -0xC.fefa7898a4ef8p-4 -0xD.9539c75a8f998p-4 0 0xA.998f61ddd0758p-8 0x1.52e774a4d4d0ap-4 0x1.fba124b07ad85p-4 0x2.a37bf0b2f8be4p-4 0x3.4a2e24fc7b578p-4 0x3.ef6e9017a7002p-4 0x4.92f4a2ecdd9c8p-4 0x5.3478909e39da8p-4 0x5.d3b36e0e428f8p-4 0x6.705f51037e7c8p-4 0x7.0a376edb3c514p-4 0x7.a0f83abe1444cp-4 0x8.345f8348e014p-4 0x8.c42c8f9d23728p-4 0x9.50203bcc21fd8p-4 0x9.d7fd1490285c8p-4 0xA.5b877247dc348p-4 0xA.da859327ba24p-4 0xB.54bfb4964175p-4 0xB.ca002ba7aaf2p-4 0xC.3a137cae6adep-4 0xC.a4c871d62536p-4 0xD.09f030bf27638p-4 0xD.695e4f10ea88p-4 0xD.c2e8e5fa96018p-4 0xE.1668a498f1f88p-4 0xE.63b8e139b604p-4 0xE.aab7a9749f588p-4 0xE.eb45d1133d128p-4 0xF.2546ffc0e72fp-4 0xF.58a1bd7cdd9ap-4 0xF.853f7dc9186b8p-4 0xF.ab0ca990e048p-4 0xF.c9f8a7c2d6038p-4 0xF.e1f5e49aa2a6p-4 0xF.f2f9d7971cap-4 0xF.fcfd081a441b8p-4 0xF.fffb10b10e81p-4 0xF.fbf2a101907c8p-4 0xF.f0e57e5ead848p-4 0xF.ded883010c0bp-4 0xF.c5d39be5a5bcp-4 0xF.a5e1c552e34ap-4 0xF.7f110605caf6p-4 0xF.5172690960008p-4 0xF.1d19f63ae7428p-4 0xE.e21ea97e5a298p-4 0xE.a09a68a6e49dp-4 0xE.58a9f817dc3fp-4 0xE.0a6cee232f2b8p-4 0xD.b605a52ad60bp-4 0xD.5b992c8b606a8p-4 0xC.fb4f38563ade8p-4 0xC.95520fe2d40bp-4 0xC.29ce7b3e4814p-4 0xB.b8f3af81b9308p-4 0xB.42f33a17f778p-4 0xA.c800eafb91fp-4 0xA.4852bdf6de708p-4 0x9.c420c2eff592p-4 0x9.3ba5054b0b09p-4 0x8.af1b726df15ep-4 0x8.1ec1bf6ff9b88p-4 0 0x1.7233b9d236e71p-4 0x2.e15fb1a1189fep-4 0x4.4a827f02c6c48p-4 0x5.aaa75f71df858p-4 0x6.feec681783b7p-4 0x8.448890195846p-4 0x9.78d186c33b9dp-4 0xA.99414951aacbp-4 0xB.a37b6ca8b6acp-4 0xC.95520fe2d40a8p-4 0xD.6cca6d5974bcp-4 0xE.28210095b4838p-4 0xE.c5cd3877ce5ap-4 0xF.4484add6b0128p-4 0xF.a33dd7dbddef8p-4 0xF.e1323870cfe98p-4 0xF.fddffc2fca8a8p-4 0xF.f90b0a7098f68p-4 0xF.d2bd833713aap-4 0xF.8b47a9fb902e8p-4 0xF.233f3d79af918p-4 0xE.9b7e3de5fdeep-4 0xD.f521241bef368p-4 0xD.31848d817d708p-4 0xC.524261818ea9p-4 0xB.592e7697f14d8p-4 0xA.4852bdf6de708p-4 0x9.21eafdcc560f8p-4 0x7.e860231b3df98p-4 0x6.9e4334f6fcc74p-4 0x5.4647f3b68f0dp-4 0x3.e33f2f642be42p-4 0x2.7810e14707feap-4 0x1.07b614e463075p-4 -0x6.acd52c5413ef4p-8 -0x1.dc70ecbae9fb4p-4 -0x3.4a2e24fc7b572p-4 -0x4.b10693a551488p-4 -0x6.0e0a42ecd6714p-4 -0x7.5e5dd6e1b8e28p-4 -0x8.9f4089f9cb5f8p-4 -0x9.ce11f1eb1814p-4 -0xA.e85780b768e98p-4 -0xB.ebc1b6619ed88p-4 -0xC.d630f86a71238p-4 -0xD.a5ba04ef3c92p-4 -0xE.58a9f817dc3ep-4 -0xE.ed89db66611e8p-4 -0xF.6321b77301848p-4 -0xF.b87b21a5bf5b8p-4 -0xF.ece34093e3c58p-4 -0xF.ffec42c74549p-4 -0xF.f16e44ddff84p-4 -0xF.c187a52063068p-4 -0xF.709cc3ddf5eep-4 -0xE.ff573116df158p-4 -0xE.6ea4492a7f33p-4 -0xD.bfb34373c976p-4 -0xC.f3f2b6e5a2de8p-4 -0xC.0d0d99dabd668p-4 -0xB.0ce7c362ab828p-4 -0x9.f599f55f033f8p-4 -0x8.c96d77bd29c38p-4 0 0x2.bfb406f580bcp-8 0x5.7f53487eac898p-8 0x8.3ec8ffcc22cp-8 0xA.fe00694866a18p-8 0xD.bce4c334c5bcp-8 0x1.07b614e463064p-4 0x1.339614e41ffa5p-4 0x1.5f6d00a9aa419p-4 0x1.8b398cf0c38ep-4 0x1.b6fa6ec38f64cp-4 0x1.e2ae5b8457f77p-4 0x2.0e5408f75063ap-4 0x2.39ea2d4c540eep-4 0x2.656f7f28a2d4ep-4 0x2.90e2b5b099beap-4 0x2.bc42889167f8cp-4 0x2.e78db00abfc14p-4 0x3.12c2e4f883008p-4 0x3.3de0e0dc6b46ap-4 0x3.68e65de7ace44p-4 0x3.93d2170494d52p-4 0x3.bea2c7e021334p-4 0x3.e9572cf393eb8p-4 0x4.13ee038dff6b8p-4 0x4.3e6609ddccfdcp-4 0x4.68bdfefa3c90cp-4 0x4.92f4a2ecdd9c8p-4 0x4.bd08b6bb00e18p-4 0x4.e6f8fc6f22bbcp-4 0x5.10c437224dbcp-4 0x5.3a692b057548p-4 0x5.63e69d6ac7f74p-4 0x5.8d3b54cef9638p-4 0x5.b66618e2832d4p-4 0x5.df65b292dce98p-4 0x6.0838ec13aab1p-4 0x6.30de90e7e213cp-4 0x6.59556deae523cp-4 0x6.819c51599355cp-4 0x6.a9b20adb4ff24p-4 0x6.d1956b8afdd5cp-4 0x6.f94545fff0364p-4 0x7.20c06e56d0308p-4 0x7.4805ba3a76d6cp-4 0x7.6f1400ecbb7ep-4 0x7.95ea1b4f3609p-4 0x7.bc86e3ebf4ed4p-4 0x7.e2e936fe26ae8p-4 0x8.090ff27ab696p-4 0x8.2ef9f618dc5bp-4 0x8.54a6235a9e858p-4 0x8.7a135d95473e8p-4 0x8.9f4089f9cb608p-4 0x8.c42c8f9d23728p-4 0x8.e8d657809661p-4 0x9.0d3ccc99f5acp-4 0x9.315edbdbcad1p-4 0x9.553b743d75acp-4 0x9.78d186c33b9dp-4 0x9.9c200686472b8p-4 0x9.bf25e8bc97f1p-4 0x9.e1e224c0e28b8p-4 0xA.0453b41a606p-4 0 0xF.4e5e8affaa938p-8 0x1.e8eb7fde4aa3ep-4 0x2.db314181191b4p-4 0x3.cad943c203436p-4 0x4.b7080241ff944p-4 0x5.9ee5272b58f28p-4 0x6.819c51599355cp-4 0x7.5e5dd6e1b8e24p-4 0x8.345f8348e014p-4 0x9.02dd50bab06bp-4 0x9.c91a1b963f82p-4 0xA.86604facd04d8p-4 0xB.3a028e93c4b6p-4 0xB.e35c4e7169998p-4 0xC.81d270b328998p-4 0xD.14d3d02313c1p-4 0xD.9bd9c5daa604p-4 0xE.1668a498f1f88p-4 0xE.84102a0b45d68p-4 0xE.e46be5a0813p-4 0xF.37239488ed138p-4 0xF.7beb728e51ep-4 0xF.b2847f7a3deap-4 0xF.dabcb8caeba08p-4 0xF.f46f4781ebaep-4 0xF.ff84a1e29de88p-4 0xF.fbf2a101907c8p-4 0xF.e9bc8a1105c2p-4 0xF.c8f30b621c49p-4 0xF.99b42d1d5778p-4 0xF.5c2b35c087948p-4 0xF.1090827b43728p-4 0xE.b729538e42a38p-4 0xE.50478cdce225p-4 0xD.dc496aeaed6bp-4 0xD.5b992c8b606a8p-4 0xC.ceacb18f32ea8p-4 0xC.36050ecd50cap-4 0xB.922e17e6a4958p-4 0xA.e3bddf3280c7p-4 0xA.2b542c48b8238p-4 0x9.6999e9a74ddcp-4 0x8.9f4089f9cb608p-4 0x7.cd01658ff4198p-4 0x6.f39d1098b7bdp-4 0x6.13daaabce410cp-4 0x5.2e8728bb28c7cp-4 0x4.447498ac7d9e4p-4 0x3.5679619cdfc8ap-4 0x2.656f7f28a2d4ap-4 0x1.7233b9d236e87p-4 0x7.da4dcc7473d18p-8 -0x7.75d163192ac24p-8 -0x1.6bf1b3e79b122p-4 -0x2.5f38f54f4e55ep-4 -0x3.505404b6008a4p-4 -0x4.3e6609ddccfc8p-4 -0x5.2894f446e0bbcp-4 -0x6.0e0a42ecd6714p-4 -0x6.edf3c8c12f3fcp-4 -0x7.c7846d2ef0d7p-4 -0x8.99f4e7f712a78p-4 -0x9.648477b9a72a8p-4 0 0x9.07bb867588e3p-8 0x1.20c9674ed444cp-4 0x1.b0bb11e1d5559p-4 0x2.4022da9d8f79cp-4 0x2.ced30fee42d7p-4 0x3.5c9e3abe77356p-4 0x3.e9572cf393eb8p-4 0x4.74d10fd336cf4p-4 0x4.fedf724cb3e9p-4 0x5.875657223080cp-4 0x6.0e0a42ecd672p-4 0x6.92d049f7a879p-4 0x7.157e1dec8d4dcp-4 0x7.95ea1b4f3609p-4 0x8.13eb56c1943fp-4 0x8.8f59aa0da591p-4 0x9.080dc0f06d3cp-4 0x9.7de125a2080a8p-4 0x9.f0ae4d16dc91p-4 0xA.6050a2f60002p-4 0xA.cca49540ffdep-4 0xB.35879fa959c3p-4 0xB.9ad8569004d9p-4 0xB.fc7671ab8bb8p-4 0xC.5a42d65152338p-4 0xC.b41fa15ebff08p-4 0xD.09f030bf27638p-4 0xD.5b992c8b606ap-4 0xD.a9008fc02e488p-4 0xD.f20db088aa608p-4 0xE.36a9481a0f59p-4 0xE.76bd7a1e63b98p-4 0xE.b235dbaba6f28p-4 0xE.e8ff79c548adp-4 0xF.1b08df65d7b48p-4 0xF.48421b0efbf9p-4 0xF.709cc3ddf5eep-4 0xF.940bfe2304e68p-4 0xF.b2847f7a3deap-4 0xF.cbfc926484cd8p-4 0xF.e06c195f821dp-4 0xF.efcc917b99838p-4 0xF.fa19146f0dbb8p-4 0xF.ff4e5a25a8d08p-4 0xF.ff6ab9cc695b8p-4 0xF.fa6e2a58df698p-4 0xF.f05a428c0df1p-4 0xF.e1323870cfe98p-4 0xF.ccfae055ea4b8p-4 0xF.b3baab441e77p-4 0xF.9579a4f0ba838p-4 0xF.7241712d4edep-4 0xF.4a1d48d55a5ap-4 0xF.1d19f63ae7428p-4 0xE.eb45d1133d13p-4 0xE.b4b0b9e4f3458p-4 0xE.796c14f8da068p-4 0xE.398ac4cf556cp-4 0xD.f521241bef368p-4 0xD.ac44ff490a028p-4 0xD.5f0d8d85c6d68p-4 0xD.0d93696053afp-4 0xC.b7f088eefe6f8p-4 0 0x1.592a554489bc8p-4 0x2.afe010ca997bcp-4 0x4.01b1119b952bcp-4 0x5.4c36202bcf09p-4 0x6.8d154ec2bfb94p-4 0x7.c20641affdff4p-4 0x8.e8d657809661p-4 0x9.ff6ca9a2ab6ap-4 0xB.03cdde2d56fdp-4 0xB.f41fc3d81b43p-4 0xC.ceacb18f32eap-4 0xD.91e6a38009d98p-4 0xE.3c6a0ff25134p-4 0xE.cd006ec59ea3p-4 0xF.42a26ef8683a8p-4 0xF.9c79d63272c48p-4 0xF.d9e306e960cc8p-4 0xF.fa6e2a58df698p-4 0xF.fddffc2fca8a8p-4 0xF.e432367f5b908p-4 0xF.ad939d27d16c8p-4 0xF.5a67a8adc4088p-4 0xE.eb45d1133d13p-4 0xE.60f879fe7e2e8p-4 0xD.bc7b8224d1a68p-4 0xC.fefa7898a4efp-4 0xC.29ce7b3e4814p-4 0xB.3e7bc248d7878p-4 0xA.3eaedd37efp-4 0x9.2c39a65db8878p-4 0x8.090ff27ab6958p-4 0x6.d7440278572fcp-4 0x5.9902bdbc0f674p-4 0x4.508fbbf1a4dep-4 0x3.00412583ae894p-4 0x1.aa7b724495c03p-4 0x5.1ad0e07f3a06cp-8 -0x1.07b614e463063p-4 -0x2.5f38f54f4e55ep-4 -0x3.b269fca8a862p-4 -0x4.fedf724cb3e9p-4 -0x6.423be07bdef4p-4 -0x7.7a3262fe1af5p-4 -0x8.a48ad799b6758p-4 -0x9.bf25e8bc97f08p-4 -0xA.c800eafb91ef8p-4 -0xB.bd39865dc87fp-4 -0xC.9d1124c931fcp-4 -0xD.65f01f50739cp-4 -0xE.1668a498f1f78p-4 -0xE.ad3953110f388p-4 -0xF.294f82394ffe8p-4 -0xF.89c936d681278p-4 -0xF.cdf6be7def148p-4 -0xF.f55bef8e30028p-4 -0xF.ffb10b4dc96d8p-4 -0xF.ece34093e3c6p-4 -0xF.bd14ce0d1915p-4 -0xF.709cc3ddf5eep-4 -0xF.08066514c0558p-4 -0xE.84102a0b45d6p-4 -0xD.e5aa65869193p-4 -0xD.2df58f0c41bap-4 0 0x5.e3d4d77727c0cp-8 0xB.c6dd52c3a3428p-8 0x1.1a84d316d4f8ap-4 0x1.787586a5d5b21p-4 0x1.d633347858ce4p-4 0x2.33b12817c49cep-4 0x2.90e2b5b099beap-4 0x2.edbb3bca17e62p-4 0x3.4a2e24fc7b578p-4 0x3.a62ee9a597bdcp-4 0x4.01b1119b952bcp-4 0x4.5ca835dd945dcp-4 0x4.b7080241ff944p-4 0x5.10c437224dbcp-4 0x5.69d0ab03fde34p-4 0x5.c2214c3e91678p-4 0x6.19aa229e4ba8p-4 0x6.705f51037e7c8p-4 0x6.c63516fe2b298p-4 0x7.1b1fd265c0028p-4 0x7.6f1400ecbb7ep-4 0x7.c20641affdff4p-4 0x8.13eb56c1943fp-4 0x8.64b826aec4c78p-4 0x8.b461be012bb2p-4 0x9.02dd50bab06bp-4 0x9.50203bcc21fd8p-4 0x9.9c200686472b8p-4 0x9.e6d26405303bp-4 0xA.302d34959951p-4 0xA.782687142cd5p-4 0xA.beb49a46764f8p-4 0xB.03cdde2d56fdp-4 0xB.4768f550ce388p-4 0xB.897cb604e8c68p-4 0xB.ca002ba7aaf2p-4 0xC.08ea97d7ca6ep-4 0xC.463373a40dd08p-4 0xC.81d270b328998p-4 0xC.bbbf7a63eba1p-4 0xC.f3f2b6e5a2de8p-4 0xD.2a6488487a918p-4 0xD.5f0d8d85c6d6p-4 0xD.91e6a38009d98p-4 0xD.c2e8e5fa96018p-4 0xD.f20db088aa608p-4 0xE.1f4e9f73e931p-4 0xE.4aa5909a08fa8p-4 0xE.740ca441a267p-4 0xE.9b7e3de5fded8p-4 0xE.c0f504f9c5b1p-4 0xE.e46be5a0813p-4 0xF.05de115ec1a4p-4 0xF.2546ffc0e72fp-4 0xF.42a26ef8683a8p-4 0xF.5dec646f85bap-4 0xF.77212d53584dp-4 0xF.8e3d5f142384p-4 0xF.a33dd7dbddef8p-4 0xF.b61fbefadddb8p-4 0xF.c6e0854a9c068p-4 0xF.d57de5867eed8p-4 0xF.e1f5e49aa2a6p-4 0 0x1.270dcefdfc45bp-4 0x2.4c9329bfa6814p-4 0x3.6f09a60a6d9b4p-4 0x4.8ceeeaf0eedc8p-4 0x5.a4c6b2b557d44p-4 0x6.b51cc4973702p-4 0x7.bc86e3ebf4ed4p-4 0x8.b9a6b1ef6da48p-4 0x9.ab2b7fcbccd7p-4 0xA.8fd40e6ccd53p-4 0xB.667039cab3cfp-4 0xC.2de28d74ac66p-4 0xC.e521c040756d8p-4 0xD.8b3a1526517a8p-4 0xE.1f4e9f73e931p-4 0xE.a09a68a6e49dp-4 0xF.0e717668606cp-4 0xF.6841af4cc8048p-4 0xF.ad939d27d16c8p-4 0xF.de0b0bf220c3p-4 0xF.f967846d39908p-4 0xF.ff84a1e29de88p-4 0xF.f05a428c0df1p-4 0xF.cbfc926484cd8p-4 0xF.929bf0538fcf8p-4 0xF.4484add6b0128p-4 0xE.e21ea97e5a298p-4 0xE.6becc4c5997bp-4 0xD.e28c35fc1b0ep-4 0xD.46b3b72a2d69p-4 0xC.99329304d8e7p-4 0xB.daef913557d7p-4 0xB.0ce7c362ab81p-4 0xA.302d34959952p-4 0x9.45e57cb6ca5e8p-4 0x8.4f483a0be2f1p-4 0x7.4d9d72bafe598p-4 0x6.423be07bdef5p-4 0x5.2e8728bb28c7cp-4 0x4.13ee038dff6cp-4 0x2.f3e853eb3c24p-4 0x1.cff533b307dc6p-4 0xA.998f61ddd078p-8 -0x7.da4dcc7473bfcp-8 -0x1.a43b90e27f3c7p-4 -0x2.c8a35063b061ep-4 -0x3.e9572cf393ecp-4 -0x5.04d72505d97fp-4 -0x6.19aa229e4ba6cp-4 -0x7.265ff0e194e1p-4 -0x8.299325d682408p-4 -0x9.21eafdcc560fp-4 -0xA.0e1d25edd513p-4 -0xA.ecef739f1a2d8p-4 -0xB.bd39865dc87fp-4 -0xC.7de651f7ca06p-4 -0xD.2df58f0c41b9p-4 -0xD.cc7d0fec8aafp-4 -0xE.58a9f817dc3ep-4 -0xE.d1c1d4b344c4p-4 -0xF.37239488ed13p-4 -0xF.88485e44c7af8p-4 -0xF.c4c443d1b642p-4 0 0xC.2b4915da89e08p-8 0x1.84f8712c130ap-4 0x2.465b2f15da826p-4 0x3.066cdd138c98ap-4 0x3.c4be503456d08p-4 0x4.80e160f5c9ef4p-4 0x5.3a692b057548p-4 0x5.f0ea4c4773398p-4 0x6.a3fb22fd6c598p-4 0x7.53340aea1827p-4 0x7.fe2f994dd8578p-4 0x8.a48ad799b6758p-4 0x9.45e57cb6ca5dp-4 0x9.e1e224c0e28b8p-4 0xA.782687142cd5p-4 0xB.085baa8e966fp-4 0xB.922e17e6a4948p-4 0xC.154e09faa2ff8p-4 0xC.916f9bfc3235p-4 0xD.064af55d7c9bp-4 0xD.739c7366a5b3p-4 0xD.d924d05b6206p-4 0xE.36a9481a0f59p-4 0xE.8bf3ba1f1aeep-4 0xE.d8d2c8d9061cp-4 0xF.1d19f63ae7428p-4 0xF.58a1bd7cdd9ap-4 0xF.8b47a9fb902e8p-4 0xF.b4ee6b297aefp-4 0xF.d57de5867eed8p-4 0xF.ece34093e3c6p-4 0xF.fb10f1bcb6bfp-4 0xF.fffec42c3773p-4 0xF.fba9dd8dc8b2p-4 0xF.ee14bfb3a5d48p-4 0xF.d747472367dd8p-4 0xF.b74ea6893165p-4 0xF.8e3d5f1423848p-4 0xF.5c2b35c087948p-4 0xF.21352595e0bf8p-4 0xE.dd7d4ee0dbc6p-4 0xE.912ae372d2708p-4 0xE.3c6a0ff251338p-4 0xD.df6be249c0758p-4 0xD.7a662d42fdbap-4 0xD.0d93696053afp-4 0xC.99329304d8e7p-4 0xC.1d8705ffcbb78p-4 0xB.9ad8569004d98p-4 0xB.117227f6118p-4 0xA.81a400acef698p-4 0x9.ebc11c62c1a3p-4 0x9.50203bcc21fe8p-4 0x8.af1b726df15ep-4 0x8.090ff27ab6958p-4 0x7.5e5dd6e1b8e34p-4 0x6.af67ebaf0e60cp-4 0x5.fc9374dcd0794p-4 0x5.4647f3b68f0dp-4 0x4.8ceeeaf0eedd8p-4 0x3.d0f3a1981fb68p-4 0x3.12c2e4f88300ap-4 0x2.52cac9a572a74p-4 0 0x1.8b398cf0c38ep-4 0x3.12c2e4f883008p-4 0x4.92f4a2ecdd9c8p-4 0x6.0838ec13aab1p-4 0x7.6f1400ecbb7ep-4 0x8.c42c8f9d23728p-4 0xA.0453b41a606p-4 0xB.2c8c92f83c1fp-4 0xC.3a137cae6adep-4 0xD.2a6488487a918p-4 0xD.fb4195b8f62dp-4 0xE.aab7a9749f588p-4 0xF.37239488ed138p-4 0xF.9f35de0dde328p-4 0xF.e1f5e49aa2a6p-4 0xF.fec4304266868p-4 0xF.f55bef8e30028p-4 0xF.c5d39be5a5bcp-4 0xF.709cc3ddf5ee8p-4 0xE.f682fbef23edp-4 0xE.58a9f817dc3fp-4 0xD.988ad2f9bdfa8p-4 0xC.b7f088eefe6f8p-4 0xB.b8f3af81b9308p-4 0xA.9df57380955fp-4 0x9.6999e9a74ddcp-4 0x8.1ec1bf6ff9b88p-4 0x6.c0835b1fd003p-4 0x5.52237b7bfcf08p-4 0x3.d70d68c5bc6a4p-4 0x2.52cac9a572a74p-4 0xC.8fb2f886ec068p-8 -0xC.2b4915da89ep-8 -0x2.4c9329bfa680ep-4 -0x3.d0f3a1981fb58p-4 -0x5.4c36202bcf084p-4 -0x6.bad094b281eap-4 -0x8.19572af6dec98p-4 -0x9.648477b9a72a8p-4 -0xA.99414951aacbp-4 -0xB.b4ac09dcdacap-4 -0xC.b41fa15ebfefp-4 -0xD.9539c75a8f998p-4 -0xE.55e0b4d05c7fp-4 -0xE.f448290232e68p-4 -0xF.6ef5b503c3288p-4 -0xF.c4c443d1b642p-4 -0xF.f4e6d680c41dp-4 -0xF.feea6dfbc7a9p-4 -0xF.e2b71dbecd7bp-4 -0xF.a09044fec56e8p-4 -0xF.3913edb54ba28p-4 -0xE.ad3953110f39p-4 -0xD.fe4e92d0d8a4p-4 -0xD.2df58f0c41bap-4 -0xC.3e2007dd17608p-4 -0xB.310af63a75c88p-4 -0xA.0939331e8848p-4 -0x8.c96d77bd29c38p-4 -0x7.74a3c52073184p-4 -0x6.0e0a42ecd673p-4 -0x4.98f9a655552dcp-4 -0x3.18ed336699512p-4))</param>
        <param name="dualMemPortAddr1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_RALUT"/inputBlock/(1 a)]</param>
        <param name="dualMemPortAddr2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_RALUT"/inputBlock/(1 a)]</param>
        <param name="dualMemPortData1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_RALUT"/d0/primWireOut]</param>
        <param name="dualMemPortRead1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_RALUT"/inputBlock/(2 ra)]</param>
        <param name="dualMemPortRead2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_RALUT"/inputBlock/(2 ra)]</param>
        <param name="dualMemPortWrite1En">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_RALUT"/we0/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeComplex (typeSFixed 1 15))</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 12 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="d0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeComplex (typeSFixed 1 15))</param>
        <param name="constValue">(complexRollTag 0 0)</param>
        <param name="constWarnSaturation">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 a)"/>
        <wire name="(2 ra)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_RALUT"/ROM/dualMemWireData1]</param>
      </block>
      <block name="we0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle3/TwiddleAngle"</param>
      <param name="simulinkPortData">(((2 c false ^4 12 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="TA_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle"/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle"/inputBlock/(2 c)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <param name="(1 angle)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle"/TA_implementation/(1 angle)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle_TA_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle3/TwiddleAngle/TA_implementation"</param>
      <param name="simulinkPortData">(((2 c false ^4 12 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="AddSLoad">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/SampleDelay/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/Mux/primWireOut]</param>
        <param name="addSLoadPortLoadCtrl">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/CmpEQ/primWireOut]</param>
        <param name="addSLoadPortLoadValue">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/ZeroAngle/primWireOut]</param>
        <param name="blockType">addSLoadBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4) (1 1 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="AddSLoad_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/AddSLoad/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitReverse">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/ExtractPivot/primWireOut]</param>
        <param name="blockType">reverseBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/ExtractIndex/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/ZeroIndex/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractIndex">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 6 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractPivot">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 6 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/ZeroIncrement/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/BitReverse/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/inputBlock/(1 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 6 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroAngle">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroIncrement">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroIndex">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 6 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <param name="(1 angle)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/AddSLoad_PostCast_primWireOut/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleAngle_TA_implementation"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleCounter&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle3/TwiddleCounter"</param>
      <param name="simulinkPortData">(((2 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((1 count false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleCounter"/SampleDelay/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleCounter"/StepLUT_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Add_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleCounter"/Add/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleCounter"/Convert/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleCounter"/inputBlock/(1 v)]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleCounter"/inputBlock/(2 drop)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleCounter"/Add_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Shift">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleCounter"/SampleDelay/primWireOut]</param>
        <param name="barrelOutputType">(typeUFixed 12 0)</param>
        <param name="barrelPortShift">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleCounter"/ShiftLUT_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">barrelRightBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ShiftLUT">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 2 3 4 5 6 7 8 9 10 11 0 ^4)</param>
        <param name="lutPortAddr">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleCounter"/Convert/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ShiftLUT_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleCounter"/ShiftLUT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StepLUT">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 ^16 1 2 4 8 16 32 64 128 256 512 1024 2048 0 ^4)</param>
        <param name="lutPortAddr">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleCounter"/BitCombine/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StepLUT_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleCounter"/StepLUT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <param name="(1 count)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleCounter"/Shift/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleCounter"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle3/TwiddleRom"</param>
      <param name="simulinkPortData">(((1 angle false ^4 12 0 1) (2 v true false false false 1 0 1)) ((1 w false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="&quot; SwapSinCos&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) ^4)</param>
        <param name="(1 swap)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/Q13/primWireOut]</param>
        <param name="(2 d0)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/OptimizedDualMem/dualMemWireData1]</param>
        <param name="(3 d1)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/Mux1/primWireOut]</param>
        <wire name="(1 q0)"/>
        <wire name="(2 q1)"/>
      </block>
      <block name="BitExtract5">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">10</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CAddr">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 10 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/ZeroData/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/OptimizedDualMem/dualMemWireData2]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/NonZero/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Ndivided4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegCos">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/" SwapSinCos"/(1 q0)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/NegateCos_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/Q12/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegSin">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/" SwapSinCos"/(2 q1)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/NegateSin_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/Xnor/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/" SwapSinCos"/(1 q0)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/NegateCos/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/" SwapSinCos"/(2 q1)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/NegateSin/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonZero">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">10</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OptimizedDualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(1 0xF.fffec42c3773p-4 0xF.fffb10b10e81p-4 0xF.fff4e58f17468p-4 0xF.ffec42c74549p-4 0xF.ffe1285aed778p-4 0xF.ffd3964bc6278p-4 0xF.ffc38c9be7178p-4 0xF.ffb10b4dc96d8p-4 0xF.ff9c126447b78p-4 0xF.ff84a1e29de88p-4 0xF.ff6ab9cc695b8p-4 0xF.ff4e5a25a8d08p-4 0xF.ff2f82f2bc6d8p-4 0xF.ff0e343865bb8p-4 0xF.feea6dfbc7a9p-4 0xF.fec4304266868p-4 0xF.fe9b7b122806p-4 0xF.fe704e71533c8p-4 0xF.fe42aa66909dp-4 0xF.fe128ef8e9fcp-4 0xF.fddffc2fca8a8p-4 0xF.fdaaf212fed7p-4 0xF.fd7370aab4ccp-4 0xF.fd3977ff7bae8p-4 0xF.fcfd081a441b8p-4 0xF.fcbe2104600ap-4 0xF.fc7cc2c782c58p-4 0xF.fc38ed6dc0ef8p-4 0xF.fbf2a101907c8p-4 0xF.fba9dd8dc8b2p-4 0xF.fb5ea31da2268p-4 0xF.fb10f1bcb6bfp-4 0xF.fac0c97701acp-4 0xF.fa6e2a58df698p-4 0xF.fa19146f0dbb8p-4 0xF.f9c187c6abaep-4 0xF.f967846d39908p-4 0xF.f90b0a7098f68p-4 0xF.f8ac19df0cb28p-4 0xF.f84ab2c738d68p-4 0xF.f7e6d53822b1p-4 0xF.f780814130c88p-4 0xF.f717b6f22addp-4 0xF.f6ac765b39e2p-4 0xF.f63ebf8ce7fep-4 0xF.f5ce929820878p-4 0xF.f55bef8e30028p-4 0xF.f4e6d680c41dp-4 0xF.f46f4781ebaep-4 0xF.f3f542a416bp-4 0xF.f378c7fa1642p-4 0xF.f2f9d7971cap-4 0xF.f278718ebd25p-4 0xF.f1f495f4ec43p-4 0xF.f16e44ddff84p-4 0xF.f0e57e5ead848p-4 0xF.f05a428c0df18p-4 0xF.efcc917b99838p-4 0xF.ef3c6b4329fe8p-4 0xF.eea9cff8fa2bp-4 0xF.ee14bfb3a5d48p-4 0xF.ed7d3a8a29c6p-4 0xF.ece34093e3c6p-4 0xF.ec46d1e89293p-4 0xF.eba7eea055df8p-4 0xF.eb0696d3ae4fp-4 0xF.ea62ca9b7d72p-4 0xF.e9bc8a1105c2p-4 0xF.e913d54dea9d8p-4 0xF.e868ac6c30438p-4 0xF.e7bb0f863bd18p-4 0xF.e70afeb6d33d8p-4 0xF.e6587a191d518p-4 0xF.e5a381c8a1aap-4 0xF.e4ec15e148afp-4 0xF.e432367f5b908p-4 0xF.e375e3bf84438p-4 0xF.e2b71dbecd7bp-4 0xF.e1f5e49aa2a6p-4 0xF.e1323870cfe98p-4 0xF.e06c195f821dp-4 0xF.dfa3878546c4p-4 0xF.ded883010c0bp-4 0xF.de0b0bf220c3p-4 0xF.dd3b2278345a8p-4 0xF.dc68c6b356db8p-4 0xF.db93f8c3f8e38p-4 0xF.dabcb8caeba08p-4 0xF.d9e306e960cc8p-4 0xF.d906e340eaa68p-4 0xF.d8284df37bed8p-4 0xF.d747472367dd8p-4 0xF.d663cef362278p-4 0xF.d57de5867eeep-4 0xF.d4958b0032bep-4 0xF.d3aabf84528b8p-4 0xF.d2bd833713aap-4 0xF.d1cdd63d0bc88p-4 0xF.d0dbb8bb30ea8p-4 0xF.cfe72ad6d964p-4 0xF.cef02cb5bbd18p-4 0xF.cdf6be7def148p-4 0xF.ccfae055ea4bp-4 0xF.cbfc926484cd8p-4 0xF.cafbd4d0f6238p-4 0xF.c9f8a7c2d604p-4 0xF.c8f30b621c488p-4 0xF.c7eaffd720ed8p-4 0xF.c6e0854a9c068p-4 0xF.c5d39be5a5bcp-4 0xF.c4c443d1b642p-4 0xF.c3b27d38a5d48p-4 0xF.c29e4844acafp-4 0xF.c187a5206306p-4 0xF.c06e93f6c102p-4 0xF.bf5314f31eb7p-4 0xF.be352841342p-4 0xF.bd14ce0d1915p-4 0xF.bbf206834548p-4 0xF.baccd1d0903b8p-4 0xF.b9a53022313c8p-4 0xF.b87b21a5bf5b8p-4 0xF.b74ea6893165p-4 0xF.b61fbefadddb8p-4 0xF.b4ee6b297aefp-4 0xF.b3baab441e77p-4 0xF.b2847f7a3dea8p-4 0xF.b14be7fbae58p-4 0xF.b010e4f8a461p-4 0xF.aed376a1b42e8p-4 0xF.ad939d27d16c8p-4 0xF.ac5158bc4f42p-4 0xF.ab0ca990e048p-4 0xF.a9c58fd796838p-4 0xF.a87c0bc2e35c8p-4 0xF.a7301d8597968p-4 0xF.a5e1c552e34ap-4 0xF.a491035e55dap-4 0xF.a33dd7dbddfp-4 0xF.a1e842ffc96e8p-4 0xF.a09044fec56ep-4 0xF.9f35de0dde328p-4 0xF.9dd90e627f238p-4 0xF.9c79d63272c48p-4 0xF.9b1835b3e2abp-4 0xF.99b42d1d5778p-4 0xF.984dbca5b8cf8p-4 0xF.96e4e4844d4e8p-4 0xF.9579a4f0ba838p-4 0xF.940bfe2304e7p-4 0xF.929bf0538fcf8p-4 0xF.91297bbb1d6dp-4 0xF.8fb4a092cebdp-4 0xF.8e3d5f142384p-4 0xF.8cc3b778fa43p-4 0xF.8b47a9fb902e8p-4 0xF.89c936d68127p-4 0xF.88485e44c7af8p-4 0xF.86c52081bce28p-4 0xF.853f7dc9186b8p-4 0xF.83b77656f07dp-4 0xF.822d0a67b9c6p-4 0xF.80a03a3847698p-4 0xF.7f110605caf6p-4 0xF.7d7f6e0dd45b8p-4 0xF.7beb728e51ep-4 0xF.7a5513c59019p-4 0xF.78bc51f239e1p-4 0xF.77212d53584dp-4 0xF.7583a62852a2p-4 0xF.73e3bcb0ee4fp-4 0xF.7241712d4edep-4 0xF.709cc3ddf5eep-4 0xF.6ef5b503c3288p-4 0xF.6d4c44dff435p-4 0xF.6ba073b424b18p-4 0xF.69f241c24e288p-4 0xF.6841af4cc8048p-4 0xF.668ebc964788p-4 0xF.64d969e1dfc2p-4 0xF.6321b77301848p-4 0xF.6167a58d7b59p-4 0xF.5fab347579778p-4 0xF.5dec646f85bap-4 0xF.5c2b35c08795p-4 0xF.5a67a8adc4088p-4 0xF.58a1bd7cdd9ap-4 0xF.56d97473d447p-4 0xF.550ecdd905798p-4 0xF.5341c9f32cp-4 0xF.517269096p-4 0xF.4fa0ab6316edp-4 0xF.4dcc9148237cp-4 0xF.4bf61b00b598p-4 0xF.4a1d48d55a5ap-4 0xF.48421b0efbf98p-4 0xF.466491f6e1c4p-4 0xF.4484add6b0128p-4 0xF.42a26ef8683a8p-4 0xF.40bdd5a668868p-4 0xF.3ed6e22b6c28p-4 0xF.3ced94d28b2dp-4 0xF.3b01ede73a748p-4 0xF.3913edb54ba2p-4 0xF.37239488ed138p-4 0xF.3530e2aea9d38p-4 0xF.333bd873698fp-4 0xF.314476247089p-4 0xF.2f4abc0f5f8ep-4 0xF.2d4eaa8233e98p-4 0xF.2b5041cb47588p-4 0xF.294f82394ffep-4 0xF.274c6c1b60578p-4 0xF.2546ffc0e72fp-4 0xF.233f3d79af918p-4 0xF.21352595e0bfp-4 0xF.1f28b865fe23p-4 0xF.1d19f63ae7428p-4 0xF.1b08df65d7b48p-4 0xF.18f5743867128p-4 0xF.16dfb50488ec8p-4 0xF.14c7a21c8cbdp-4 0xF.12ad3bd31ddcp-4 0xF.1090827b43728p-4 0xF.0e717668606cp-4 0xF.0c5017ee336c8p-4 0xF.0a2c6760d6c18p-4 0xF.08066514c056p-4 0xF.05de115ec1a48p-4 0xF.03b36c9407aap-4 0xF.0186770a1adcp-4 0xE.ff573116df158p-4 0xE.fd259b10938e8p-4 0xE.faf1b54dd2cep-4 0xE.f8bb8025929ap-4 0xE.f682fbef23edp-4 0xE.f448290232e7p-4 0xE.f20b07b6c6c08p-4 0xE.efcb986541bd8p-4 0xE.ed89db66611e8p-4 0xE.eb45d1133d128p-4 0xE.e8ff79c548adp-4 0xE.e6b6d5d651d28p-4 0xE.e46be5a0813p-4 0xE.e21ea97e5a298p-4 0xE.dfcf21cabacdp-4 0xE.dd7d4ee0dbc68p-4 0xE.db29311c504d8p-4 0xE.d8d2c8d9061cp-4 0xE.d67a1673455c8p-4 0xE.d41f1a47b09d8p-4 0xE.d1c1d4b344c4p-4 0xE.cf62461358f98p-4 0xE.cd006ec59ea3p-4 0xE.ca9c4f28214d8p-4 0xE.c835e79946a3p-4 0xE.c5cd3877ce5ap-4 0xE.c3624222d228p-4 0xE.c0f504f9c5b18p-4 0xE.be85815c767c8p-4 0xE.bc13b7ab0be3p-4 0xE.b99fa84606ff8p-4 0xE.b729538e42a38p-4 0xE.b4b0b9e4f3458p-4 0xE.b235dbaba6f28p-4 0xE.afb8b944453f8p-4 0xE.ad3953110f398p-4 0xE.aab7a9749f588p-4 0xE.a833bcd1e96c8p-4 0xE.a5ad8d8c3a92p-4 0xE.a3251c073921p-4 0xE.a09a68a6e49dp-4 0xE.9e0d73cf95a7p-4 0xE.9b7e3de5fdeep-4 0xE.98ecc74f281dp-4 0xE.9659107077cf8p-4 0xE.93c319afa97ep-4 0xE.912ae372d2708p-4 0xE.8e906e2060aep-4 0xE.8bf3ba1f1aeep-4 0xE.8954c7d62086p-4 0xE.86b397ace95c8p-4 0xE.84102a0b45d6p-4 0xE.816a7f595ec9p-4 0xE.7ec297ffb56ap-4 0xE.7c187467233d8p-4 0xE.796c14f8da07p-4 0xE.76bd7a1e63b98p-4 0xE.740ca441a267p-4 0xE.715993ccd03p-4 0xE.6ea4492a7f328p-4 0xE.6becc4c5997bp-4 0xE.6933070960f3p-4 0xE.667710616f4f8p-4 0xE.63b8e139b6048p-4 0xE.60f879fe7e2ep-4 0xE.5e35db1c68858p-4 0xE.5b7105006d4c8p-4 0xE.58a9f817dc3e8p-4 0xE.55e0b4d05c808p-4 0xE.53153b97ec8c8p-4 0xE.50478cdce2248p-4 0xE.4d77a90dea4p-4 0xE.4aa5909a08fa8p-4 0xE.47d143f099828p-4 0xE.44fac3814e098p-4 0xE.42220fbc2fb08p-4 0xE.3f4729119e798p-4 0xE.3c6a0ff251338p-4 0xE.398ac4cf556b8p-4 0xE.36a9481a0f59p-4 0xE.33c59a4439cd8p-4 0xE.30dfbbbfe624p-4 0xE.2df7acff7c2dp-4 0xE.2b0d6e75ba1fp-4 0xE.28210095b4838p-4 0xE.253263d2d626p-4 0xE.224198a0e002p-4 0xE.1f4e9f73e931p-4 0xE.1c5978c05ed88p-4 0xE.196224fb04188p-4 0xE.1668a498f1f88p-4 0xE.136cf80f97578p-4 0xE.106f1fd4b8d8p-4 0xE.0d6f1c5e70cd8p-4 0xE.0a6cee232f2cp-4 0xE.07689599b9748p-4 0xE.046213392aa48p-4 0xE.01596778f3208p-4 0xD.fe4e92d0d8a38p-4 0xD.fb4195b8f62d8p-4 0xD.f83270a9bbee8p-4 0xD.f521241bef368p-4 0xD.f20db088aa608p-4 0xD.eef816695cc18p-4 0xD.ebe05637ca95p-4 0xD.e8c6706e0cebp-4 0xD.e5aa658691938p-4 0xD.e28c35fc1b0e8p-4 0xD.df6be249c075p-4 0xD.dc496aeaed6a8p-4 0xD.d924d05b62068p-4 0xD.d5fe131732c3p-4 0xD.d2d5339ac869p-4 0xD.cfaa3262dffep-4 0xD.cc7d0fec8aafp-4 0xD.c94dccb52dbf8p-4 0xD.c61c693a82748p-4 0xD.c2e8e5fa9601p-4 0xD.bfb34373c975p-4 0xD.bc7b8224d1a58p-4 0xD.b941a28cb71fp-4 0xD.b605a52ad60b8p-4 0xD.b2c78a7ede238p-4 0xD.af875308d299p-4 0xD.ac44ff490a028p-4 0xD.a9008fc02e49p-4 0xD.a5ba04ef3c928p-4 0xD.a2715f5785308p-4 0xD.9f269f7aab89p-4 0xD.9bd9c5daa6048p-4 0xD.988ad2f9bdfap-4 0xD.9539c75a8f998p-4 0xD.91e6a38009dap-4 0xD.8e9167ed6e63p-4 0xD.8b3a1526517a8p-4 0xD.87e0abae99ed8p-4 0xD.84852c0a81p-4 0xD.812796be92548p-4 0xD.7dc7ec4fabdbp-4 0xD.7a662d42fdb98p-4 0xD.77025a1e0a3ap-4 0xD.739c7366a5b38p-4 0xD.703479a2f6778p-4 0xD.6cca6d5974bc8p-4 0xD.695e4f10ea888p-4 0xD.65f01f50739d8p-4 0xD.627fde9f7d64p-4 0xD.5f0d8d85c6d6p-4 0xD.5b992c8b606ap-4 0xD.5822bc38abff8p-4 0xD.54aa3d165cc7p-4 0xD.512fafad773p-4 0xD.4db3148750d18p-4 0xD.4a346c2d9057p-4 0xD.46b3b72a2d69p-4 0xD.4330f60770998p-4 0xD.3fac294ff34e8p-4 0xD.3c25518e9faa8p-4 0xD.389c6f4eb07a8p-4 0xD.3511831bb11d8p-4 0xD.31848d817d71p-4 0xD.2df58f0c41ba8p-4 0xD.2a6488487a92p-4 0xD.26d179c2f4cb8p-4 0xD.233c6408cd64p-4 0xD.1fa547a77169p-4 0xD.1c0c252c9de3p-4 0xD.1870fd265fc08p-4 0xD.14d3d02313c1p-4 0xD.11349eb1665c8p-4 0xD.0d93696053afp-4 0xD.09f030bf27638p-4 0xD.064af55d7c9b8p-4 0xD.02a3b7cb3dda8p-4 0xC.fefa7898a4efp-4 0xC.fb4f38563adep-4 0xC.f7a1f794d7cap-4 0xC.f3f2b6e5a2de8p-4 0xC.f04176da1239p-4 0xC.ec8e3803ead3p-4 0xC.e8d8faf5406bp-4 0xC.e521c040756d8p-4 0xC.e16888783ae18p-4 0xC.ddad542f904cp-4 0xC.d9f023f9c3a08p-4 0xC.d630f86a71238p-4 0xC.d26fd2158359p-4 0xC.ceacb18f32ea8p-4 0xC.cae7976c0691p-4 0xC.c7208440d3p-4 0xC.c35778a2bacap-4 0xC.bf8c75272e4fp-4 0xC.bbbf7a63eba1p-4 0xC.b7f088eefe7p-4 0xC.b41fa15ebff08p-4 0xC.b04cc449d6c6p-4 0xC.ac77f24736eb8p-4 0xC.a8a12bee219a8p-4 0xC.a4c871d62536p-4 0xC.a0edc4971d328p-4 0xC.9d1124c931fep-4 0xC.99329304d8e78p-4 0xC.95520fe2d40a8p-4 0xC.916f9bfc3235p-4 0xC.8d8b37ea4ed1p-4 0xC.89a4e446d1ccp-4 0xC.85bca1abaf7fp-4 0xC.81d270b328998p-4 0xC.7de651f7ca068p-4 0xC.79f846146cd6p-4 0xC.76084da436248p-4 0xC.721669429705p-4 0xC.6e22998b4c66p-4 0xC.6a2cdf1a5efdp-4 0xC.66353a8c232a8p-4 0xC.623bac7d38e58p-4 0xC.5e40358a8ba08p-4 0xC.5a42d6515234p-4 0xC.56438f6f0ec4p-4 0xC.524261818ea8p-4 0xC.4e3f4d26ea558p-4 0xC.4a3a52fd8542p-4 0xC.463373a40dd08p-4 0xC.422aafb97d358p-4 0xC.3e2007dd175f8p-4 0xC.3a137cae6ade8p-4 0xC.36050ecd50ca8p-4 0xC.31f4bed9ecadp-4 0xC.2de28d74ac66p-4 0xC.29ce7b3e48148p-4 0xC.25b888d7c1fc8p-4 0xC.21a0b6e26671p-4 0xC.1d8705ffcbb7p-4 0xC.196b76d1d1fp-4 0xC.154e09faa2ff8p-4 0xC.112ec01cb2728p-4 0xC.0d0d99dabd66p-4 0xC.08ea97d7ca6ep-4 0xC.04c5bab7297dp-4 0xC.009f031c73ca8p-4 0xB.fc7671ab8bb88p-4 0xB.f84c07089cbcp-4 0xB.f41fc3d81b43p-4 0xB.eff1a8bec49b8p-4 0xB.ebc1b6619ed9p-4 0xB.e78fed65f8bc8p-4 0xB.e35c4e7169998p-4 0xB.df26da29d13ep-4 0xB.daef913557d8p-4 0xB.d6b6743a6ddbp-4 0xB.d27b83dfcbe9p-4 0xB.ce3ec0cc72b7p-4 0xB.ca002ba7aaf2p-4 0xB.c5bfc5190529p-4 0xB.c17d8dc859ad8p-4 0xB.bd39865dc88p-4 0xB.b8f3af81b9308p-4 0xB.b4ac09dcdacap-4 0xB.b062961823b2p-4 0xB.ac1754dcd1948p-4 0xB.a7ca46d469468p-4 0xB.a37b6ca8b6ac8p-4 0xB.9f2ac703cca1p-4 0xB.9ad8569004d9p-4 0xB.96841bf7ffcb8p-4 0xB.922e17e6a495p-4 0xB.8dd64b0720df8p-4 0xB.897cb604e8c68p-4 0xB.8521598bb6bdp-4 0xB.80c436478b73p-4 0xB.7c654ce4adba8p-4 0xB.78049e0faa6fp-4 0xB.73a22a755457p-4 0xB.6f3df2c2c40e8p-4 0xB.6ad7f7a557e6p-4 0xB.667039cab3cf8p-4 0xB.6206b9e0c13a8p-4 0xB.5d9b7895af03p-4 0xB.592e7697f14ep-4 0xB.54bfb4964175p-4 0xB.504f333f9de68p-4 0xB.4bdcf3434a0ep-4 0xB.4768f550ce39p-4 0xB.42f33a17f7778p-4 0xB.3e7bc248d788p-4 0xB.3a028e93c4b6p-4 0xB.35879fa959c38p-4 0xB.310af63a75c88p-4 0xB.2c8c92f83c1fp-4 0xB.280c7694144p-4 0xB.238aa1bfa9ad8p-4 0xB.1f07152cebd5p-4 0xB.1a81d18e0df48p-4 0xB.15fad79586ffp-4 0xB.117227f6117f8p-4 0xB.0ce7c362ab818p-4 0xB.085baa8e966f8p-4 0xB.03cdde2d56fd8p-4 0xA.ff3e5ef2b508p-4 0xA.faad2d92bb7c8p-4 0xA.f61a4ac1b83ap-4 0xA.f185b7343bfap-4 0xA.ecef739f1a2ep-4 0xA.e85780b768ea8p-4 0xA.e3bddf3280c68p-4 0xA.df228fc5fcc08p-4 0xA.da859327ba24p-4 0xA.d5e6ea0dd86c8p-4 0xA.d146952eb9288p-4 0xA.cca49540ffdep-4 0xA.c800eafb91fp-4 0xA.c35b9715967fp-4 0xA.beb49a46765p-4 0xA.ba0bf545dbaep-4 0xA.b561a8cbb24fp-4 0xA.b0b5b59027378p-4 0xA.ac081c4ba89b8p-4 0xA.a758ddb6e5c78p-4 0xA.a2a7fa8acefep-4 0xA.9df57380955f8p-4 0xA.99414951aacbp-4 0xA.948b7cb7c1c4p-4 0xA.8fd40e6ccd53p-4 0xA.8b1aff2b00eb8p-4 0xA.86604facd04ep-4 0xA.81a400acef698p-4 0xA.7ce612e652438p-4 0xA.782687142cd58p-4 0xA.73655df1f2f5p-4 0xA.6ea2983b5832p-4 0xA.69de36ac4fcp-4 0xA.65183a010c518p-4 0xA.6050a2f600028p-4 0xA.5b877247dc348p-4 0xA.56bca8b391788p-4 0xA.51f046f64f6b8p-4 0xA.4d224dcd849c8p-4 0xA.4852bdf6de6f8p-4 0xA.4381983048ff8p-4 0xA.3eaedd37ef008p-4 0xA.39da8dcc39a38p-4 0xA.3504aaabd079p-4 0xA.302d34959951p-4 0xA.2b542c48b8238p-4 0xA.267992848eebp-4 0xA.219d6808bd8fp-4 0xA.1cbfad9521cp-4 0xA.17e063e9d6dep-4 0xA.12ff8bc735d9p-4 0xA.0e1d25edd5138p-4 0xA.0939331e88468p-4 0xA.0453b41a606p-4 0x9.ff6ca9a2ab6a8p-4 0x9.fa841478f4698p-4 0x9.f599f55f03408p-4 0x9.f0ae4d16dc918p-4 0x9.ebc11c62c1a2p-4 0x9.e6d26405303bp-4 0x9.e1e224c0e28cp-4 0x9.dcf05f58cf0cp-4 0x9.d7fd1490285c8p-4 0x9.d308452a5d2cp-4 0x9.ce11f1eb18148p-4 0x9.c91a1b963f828p-4 0x9.c420c2eff591p-4 0x9.bf25e8bc97f1p-4 0x9.ba298dc0bfc7p-4 0x9.b52bb2c1418d8p-4 0x9.b02c58832cf98p-4 0x9.ab2b7fcbccd78p-4 0x9.a6292960a6f1p-4 0x9.a12556077bebp-4 0x9.9c200686472b8p-4 0x9.97193ba33eb58p-4 0x9.9210f624d31p-4 0x9.8d0736d1af228p-4 0x9.87fbfe70b81bp-4 0x9.82ef4dc90d4a8p-4 0x9.7de125a2080a8p-4 0x9.78d186c33b9dp-4 0x9.73c071f4750b8p-4 0x9.6eade7fdbb0bp-4 0x9.6999e9a74ddcp-4 0x9.648477b9a72cp-4 0x9.5f6d92fd79f5p-4 0x9.5a553c3bb262p-4 0x9.553b743d75acp-4 0x9.50203bcc21fep-4 0x9.4b0393b14e54p-4 0x9.45e57cb6ca5d8p-4 0x9.40c5f7a69e5dp-4 0x9.3ba5054b0b098p-4 0x9.3682a66e896f8p-4 0x9.315edbdbcad1p-4 0x9.2c39a65db8888p-4 0x9.271306bf73e48p-4 0x9.21eafdcc561p-4 0x9.1cc18c4fefebp-4 0x9.1796b31609f08p-4 0x9.126a72eaa417p-4 0x9.0d3ccc99f5ac8p-4 0x9.080dc0f06d3cp-4 0x9.02dd50bab06bp-4 0x8.fdab7cc59bdc8p-4 0x8.f87845de430d8p-4 0x8.f343acd1f03ap-4 0x8.ee0db26e2439p-4 0x8.e8d657809661p-4 0x8.e39d9cd734648p-4 0x8.de6383402234p-4 0x8.d9280b89b9df8p-4 0x8.d3eb36828b738p-4 0x8.cead04f95cdcp-4 0x8.c96d77bd29c38p-4 0x8.c42c8f9d23728p-4 0x8.beea4d68b0b08p-4 0x8.b9a6b1ef6da48p-4 0x8.b461be012bb28p-4 0x8.af1b726df15e8p-4 0x8.a9d3d005fa2ap-4 0x8.a48ad799b676p-4 0x8.9f4089f9cb608p-4 0x8.99f4e7f712a78p-4 0x8.94a7f2629a85p-4 0x8.8f59aa0da5918p-4 0x8.8a0a0fc9aaa28p-4 0x8.84b9246854ab8p-4 0x8.7f66e8bb829b8p-4 0x8.7a135d95473f8p-4 0x8.74be83c7e91d8p-4 0x8.6f685c25e25bp-4 0x8.6a10e781e096p-4 0x8.64b826aec4c7p-4 0x8.5f5e1a7fa323p-4 0x8.5a02c3c7c2f6p-4 0x8.54a6235a9e86p-4 0x8.4f483a0be2fp-4 0x8.49e908af700cp-4 0x8.4488901958468p-4 0x8.3f26d11de082p-4 0x8.39c3cc917ff68p-4 0x8.345f8348e0148p-4 0x8.2ef9f618dc5cp-4 0x8.299325d68241p-4 0x8.242b1357110d8p-4 0x8.1ec1bf6ff9b8p-4 0x8.19572af6decb8p-4 0x8.13eb56c1943e8p-4 0x8.0e7e43a61f5b8p-4 0x8.090ff27ab6968p-4 0x8.03a06415c171p-4 0x7.fe2f994dd857cp-4 0x7.f8bd92f9c484p-4 0x7.f34a51f07fd68p-4 0x7.edd5d70934b74p-4 0x7.e860231b3df84p-4 0x7.e2e936fe26aecp-4 0x7.dd711389aa154p-4 0x7.d7f7b995b3688p-4 0x7.d27d29fa5dca8p-4 0x7.cd01658ff41a4p-4 0x7.c7846d2ef0d78p-4 0x7.c20641affdff8p-4 0x7.bc86e3ebf4ed8p-4 0x7.b70654bbde35cp-4 0x7.b18494f8f1868p-4 0x7.ac01a57c9588p-4 0x7.a67d87205fb7p-4 0x7.a0f83abe14458p-4 0x7.9b71c12fa5f88p-4 0x7.95ea1b4f36094p-4 0x7.906149f713ffp-4 0x7.8ad74e01bd8f8p-4 0x7.854c2849de7dp-4 0x7.7fbfd9aa50778p-4 0x7.7a3262fe1af5cp-4 0x7.74a3c5207315cp-4 0x7.6f1400ecbb7ep-4 0x7.6983173e84368p-4 0x7.63f108f18a8ap-4 0x7.5e5dd6e1b8e24p-4 0x7.58c981eb26aa8p-4 0x7.53340aea18278p-4 0x7.4d9d72bafe584p-4 0x7.4805ba3a76d6cp-4 0x7.426ce2454bb08p-4 0x7.3cd2ebb87348cp-4 0x7.3737d77110334p-4 0x7.319ba64c71178p-4 0x7.2bfe59281087cp-4 0x7.265ff0e194e2cp-4 0x7.20c06e56d0308p-4 0x7.1b1fd265c002cp-4 0x7.157e1dec8d4e4p-4 0x7.0fdb51c98c4ap-4 0x7.0a376edb3c514p-4 0x7.0492760047bap-4 0x6.feec681783b78p-4 0x6.f94545fff0364p-4 0x6.f39d1098b7bbcp-4 0x6.edf3c8c12f408p-4 0x6.e8496f58d61p-4 0x6.e29e053f55a4cp-4 0x6.dcf18b5481894p-4 0x6.d744027857308p-4 0x6.d1956b8afdd5cp-4 0x6.cbe5c76cc65c8p-4 0x6.c63516fe2b29cp-4 0x6.c0835b1fd002cp-4 0x6.bad094b281eacp-4 0x6.b51cc49737024p-4 0x6.af67ebaf0e608p-4 0x6.a9b20adb4ff3p-4 0x6.a3fb22fd6c598p-4 0x6.9e4334f6fcc6cp-4 0x6.988a41a9c2d94p-4 0x6.92d049f7a879p-4 0x6.8d154ec2bfb98p-4 0x6.875950ed42b04p-4 0x6.819c515993564p-4 0x6.7bde50ea3b628p-4 0x6.761f5081ec2bp-4 0x6.705f51037e7dp-4 0x6.6a9e5351f27c4p-4 0x6.64dc58506f7f8p-4 0x6.5f1960e243f0cp-4 0x6.59556deae5244p-4 0x6.5390804def388p-4 0x6.4dca98ef24f5cp-4 0x6.4803b8b26fa6p-4 0x6.423be07bdef4cp-4 0x6.3c73112fa8ca4p-4 0x6.36a94bb2292cp-4 0x6.30de90e7e2144p-4 0x6.2b12e1b57b51cp-4 0x6.25463effc2638p-4 0x6.1f78a9abaa59p-4 0x6.19aa229e4ba88p-4 0x6.13daaabce40f8p-4 0x6.0e0a42ecd672p-4 0x6.0838ec13aab14p-4 0x6.0266a7170d8bcp-4 0x5.fc9374dcd079p-4 0x5.f6bf564ae9888p-4 0x5.f0ea4c47733ap-4 0x5.eb1457b8ac5d4p-4 0x5.e53d7984f7eb8p-4 0x5.df65b292dce9cp-4 0x5.d98d03c9063ep-4 0x5.d3b36e0e428f4p-4 0x5.cdd8f24984248p-4 0x5.c7fd9161e0bb4p-4 0x5.c2214c3e91684p-4 0x5.bc4423c6f2714p-4 0x5.b66618e2832d8p-4 0x5.b0872c78e5dccp-4 0x5.aaa75f71df864p-4 0x5.a4c6b2b557d44p-4 0x5.9ee5272b58f2cp-4 0x5.9902bdbc0f68p-4 0x5.931f774fc9f14p-4 0x5.8d3b54cef9638p-4 0x5.875657223081p-4 0x5.81707f3223d98p-4 0x5.7b89cde7a9a4cp-4 0x5.75a2442bb9a1cp-4 0x5.6fb9e2e76ceep-4 0x5.69d0ab03fde4p-4 0x5.63e69d6ac7f74p-4 0x5.5dfbbb054792p-4 0x5.581004bd19ed8p-4 0x5.52237b7bfcef8p-4 0x5.4c36202bcf09p-4 0x5.4647f3b68f0d8p-4 0x5.4058f7065c128p-4 0x5.3a692b0575484p-4 0x5.3478909e39dacp-4 0x5.2e8728bb28c78p-4 0x5.2894f446e0bd8p-4 0x5.22a1f42c1ff5cp-4 0x5.1cae2955c4154p-4 0x5.16b994aeca008p-4 0x5.10c437224dbcp-4 0x5.0ace119b8a4ap-4 0x5.04d72505d980cp-4 0x4.fedf724cb3e9cp-4 0x4.f8e6fa5bb09c4p-4 0x4.f2edbe1e851bcp-4 0x4.ecf3be81052e4p-4 0x4.e6f8fc6f22bc8p-4 0x4.e0fd78d4edaacp-4 0x4.db01349e93b8p-4 0x4.d50430b86055p-4 0x4.cf066e0ebc818p-4 0x4.c907ed8e2eabcp-4 0x4.c308b0235a854p-4 0x4.bd08b6bb00e24p-4 0x4.b7080241ff944p-4 0x4.b10693a551484p-4 0x4.ab046bd20d5dp-4 0x4.a5018bb567c14p-4 0x4.9efdf43cb0d18p-4 0x4.98f9a655552ecp-4 0x4.92f4a2ecdd9dp-4 0x4.8ceeeaf0eedc4p-4 0x4.86e87f4f4988cp-4 0x4.80e160f5c9efcp-4 0x4.7ad990d267ef8p-4 0x4.74d10fd336cf4p-4 0x4.6ec7dee665204p-4 0x4.68bdfefa3c914p-4 0x4.62b370fd21ce4p-4 0x4.5ca835dd945dcp-4 0x4.569c4e8a2e768p-4 0x4.508fbbf1a4de8p-4 0x4.4a827f02c6c48p-4 0x4.447498ac7d9ep-4 0x4.3e6609ddccfe4p-4 0x4.3856d385d274p-4 0x4.3246f693c5634p-4 0x4.2c3673f6f6e44p-4 0x4.26254c9ed198p-4 0x4.2013817ad9874p-4 0x4.1a01137aac008p-4 0x4.13ee038dff6bcp-4 0x4.0dda52a4a32b8p-4 0x4.07c601ae7f744p-4 0x4.01b1119b952cp-4 0x3.fb9b835bfdbf8p-4 0x3.f58557dfeb00ap-4 0x3.ef6e9017a7002p-4 0x3.e9572cf393ebcp-4 0x3.e33f2f642be3cp-4 0x3.dd26985a00d8cp-4 0x3.d70d68c5bc69p-4 0x3.d0f3a1981fb64p-4 0x3.cad943c20344p-4 0x3.c4be503456d06p-4 0x3.bea2c7e021336p-4 0x3.b886abb68033p-4 0x3.b269fca8a862ep-4 0x3.ac4cbba7e4fc6p-4 0x3.a62ee9a597bep-4 0x3.a010879338bfap-4 0x3.99f1966256508p-4 0x3.93d2170494d54p-4 0x3.8db20a6bae9bep-4 0x3.8791718973bb8p-4 0x3.81704d4fc9ec4p-4 0x3.7b4e9eb0ac662p-4 0x3.752c669e2bb6p-4 0x3.6f09a60a6d9cp-4 0x3.68e65de7ace44p-4 0x3.62c28f2839458p-4 0x3.5c9e3abe7735ep-4 0x3.5679619cdfc86p-4 0x3.505404b6008a2p-4 0x3.4a2e24fc7b57ep-4 0x3.4407c363063bep-4 0x3.3de0e0dc6b468p-4 0x3.37b97e5b886dp-4 0x3.31919cd34f5dep-4 0x3.2b693d36c55fep-4 0x3.254060790329ep-4 0x3.1f17078d34c1ap-4 0x3.18ed336699506p-4 0x3.12c2e4f883006p-4 0x3.0c981d3656da2p-4 0x3.066cdd138c99p-4 0x3.00412583ae8ap-4 0x2.fa14f77a59636p-4 0x2.f3e853eb3c23cp-4 0x2.edbb3bca17e6ap-4 0x2.e78db00abfc2p-4 0x2.e15fb1a1189fep-4 0x2.db314181191bap-4 0x2.d502609ec956cp-4 0x2.ced30fee42d6ep-4 0x2.c8a35063b061cp-4 0x2.c27322f34dd2ep-4 0x2.bc42889167f96p-4 0x2.b61182325c7p-4 0x2.afe010ca997cp-4 0x2.a9ae354e9de0cp-4 0x2.a37bf0b2f8bfp-4 0x2.9d4943ec496c2p-4 0x2.97162fef3f516p-4 0x2.90e2b5b099bf2p-4 0x2.8aaed62527cbp-4 0x2.847a9241c82cep-4 0x2.7e45eafb6912cp-4 0x2.7810e14707ff6p-4 0x2.71db7619b1a26p-4 0x2.6ba5aa6881b66p-4 0x2.656f7f28a2d56p-4 0x2.5f38f54f4e56ap-4 0x2.59020dd1cc274p-4 0x2.52cac9a572a8p-4 0x2.4c9329bfa681cp-4 0x2.465b2f15da824p-4 0x2.4022da9d8f79ep-4 0x2.39ea2d4c540f4p-4 0x2.33b12817c49d8p-4 0x2.2d77cbf58b0cap-4 0x2.273e19db5eafp-4 0x2.210412bf04168p-4 0x2.1ac9b7964cf18p-4 0x2.148f095717e3ap-4 0x2.0e5408f75063ep-4 0x2.0818b76cee904p-4 0x2.01dd15adf70b4p-4 0x1.fba124b07ad88p-4 0x1.f564e56a97314p-4 0x1.ef2858d275625p-4 0x1.e8eb7fde4aa3ep-4 0x1.e2ae5b8457f7ap-4 0x1.dc70ecbae9fd1p-4 0x1.d633347858cfp-4 0x1.cff533b307dc2p-4 0x1.c9b6eb6165c47p-4 0x1.c3785c79ec2dep-4 0x1.bd3987f31fa0bp-4 0x1.b6fa6ec38f64ep-4 0x1.b0bb11e1d555fp-4 0x1.aa7b724495c0ep-4 0x1.a43b90e27f3c4p-4 0x1.9dfb6eb24a86p-4 0x1.97bb0caaba578p-4 0x1.917a6bc29b438p-4 0x1.8b398cf0c38e1p-4 0x1.84f8712c130a5p-4 0x1.7eb7196b72eedp-4 0x1.787586a5d5b1fp-4 0x1.7233b9d236e73p-4 0x1.6bf1b3e79b12fp-4 0x1.65af75dd0f887p-4 0x1.5f6d00a9aa418p-4 0x1.592a554489bccp-4 0x1.52e774a4d4d12p-4 0x1.4ca45fc1ba8b2p-4 0x1.4661179272096p-4 0x1.401d9d0e3a50dp-4 0x1.39d9f12c5a2a2p-4 0x1.339614e41ffa4p-4 0x1.2d52092ce19f8p-4 0x1.270dcefdfc461p-4 0x1.20c9674ed4457p-4 0x1.1a84d316d4f89p-4 0x1.1440134d709b6p-4 0x1.0dfb28ea201efp-4 0x1.07b614e46306p-4 0x1.0170d833bf422p-4 0xF.b2b73cfc1075p-8 0xF.4e5e8affaa9d8p-8 0xE.ea037cc047628p-8 0xE.85a621b7c8ea8p-8 0xE.214689606bf8p-8 0xD.bce4c334c5c78p-8 0xD.5880deafc18bp-8 0xC.f41aeb4c9e478p-8 0xC.8fb2f886ec12p-8 0xC.2b4915da89dd8p-8 0xB.c6dd52c3a344p-8 0xB.626fbebeadc78p-8 0xA.fe00694866ab8p-8 0xA.998f61ddd0738p-8 0xA.351cb7fc30bfp-8 0x9.d0a87b210d85p-8 0x9.6c32baca2af2p-8 0x9.07bb867588e3p-8 0x8.a342eda160c38p-8 0x8.3ec8ffcc22c88p-8 0x7.da4dcc7473bdp-8 0x7.75d163192acf8p-8 0x7.1153d3394ecccp-8 0x6.acd52c5413fc8p-8 0x6.48557de8d99dcp-8 0x5.e3d4d77727c3cp-8 0x5.7f53487eac908p-8 0x5.1ad0e07f3a124p-8 0x4.b64daef8c3bf4p-8 0x4.51c9c36b5c51p-8 0x3.ed452d573301ep-8 0x3.88bffc3c91582p-8 0x3.243a3f9bd8f1ep-8 0x2.bfb406f580c1ep-8 0x2.5b2d61ca12ea8p-8 0x1.f6a65f9a2a3aep-8 0x1.921f0fe67009fp-8 0x1.2d97822f99731p-8 0xC.90fc5f6653178p-12 0x6.487eabb991ccp-12)</param>
        <param name="dualMemPortAddr1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/CAddr/primWireOut]</param>
        <param name="dualMemPortAddr2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/SAddr/primWireOut]</param>
        <param name="dualMemPortData1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/ZeroData/primWireOut]</param>
        <param name="dualMemPortRead1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/inputBlock/(2 v)]</param>
        <param name="dualMemPortRead2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/inputBlock/(2 v)]</param>
        <param name="dualMemPortWrite1En">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/noWrite/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeSFixed 1 15)</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Q12">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/Q13/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/Q23/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q13">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q23">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SAddr">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 10 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 11 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/Ndivided4/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/CAddr/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 11 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 11 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xnor">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/Q23/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/Const/primWireOut]</param>
        <param name="blockType">xnorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroData">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 angle)"/>
        <wire name="(2 v)"/>
      </block>
      <block name="noWrite">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 w)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/NegSin/primWireOut]</param>
        <param name="complexPackPortReal">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom"/NegCos/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) ^4)</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle3/TwiddleRom/ SwapSinCos"</param>
      <param name="simulinkPortData">(((2 d0 false true false false 16 15 1) (3 d1 false true false false 16 15 1) (1 swap true false false false 1 0 1)) ((1 q0 false true false false 16 15 1) (2 q1 false true false false 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="(1 swap)"/>
        <wire name="(2 d0)"/>
        <wire name="(3 d1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <param name="(1 q0)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos"/Mux/primWireOut]</param>
        <param name="(2 q1)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_TwiddleRom_ SwapSinCos"/Mux1/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle3/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d false true false true 16 15 1)) ((1 q false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle3_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 25 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle4"</param>
      <param name="simulinkPortData">(((2 d false true false true 25 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 25 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ConvertIn">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/inputBlock/(2 d)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 12 13))</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateAsymmetric</param>
        <param name="simulinkExtraCacheKeys">((1 25 13 0 1 1) (1 25 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ConvertOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 12 13))</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 41 28 0 1 1) (1 25 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractCount">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/TwiddleCounter/(1 count)]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 6 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/VectorFanout1/(1 q)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/ConvertIn/primWireOut]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 25 13 0 1 1) (1 41 28 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/TwiddleRom/(1 w)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/RALUT/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/NonOptimizedMode/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonOptimizedMode">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RALUT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_RALUT"]</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
        <param name="(1 a)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/ExtractCount/primWireOut]</param>
        <param name="(2 ra)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="TwiddleAngle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 6 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/TwiddleCounter/(1 count)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="TwiddleCounter">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleCounter"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/inputBlock/(1 v)]</param>
        <param name="(2 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/inputBlock/(3 drop)]</param>
        <wire name="(1 count)"/>
      </block>
      <block name="TwiddleRom">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"]</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
        <param name="(1 angle)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/TwiddleAngle/(1 angle)]</param>
        <param name="(2 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/inputBlock/(1 v)]</param>
        <wire name="(1 w)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/Mux2/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 25 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/inputBlock/(1 v)]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/ConvertOut/primWireOut]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_RALUT&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle4/RALUT"</param>
      <param name="simulinkPortData">(((1 a false ^4 6 0 1) (2 ra true false false false 1 0 1)) ((1 q false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ROM">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(complexRollTag (1 ^5 0xB.504f333f9de68p-4 0x4.69898cc51701cp-56 -0xB.504f333f9de6p-4 1 0xE.c835e79946a3p-4 0xB.504f333f9de68p-4 0x6.1f78a9abaa59p-4 1 0x6.1f78a9abaa59p-4 -0xB.504f333f9de6p-4 -0xE.c835e79946a38p-4 1 0xF.b14be7fbae58p-4 0xE.c835e79946a3p-4 0xD.4db3148750d18p-4 1 0x8.e39d9cd734648p-4 -0x6.1f78a9abaa588p-4 -0xF.b14be7fbae58p-4 1 0xD.4db3148750d18p-4 0x6.1f78a9abaa59p-4 -0x3.1f17078d34c1p-4 1 0x3.1f17078d34c1ap-4 -0xE.c835e79946a3p-4 -0x8.e39d9cd73464p-4 1 0xF.ec46d1e89293p-4 0xF.b14be7fbae58p-4 0xF.4fa0ab6316edp-4 1 0xA.267992848eebp-4 -0x3.1f17078d34c1p-4 -0xE.1c5978c05ed8p-4 1 0xE.1c5978c05ed88p-4 0x8.e39d9cd734648p-4 0x1.917a6bc29b438p-4 1 0x4.a5018bb567c14p-4 -0xD.4db3148750d2p-4 -0xC.5e40358a8ba1p-4 1 0xF.4fa0ab6316edp-4 0xD.4db3148750d18p-4 0xA.267992848eebp-4 1 0x7.8ad74e01bd8f8p-4 -0x8.e39d9cd73463p-4 -0xF.ec46d1e89293p-4 1 0xC.5e40358a8ba08p-4 0x3.1f17078d34c1ap-4 -0x7.8ad74e01bd8fp-4 1 0x1.917a6bc29b438p-4 -0xF.b14be7fbae58p-4 -0x4.a5018bb567c1cp-4) (0 ^5 0xB.504f333f9de6p-4 1 0xB.504f333f9de68p-4 0 0x6.1f78a9abaa58cp-4 0xB.504f333f9de6p-4 0xE.c835e79946a3p-4 0 0xE.c835e79946a3p-4 0xB.504f333f9de68p-4 -0x6.1f78a9abaa584p-4 0 0x3.1f17078d34c14p-4 0x6.1f78a9abaa58cp-4 0x8.e39d9cd73464p-4 0 0xD.4db3148750d18p-4 0xE.c835e79946a3p-4 0x3.1f17078d34c2ep-4 0 0x8.e39d9cd73464p-4 0xE.c835e79946a3p-4 0xF.b14be7fbae58p-4 0 0xF.b14be7fbae58p-4 0x6.1f78a9abaa594p-4 -0xD.4db3148750d18p-4 0 0x1.917a6bc29b42cp-4 0x3.1f17078d34c14p-4 0x4.a5018bb567c14p-4 0 0xC.5e40358a8bap-4 0xF.b14be7fbae58p-4 0x7.8ad74e01bd8fcp-4 0 0x7.8ad74e01bd8ecp-4 0xD.4db3148750d18p-4 0xF.ec46d1e892928p-4 0 0xF.4fa0ab6316ed8p-4 0x8.e39d9cd73464p-4 -0xA.267992848eeap-4 0 0x4.a5018bb567c14p-4 0x8.e39d9cd73464p-4 0xC.5e40358a8bap-4 0 0xE.1c5978c05ed8p-4 0xD.4db3148750d2p-4 -0x1.917a6bc29b42bp-4 0 0xA.267992848eebp-4 0xF.b14be7fbae58p-4 0xE.1c5978c05ed88p-4 0 0xF.ec46d1e892928p-4 0x3.1f17078d34c2ep-4 -0xF.4fa0ab6316edp-4))</param>
        <param name="dualMemPortAddr1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_RALUT"/inputBlock/(1 a)]</param>
        <param name="dualMemPortAddr2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_RALUT"/inputBlock/(1 a)]</param>
        <param name="dualMemPortData1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_RALUT"/d0/primWireOut]</param>
        <param name="dualMemPortRead1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_RALUT"/inputBlock/(2 ra)]</param>
        <param name="dualMemPortRead2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_RALUT"/inputBlock/(2 ra)]</param>
        <param name="dualMemPortWrite1En">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_RALUT"/we0/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeComplex (typeSFixed 1 15))</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 6 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 6 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="d0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeComplex (typeSFixed 1 15))</param>
        <param name="constValue">(complexRollTag 0 0)</param>
        <param name="constWarnSaturation">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 a)"/>
        <wire name="(2 ra)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_RALUT"/ROM/dualMemWireData1]</param>
      </block>
      <block name="we0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 6 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle4/TwiddleAngle"</param>
      <param name="simulinkPortData">(((2 c false ^4 12 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 6 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="TA_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 6 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle"/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle"/inputBlock/(2 c)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4))</param>
        <param name="(1 angle)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle"/TA_implementation/(1 angle)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle_TA_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 6 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle4/TwiddleAngle/TA_implementation"</param>
      <param name="simulinkPortData">(((2 c false ^4 12 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 6 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/Mux1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/Mux7/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 5 0 ^4) (1 6 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/ZeroBit/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/BitReverse/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/BitReverse/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/ZeroBit1/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractIndexLSB">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">6</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractIndexMSB">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">7</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractPivot">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitReverse">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/BitExtractPivot/primWireOut]</param>
        <param name="blockType">reverseBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/ZeroVal1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/BitCombine1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/BitExtractIndexLSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 5 0 ^4) (1 5 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux7">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/ZeroVal/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/BitCombine/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/BitExtractIndexMSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 5 0 ^4) (1 5 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 5 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 5 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4))</param>
        <param name="(1 angle)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleAngle_TA_implementation"/Add/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleCounter&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle4/TwiddleCounter"</param>
      <param name="simulinkPortData">(((2 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((1 count false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleCounter"/SampleDelay/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleCounter"/StepLUT_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Add_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleCounter"/Add/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleCounter"/Convert/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleCounter"/inputBlock/(1 v)]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleCounter"/inputBlock/(2 drop)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleCounter"/Add_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Shift">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleCounter"/SampleDelay/primWireOut]</param>
        <param name="barrelOutputType">(typeUFixed 12 0)</param>
        <param name="barrelPortShift">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleCounter"/ShiftLUT_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">barrelRightBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ShiftLUT">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 2 3 4 5 6 7 8 9 10 11 0 ^4)</param>
        <param name="lutPortAddr">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleCounter"/Convert/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ShiftLUT_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleCounter"/ShiftLUT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StepLUT">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 ^16 1 2 4 8 16 32 64 128 256 512 1024 2048 0 ^4)</param>
        <param name="lutPortAddr">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleCounter"/BitCombine/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StepLUT_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleCounter"/StepLUT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <param name="(1 count)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleCounter"/Shift/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleCounter"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle4/TwiddleRom"</param>
      <param name="simulinkPortData">(((1 angle false ^4 6 0 1) (2 v true false false false 1 0 1)) ((1 w false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="&quot; SwapSinCos&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) ^4)</param>
        <param name="(1 swap)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/Q13/primWireOut]</param>
        <param name="(2 d0)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/OptimizedDualMem/dualMemWireData1]</param>
        <param name="(3 d1)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/Mux1/primWireOut]</param>
        <wire name="(1 q0)"/>
        <wire name="(2 q1)"/>
      </block>
      <block name="BitExtract5">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CAddr">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/ZeroData/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/OptimizedDualMem/dualMemWireData2]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/NonZero/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Ndivided4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegCos">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/" SwapSinCos"/(1 q0)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/NegateCos_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/Q12/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegSin">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/" SwapSinCos"/(2 q1)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/NegateSin_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/Xnor/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/" SwapSinCos"/(1 q0)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/NegateCos/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/" SwapSinCos"/(2 q1)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/NegateSin/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonZero">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">4</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OptimizedDualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(1 0xF.ec46d1e89293p-4 0xF.b14be7fbae58p-4 0xF.4fa0ab6316edp-4 0xE.c835e79946a3p-4 0xE.1c5978c05ed88p-4 0xD.4db3148750d18p-4 0xC.5e40358a8ba08p-4 0xB.504f333f9de68p-4 0xA.267992848eebp-4 0x8.e39d9cd734648p-4 0x7.8ad74e01bd8f8p-4 0x6.1f78a9abaa59p-4 0x4.a5018bb567c14p-4 0x3.1f17078d34c1ap-4 0x1.917a6bc29b438p-4)</param>
        <param name="dualMemPortAddr1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/CAddr/primWireOut]</param>
        <param name="dualMemPortAddr2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/SAddr/primWireOut]</param>
        <param name="dualMemPortData1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/ZeroData/primWireOut]</param>
        <param name="dualMemPortRead1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/inputBlock/(2 v)]</param>
        <param name="dualMemPortRead2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/inputBlock/(2 v)]</param>
        <param name="dualMemPortWrite1En">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/noWrite/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeSFixed 1 15)</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Q12">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/Q13/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/Q23/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q13">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q23">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SAddr">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/Ndivided4/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/CAddr/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 5 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 5 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xnor">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/Q23/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/Const/primWireOut]</param>
        <param name="blockType">xnorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroData">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 angle)"/>
        <wire name="(2 v)"/>
      </block>
      <block name="noWrite">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 w)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/NegSin/primWireOut]</param>
        <param name="complexPackPortReal">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom"/NegCos/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) ^4)</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle4/TwiddleRom/ SwapSinCos"</param>
      <param name="simulinkPortData">(((2 d0 false true false false 16 15 1) (3 d1 false true false false 16 15 1) (1 swap true false false false 1 0 1)) ((1 q0 false true false false 16 15 1) (2 q1 false true false false 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="(1 swap)"/>
        <wire name="(2 d0)"/>
        <wire name="(3 d1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <param name="(1 q0)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos"/Mux/primWireOut]</param>
        <param name="(2 q1)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_TwiddleRom_ SwapSinCos"/Mux1/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle4/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d false true false true 16 15 1)) ((1 q false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle4_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 27 13 0 1 1) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle5"</param>
      <param name="simulinkPortData">(((2 d false true false true 27 13 1) (3 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((2 q false true false true 27 13 1) (3 qdrop false ^4 4 0 1) (1 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ConvertIn">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/inputBlock/(2 d)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 14 13))</param>
        <param name="castRoundingMode">roundingUnbiased</param>
        <param name="castSaturateMode">saturateAsymmetric</param>
        <param name="simulinkExtraCacheKeys">((1 27 13 0 1 1) (1 27 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ConvertOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/Mult/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeComplex (typeSFixed 14 13))</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 43 28 0 1 1) (1 27 13 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ExtractCount">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/TwiddleCounter/(1 count)]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 4 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/VectorFanout1/(1 q)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/ConvertIn/primWireOut]</param>
        <param name="addNoGrowth">true</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">faithfulRounding</param>
        <param name="multLogic">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 27 13 0 1 1) (1 43 28 0 1 1))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/TwiddleRom/(1 w)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/RALUT/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/NonOptimizedMode/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonOptimizedMode">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="RALUT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_RALUT"]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
        <param name="(1 a)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/ExtractCount/primWireOut]</param>
        <param name="(2 ra)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/inputBlock/(1 v)]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="TwiddleAngle">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/TwiddleCounter/(1 count)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="TwiddleCounter">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleCounter"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/inputBlock/(1 v)]</param>
        <param name="(2 drop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/inputBlock/(3 drop)]</param>
        <wire name="(1 count)"/>
      </block>
      <block name="TwiddleRom">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
        <param name="(1 angle)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/TwiddleAngle/(1 angle)]</param>
        <param name="(2 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/inputBlock/(1 v)]</param>
        <wire name="(1 w)"/>
      </block>
      <block name="VectorFanout1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_VectorFanout1"]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <param name="(1 d)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/Mux2/primWireOut]</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 d)"/>
        <wire name="(3 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 27 13 0 1 1) (1 4 0 ^4))</param>
        <param name="(1 qv)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/inputBlock/(1 v)]</param>
        <param name="(2 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/ConvertOut/primWireOut]</param>
        <param name="(3 qdrop)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5"/inputBlock/(3 drop)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_RALUT&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle5/RALUT"</param>
      <param name="simulinkPortData">(((1 a false ^4 4 0 1) (2 ra true false false false 1 0 1)) ((1 q false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="ROM">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(complexRollTag (1 ^5 0xB.504f333f9de68p-4 0x4.69898cc51701cp-56 -0xB.504f333f9de6p-4 1 0xE.c835e79946a3p-4 0xB.504f333f9de68p-4 0x6.1f78a9abaa59p-4 1 0x6.1f78a9abaa59p-4 -0xB.504f333f9de6p-4 -0xE.c835e79946a38p-4) (0 ^5 0xB.504f333f9de6p-4 1 0xB.504f333f9de68p-4 0 0x6.1f78a9abaa58cp-4 0xB.504f333f9de6p-4 0xE.c835e79946a3p-4 0 0xE.c835e79946a3p-4 0xB.504f333f9de68p-4 -0x6.1f78a9abaa584p-4))</param>
        <param name="dualMemPortAddr1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_RALUT"/inputBlock/(1 a)]</param>
        <param name="dualMemPortAddr2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_RALUT"/inputBlock/(1 a)]</param>
        <param name="dualMemPortData1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_RALUT"/d0/primWireOut]</param>
        <param name="dualMemPortRead1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_RALUT"/inputBlock/(2 ra)]</param>
        <param name="dualMemPortRead2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_RALUT"/inputBlock/(2 ra)]</param>
        <param name="dualMemPortWrite1En">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_RALUT"/we0/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeComplex (typeSFixed 1 15))</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="d0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeComplex (typeSFixed 1 15))</param>
        <param name="constValue">(complexRollTag 0 0)</param>
        <param name="constWarnSaturation">false</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 a)"/>
        <wire name="(2 ra)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_RALUT"/ROM/dualMemWireData1]</param>
      </block>
      <block name="we0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle5/TwiddleAngle"</param>
      <param name="simulinkPortData">(((2 c false ^4 12 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="TA_implementation">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle_TA_implementation"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 4 0 ^4))</param>
        <param name="(1 v)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle"/inputBlock/(1 v)]</param>
        <param name="(2 c)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle"/inputBlock/(2 c)]</param>
        <wire name="(1 angle)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 angle)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle"/TA_implementation/(1 angle)]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle_TA_implementation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle5/TwiddleAngle/TA_implementation"</param>
      <param name="simulinkPortData">(((2 c false ^4 12 0 1) (1 v true false false false 1 0 1)) ((1 angle false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle_TA_implementation"/Mux1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle_TA_implementation"/Mux7/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 3 0 ^4) (1 4 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle_TA_implementation"/ZeroBit/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle_TA_implementation"/BitExtractIndex/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle_TA_implementation"/BitExtractIndex/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle_TA_implementation"/ZeroBit1/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractIndex">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">8</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractPivotLSB">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">11</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtractPivotMSB">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle_TA_implementation"/inputBlock/(2 c)]</param>
        <param name="bitSelectBitOffset">10</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle_TA_implementation"/ZeroVal1/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle_TA_implementation"/BitCombine1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle_TA_implementation"/BitExtractPivotLSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4) (1 3 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux7">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle_TA_implementation"/ZeroVal/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle_TA_implementation"/BitCombine/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle_TA_implementation"/BitExtractPivotMSB/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 3 0 ^4) (1 3 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroBit1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroVal1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 3 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 angle)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleAngle_TA_implementation"/Add/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleCounter&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle5/TwiddleCounter"</param>
      <param name="simulinkPortData">(((2 drop false ^4 4 0 1) (1 v true false false false 1 0 1)) ((1 count false ^4 12 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleCounter"/SampleDelay/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleCounter"/StepLUT_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4) (1 12 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Add_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleCounter"/Add/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleCounter"/Convert/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleCounter"/inputBlock/(1 v)]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleCounter"/inputBlock/(2 drop)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleCounter"/Add_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Shift">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleCounter"/SampleDelay/primWireOut]</param>
        <param name="barrelOutputType">(typeUFixed 12 0)</param>
        <param name="barrelPortShift">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleCounter"/ShiftLUT_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">barrelRightBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 4 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ShiftLUT">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 2 3 4 5 6 7 8 9 10 11 0 ^4)</param>
        <param name="lutPortAddr">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleCounter"/Convert/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ShiftLUT_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleCounter"/ShiftLUT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StepLUT">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 ^16 1 2 4 8 16 32 64 128 256 512 1024 2048 0 ^4)</param>
        <param name="lutPortAddr">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleCounter"/BitCombine/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StepLUT_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleCounter"/StepLUT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 12 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 v)"/>
        <wire name="(2 drop)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4))</param>
        <param name="(1 count)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleCounter"/Shift/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleCounter"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle5/TwiddleRom"</param>
      <param name="simulinkPortData">(((1 angle false ^4 4 0 1) (2 v true false false false 1 0 1)) ((1 w false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="&quot; SwapSinCos&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom_ SwapSinCos"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) ^4)</param>
        <param name="(1 swap)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/Q13/primWireOut]</param>
        <param name="(2 d0)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/OptimizedDualMem/dualMemWireData1]</param>
        <param name="(3 d1)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/Mux1/primWireOut]</param>
        <wire name="(1 q0)"/>
        <wire name="(2 q1)"/>
      </block>
      <block name="BitExtract5">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CAddr">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/inputBlock/(1 angle)]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/ZeroData/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/OptimizedDualMem/dualMemWireData2]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/NonZero/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Ndivided4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegCos">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/" SwapSinCos"/(1 q0)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/NegateCos_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/Q12/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegSin">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/" SwapSinCos"/(2 q1)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/NegateSin_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/Xnor/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/" SwapSinCos"/(1 q0)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateCos_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/NegateCos/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/" SwapSinCos"/(2 q1)]</param>
        <param name="blockType">negateBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NegateSin_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/NegateSin/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeSFixed 1 15)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="NonZero">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="OptimizedDualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(1 0xE.c835e79946a3p-4 0xB.504f333f9de68p-4 0x6.1f78a9abaa59p-4)</param>
        <param name="dualMemPortAddr1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/CAddr/primWireOut]</param>
        <param name="dualMemPortAddr2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/SAddr/primWireOut]</param>
        <param name="dualMemPortData1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/ZeroData/primWireOut]</param>
        <param name="dualMemPortRead1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/inputBlock/(2 v)]</param>
        <param name="dualMemPortRead2">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/inputBlock/(2 v)]</param>
        <param name="dualMemPortWrite1En">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/noWrite/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeSFixed 1 15)</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 2 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Q12">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/Q13/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/Q23/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q13">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Q23">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/BitExtract5/primWireOut]</param>
        <param name="bitSelectBitOffset">1</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SAddr">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/Sub_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/Ndivided4/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/CAddr/primWireOut]</param>
        <param name="blockType">subBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 3 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sub_PostCast_primWireOut">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/Sub/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xnor">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/Q23/primWireOut]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/Const/primWireOut]</param>
        <param name="blockType">xnorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ZeroData">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeSFixed 1 15)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 angle)"/>
        <wire name="(2 v)"/>
      </block>
      <block name="noWrite">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 w)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/ri2c/complexPackWireOut]</param>
      </block>
      <block name="ri2c">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/NegSin/primWireOut]</param>
        <param name="complexPackPortReal">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom"/NegCos/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom_ SwapSinCos&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) ^4)</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle5/TwiddleRom/ SwapSinCos"</param>
      <param name="simulinkPortData">(((2 d0 false true false false 16 15 1) (3 d1 false true false false 16 15 1) (1 swap true false false false 1 0 1)) ((1 q0 false true false false 16 15 1) (2 q1 false true false false 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom_ SwapSinCos"/inputBlock/(3 d1)]</param>
        <param name="1">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom_ SwapSinCos"/inputBlock/(2 d0)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom_ SwapSinCos"/inputBlock/(1 swap)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <wire name="(1 swap)"/>
        <wire name="(2 d0)"/>
        <wire name="(3 d1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 0) (1 16 15 0 1 0))</param>
        <param name="(1 q0)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom_ SwapSinCos"/Mux/primWireOut]</param>
        <param name="(2 q1)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_TwiddleRom_ SwapSinCos"/Mux1/primWireOut]</param>
      </block>
    </model>
    <model name="&quot;ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_VectorFanout1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VFFT Pipe/Twiddle5/VectorFanout1"</param>
      <param name="simulinkPortData">(((1 d false true false true 16 15 1)) ((1 q false true false true 16 15 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Fanout">
        <param name="0">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_VectorFanout1"/inputBlock/(1 d)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">1</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1) (1 16 15 0 1 1))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <wire name="(1 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 15 0 1 1))</param>
        <param name="(1 q)">[/"ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VFFT Pipe_Twiddle5_VectorFanout1"/Fanout/0]</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VPD">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/VPD"</param>
      <param name="simulinkPortData">(((1 size false ^4 4 0 1) (2 v true false false false 1 0 1)) ((1 g true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Add">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VPD/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VPD/StepLUT_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 13 0 ^4) (1 13 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Add_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VPD/Add/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 13 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VPD/Convert/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VPD/inputBlock/(2 v)]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4) (1 5 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract1">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VPD/Add_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">12</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitExtract2">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VPD/Add_PostCast_primWireOut/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 12 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <param name="simulinkExtraCacheKeys">((1 13 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VPD/inputBlock/(1 size)]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <param name="castRoundingMode">roundingTrunc</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VPD/BitExtract2/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 ^4) (1 12 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StepLUT">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 ^16 4096 2048 1024 512 256 128 64 32 16 8 4 2 1 ^4)</param>
        <param name="lutPortAddr">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VPD/BitCombine/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 13 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="StepLUT_PostCast_primWireOut">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VPD/StepLUT/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 13 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 size)"/>
        <wire name="(2 v)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <param name="(1 g)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VPD/BitExtract1/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_VPD/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 12 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/VFFT_Light/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_VFFT_Light_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/latch_0L"</param>
      <param name="simulinkPortData">(((2 d false ^4 8 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 8 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 8 0) (typeUFixed 8 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
    </model>
    <model name="ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/VFFT/latch_0L1"</param>
      <param name="simulinkPortData">(((2 d false ^4 4 0 1) (1 e true false false false 1 0 1)) ((1 q false ^4 4 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeBitAccurate</param>
      <block name="Mux">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L1/SampleDelay/primWireOut]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L1/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L1/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L1/inputBlock/(2 d)]</param>
        <param name="1">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L1/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L1/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
        <param name="(1 q)">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L1/Mux/primWireOut]</param>
      </block>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/ifft_blocktostream_DUT_low_phy_dl_iFFT_B2S_IFFT_VIFFT_VFFT_latch_0L1/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
    </model>
    <model name="(dupName 0 FiniteStateMachine)">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/PhaseCompensation_lite/SOP_EOP_gen/falling_edge/Finite State Machine"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_13">
        <param name="0">[/(dupName 0 FiniteStateMachine)/signalIn_1/1]</param>
        <param name="1">[/(dupName 0 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_3">
        <param name="0">[/(dupName 0 FiniteStateMachine)/reg_7/primWireOut]</param>
        <param name="1">[/(dupName 0 FiniteStateMachine)/signalIn_1/0]</param>
        <param name="2">[/(dupName 0 FiniteStateMachine)/nor_2/primWireOut]</param>
        <param name="3">[/(dupName 0 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_8">
        <param name="0">[/(dupName 0 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="1">[/(dupName 0 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/(dupName 0 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/(dupName 0 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_5">
        <param name="0">[/(dupName 0 FiniteStateMachine)/lut_4/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_9">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 x)"/>
      </block>
      <block name="lut_14">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 2 1 2 5 2)</param>
        <param name="lutPortAddr">[/(dupName 0 FiniteStateMachine)/bitJoin_13/primWireOut]</param>
        <param name="lutType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/(dupName 0 FiniteStateMachine)/bitJoin_3/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_10">
        <param name="0">[/(dupName 0 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="1">[/(dupName 0 FiniteStateMachine)/const_9/primWireOut]</param>
        <param name="2">[/(dupName 0 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="3">[/(dupName 0 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/(dupName 0 FiniteStateMachine)/bitJoin_8/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_2">
        <param name="0">[/(dupName 0 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 fsm_q)">[/(dupName 0 FiniteStateMachine)/signalOut_17/0]</param>
      </block>
      <block name="reg_12">
        <param name="0">[/(dupName 0 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_7">
        <param name="0">[/(dupName 0 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_1">
        <param name="0">[/(dupName 0 FiniteStateMachine)/input/(1 go)]</param>
        <param name="1">[/(dupName 0 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="signalOut_17">
        <param name="0">[/(dupName 0 FiniteStateMachine)/bitSelect_16/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
      </block>
      <block name="typepin_11">
        <param name="0">[/(dupName 0 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/(dupName 0 FiniteStateMachine)/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin x)">
        <param name="0">[/(dupName 0 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="(dupName 1 FiniteStateMachine)">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/Rising_edge/Finite State Machine"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_13">
        <param name="0">[/(dupName 1 FiniteStateMachine)/signalIn_1/1]</param>
        <param name="1">[/(dupName 1 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_3">
        <param name="0">[/(dupName 1 FiniteStateMachine)/reg_7/primWireOut]</param>
        <param name="1">[/(dupName 1 FiniteStateMachine)/signalIn_1/0]</param>
        <param name="2">[/(dupName 1 FiniteStateMachine)/nor_2/primWireOut]</param>
        <param name="3">[/(dupName 1 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_8">
        <param name="0">[/(dupName 1 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="1">[/(dupName 1 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/(dupName 1 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/(dupName 1 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_5">
        <param name="0">[/(dupName 1 FiniteStateMachine)/lut_4/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_9">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 x)"/>
      </block>
      <block name="lut_14">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 2 1 6 1 2)</param>
        <param name="lutPortAddr">[/(dupName 1 FiniteStateMachine)/bitJoin_13/primWireOut]</param>
        <param name="lutType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/(dupName 1 FiniteStateMachine)/bitJoin_3/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_10">
        <param name="0">[/(dupName 1 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="1">[/(dupName 1 FiniteStateMachine)/const_9/primWireOut]</param>
        <param name="2">[/(dupName 1 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="3">[/(dupName 1 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/(dupName 1 FiniteStateMachine)/bitJoin_8/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_2">
        <param name="0">[/(dupName 1 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 fsm_q)">[/(dupName 1 FiniteStateMachine)/signalOut_17/0]</param>
      </block>
      <block name="reg_12">
        <param name="0">[/(dupName 1 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_7">
        <param name="0">[/(dupName 1 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_1">
        <param name="0">[/(dupName 1 FiniteStateMachine)/input/(1 go)]</param>
        <param name="1">[/(dupName 1 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="signalOut_17">
        <param name="0">[/(dupName 1 FiniteStateMachine)/bitSelect_16/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
      </block>
      <block name="typepin_11">
        <param name="0">[/(dupName 1 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/(dupName 1 FiniteStateMachine)/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin x)">
        <param name="0">[/(dupName 1 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="(dupName 2 FiniteStateMachine)">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/Rising_edge1/Finite State Machine"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_13">
        <param name="0">[/(dupName 2 FiniteStateMachine)/signalIn_1/1]</param>
        <param name="1">[/(dupName 2 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_3">
        <param name="0">[/(dupName 2 FiniteStateMachine)/reg_7/primWireOut]</param>
        <param name="1">[/(dupName 2 FiniteStateMachine)/signalIn_1/0]</param>
        <param name="2">[/(dupName 2 FiniteStateMachine)/nor_2/primWireOut]</param>
        <param name="3">[/(dupName 2 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_8">
        <param name="0">[/(dupName 2 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="1">[/(dupName 2 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/(dupName 2 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/(dupName 2 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_5">
        <param name="0">[/(dupName 2 FiniteStateMachine)/lut_4/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_9">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 x)"/>
      </block>
      <block name="lut_14">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 2 1 6 1 2)</param>
        <param name="lutPortAddr">[/(dupName 2 FiniteStateMachine)/bitJoin_13/primWireOut]</param>
        <param name="lutType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/(dupName 2 FiniteStateMachine)/bitJoin_3/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_10">
        <param name="0">[/(dupName 2 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="1">[/(dupName 2 FiniteStateMachine)/const_9/primWireOut]</param>
        <param name="2">[/(dupName 2 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="3">[/(dupName 2 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/(dupName 2 FiniteStateMachine)/bitJoin_8/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_2">
        <param name="0">[/(dupName 2 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 fsm_q)">[/(dupName 2 FiniteStateMachine)/signalOut_17/0]</param>
      </block>
      <block name="reg_12">
        <param name="0">[/(dupName 2 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_7">
        <param name="0">[/(dupName 2 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_1">
        <param name="0">[/(dupName 2 FiniteStateMachine)/input/(1 go)]</param>
        <param name="1">[/(dupName 2 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="signalOut_17">
        <param name="0">[/(dupName 2 FiniteStateMachine)/bitSelect_16/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
      </block>
      <block name="typepin_11">
        <param name="0">[/(dupName 2 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/(dupName 2 FiniteStateMachine)/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin x)">
        <param name="0">[/(dupName 2 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="(dupName 3 FiniteStateMachine)">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/Rising_edge2/Finite State Machine"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_13">
        <param name="0">[/(dupName 3 FiniteStateMachine)/signalIn_1/1]</param>
        <param name="1">[/(dupName 3 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_3">
        <param name="0">[/(dupName 3 FiniteStateMachine)/reg_7/primWireOut]</param>
        <param name="1">[/(dupName 3 FiniteStateMachine)/signalIn_1/0]</param>
        <param name="2">[/(dupName 3 FiniteStateMachine)/nor_2/primWireOut]</param>
        <param name="3">[/(dupName 3 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_8">
        <param name="0">[/(dupName 3 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="1">[/(dupName 3 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/(dupName 3 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/(dupName 3 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_5">
        <param name="0">[/(dupName 3 FiniteStateMachine)/lut_4/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_9">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 x)"/>
      </block>
      <block name="lut_14">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 2 1 6 1 2)</param>
        <param name="lutPortAddr">[/(dupName 3 FiniteStateMachine)/bitJoin_13/primWireOut]</param>
        <param name="lutType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/(dupName 3 FiniteStateMachine)/bitJoin_3/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_10">
        <param name="0">[/(dupName 3 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="1">[/(dupName 3 FiniteStateMachine)/const_9/primWireOut]</param>
        <param name="2">[/(dupName 3 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="3">[/(dupName 3 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/(dupName 3 FiniteStateMachine)/bitJoin_8/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_2">
        <param name="0">[/(dupName 3 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 fsm_q)">[/(dupName 3 FiniteStateMachine)/signalOut_17/0]</param>
      </block>
      <block name="reg_12">
        <param name="0">[/(dupName 3 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_7">
        <param name="0">[/(dupName 3 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_1">
        <param name="0">[/(dupName 3 FiniteStateMachine)/input/(1 go)]</param>
        <param name="1">[/(dupName 3 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="signalOut_17">
        <param name="0">[/(dupName 3 FiniteStateMachine)/bitSelect_16/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
      </block>
      <block name="typepin_11">
        <param name="0">[/(dupName 3 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/(dupName 3 FiniteStateMachine)/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin x)">
        <param name="0">[/(dupName 3 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="(dupName 4 FiniteStateMachine)">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/falling_edge/Finite State Machine"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_13">
        <param name="0">[/(dupName 4 FiniteStateMachine)/signalIn_1/1]</param>
        <param name="1">[/(dupName 4 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_3">
        <param name="0">[/(dupName 4 FiniteStateMachine)/reg_7/primWireOut]</param>
        <param name="1">[/(dupName 4 FiniteStateMachine)/signalIn_1/0]</param>
        <param name="2">[/(dupName 4 FiniteStateMachine)/nor_2/primWireOut]</param>
        <param name="3">[/(dupName 4 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_8">
        <param name="0">[/(dupName 4 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="1">[/(dupName 4 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/(dupName 4 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/(dupName 4 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_5">
        <param name="0">[/(dupName 4 FiniteStateMachine)/lut_4/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_9">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 x)"/>
      </block>
      <block name="lut_14">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 2 1 2 5 2)</param>
        <param name="lutPortAddr">[/(dupName 4 FiniteStateMachine)/bitJoin_13/primWireOut]</param>
        <param name="lutType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/(dupName 4 FiniteStateMachine)/bitJoin_3/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_10">
        <param name="0">[/(dupName 4 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="1">[/(dupName 4 FiniteStateMachine)/const_9/primWireOut]</param>
        <param name="2">[/(dupName 4 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="3">[/(dupName 4 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/(dupName 4 FiniteStateMachine)/bitJoin_8/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_2">
        <param name="0">[/(dupName 4 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 fsm_q)">[/(dupName 4 FiniteStateMachine)/signalOut_17/0]</param>
      </block>
      <block name="reg_12">
        <param name="0">[/(dupName 4 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_7">
        <param name="0">[/(dupName 4 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_1">
        <param name="0">[/(dupName 4 FiniteStateMachine)/input/(1 go)]</param>
        <param name="1">[/(dupName 4 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="signalOut_17">
        <param name="0">[/(dupName 4 FiniteStateMachine)/bitSelect_16/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
      </block>
      <block name="typepin_11">
        <param name="0">[/(dupName 4 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/(dupName 4 FiniteStateMachine)/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin x)">
        <param name="0">[/(dupName 4 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="(dupName 5 FiniteStateMachine)">
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ifft_blocktostream/DUT/low_phy_dl/iFFT_B2S/IFFT/VIFFT/BRandSCMap/Transpose/falling_edge1/Finite State Machine"</param>
      <param name="synthCircuitTimed">synthNoScheduleNoShuffle</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthNeededForSimulation">true</param>
      <param name="synthOptimize">false</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeCycleAccurate</param>
      <block name="bitJoin_13">
        <param name="0">[/(dupName 5 FiniteStateMachine)/signalIn_1/1]</param>
        <param name="1">[/(dupName 5 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_3">
        <param name="0">[/(dupName 5 FiniteStateMachine)/reg_7/primWireOut]</param>
        <param name="1">[/(dupName 5 FiniteStateMachine)/signalIn_1/0]</param>
        <param name="2">[/(dupName 5 FiniteStateMachine)/nor_2/primWireOut]</param>
        <param name="3">[/(dupName 5 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitJoin_8">
        <param name="0">[/(dupName 5 FiniteStateMachine)/const_0/primWireOut]</param>
        <param name="1">[/(dupName 5 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">bitJoinBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_15">
        <param name="0">[/(dupName 5 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 2 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_16">
        <param name="0">[/(dupName 5 FiniteStateMachine)/lut_14/primWireOut]</param>
        <param name="bitSelectBitOffset">2</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="bitSelect_5">
        <param name="0">[/(dupName 5 FiniteStateMachine)/lut_4/primWireOut]</param>
        <param name="bitSelectBitOffset">0</param>
        <param name="bitSelectOutputType">(typeUFixed 1 0)</param>
        <param name="blockType">bitSelectBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_0">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="const_9">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <wire name="primWireOut"/>
      </block>
      <block name="input">
        <param name="blockType">inputBlock</param>
        <wire name="(1 go)"/>
        <wire name="(2 x)"/>
      </block>
      <block name="lut_14">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(1 2 1 2 5 2)</param>
        <param name="lutPortAddr">[/(dupName 5 FiniteStateMachine)/bitJoin_13/primWireOut]</param>
        <param name="lutType">(typeUFixed 3 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="lut_4">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 1 0 1 0 1 0 1 0 1 1 1 0 2 2 2)</param>
        <param name="lutPortAddr">[/(dupName 5 FiniteStateMachine)/bitJoin_3/primWireOut]</param>
        <param name="lutType">(typeUFixed 2 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="mux_10">
        <param name="0">[/(dupName 5 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="1">[/(dupName 5 FiniteStateMachine)/const_9/primWireOut]</param>
        <param name="2">[/(dupName 5 FiniteStateMachine)/reg_12/primWireOut]</param>
        <param name="3">[/(dupName 5 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/(dupName 5 FiniteStateMachine)/bitJoin_8/primWireOut]</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nor_2">
        <param name="0">[/(dupName 5 FiniteStateMachine)/bitSelect_15/primWireOut]</param>
        <param name="blockType">norReduceBlock</param>
        <wire name="primWireOut"/>
      </block>
      <block name="output">
        <param name="blockType">outputBlock</param>
        <param name="(1 fsm_q)">[/(dupName 5 FiniteStateMachine)/signalOut_17/0]</param>
      </block>
      <block name="reg_12">
        <param name="0">[/(dupName 5 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="reg_7">
        <param name="0">[/(dupName 5 FiniteStateMachine)/bitSelect_5/primWireOut]</param>
        <param name="blockType">registerBlock</param>
        <param name="registerInitValue">0</param>
        <wire name="primWireOut"/>
      </block>
      <block name="signalIn_1">
        <param name="0">[/(dupName 5 FiniteStateMachine)/input/(1 go)]</param>
        <param name="1">[/(dupName 5 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">signalInBlock</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="signalOut_17">
        <param name="0">[/(dupName 5 FiniteStateMachine)/bitSelect_16/primWireOut]</param>
        <param name="blockType">signalOutBlock</param>
        <wire name="0"/>
      </block>
      <block name="typepin_11">
        <param name="0">[/(dupName 5 FiniteStateMachine)/mux_10/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(pin go)">
        <param name="0">[/(dupName 5 FiniteStateMachine)/input/(1 go)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin x)">
        <param name="0">[/(dupName 5 FiniteStateMachine)/input/(2 x)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
  </design>

</dsp-builder>