verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../bd/testbench/ip/testbench_PG_0_0/sim/testbench_PG_0_0.v" \
"../../../bd/testbench/ip/testbench_QA_0_0/sim/testbench_QA_0_0.v" \
"../../../bd/testbench/ip/testbench_CU_0_0/sim/testbench_CU_0_0.v" \
"../../../bd/testbench/ip/testbench_SD_0_0/sim/testbench_SD_0_0.v" \
"../../../bd/testbench/ip/testbench_RD_0_0/sim/testbench_RD_0_0.v" \
"../../../bd/testbench/ip/testbench_cnst_0_4bit_0/sim/testbench_cnst_0_4bit_0.v" \
"../../../bd/testbench/ip/testbench_cnst_1_1bit_0/sim/testbench_cnst_1_1bit_0.v" \
"../../../bd/testbench/ip/testbench_Action_RAM_2_0/sim/testbench_Action_RAM_2_0.v" \
"../../../bd/testbench/ip/testbench_PL_RAM_2_0/sim/testbench_PL_RAM_2_0.v" \
"../../../bd/testbench/ip/testbench_Action_RAM_1_0/sim/testbench_Action_RAM_1_0.v" \
"../../../bd/testbench/ip/testbench_PL_RAM_1_0/sim/testbench_PL_RAM_1_0.v" \
"../../../bd/testbench/ip/testbench_Action_RAM_3_0/sim/testbench_Action_RAM_3_0.v" \
"../../../bd/testbench/ip/testbench_PL_RAM_3_0/sim/testbench_PL_RAM_3_0.v" \
"../../../bd/testbench/ip/testbench_PL_RAM_0_0/sim/testbench_PL_RAM_0_0.v" \
"../../../bd/testbench/ip/testbench_Action_RAM_0_0/sim/testbench_Action_RAM_0_0.v" \
"../../../bd/testbench/ip/testbench_bram_interface_0_0/sim/testbench_bram_interface_0_0.v" \
"../../../bd/testbench/sim/testbench.v" \

verilog xil_defaultlib "glbl.v"

nosort
