INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Gillian/Documents/GitHub/difficult-lemons/working code/test.sv" into library work
INFO: [VRFC 10-311] analyzing module test
