

================================================================
== Vitis HLS Report for 'sink_from_aie_Pipeline_VITIS_LOOP_78_3'
================================================================
* Date:           Sun Jun 30 17:18:58 2024

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sink_from_aie
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.533 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_3  |        ?|        ?|         4|          4|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|     180|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      74|    -|
|Register         |        -|     -|      239|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|      239|     254|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln89_1_fu_156_p2              |         +|   0|  0|  16|          16|          16|
    |h1_d0                             |         +|   0|  0|  32|          32|          32|
    |h2_d0                             |         +|   0|  0|  32|          32|          32|
    |joint_d0                          |         +|   0|  0|  32|          32|          32|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_105                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_168                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_269                  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_predicate_op24_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_cur_n             |       and|   0|  0|   2|           1|           0|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |icmp_ln82_fu_110_p2               |      icmp|   0|  0|  16|          32|          12|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |        or|   0|  0|   2|           1|           1|
    |i_2_fu_129_p2                     |       xor|   0|  0|  28|          32|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 180|         190|         140|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |   6|          5|    1|          5|
    |ap_done_int               |   2|          2|    1|          2|
    |h1_address0               |   8|          3|    8|         24|
    |h2_address0               |   8|          3|    8|         24|
    |i_fu_48                   |  32|          3|   32|         96|
    |input_stream_TDATA_blk_n  |   2|          2|    1|          2|
    |joint_address0            |  16|          3|   16|         48|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  74|         21|   67|        201|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   4|   0|    4|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |h1_addr_reg_228     |   8|   0|    8|          0|
    |h1_load_reg_243     |  32|   0|   32|          0|
    |h2_addr_reg_223     |   8|   0|    8|          0|
    |h2_load_reg_238     |  32|   0|   32|          0|
    |i_1_reg_201         |  32|   0|   32|          0|
    |i_fu_48             |  32|   0|   32|          0|
    |icmp_ln82_reg_210   |   1|   0|    1|          0|
    |joint_addr_reg_218  |  16|   0|   16|          0|
    |joint_load_reg_233  |  32|   0|   32|          0|
    |reg_97              |  32|   0|   32|          0|
    |tmp_reg_214         |   1|   0|    1|          0|
    |trunc_ln82_reg_205  |   8|   0|    8|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 239|   0|  239|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_78_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_78_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_78_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_78_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_78_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_78_3|  return value|
|ap_ext_blocking_n    |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_78_3|  return value|
|ap_str_blocking_n    |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_78_3|  return value|
|ap_int_blocking_n    |  out|    1|  ap_ctrl_hs|  sink_from_aie_Pipeline_VITIS_LOOP_78_3|  return value|
|input_stream_TVALID  |   in|    1|        axis|                            input_stream|       pointer|
|input_stream_TDATA   |   in|   32|        axis|                            input_stream|       pointer|
|input_stream_TREADY  |  out|    1|        axis|                            input_stream|       pointer|
|joint_address0       |  out|   16|   ap_memory|                                   joint|         array|
|joint_ce0            |  out|    1|   ap_memory|                                   joint|         array|
|joint_we0            |  out|    1|   ap_memory|                                   joint|         array|
|joint_d0             |  out|   32|   ap_memory|                                   joint|         array|
|joint_q0             |   in|   32|   ap_memory|                                   joint|         array|
|h2_address0          |  out|    8|   ap_memory|                                      h2|         array|
|h2_ce0               |  out|    1|   ap_memory|                                      h2|         array|
|h2_we0               |  out|    1|   ap_memory|                                      h2|         array|
|h2_d0                |  out|   32|   ap_memory|                                      h2|         array|
|h2_q0                |   in|   32|   ap_memory|                                      h2|         array|
|h1_address0          |  out|    8|   ap_memory|                                      h1|         array|
|h1_ce0               |  out|    1|   ap_memory|                                      h1|         array|
|h1_we0               |  out|    1|   ap_memory|                                      h1|         array|
|h1_d0                |  out|   32|   ap_memory|                                      h1|         array|
|h1_q0                |   in|   32|   ap_memory|                                      h1|         array|
+---------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_stream, void @empty_13, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.50ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_stream" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:80]   --->   Operation 12 'read' 'i_1' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i32 %i_1" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:82]   --->   Operation 13 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%icmp_ln82 = icmp_eq  i32 %i_1, i32 4294966062" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:82]   --->   Operation 14 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %if.else, void %VITIS_LOOP_106_4.exitStub" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:82]   --->   Operation 15 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:86]   --->   Operation 16 'specloopname' 'specloopname_ln86' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %i_1, i32 31" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:86]   --->   Operation 17 'bitselect' 'tmp' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %tmp, void %if.then15, void %if.else26" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:86]   --->   Operation 18 'br' 'br_ln86' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.50ns)   --->   "%store_ln92 = store i32 %i_1, i32 %i" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:92]   --->   Operation 19 'store' 'store_ln92' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.50>
ST_1 : Operation 20 [1/1] (0.37ns)   --->   "%switch_ln93 = switch i32 %i_1, void %if.then30, i32 4294966296, void %if.end38, i32 4294966295, void %if.end" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:93]   --->   Operation 20 'switch' 'switch_ln93' <Predicate = (!icmp_ln82 & tmp)> <Delay = 0.37>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%i_2 = xor i32 %i_1, i32 4294967295" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:96]   --->   Operation 21 'xor' 'i_2' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296 & i_1 != 4294966295)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.50ns)   --->   "%store_ln97 = store i32 %i_2, i32 %i" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:97]   --->   Operation 22 'store' 'store_ln97' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296 & i_1 != 4294966295)> <Delay = 0.50>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln97 = br void %if.end" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:97]   --->   Operation 23 'br' 'br_ln97' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296 & i_1 != 4294966295)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_stream" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:88]   --->   Operation 24 'read' 'j' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln82, i8 0" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 25 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i32 %j" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 26 'zext' 'zext_ln89' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i32 %j" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 27 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.82ns)   --->   "%add_ln89_1 = add i16 %tmp_1, i16 %trunc_ln89" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 28 'add' 'add_ln89_1' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i16 %add_ln89_1" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 29 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%joint_addr = getelementptr i32 %joint, i64 0, i64 %zext_ln89_1" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 30 'getelementptr' 'joint_addr' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (0.64ns)   --->   "%joint_load = load i16 %joint_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 31 'load' 'joint_load' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.64> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%h2_addr = getelementptr i32 %h2, i64 0, i64 %zext_ln89" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:90]   --->   Operation 32 'getelementptr' 'h2_addr' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (0.51ns)   --->   "%h2_load = load i8 %h2_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:90]   --->   Operation 33 'load' 'h2_load' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.51> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_3 = load i32 %i" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98]   --->   Operation 34 'load' 'i_3' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i32 %i_3" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98]   --->   Operation 35 'zext' 'zext_ln98' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%h1_addr = getelementptr i32 %h1, i64 0, i64 %zext_ln98" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98]   --->   Operation 36 'getelementptr' 'h1_addr' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (0.51ns)   --->   "%h1_load = load i8 %h1_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98]   --->   Operation 37 'load' 'h1_load' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296)> <Delay = 0.51> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%input_stream_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_stream" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 38 'read' 'input_stream_read' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 39 [1/2] (1.05ns)   --->   "%joint_load = load i16 %joint_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 39 'load' 'joint_load' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 1.05> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 40 [1/2] (0.88ns)   --->   "%h2_load = load i8 %h2_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:90]   --->   Operation 40 'load' 'h2_load' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.88> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%input_stream_read_2 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_stream" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98]   --->   Operation 41 'read' 'input_stream_read_2' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 42 [1/2] (0.88ns)   --->   "%h1_load = load i8 %h1_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98]   --->   Operation 42 'load' 'h1_load' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296)> <Delay = 0.88> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 1.53>
ST_4 : Operation 43 [1/1] (0.89ns)   --->   "%add_ln89 = add i32 %joint_load, i32 %input_stream_read" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 43 'add' 'add_ln89' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.64ns)   --->   "%store_ln89 = store i32 %add_ln89, i16 %joint_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 44 'store' 'store_ln89' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.64> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%input_stream_read_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_stream" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:90]   --->   Operation 45 'read' 'input_stream_read_1' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 46 [1/1] (0.89ns)   --->   "%add_ln90 = add i32 %h2_load, i32 %input_stream_read_1" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:90]   --->   Operation 46 'add' 'add_ln90' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.51ns)   --->   "%store_ln90 = store i32 %add_ln90, i8 %h2_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:90]   --->   Operation 47 'store' 'store_ln90' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.51> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln92 = br void %if.end38" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:92]   --->   Operation 48 'br' 'br_ln92' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.89ns)   --->   "%add_ln98 = add i32 %h1_load, i32 %input_stream_read_2" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98]   --->   Operation 49 'add' 'add_ln98' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.51ns)   --->   "%store_ln98 = store i32 %add_ln98, i8 %h1_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98]   --->   Operation 50 'store' 'store_ln98' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296)> <Delay = 0.51> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln100 = br void %if.end38" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:100]   --->   Operation 51 'br' 'br_ln100' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln78 = br void %while.body" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:78]   --->   Operation 52 'br' 'br_ln78' <Predicate = (!icmp_ln82)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ joint]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ h2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ h1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca        ) [ 01100]
specinterface_ln0   (specinterface ) [ 00000]
store_ln0           (store         ) [ 00000]
br_ln0              (br            ) [ 00000]
specpipeline_ln0    (specpipeline  ) [ 00000]
i_1                 (read          ) [ 01111]
trunc_ln82          (trunc         ) [ 00100]
icmp_ln82           (icmp          ) [ 01111]
br_ln82             (br            ) [ 00000]
specloopname_ln86   (specloopname  ) [ 00000]
tmp                 (bitselect     ) [ 01111]
br_ln86             (br            ) [ 00000]
store_ln92          (store         ) [ 00000]
switch_ln93         (switch        ) [ 00000]
i_2                 (xor           ) [ 00000]
store_ln97          (store         ) [ 00000]
br_ln97             (br            ) [ 00000]
j                   (read          ) [ 00000]
tmp_1               (bitconcatenate) [ 00000]
zext_ln89           (zext          ) [ 00000]
trunc_ln89          (trunc         ) [ 00000]
add_ln89_1          (add           ) [ 00000]
zext_ln89_1         (zext          ) [ 00000]
joint_addr          (getelementptr ) [ 00011]
h2_addr             (getelementptr ) [ 00011]
i_3                 (load          ) [ 00000]
zext_ln98           (zext          ) [ 00000]
h1_addr             (getelementptr ) [ 00011]
input_stream_read   (read          ) [ 00001]
joint_load          (load          ) [ 00001]
h2_load             (load          ) [ 00001]
input_stream_read_2 (read          ) [ 00001]
h1_load             (load          ) [ 00001]
add_ln89            (add           ) [ 00000]
store_ln89          (store         ) [ 00000]
input_stream_read_1 (read          ) [ 00000]
add_ln90            (add           ) [ 00000]
store_ln90          (store         ) [ 00000]
br_ln92             (br            ) [ 00000]
add_ln98            (add           ) [ 00000]
store_ln98          (store         ) [ 00000]
br_ln100            (br            ) [ 00000]
br_ln78             (br            ) [ 00000]
ret_ln0             (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="joint">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="joint"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="h2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="h1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_1/1 j/2 input_stream_read/3 input_stream_read_2/3 input_stream_read_1/4 "/>
</bind>
</comp>

<comp id="58" class="1004" name="joint_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="16" slack="0"/>
<pin id="62" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="joint_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="joint_load/2 store_ln89/4 "/>
</bind>
</comp>

<comp id="71" class="1004" name="h2_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="32" slack="0"/>
<pin id="75" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h2_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="h2_load/2 store_ln90/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="h1_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h1_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="h1_load/2 store_ln98/4 "/>
</bind>
</comp>

<comp id="97" class="1005" name="reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_stream_read input_stream_read_2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="trunc_ln82_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln82_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln92_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_2_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln97_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="1"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln89_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln89_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln89_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln89_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="i_3_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln98_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln89_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="0" index="1" bw="32" slack="1"/>
<pin id="178" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln90_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln98_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="0" index="1" bw="32" slack="1"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/4 "/>
</bind>
</comp>

<comp id="193" class="1005" name="i_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="201" class="1005" name="i_1_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="205" class="1005" name="trunc_ln82_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln82 "/>
</bind>
</comp>

<comp id="210" class="1005" name="icmp_ln82_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln82 "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="218" class="1005" name="joint_addr_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="1"/>
<pin id="220" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="joint_addr "/>
</bind>
</comp>

<comp id="223" class="1005" name="h2_addr_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="h2_addr "/>
</bind>
</comp>

<comp id="228" class="1005" name="h1_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="1"/>
<pin id="230" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="h1_addr "/>
</bind>
</comp>

<comp id="233" class="1005" name="joint_load_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="joint_load "/>
</bind>
</comp>

<comp id="238" class="1005" name="h2_load_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h2_load "/>
</bind>
</comp>

<comp id="243" class="1005" name="h1_load_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="26" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="46" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="46" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="46" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="52" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="52" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="52" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="52" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="52" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="52" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="150"><net_src comp="52" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="155"><net_src comp="52" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="140" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="152" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="173"><net_src comp="167" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="179"><net_src comp="97" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="180"><net_src comp="175" pin="2"/><net_sink comp="65" pin=1"/></net>

<net id="185"><net_src comp="52" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="186"><net_src comp="181" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="191"><net_src comp="97" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="192"><net_src comp="187" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="196"><net_src comp="48" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="204"><net_src comp="52" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="106" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="213"><net_src comp="110" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="116" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="58" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="226"><net_src comp="71" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="231"><net_src comp="84" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="236"><net_src comp="65" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="241"><net_src comp="78" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="246"><net_src comp="91" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="187" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_stream | {}
	Port: joint | {4 }
	Port: h2 | {4 }
	Port: h1 | {4 }
 - Input state : 
	Port: sink_from_aie_Pipeline_VITIS_LOOP_78_3 : input_stream | {1 2 3 4 }
	Port: sink_from_aie_Pipeline_VITIS_LOOP_78_3 : joint | {2 3 }
	Port: sink_from_aie_Pipeline_VITIS_LOOP_78_3 : h2 | {2 3 }
	Port: sink_from_aie_Pipeline_VITIS_LOOP_78_3 : h1 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		br_ln82 : 1
		br_ln86 : 1
	State 2
		add_ln89_1 : 1
		zext_ln89_1 : 2
		joint_addr : 3
		joint_load : 4
		h2_addr : 1
		h2_load : 2
		zext_ln98 : 1
		h1_addr : 2
		h1_load : 3
	State 3
	State 4
		store_ln89 : 1
		store_ln90 : 1
		store_ln98 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |  add_ln89_1_fu_156 |    0    |    16   |
|    add   |   add_ln89_fu_175  |    0    |    32   |
|          |   add_ln90_fu_181  |    0    |    32   |
|          |   add_ln98_fu_187  |    0    |    32   |
|----------|--------------------|---------|---------|
|    xor   |     i_2_fu_129     |    0    |    28   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln82_fu_110  |    0    |    16   |
|----------|--------------------|---------|---------|
|   read   |   grp_read_fu_52   |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln82_fu_106 |    0    |    0    |
|          |  trunc_ln89_fu_152 |    0    |    0    |
|----------|--------------------|---------|---------|
| bitselect|     tmp_fu_116     |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|    tmp_1_fu_140    |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  zext_ln89_fu_147  |    0    |    0    |
|   zext   | zext_ln89_1_fu_162 |    0    |    0    |
|          |  zext_ln98_fu_170  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   156   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  h1_addr_reg_228 |    8   |
|  h1_load_reg_243 |   32   |
|  h2_addr_reg_223 |    8   |
|  h2_load_reg_238 |   32   |
|    i_1_reg_201   |   32   |
|     i_reg_193    |   32   |
| icmp_ln82_reg_210|    1   |
|joint_addr_reg_218|   16   |
|joint_load_reg_233|   32   |
|      reg_97      |   32   |
|    tmp_reg_214   |    1   |
|trunc_ln82_reg_205|    8   |
+------------------+--------+
|       Total      |   234  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |  16  |   32   ||    15   |
| grp_access_fu_78 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_91 |  p0  |   2  |   8  |   16   ||    8    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  1.192  ||    31   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   156  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   31   |
|  Register |    -   |   234  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   234  |   187  |
+-----------+--------+--------+--------+
