LIBRARY ieee;
USE ieee.std_logic_1164.all;

entity final_counter is
	PORT (
		scaler, reset: in std_logic;
		tick : out std_logic 
		);
end entity final_counter;

architecture count of final_counter is
	
	signal tick_temp : std_logic;
	signal counter : integer;

begin
	process(scaler, reset)

	begin
	
		if (reset = '0') then
			counter <= 0;
		elsif (scaler'event and scaler = '1') then
			if(counter < 7) then
				counter <= counter + 1;
			else
				counter <= 0;
			end if;
		end if;
	end process;

	process(reset, counter)

	begin
		if (reset = '0') then
			tick_temp <= '0';
		else
			case tick_temp is
				when '0' =>
					if (counter = 0) then
						tick_temp <= '1';
					end if;
				when '1' =>
					if (counter = 0) then
						tick_temp <= '0';
					end if;
			end case;
		end if;
	end process;
end architecture count;








