--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml camera_system.twx camera_system.ncd -o camera_system.twr
camera_system.pcf -ucf pin.ucf

Design file:              camera_system.ncd
Physical constraint file: camera_system.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock cam_pclk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
cam_data<3> |    2.291(R)|      SLOW  |    0.429(R)|      SLOW  |cam_pclk_BUFGP    |   0.000|
cam_data<4> |    3.122(R)|      SLOW  |    0.022(R)|      SLOW  |cam_pclk_BUFGP    |   0.000|
cam_data<5> |    0.879(R)|      SLOW  |    0.138(R)|      SLOW  |cam_pclk_BUFGP    |   0.000|
cam_data<6> |    0.963(R)|      SLOW  |    0.057(R)|      SLOW  |cam_pclk_BUFGP    |   0.000|
cam_data<7> |    0.848(R)|      SLOW  |    0.171(R)|      SLOW  |cam_pclk_BUFGP    |   0.000|
cam_href    |    6.512(R)|      SLOW  |   -0.747(R)|      SLOW  |cam_pclk_BUFGP    |   0.000|
cam_vsync   |    5.732(R)|      SLOW  |   -0.496(R)|      FAST  |cam_pclk_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
del         |    1.009(R)|      SLOW  |    0.365(R)|      SLOW  |clk_IBUFG         |   0.000|
rst         |   -0.705(R)|      FAST  |    3.181(R)|      SLOW  |clk_50mhz_BUFG    |   0.000|
            |    1.147(R)|      SLOW  |   -0.135(R)|      SLOW  |clk_IBUFG         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
cam_sioc    |        12.197(R)|      SLOW  |         7.298(R)|      FAST  |clk_50mhz_BUFG    |   0.000|
cam_siod    |        12.488(R)|      SLOW  |         7.308(R)|      FAST  |clk_50mhz_BUFG    |   0.000|
o_bus_clk   |        10.569(R)|      SLOW  |         6.824(R)|      FAST  |clk_IBUFG         |   0.000|
vga_b<0>    |        14.870(R)|      SLOW  |         8.772(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
vga_b<1>    |        15.230(R)|      SLOW  |         9.045(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
vga_g<0>    |        14.720(R)|      SLOW  |         8.721(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
vga_g<1>    |        14.609(R)|      SLOW  |         8.674(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
vga_g<2>    |        15.031(R)|      SLOW  |         8.920(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
vga_hsync   |        13.997(R)|      SLOW  |         8.268(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
vga_r<0>    |        14.837(R)|      SLOW  |         8.821(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
vga_r<1>    |        15.171(R)|      SLOW  |         9.027(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
vga_r<2>    |        15.206(R)|      SLOW  |         9.070(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
vga_vsync   |        14.101(R)|      SLOW  |         8.334(R)|      FAST  |clk_25mhz_BUFG    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock cam_pclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cam_pclk       |    4.150|         |         |         |
clk            |    7.143|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.532|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |cam_xclk       |   11.380|
---------------+---------------+---------+


Analysis completed Tue Nov 12 16:01:39 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 376 MB



