Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov 23 22:15:21 2019
| Host         : DESKTOP-9BOFECK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.109        0.000                      0               179504        0.016        0.000                      0               179504        4.250        0.000                       0                 65968  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.500}      11.000          90.909          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.109        0.000                      0               143582        0.016        0.000                      0               143582        4.250        0.000                       0                 65968  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.805        0.000                      0                35922        0.453        0.000                      0                35922  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.558ns  (logic 8.989ns (85.139%)  route 1.569ns (14.861%))
  Logic Levels:           66  (CARRY4=64 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 13.644 - 11.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.661     2.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/clk
    SLICE_X39Y16         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDCE (Prop_fdce_C_Q)         0.456     3.411 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/n_reg_reg[1]/Q
                         net (fo=4, routed)           0.962     4.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/n_reg[1]
    SLICE_X34Y10         LUT2 (Prop_lut2_I1_O)        0.124     4.497 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/i___782/O
                         net (fo=1, routed)           0.000     4.497    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[3]_0[1]
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.030 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[3]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     5.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[3]_i_2__11_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[7]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     5.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[7]_i_2__11_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[11]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     5.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[11]_i_2__11_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.381 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[15]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     5.381    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[15]_i_2__11_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[19]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     5.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[19]_i_2__11_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[23]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     5.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[23]_i_2__11_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.732 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[27]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     5.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[27]_i_2__11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.849 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[31]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     5.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[31]_i_2__11_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[35]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     5.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[35]_i_2__11_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.083 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[39]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     6.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[39]_i_2__11_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[43]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     6.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[43]_i_2__11_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.317 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[47]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     6.317    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[47]_i_2__11_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.434 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[51]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     6.434    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[51]_i_2__11_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.551 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[55]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     6.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[55]_i_2__11_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[59]_i_2__11/CO[3]
                         net (fo=1, routed)           0.009     6.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[59]_i_2__11_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[63]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     6.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[63]_i_2__11_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[67]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     6.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[67]_i_2__11_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[71]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     7.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[71]_i_2__11_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[75]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     7.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[75]_i_2__11_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[79]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     7.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[79]_i_2__11_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[83]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     7.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[83]_i_2__11_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[87]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     7.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[87]_i_2__11_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.613 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[91]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     7.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[91]_i_2__11_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[95]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     7.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[95]_i_2__11_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.847 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[99]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     7.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[99]_i_2__11_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.964 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[103]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     7.964    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[103]_i_2__11_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[107]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     8.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[107]_i_2__11_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[111]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     8.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[111]_i_2__11_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.315 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[115]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     8.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[115]_i_2__11_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[119]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     8.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[119]_i_2__11_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[123]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     8.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[123]_i_2__11_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.666 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[127]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     8.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[127]_i_2__11_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[131]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     8.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[131]_i_2__11_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[135]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     8.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[135]_i_2__11_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[139]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     9.017    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[139]_i_2__11_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[143]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     9.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[143]_i_2__11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.251 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[147]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     9.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[147]_i_2__11_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.368 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[151]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     9.368    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[151]_i_2__11_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[155]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     9.485    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[155]_i_2__11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[159]_i_2__11/CO[3]
                         net (fo=1, routed)           0.001     9.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[159]_i_2__11_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[163]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     9.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[163]_i_2__11_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.837 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[167]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     9.837    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[167]_i_2__11_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.954 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[171]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000     9.954    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[171]_i_2__11_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[175]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    10.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[175]_i_2__11_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.188 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[179]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    10.188    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[179]_i_2__11_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[183]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    10.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[183]_i_2__11_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[187]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    10.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[187]_i_2__11_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[191]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    10.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[191]_i_2__11_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[195]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    10.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[195]_i_2__11_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.773 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[199]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    10.773    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[199]_i_2__11_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.890 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[203]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    10.890    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[203]_i_2__11_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.007 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[207]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    11.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[207]_i_2__11_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[211]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    11.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[211]_i_2__11_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[215]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    11.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[215]_i_2__11_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.358 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[219]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    11.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[219]_i_2__11_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[223]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    11.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[223]_i_2__11_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[227]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    11.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[227]_i_2__11_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.709 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[231]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    11.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[231]_i_2__11_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[235]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    11.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[235]_i_2__11_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.943 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[239]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    11.943    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[239]_i_2__11_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.060 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[243]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    12.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[243]_i_2__11_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.177 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[247]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    12.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[247]_i_2__11_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.294 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[251]_i_2__11/CO[3]
                         net (fo=1, routed)           0.000    12.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[251]_i_2__11_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.609 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[255]_i_4__11/O[3]
                         net (fo=1, routed)           0.597    13.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf0[255]
    SLICE_X35Y73         LUT4 (Prop_lut4_I2_O)        0.307    13.513 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf[255]_i_2__11/O
                         net (fo=1, routed)           0.000    13.513    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf[255]_i_2__11_n_0
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.465    13.644    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/clk
    SLICE_X35Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[255]/C
                         clock pessimism              0.115    13.759    
                         clock uncertainty           -0.169    13.590    
    SLICE_X35Y73         FDCE (Setup_fdce_C_D)        0.032    13.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[12].uut/uut/result_buf_reg[255]
  -------------------------------------------------------------------
                         required time                         13.622    
                         arrival time                         -13.513    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.432ns  (logic 8.969ns (85.972%)  route 1.463ns (14.028%))
  Logic Levels:           66  (CARRY4=64 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 13.774 - 11.000 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.797     3.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/clk
    SLICE_X101Y13        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y13        FDCE (Prop_fdce_C_Q)         0.456     3.547 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/Q_reg[1]/Q
                         net (fo=7, routed)           0.862     4.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/p_1_in_1[0]
    SLICE_X102Y14        LUT2 (Prop_lut2_I0_O)        0.124     4.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/i___783/O
                         net (fo=1, routed)           0.000     4.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[3]_0[0]
    SLICE_X102Y14        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[3]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     5.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[3]_i_2__8_n_0
    SLICE_X102Y15        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.163 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[7]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     5.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[7]_i_2__8_n_0
    SLICE_X102Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.280 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[11]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     5.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[11]_i_2__8_n_0
    SLICE_X102Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.397 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[15]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     5.397    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[15]_i_2__8_n_0
    SLICE_X102Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.514 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[19]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     5.514    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[19]_i_2__8_n_0
    SLICE_X102Y19        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[23]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     5.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[23]_i_2__8_n_0
    SLICE_X102Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.748 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[27]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     5.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[27]_i_2__8_n_0
    SLICE_X102Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.865 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[31]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     5.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[31]_i_2__8_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.982 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[35]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     5.982    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[35]_i_2__8_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.099 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[39]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     6.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[39]_i_2__8_n_0
    SLICE_X102Y24        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[43]_i_2__8/CO[3]
                         net (fo=1, routed)           0.009     6.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[43]_i_2__8_n_0
    SLICE_X102Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.342 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[47]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     6.342    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[47]_i_2__8_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.459 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[51]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     6.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[51]_i_2__8_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[55]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     6.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[55]_i_2__8_n_0
    SLICE_X102Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.693 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[59]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     6.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[59]_i_2__8_n_0
    SLICE_X102Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.810 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[63]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     6.810    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[63]_i_2__8_n_0
    SLICE_X102Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.927 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[67]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     6.927    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[67]_i_2__8_n_0
    SLICE_X102Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[71]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     7.044    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[71]_i_2__8_n_0
    SLICE_X102Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[75]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     7.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[75]_i_2__8_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[79]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     7.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[79]_i_2__8_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[83]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     7.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[83]_i_2__8_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[87]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     7.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[87]_i_2__8_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.629 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[91]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     7.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[91]_i_2__8_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.746 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[95]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     7.746    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[95]_i_2__8_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.863 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[99]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     7.863    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[99]_i_2__8_n_0
    SLICE_X102Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.980 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[103]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     7.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[103]_i_2__8_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[107]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     8.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[107]_i_2__8_n_0
    SLICE_X102Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.214 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[111]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     8.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[111]_i_2__8_n_0
    SLICE_X102Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[115]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     8.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[115]_i_2__8_n_0
    SLICE_X102Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[119]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     8.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[119]_i_2__8_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[123]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     8.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[123]_i_2__8_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[127]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     8.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[127]_i_2__8_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[131]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     8.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[131]_i_2__8_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[135]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     8.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[135]_i_2__8_n_0
    SLICE_X102Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[139]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     9.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[139]_i_2__8_n_0
    SLICE_X102Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[143]_i_2__8/CO[3]
                         net (fo=1, routed)           0.001     9.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[143]_i_2__8_n_0
    SLICE_X102Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[147]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     9.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[147]_i_2__8_n_0
    SLICE_X102Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[151]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     9.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[151]_i_2__8_n_0
    SLICE_X102Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[155]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     9.502    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[155]_i_2__8_n_0
    SLICE_X102Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[159]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     9.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[159]_i_2__8_n_0
    SLICE_X102Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.736 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[163]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     9.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[163]_i_2__8_n_0
    SLICE_X102Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[167]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     9.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[167]_i_2__8_n_0
    SLICE_X102Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[171]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     9.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[171]_i_2__8_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.087 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[175]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    10.087    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[175]_i_2__8_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.204 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[179]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    10.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[179]_i_2__8_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[183]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    10.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[183]_i_2__8_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.438 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[187]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    10.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[187]_i_2__8_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[191]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    10.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[191]_i_2__8_n_0
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[195]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    10.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[195]_i_2__8_n_0
    SLICE_X102Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.789 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[199]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    10.789    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[199]_i_2__8_n_0
    SLICE_X102Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[203]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    10.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[203]_i_2__8_n_0
    SLICE_X102Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[207]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    11.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[207]_i_2__8_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.140 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[211]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    11.140    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[211]_i_2__8_n_0
    SLICE_X102Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[215]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    11.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[215]_i_2__8_n_0
    SLICE_X102Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[219]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    11.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[219]_i_2__8_n_0
    SLICE_X102Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[223]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    11.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[223]_i_2__8_n_0
    SLICE_X102Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[227]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    11.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[227]_i_2__8_n_0
    SLICE_X102Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[231]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    11.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[231]_i_2__8_n_0
    SLICE_X102Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.842 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[235]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    11.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[235]_i_2__8_n_0
    SLICE_X102Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.959 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[239]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    11.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[239]_i_2__8_n_0
    SLICE_X102Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[243]_i_2__8/CO[3]
                         net (fo=1, routed)           0.009    12.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[243]_i_2__8_n_0
    SLICE_X102Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.202 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[247]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    12.202    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[247]_i_2__8_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.319 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[251]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    12.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[251]_i_2__8_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.634 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[255]_i_4__8/O[3]
                         net (fo=1, routed)           0.583    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf0[255]
    SLICE_X103Y77        LUT4 (Prop_lut4_I2_O)        0.307    13.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf[255]_i_2__8/O
                         net (fo=1, routed)           0.000    13.523    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf[255]_i_2__8_n_0
    SLICE_X103Y77        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.595    13.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/clk
    SLICE_X103Y77        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[255]/C
                         clock pessimism              0.115    13.889    
                         clock uncertainty           -0.169    13.720    
    SLICE_X103Y77        FDCE (Setup_fdce_C_D)        0.032    13.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/uut/result_buf_reg[255]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                         -13.523    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_begin_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[257]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.660ns  (logic 4.452ns (41.764%)  route 6.208ns (58.236%))
  Logic Levels:           30  (CARRY4=29 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 13.961 - 11.000 ) 
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.776     3.070    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/clk
    SLICE_X94Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_begin_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y66         FDCE (Prop_fdce_C_Q)         0.518     3.588 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_begin_reg_rep__0/Q
                         net (fo=777, routed)         6.199     9.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[252]_0
    SLICE_X99Y116        LUT4 (Prop_lut4_I1_O)        0.124     9.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q[147]_i_3/O
                         net (fo=1, routed)           0.000     9.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q[147]_i_3_n_0
    SLICE_X99Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[147]_i_1_n_0
    SLICE_X99Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[151]_i_1_n_0
    SLICE_X99Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[155]_i_1_n_0
    SLICE_X99Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[159]_i_1_n_0
    SLICE_X99Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[163]_i_1_n_0
    SLICE_X99Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[167]_i_1_n_0
    SLICE_X99Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.993 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[171]_i_1_n_0
    SLICE_X99Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[175]_i_1_n_0
    SLICE_X99Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.221 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[179]_i_1_n_0
    SLICE_X99Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[183]_i_1_n_0
    SLICE_X99Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[187]_i_1_n_0
    SLICE_X99Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[191]_i_1_n_0
    SLICE_X99Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[195]_i_1_n_0
    SLICE_X99Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[199]_i_1_n_0
    SLICE_X99Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[203]_i_1_n_0
    SLICE_X99Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[207]_i_1_n_0
    SLICE_X99Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[211]_i_1_n_0
    SLICE_X99Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[215]_i_1_n_0
    SLICE_X99Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[219]_i_1_n_0
    SLICE_X99Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[223]_i_1_n_0
    SLICE_X99Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[227]_i_1_n_0
    SLICE_X99Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[231]_i_1_n_0
    SLICE_X99Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[235]_i_1_n_0
    SLICE_X99Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[239]_i_1_n_0
    SLICE_X99Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[243]_i_1_n_0
    SLICE_X99Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[247]_i_1_n_0
    SLICE_X99Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[251]_i_1_n_0
    SLICE_X99Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[255]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[255]_i_1_n_0
    SLICE_X99Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[257]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[257]_i_1_n_6
    SLICE_X99Y144        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.782    13.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X99Y144        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[257]/C
                         clock pessimism              0.129    14.090    
                         clock uncertainty           -0.169    13.921    
    SLICE_X99Y144        FDCE (Setup_fdce_C_D)        0.062    13.983    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[257]
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                         -13.730    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/monpro_begin_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[257]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.650ns  (logic 7.050ns (66.197%)  route 3.600ns (33.803%))
  Logic Levels:           52  (CARRY4=51 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 13.833 - 11.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.652     2.946    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/clk
    SLICE_X43Y52         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/monpro_begin_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDCE (Prop_fdce_C_Q)         0.456     3.402 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/monpro_begin_reg_rep__0/Q
                         net (fo=777, routed)         3.590     6.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/a_shift_reg[252]_0
    SLICE_X35Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q[59]_i_4__4/O
                         net (fo=1, routed)           0.000     7.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q[59]_i_4__4_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.666 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[59]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[59]_i_1__4_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[63]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[63]_i_1__4_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.894 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[67]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[67]_i_1__4_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[71]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[71]_i_1__4_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[75]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[75]_i_1__4_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[79]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     8.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[79]_i_1__4_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[83]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[83]_i_1__4_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[87]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[87]_i_1__4_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.579 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[91]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[91]_i_1__4_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.693 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[95]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[95]_i_1__4_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[99]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[99]_i_1__4_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[103]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[103]_i_1__4_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[107]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[107]_i_1__4_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.149 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[111]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.149    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[111]_i_1__4_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[115]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[115]_i_1__4_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.377 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[119]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[119]_i_1__4_n_0
    SLICE_X35Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[123]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[123]_i_1__4_n_0
    SLICE_X35Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.605 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[127]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.605    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[127]_i_1__4_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[131]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[131]_i_1__4_n_0
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[135]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[135]_i_1__4_n_0
    SLICE_X35Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[139]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[139]_i_1__4_n_0
    SLICE_X35Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[143]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[143]_i_1__4_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[147]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[147]_i_1__4_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[151]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[151]_i_1__4_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[155]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[155]_i_1__4_n_0
    SLICE_X35Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.517 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[159]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.517    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[159]_i_1__4_n_0
    SLICE_X35Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.631 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[163]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[163]_i_1__4_n_0
    SLICE_X35Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[167]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[167]_i_1__4_n_0
    SLICE_X35Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[171]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[171]_i_1__4_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[175]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[175]_i_1__4_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.087 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[179]_i_1__4/CO[3]
                         net (fo=1, routed)           0.009    11.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[179]_i_1__4_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.210 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[183]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[183]_i_1__4_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[187]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[187]_i_1__4_n_0
    SLICE_X35Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[191]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[191]_i_1__4_n_0
    SLICE_X35Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[195]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[195]_i_1__4_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.666 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[199]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[199]_i_1__4_n_0
    SLICE_X35Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[203]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[203]_i_1__4_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.894 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[207]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[207]_i_1__4_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[211]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[211]_i_1__4_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[215]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[215]_i_1__4_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[219]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[219]_i_1__4_n_0
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.350 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[223]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.350    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[223]_i_1__4_n_0
    SLICE_X35Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.464 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[227]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.464    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[227]_i_1__4_n_0
    SLICE_X35Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.578 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[231]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.578    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[231]_i_1__4_n_0
    SLICE_X35Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[235]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[235]_i_1__4_n_0
    SLICE_X35Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.806 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[239]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.806    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[239]_i_1__4_n_0
    SLICE_X35Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.920 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[243]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[243]_i_1__4_n_0
    SLICE_X35Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.034 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[247]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.034    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[247]_i_1__4_n_0
    SLICE_X35Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[251]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[251]_i_1__4_n_0
    SLICE_X35Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.262 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[255]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[255]_i_1__4_n_0
    SLICE_X35Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[257]_i_1__4/O[1]
                         net (fo=1, routed)           0.000    13.596    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[257]_i_1__4_n_6
    SLICE_X35Y144        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.654    13.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/clk
    SLICE_X35Y144        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[257]/C
                         clock pessimism              0.129    13.962    
                         clock uncertainty           -0.169    13.793    
    SLICE_X35Y144        FDCE (Setup_fdce_C_D)        0.062    13.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/Q_reg[257]
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                         -13.596    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/n_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.385ns  (logic 8.990ns (86.567%)  route 1.395ns (13.433%))
  Logic Levels:           65  (CARRY4=63 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 13.770 - 11.000 ) 
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.791     3.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/clk
    SLICE_X93Y17         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/n_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDCE (Prop_fdce_C_Q)         0.419     3.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/n_reg_reg[4]/Q
                         net (fo=4, routed)           0.779     4.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/n_reg[4]
    SLICE_X92Y14         LUT2 (Prop_lut2_I1_O)        0.299     4.582 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/i___779/O
                         net (fo=1, routed)           0.000     4.582    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[7]_0[0]
    SLICE_X92Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.095 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[7]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     5.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[7]_i_2__10_n_0
    SLICE_X92Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.212 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[11]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     5.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[11]_i_2__10_n_0
    SLICE_X92Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[15]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     5.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[15]_i_2__10_n_0
    SLICE_X92Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.446 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[19]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     5.446    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[19]_i_2__10_n_0
    SLICE_X92Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.563 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[23]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     5.563    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[23]_i_2__10_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.680 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[27]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     5.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[27]_i_2__10_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.797 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[31]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     5.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[31]_i_2__10_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[35]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     5.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[35]_i_2__10_n_0
    SLICE_X92Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[39]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     6.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[39]_i_2__10_n_0
    SLICE_X92Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[43]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     6.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[43]_i_2__10_n_0
    SLICE_X92Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[47]_i_2__10/CO[3]
                         net (fo=1, routed)           0.009     6.274    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[47]_i_2__10_n_0
    SLICE_X92Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[51]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     6.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[51]_i_2__10_n_0
    SLICE_X92Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.508 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[55]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     6.508    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[55]_i_2__10_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[59]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     6.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[59]_i_2__10_n_0
    SLICE_X92Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.742 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[63]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     6.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[63]_i_2__10_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.859 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[67]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     6.859    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[67]_i_2__10_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.976 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[71]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     6.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[71]_i_2__10_n_0
    SLICE_X92Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.093 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[75]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     7.093    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[75]_i_2__10_n_0
    SLICE_X92Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.210 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[79]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     7.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[79]_i_2__10_n_0
    SLICE_X92Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[83]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     7.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[83]_i_2__10_n_0
    SLICE_X92Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[87]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     7.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[87]_i_2__10_n_0
    SLICE_X92Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.561 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[91]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     7.561    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[91]_i_2__10_n_0
    SLICE_X92Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.678 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[95]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     7.678    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[95]_i_2__10_n_0
    SLICE_X92Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.795 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[99]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     7.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[99]_i_2__10_n_0
    SLICE_X92Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[103]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     7.912    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[103]_i_2__10_n_0
    SLICE_X92Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[107]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     8.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[107]_i_2__10_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[111]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     8.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[111]_i_2__10_n_0
    SLICE_X92Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.263 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[115]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     8.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[115]_i_2__10_n_0
    SLICE_X92Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.380 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[119]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     8.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[119]_i_2__10_n_0
    SLICE_X92Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.497 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[123]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     8.497    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[123]_i_2__10_n_0
    SLICE_X92Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.614 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[127]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     8.614    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[127]_i_2__10_n_0
    SLICE_X92Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.731 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[131]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     8.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[131]_i_2__10_n_0
    SLICE_X92Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[135]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     8.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[135]_i_2__10_n_0
    SLICE_X92Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.965 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[139]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     8.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[139]_i_2__10_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.082 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[143]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     9.082    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[143]_i_2__10_n_0
    SLICE_X92Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[147]_i_2__10/CO[3]
                         net (fo=1, routed)           0.001     9.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[147]_i_2__10_n_0
    SLICE_X92Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.317 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[151]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     9.317    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[151]_i_2__10_n_0
    SLICE_X92Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.434 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[155]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     9.434    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[155]_i_2__10_n_0
    SLICE_X92Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.551 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[159]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     9.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[159]_i_2__10_n_0
    SLICE_X92Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[163]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     9.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[163]_i_2__10_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[167]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     9.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[167]_i_2__10_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.902 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[171]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000     9.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[171]_i_2__10_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[175]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    10.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[175]_i_2__10_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.136 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[179]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    10.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[179]_i_2__10_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[183]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    10.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[183]_i_2__10_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[187]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    10.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[187]_i_2__10_n_0
    SLICE_X92Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[191]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    10.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[191]_i_2__10_n_0
    SLICE_X92Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.604 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[195]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    10.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[195]_i_2__10_n_0
    SLICE_X92Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[199]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    10.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[199]_i_2__10_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[203]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    10.838    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[203]_i_2__10_n_0
    SLICE_X92Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[207]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    10.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[207]_i_2__10_n_0
    SLICE_X92Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.072 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[211]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    11.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[211]_i_2__10_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[215]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    11.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[215]_i_2__10_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.306 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[219]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    11.306    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[219]_i_2__10_n_0
    SLICE_X92Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[223]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    11.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[223]_i_2__10_n_0
    SLICE_X92Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[227]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    11.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[227]_i_2__10_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.657 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[231]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    11.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[231]_i_2__10_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[235]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    11.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[235]_i_2__10_n_0
    SLICE_X92Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[239]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    11.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[239]_i_2__10_n_0
    SLICE_X92Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[243]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    12.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[243]_i_2__10_n_0
    SLICE_X92Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[247]_i_2__10/CO[3]
                         net (fo=1, routed)           0.009    12.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[247]_i_2__10_n_0
    SLICE_X92Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.251 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[251]_i_2__10/CO[3]
                         net (fo=1, routed)           0.000    12.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[251]_i_2__10_n_0
    SLICE_X92Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.566 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[255]_i_4__10/O[3]
                         net (fo=1, routed)           0.597    13.163    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf0[255]
    SLICE_X93Y76         LUT4 (Prop_lut4_I2_O)        0.307    13.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf[255]_i_2__10/O
                         net (fo=1, routed)           0.000    13.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf[255]_i_2__10_n_0
    SLICE_X93Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.591    13.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/clk
    SLICE_X93Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[255]/C
                         clock pessimism              0.115    13.885    
                         clock uncertainty           -0.169    13.716    
    SLICE_X93Y76         FDCE (Setup_fdce_C_D)        0.032    13.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/result_buf_reg[255]
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                         -13.470    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/monpro_begin_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.615ns  (logic 2.911ns (27.423%)  route 7.704ns (72.576%))
  Logic Levels:           18  (CARRY4=17 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 13.832 - 11.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.652     2.946    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/clk
    SLICE_X43Y52         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/monpro_begin_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDCE (Prop_fdce_C_Q)         0.456     3.402 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/monpro_begin_reg_rep__0/Q
                         net (fo=777, routed)         7.704    11.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/a_shift_reg[252]_0
    SLICE_X37Y128        LUT4 (Prop_lut4_I1_O)        0.124    11.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P[195]_i_3__4/O
                         net (fo=1, routed)           0.000    11.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P[195]_i_3__4_n_0
    SLICE_X37Y128        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[195]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[195]_i_1__4_n_0
    SLICE_X37Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.742 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[199]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[199]_i_1__4_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[203]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[203]_i_1__4_n_0
    SLICE_X37Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[207]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[207]_i_1__4_n_0
    SLICE_X37Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[211]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[211]_i_1__4_n_0
    SLICE_X37Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[215]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[215]_i_1__4_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[219]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[219]_i_1__4_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[223]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[223]_i_1__4_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[227]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[227]_i_1__4_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[231]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[231]_i_1__4_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[235]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[235]_i_1__4_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[239]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[239]_i_1__4_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.996 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[243]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[243]_i_1__4_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.110 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[247]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[247]_i_1__4_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[251]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[251]_i_1__4_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.338 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[255]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[255]_i_1__4_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.561 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[257]_i_2__4/O[0]
                         net (fo=1, routed)           0.000    13.561    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[257]_i_2__4_n_7
    SLICE_X37Y144        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.653    13.832    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/clk
    SLICE_X37Y144        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[256]/C
                         clock pessimism              0.129    13.961    
                         clock uncertainty           -0.169    13.792    
    SLICE_X37Y144        FDCE (Setup_fdce_C_D)        0.062    13.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[256]
  -------------------------------------------------------------------
                         required time                         13.854    
                         arrival time                         -13.561    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/monpro_begin_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.612ns  (logic 2.908ns (27.403%)  route 7.704ns (72.597%))
  Logic Levels:           17  (CARRY4=16 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 13.832 - 11.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.652     2.946    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/clk
    SLICE_X43Y52         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/monpro_begin_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDCE (Prop_fdce_C_Q)         0.456     3.402 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/monpro_begin_reg_rep__0/Q
                         net (fo=777, routed)         7.704    11.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/a_shift_reg[252]_0
    SLICE_X37Y128        LUT4 (Prop_lut4_I1_O)        0.124    11.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P[195]_i_3__4/O
                         net (fo=1, routed)           0.000    11.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P[195]_i_3__4_n_0
    SLICE_X37Y128        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[195]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[195]_i_1__4_n_0
    SLICE_X37Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.742 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[199]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[199]_i_1__4_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[203]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[203]_i_1__4_n_0
    SLICE_X37Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[207]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[207]_i_1__4_n_0
    SLICE_X37Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[211]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[211]_i_1__4_n_0
    SLICE_X37Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[215]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[215]_i_1__4_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[219]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[219]_i_1__4_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[223]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[223]_i_1__4_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[227]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[227]_i_1__4_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[231]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[231]_i_1__4_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[235]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[235]_i_1__4_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[239]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[239]_i_1__4_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.996 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[243]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[243]_i_1__4_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.110 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[247]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[247]_i_1__4_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[251]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[251]_i_1__4_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[255]_i_1__4/O[1]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[255]_i_1__4_n_6
    SLICE_X37Y143        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.653    13.832    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/clk
    SLICE_X37Y143        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[253]/C
                         clock pessimism              0.129    13.961    
                         clock uncertainty           -0.169    13.792    
    SLICE_X37Y143        FDCE (Setup_fdce_C_D)        0.062    13.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/P_reg[253]
  -------------------------------------------------------------------
                         required time                         13.854    
                         arrival time                         -13.558    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/monpro_begin_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[257]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 8.807ns (84.185%)  route 1.654ns (15.815%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 13.659 - 11.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.651     2.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/clk
    SLICE_X47Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/monpro_begin_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.456     3.401 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/monpro_begin_reg_rep__0/Q
                         net (fo=777, routed)         1.645     5.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/a_shift_reg[252]_0
    SLICE_X32Y33         LUT4 (Prop_lut4_I1_O)        0.124     5.170 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q[3]_i_4__15/O
                         net (fo=1, routed)           0.000     5.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q[3]_i_4__15_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[3]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     5.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[3]_i_1__15_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     5.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[7]_i_1__15_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     5.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[11]_i_1__15_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[15]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     6.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[15]_i_1__15_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.171 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[19]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     6.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[19]_i_1__15_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[23]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     6.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[23]_i_1__15_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.405 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[27]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     6.405    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[27]_i_1__15_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[31]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     6.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[31]_i_1__15_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[35]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     6.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[35]_i_1__15_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[39]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     6.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[39]_i_1__15_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[43]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     6.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[43]_i_1__15_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.990 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[47]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     6.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[47]_i_1__15_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[51]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     7.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[51]_i_1__15_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[55]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     7.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[55]_i_1__15_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[59]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     7.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[59]_i_1__15_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[63]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     7.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[63]_i_1__15_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[67]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     7.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[67]_i_1__15_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[71]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     7.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[71]_i_1__15_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[75]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     7.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[75]_i_1__15_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[79]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     7.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[79]_i_1__15_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[83]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[83]_i_1__15_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[87]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[87]_i_1__15_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[91]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[91]_i_1__15_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[95]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[95]_i_1__15_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[99]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[99]_i_1__15_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[103]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[103]_i_1__15_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[107]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[107]_i_1__15_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[111]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[111]_i_1__15_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[115]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[115]_i_1__15_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[119]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[119]_i_1__15_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[123]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[123]_i_1__15_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[127]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[127]_i_1__15_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.447 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[131]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.447    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[131]_i_1__15_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.564 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[135]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.564    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[135]_i_1__15_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.681 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[139]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.681    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[139]_i_1__15_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.798 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[143]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.798    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[143]_i_1__15_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.915 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[147]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     9.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[147]_i_1__15_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[151]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[151]_i_1__15_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[155]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.149    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[155]_i_1__15_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.266 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[159]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[159]_i_1__15_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.383 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[163]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[163]_i_1__15_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.500 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[167]_i_1__15/CO[3]
                         net (fo=1, routed)           0.009    10.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[167]_i_1__15_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[171]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[171]_i_1__15_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[175]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[175]_i_1__15_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[179]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[179]_i_1__15_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[183]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    10.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[183]_i_1__15_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[187]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[187]_i_1__15_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[191]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[191]_i_1__15_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[195]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[195]_i_1__15_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[199]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[199]_i_1__15_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[203]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[203]_i_1__15_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[207]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[207]_i_1__15_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.796 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[211]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[211]_i_1__15_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[215]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    11.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[215]_i_1__15_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.030 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[219]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    12.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[219]_i_1__15_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[223]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    12.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[223]_i_1__15_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[227]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    12.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[227]_i_1__15_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.381 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[231]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    12.381    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[231]_i_1__15_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[235]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    12.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[235]_i_1__15_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[239]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    12.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[239]_i_1__15_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.732 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[243]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    12.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[243]_i_1__15_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.849 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[247]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    12.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[247]_i_1__15_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[251]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    12.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[251]_i_1__15_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.083 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[255]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000    13.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[255]_i_1__15_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.406 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[257]_i_1__15/O[1]
                         net (fo=1, routed)           0.000    13.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[257]_i_1__15_n_6
    SLICE_X32Y97         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.480    13.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/clk
    SLICE_X32Y97         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[257]/C
                         clock pessimism              0.115    13.774    
                         clock uncertainty           -0.169    13.605    
    SLICE_X32Y97         FDCE (Setup_fdce_C_D)        0.109    13.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[257]
  -------------------------------------------------------------------
                         required time                         13.714    
                         arrival time                         -13.406    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.369ns  (logic 9.058ns (87.360%)  route 1.311ns (12.640%))
  Logic Levels:           66  (CARRY4=64 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 13.658 - 11.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.661     2.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/clk
    SLICE_X32Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.518     3.473 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/Q_reg[2]/Q
                         net (fo=7, routed)           0.805     4.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/p_1_in_1[1]
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.402 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/i___782/O
                         net (fo=1, routed)           0.000     4.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[3]_0[1]
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[3]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     4.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[3]_i_2__15_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[7]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     5.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[7]_i_2__15_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[11]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     5.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[11]_i_2__15_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[15]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     5.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[15]_i_2__15_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[19]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     5.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[19]_i_2__15_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[23]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     5.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[23]_i_2__15_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[27]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     5.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[27]_i_2__15_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[31]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     5.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[31]_i_2__15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[35]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     5.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[35]_i_2__15_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[39]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     5.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[39]_i_2__15_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[43]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     6.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[43]_i_2__15_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[47]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     6.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[47]_i_2__15_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[51]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     6.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[51]_i_2__15_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[55]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     6.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[55]_i_2__15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[59]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     6.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[59]_i_2__15_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[63]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     6.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[63]_i_2__15_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.807 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[67]_i_2__15/CO[3]
                         net (fo=1, routed)           0.001     6.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[67]_i_2__15_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.924 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[71]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     6.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[71]_i_2__15_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[75]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     7.041    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[75]_i_2__15_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[79]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     7.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[79]_i_2__15_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[83]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     7.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[83]_i_2__15_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[87]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     7.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[87]_i_2__15_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[91]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     7.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[91]_i_2__15_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[95]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     7.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[95]_i_2__15_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[99]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     7.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[99]_i_2__15_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[103]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     7.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[103]_i_2__15_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[107]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     7.977    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[107]_i_2__15_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[111]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     8.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[111]_i_2__15_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[115]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     8.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[115]_i_2__15_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[119]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     8.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[119]_i_2__15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[123]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     8.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[123]_i_2__15_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[127]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     8.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[127]_i_2__15_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[131]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     8.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[131]_i_2__15_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.796 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[135]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     8.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[135]_i_2__15_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[139]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     8.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[139]_i_2__15_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.030 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[143]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[143]_i_2__15_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[147]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[147]_i_2__15_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[151]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[151]_i_2__15_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.381 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[155]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.381    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[155]_i_2__15_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[159]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[159]_i_2__15_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[163]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[163]_i_2__15_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.732 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[167]_i_2__15/CO[3]
                         net (fo=1, routed)           0.009     9.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[167]_i_2__15_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[171]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.858    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[171]_i_2__15_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[175]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000     9.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[175]_i_2__15_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[179]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    10.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[179]_i_2__15_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[183]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    10.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[183]_i_2__15_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[187]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    10.326    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[187]_i_2__15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[191]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    10.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[191]_i_2__15_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.560 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[195]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    10.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[195]_i_2__15_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.677 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[199]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    10.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[199]_i_2__15_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.794 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[203]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    10.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[203]_i_2__15_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.911 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[207]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    10.911    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[207]_i_2__15_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[211]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    11.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[211]_i_2__15_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[215]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    11.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[215]_i_2__15_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.262 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[219]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    11.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[219]_i_2__15_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[223]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    11.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[223]_i_2__15_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.496 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[227]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    11.496    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[227]_i_2__15_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.613 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[231]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    11.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[231]_i_2__15_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[235]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    11.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[235]_i_2__15_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.847 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[239]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    11.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[239]_i_2__15_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.964 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[243]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    11.964    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[243]_i_2__15_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[247]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    12.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[247]_i_2__15_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[251]_i_2__15/CO[3]
                         net (fo=1, routed)           0.000    12.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[251]_i_2__15_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.521 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[255]_i_4__15/O[1]
                         net (fo=1, routed)           0.496    13.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf0[253]
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.306    13.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf[253]_i_1__15/O
                         net (fo=1, routed)           0.000    13.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf[253]_i_1__15_n_0
    SLICE_X40Y96         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.479    13.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/clk
    SLICE_X40Y96         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[253]/C
                         clock pessimism              0.115    13.773    
                         clock uncertainty           -0.169    13.604    
    SLICE_X40Y96         FDCE (Setup_fdce_C_D)        0.031    13.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[16].uut/uut/result_buf_reg[253]
  -------------------------------------------------------------------
                         required time                         13.635    
                         arrival time                         -13.324    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/n_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.510ns  (logic 8.700ns (82.776%)  route 1.810ns (17.224%))
  Logic Levels:           63  (CARRY4=61 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 13.831 - 11.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.707     3.001    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/clk
    SLICE_X54Y87         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/n_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.518     3.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/n_reg_reg[13]/Q
                         net (fo=4, routed)           1.205     4.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/n_reg[13]
    SLICE_X38Y82         LUT2 (Prop_lut2_I1_O)        0.124     4.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/i___770/O
                         net (fo=1, routed)           0.000     4.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[15]_0[1]
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.381 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[15]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.381    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[15]_i_2__4_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.498 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[19]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.498    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[19]_i_2__4_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[23]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[23]_i_2__4_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.732 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[27]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[27]_i_2__4_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.849 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[31]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[31]_i_2__4_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[35]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     5.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[35]_i_2__4_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.083 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[39]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[39]_i_2__4_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[43]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[43]_i_2__4_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.317 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[47]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.317    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[47]_i_2__4_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.434 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[51]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.434    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[51]_i_2__4_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.551 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[55]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[55]_i_2__4_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[59]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.668    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[59]_i_2__4_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[63]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[63]_i_2__4_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.902 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[67]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[67]_i_2__4_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.019 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[71]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[71]_i_2__4_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.136 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[75]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[75]_i_2__4_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[79]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[79]_i_2__4_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[83]_i_2__4/CO[3]
                         net (fo=1, routed)           0.001     7.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[83]_i_2__4_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[87]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[87]_i_2__4_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.605 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[91]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.605    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[91]_i_2__4_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.722 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[95]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[95]_i_2__4_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[99]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.839    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[99]_i_2__4_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.956 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[103]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[103]_i_2__4_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.073 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[107]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[107]_i_2__4_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[111]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[111]_i_2__4_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.307 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[115]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[115]_i_2__4_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[119]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[119]_i_2__4_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.541 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[123]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[123]_i_2__4_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[127]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[127]_i_2__4_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[131]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[131]_i_2__4_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[135]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[135]_i_2__4_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[139]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     9.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[139]_i_2__4_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.126 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[143]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     9.126    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[143]_i_2__4_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[147]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     9.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[147]_i_2__4_n_0
    SLICE_X38Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[151]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     9.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[151]_i_2__4_n_0
    SLICE_X38Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[155]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     9.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[155]_i_2__4_n_0
    SLICE_X38Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[159]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     9.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[159]_i_2__4_n_0
    SLICE_X38Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[163]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     9.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[163]_i_2__4_n_0
    SLICE_X38Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[167]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     9.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[167]_i_2__4_n_0
    SLICE_X38Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[171]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     9.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[171]_i_2__4_n_0
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[175]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    10.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[175]_i_2__4_n_0
    SLICE_X38Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[179]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    10.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[179]_i_2__4_n_0
    SLICE_X38Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[183]_i_2__4/CO[3]
                         net (fo=1, routed)           0.009    10.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[183]_i_2__4_n_0
    SLICE_X38Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[187]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    10.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[187]_i_2__4_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[191]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    10.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[191]_i_2__4_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.656 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[195]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    10.656    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[195]_i_2__4_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.773 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[199]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    10.773    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[199]_i_2__4_n_0
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.890 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[203]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    10.890    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[203]_i_2__4_n_0
    SLICE_X38Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.007 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[207]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    11.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[207]_i_2__4_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[211]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    11.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[211]_i_2__4_n_0
    SLICE_X38Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[215]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    11.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[215]_i_2__4_n_0
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.358 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[219]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    11.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[219]_i_2__4_n_0
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[223]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    11.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[223]_i_2__4_n_0
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[227]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    11.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[227]_i_2__4_n_0
    SLICE_X38Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.709 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[231]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    11.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[231]_i_2__4_n_0
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[235]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    11.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[235]_i_2__4_n_0
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.943 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[239]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    11.943    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[239]_i_2__4_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.060 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[243]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    12.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[243]_i_2__4_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.177 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[247]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    12.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[247]_i_2__4_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.294 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[251]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    12.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[251]_i_2__4_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.609 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[255]_i_4__4/O[3]
                         net (fo=1, routed)           0.595    13.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf0[255]
    SLICE_X39Y142        LUT4 (Prop_lut4_I2_O)        0.307    13.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf[255]_i_2__4/O
                         net (fo=1, routed)           0.000    13.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf[255]_i_2__4_n_0
    SLICE_X39Y142        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.652    13.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/clk
    SLICE_X39Y142        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[255]/C
                         clock pessimism              0.129    13.960    
                         clock uncertainty           -0.169    13.791    
    SLICE_X39Y142        FDCE (Setup_fdce_C_D)        0.032    13.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[5].uut/uut/result_buf_reg[255]
  -------------------------------------------------------------------
                         required time                         13.823    
                         arrival time                         -13.511    
  -------------------------------------------------------------------
                         slack                                  0.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/P_reg[151]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/Q_reg[152]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.334ns (80.521%)  route 0.081ns (19.479%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.613     0.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/clk
    SLICE_X91Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/P_reg[151]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDCE (Prop_fdce_C_Q)         0.141     1.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/P_reg[151]/Q
                         net (fo=2, routed)           0.080     1.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut_n_880
    SLICE_X90Y49         LUT2 (Prop_lut2_I0_O)        0.049     1.219 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/i___420/O
                         net (fo=1, routed)           0.000     1.219    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/Q_reg[151]_0[3]
    SLICE_X90Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.310 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/Q_reg[151]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/Q_reg[151]_i_1__10_n_0
    SLICE_X90Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.363 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/Q_reg[155]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     1.363    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/Q_reg[155]_i_1__10_n_7
    SLICE_X90Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/Q_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.877     1.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/clk
    SLICE_X90Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/Q_reg[152]/C
                         clock pessimism             -0.030     1.213    
    SLICE_X90Y50         FDCE (Hold_fdce_C_D)         0.134     1.347    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/Q_reg[152]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X49Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[12]/Q
                         net (fo=2, routed)           0.188     1.226    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0[12]
    SLICE_X53Y0          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.826     1.192    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X53Y0          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[12]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X53Y0          FDRE (Hold_fdre_C_D)         0.047     1.204    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/P_reg[66]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.334ns (69.848%)  route 0.144ns (30.151%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.556     0.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/clk
    SLICE_X49Y99         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/P_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/P_reg[66]/Q
                         net (fo=2, routed)           0.143     1.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut_n_965
    SLICE_X48Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.221 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/i___335/O
                         net (fo=1, routed)           0.000     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[67]_0[2]
    SLICE_X48Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.315 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[67]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.316    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[67]_i_1__1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[71]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[71]_i_1__1_n_7
    SLICE_X48Y100        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.911     1.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/clk
    SLICE_X48Y100        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[68]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDCE (Hold_fdce_C_D)         0.105     1.347    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[6].uut/uut/P_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[6].uut/uut/Q_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.334ns (69.848%)  route 0.144ns (30.151%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.580     0.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[6].uut/uut/clk
    SLICE_X65Y99         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[6].uut/uut/P_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDCE (Prop_fdce_C_Q)         0.141     1.057 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[6].uut/uut/P_reg[62]/Q
                         net (fo=2, routed)           0.143     1.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[6].uut/uut_n_969
    SLICE_X64Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.245 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[6].uut/i___331/O
                         net (fo=1, routed)           0.000     1.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[6].uut/uut/Q_reg[63]_0[2]
    SLICE_X64Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[6].uut/uut/Q_reg[63]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.340    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[6].uut/uut/Q_reg[63]_i_1__5_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[6].uut/uut/Q_reg[67]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[6].uut/uut/Q_reg[67]_i_1__5_n_7
    SLICE_X64Y100        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[6].uut/uut/Q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.935     1.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[6].uut/uut/clk
    SLICE_X64Y100        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[6].uut/uut/Q_reg[64]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X64Y100        FDCE (Hold_fdce_C_D)         0.105     1.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[6].uut/uut/Q_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.213ns (50.538%)  route 0.208ns (49.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.614     0.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/clk
    SLICE_X94Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y49         FDRE (Prop_fdre_C_Q)         0.164     1.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/c_reg[6]/Q
                         net (fo=2, routed)           0.208     1.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/c[6]
    SLICE_X94Y50         LUT3 (Prop_lut3_I2_O)        0.049     1.371 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_b[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_b[6]_i_1__1_n_0
    SLICE_X94Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.878     1.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/clk
    SLICE_X94Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_b_reg[6]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X94Y50         FDRE (Hold_fdre_C_D)         0.131     1.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/c_reg[167]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/monpro_b_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.433%)  route 0.205ns (49.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.642     0.978    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/clk
    SLICE_X108Y49        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/c_reg[167]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.164     1.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/c_reg[167]/Q
                         net (fo=2, routed)           0.205     1.347    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/c[167]
    SLICE_X108Y51        LUT3 (Prop_lut3_I2_O)        0.045     1.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/monpro_b[167]_i_1__8/O
                         net (fo=1, routed)           0.000     1.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/monpro_b[167]_i_1__8_n_0
    SLICE_X108Y51        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/monpro_b_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.906     1.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/clk
    SLICE_X108Y51        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/monpro_b_reg[167]/C
                         clock pessimism             -0.030     1.242    
    SLICE_X108Y51        FDRE (Hold_fdre_C_D)         0.121     1.363    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/monpro_b_reg[167]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/P_reg[151]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/Q_reg[154]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.347ns (81.113%)  route 0.081ns (18.887%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.613     0.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/clk
    SLICE_X91Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/P_reg[151]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDCE (Prop_fdce_C_Q)         0.141     1.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/P_reg[151]/Q
                         net (fo=2, routed)           0.080     1.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut_n_880
    SLICE_X90Y49         LUT2 (Prop_lut2_I0_O)        0.049     1.219 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/i___420/O
                         net (fo=1, routed)           0.000     1.219    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/Q_reg[151]_0[3]
    SLICE_X90Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.310 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/Q_reg[151]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/Q_reg[151]_i_1__10_n_0
    SLICE_X90Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/Q_reg[155]_i_1__10/O[2]
                         net (fo=1, routed)           0.000     1.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/Q_reg[155]_i_1__10_n_5
    SLICE_X90Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/Q_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.877     1.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/clk
    SLICE_X90Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/Q_reg[154]/C
                         clock pessimism             -0.030     1.213    
    SLICE_X90Y50         FDCE (Hold_fdce_C_D)         0.134     1.347    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[11].uut/uut/Q_reg[154]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/monpro_b_reg[232]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/b_reg_reg[232]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.758%)  route 0.186ns (59.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.638     0.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/clk
    SLICE_X43Y144        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/monpro_b_reg[232]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDRE (Prop_fdre_C_Q)         0.128     1.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/monpro_b_reg[232]/Q
                         net (fo=1, routed)           0.186     1.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/b_reg_reg[255]_0[232]
    SLICE_X51Y144        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/b_reg_reg[232]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.906     1.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/clk
    SLICE_X51Y144        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/b_reg_reg[232]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y144        FDCE (Hold_fdce_C_D)         0.023     1.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/b_reg_reg[232]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_m_reg[9][174]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/monpro_a_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.168%)  route 0.217ns (53.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.636     0.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X107Y51        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_m_reg[9][174]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y51        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_m_reg[9][174]/Q
                         net (fo=1, routed)           0.217     1.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/monpro_a_reg[255]_0[174]
    SLICE_X110Y49        LUT5 (Prop_lut5_I2_O)        0.045     1.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/monpro_a[174]_i_1__8/O
                         net (fo=1, routed)           0.000     1.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/monpro_a[174]_i_1__8_n_0
    SLICE_X110Y49        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/monpro_a_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.914     1.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/clk
    SLICE_X110Y49        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/monpro_a_reg[174]/C
                         clock pessimism             -0.030     1.250    
    SLICE_X110Y49        FDRE (Hold_fdre_C_D)         0.092     1.342    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[9].uut/monpro_a_reg[174]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/monpro_b_reg[156]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/b_reg_reg[156]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.065%)  route 0.184ns (58.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.628     0.964    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/clk
    SLICE_X43Y122        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/monpro_b_reg[156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_fdre_C_Q)         0.128     1.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/monpro_b_reg[156]/Q
                         net (fo=1, routed)           0.184     1.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/b_reg_reg[255]_0[156]
    SLICE_X51Y122        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/b_reg_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.893     1.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/clk
    SLICE_X51Y122        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/b_reg_reg[156]/C
                         clock pessimism             -0.039     1.220    
    SLICE_X51Y122        FDCE (Hold_fdce_C_D)         0.022     1.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/b_reg_reg[156]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.500 }
Period(ns):         11.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.000      8.424      RAMB36_X3Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.000      8.424      RAMB36_X3Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.000      8.424      RAMB36_X1Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.000      8.424      RAMB36_X1Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         11.000      8.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X0Y10     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X1Y7      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X1Y7      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X1Y7      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X1Y7      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.500       4.250      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.500       4.250      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X18Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X18Y19    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X10Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X10Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X10Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X10Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X10Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X10Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.500       4.250      SLICE_X10Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.500       4.250      SLICE_X10Y38    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y38     rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y38     rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[194]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 0.716ns (7.580%)  route 8.730ns (92.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 13.805 - 11.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.802     3.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X99Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44         FDCE (Prop_fdce_C_Q)         0.419     3.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/Q
                         net (fo=516, routed)         0.425     3.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y44         LUT1 (Prop_lut1_I0_O)        0.297     4.237 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/state_i_2__6/O
                         net (fo=2079, routed)        8.305    12.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/AR[0]
    SLICE_X51Y127        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[194]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.626    13.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/clk
    SLICE_X51Y127        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[194]/C
                         clock pessimism              0.115    13.920    
                         clock uncertainty           -0.169    13.751    
    SLICE_X51Y127        FDCE (Recov_fdce_C_CLR)     -0.405    13.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[194]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[196]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 0.716ns (7.580%)  route 8.730ns (92.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 13.805 - 11.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.802     3.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X99Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44         FDCE (Prop_fdce_C_Q)         0.419     3.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/Q
                         net (fo=516, routed)         0.425     3.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y44         LUT1 (Prop_lut1_I0_O)        0.297     4.237 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/state_i_2__6/O
                         net (fo=2079, routed)        8.305    12.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/AR[0]
    SLICE_X51Y127        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[196]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.626    13.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/clk
    SLICE_X51Y127        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[196]/C
                         clock pessimism              0.115    13.920    
                         clock uncertainty           -0.169    13.751    
    SLICE_X51Y127        FDCE (Recov_fdce_C_CLR)     -0.405    13.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[196]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[197]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 0.716ns (7.580%)  route 8.730ns (92.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 13.805 - 11.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.802     3.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X99Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44         FDCE (Prop_fdce_C_Q)         0.419     3.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/Q
                         net (fo=516, routed)         0.425     3.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y44         LUT1 (Prop_lut1_I0_O)        0.297     4.237 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/state_i_2__6/O
                         net (fo=2079, routed)        8.305    12.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/AR[0]
    SLICE_X51Y127        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[197]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.626    13.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/clk
    SLICE_X51Y127        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[197]/C
                         clock pessimism              0.115    13.920    
                         clock uncertainty           -0.169    13.751    
    SLICE_X51Y127        FDCE (Recov_fdce_C_CLR)     -0.405    13.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[197]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[198]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 0.716ns (7.580%)  route 8.730ns (92.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 13.805 - 11.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.802     3.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X99Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44         FDCE (Prop_fdce_C_Q)         0.419     3.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/Q
                         net (fo=516, routed)         0.425     3.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y44         LUT1 (Prop_lut1_I0_O)        0.297     4.237 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/state_i_2__6/O
                         net (fo=2079, routed)        8.305    12.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/AR[0]
    SLICE_X51Y127        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[198]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.626    13.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/clk
    SLICE_X51Y127        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[198]/C
                         clock pessimism              0.115    13.920    
                         clock uncertainty           -0.169    13.751    
    SLICE_X51Y127        FDCE (Recov_fdce_C_CLR)     -0.405    13.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[198]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[202]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 0.716ns (7.580%)  route 8.730ns (92.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 13.805 - 11.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.802     3.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X99Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44         FDCE (Prop_fdce_C_Q)         0.419     3.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/Q
                         net (fo=516, routed)         0.425     3.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y44         LUT1 (Prop_lut1_I0_O)        0.297     4.237 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/state_i_2__6/O
                         net (fo=2079, routed)        8.305    12.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/AR[0]
    SLICE_X51Y127        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[202]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.626    13.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/clk
    SLICE_X51Y127        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[202]/C
                         clock pessimism              0.115    13.920    
                         clock uncertainty           -0.169    13.751    
    SLICE_X51Y127        FDCE (Recov_fdce_C_CLR)     -0.405    13.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[202]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[203]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 0.716ns (7.580%)  route 8.730ns (92.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 13.805 - 11.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.802     3.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X99Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44         FDCE (Prop_fdce_C_Q)         0.419     3.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/Q
                         net (fo=516, routed)         0.425     3.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y44         LUT1 (Prop_lut1_I0_O)        0.297     4.237 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/state_i_2__6/O
                         net (fo=2079, routed)        8.305    12.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/AR[0]
    SLICE_X51Y127        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[203]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.626    13.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/clk
    SLICE_X51Y127        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[203]/C
                         clock pessimism              0.115    13.920    
                         clock uncertainty           -0.169    13.751    
    SLICE_X51Y127        FDCE (Recov_fdce_C_CLR)     -0.405    13.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[203]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[204]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 0.716ns (7.580%)  route 8.730ns (92.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 13.805 - 11.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.802     3.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X99Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44         FDCE (Prop_fdce_C_Q)         0.419     3.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/Q
                         net (fo=516, routed)         0.425     3.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y44         LUT1 (Prop_lut1_I0_O)        0.297     4.237 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/state_i_2__6/O
                         net (fo=2079, routed)        8.305    12.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/AR[0]
    SLICE_X51Y127        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[204]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.626    13.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/clk
    SLICE_X51Y127        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[204]/C
                         clock pessimism              0.115    13.920    
                         clock uncertainty           -0.169    13.751    
    SLICE_X51Y127        FDCE (Recov_fdce_C_CLR)     -0.405    13.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[204]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[219]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 0.716ns (7.580%)  route 8.730ns (92.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 13.805 - 11.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.802     3.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X99Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44         FDCE (Prop_fdce_C_Q)         0.419     3.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/Q
                         net (fo=516, routed)         0.425     3.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y44         LUT1 (Prop_lut1_I0_O)        0.297     4.237 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/state_i_2__6/O
                         net (fo=2079, routed)        8.305    12.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/AR[0]
    SLICE_X51Y127        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[219]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.626    13.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/clk
    SLICE_X51Y127        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[219]/C
                         clock pessimism              0.115    13.920    
                         clock uncertainty           -0.169    13.751    
    SLICE_X51Y127        FDCE (Recov_fdce_C_CLR)     -0.405    13.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/n_reg_reg[219]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                         -12.542    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/Q_reg[252]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.495ns  (logic 0.716ns (7.541%)  route 8.779ns (92.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 13.889 - 11.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.802     3.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X99Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44         FDCE (Prop_fdce_C_Q)         0.419     3.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/Q
                         net (fo=516, routed)         0.425     3.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y44         LUT1 (Prop_lut1_I0_O)        0.297     4.237 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/state_i_2__6/O
                         net (fo=2079, routed)        8.354    12.591    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/AR[0]
    SLICE_X55Y146        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/Q_reg[252]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.710    13.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/clk
    SLICE_X55Y146        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/Q_reg[252]/C
                         clock pessimism              0.115    14.004    
                         clock uncertainty           -0.169    13.835    
    SLICE_X55Y146        FDCE (Recov_fdce_C_CLR)     -0.405    13.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/Q_reg[252]
  -------------------------------------------------------------------
                         required time                         13.430    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/Q_reg[253]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.495ns  (logic 0.716ns (7.541%)  route 8.779ns (92.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 13.889 - 11.000 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.802     3.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X99Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44         FDCE (Prop_fdce_C_Q)         0.419     3.515 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/Q
                         net (fo=516, routed)         0.425     3.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y44         LUT1 (Prop_lut1_I0_O)        0.297     4.237 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/state_i_2__6/O
                         net (fo=2079, routed)        8.354    12.591    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/AR[0]
    SLICE_X55Y146        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/Q_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       1.710    13.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/clk
    SLICE_X55Y146        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/Q_reg[253]/C
                         clock pessimism              0.115    14.004    
                         clock uncertainty           -0.169    13.835    
    SLICE_X55Y146        FDCE (Recov_fdce_C_CLR)     -0.405    13.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/Q_reg[253]
  -------------------------------------------------------------------
                         required time                         13.430    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  0.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.226ns (36.100%)  route 0.400ns (63.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.613     0.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X97Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y43         FDCE (Prop_fdce_C_Q)         0.128     1.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/Q
                         net (fo=516, routed)         0.232     1.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y46         LUT1 (Prop_lut1_I0_O)        0.098     1.406 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/state_i_2__1/O
                         net (fo=2079, routed)        0.169     1.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/AR[0]
    SLICE_X95Y50         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.878     1.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/clk
    SLICE_X95Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[14]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X95Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.226ns (36.100%)  route 0.400ns (63.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.613     0.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X97Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y43         FDCE (Prop_fdce_C_Q)         0.128     1.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/Q
                         net (fo=516, routed)         0.232     1.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y46         LUT1 (Prop_lut1_I0_O)        0.098     1.406 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/state_i_2__1/O
                         net (fo=2079, routed)        0.169     1.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/AR[0]
    SLICE_X95Y50         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.878     1.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/clk
    SLICE_X95Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[15]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X95Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.226ns (36.100%)  route 0.400ns (63.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.613     0.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X97Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y43         FDCE (Prop_fdce_C_Q)         0.128     1.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/Q
                         net (fo=516, routed)         0.232     1.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y46         LUT1 (Prop_lut1_I0_O)        0.098     1.406 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/state_i_2__1/O
                         net (fo=2079, routed)        0.169     1.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/AR[0]
    SLICE_X95Y50         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.878     1.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/clk
    SLICE_X95Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[16]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X95Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.226ns (36.100%)  route 0.400ns (63.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.613     0.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X97Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y43         FDCE (Prop_fdce_C_Q)         0.128     1.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/Q
                         net (fo=516, routed)         0.232     1.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y46         LUT1 (Prop_lut1_I0_O)        0.098     1.406 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/state_i_2__1/O
                         net (fo=2079, routed)        0.169     1.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/AR[0]
    SLICE_X95Y50         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.878     1.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/clk
    SLICE_X95Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[17]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X95Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[237]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.226ns (36.100%)  route 0.400ns (63.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.613     0.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X97Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y43         FDCE (Prop_fdce_C_Q)         0.128     1.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/Q
                         net (fo=516, routed)         0.232     1.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y46         LUT1 (Prop_lut1_I0_O)        0.098     1.406 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/state_i_2__1/O
                         net (fo=2079, routed)        0.169     1.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/AR[0]
    SLICE_X95Y50         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[237]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.878     1.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/clk
    SLICE_X95Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[237]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X95Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[237]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[238]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.226ns (36.100%)  route 0.400ns (63.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.613     0.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X97Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y43         FDCE (Prop_fdce_C_Q)         0.128     1.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/Q
                         net (fo=516, routed)         0.232     1.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y46         LUT1 (Prop_lut1_I0_O)        0.098     1.406 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/state_i_2__1/O
                         net (fo=2079, routed)        0.169     1.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/AR[0]
    SLICE_X95Y50         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[238]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.878     1.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/clk
    SLICE_X95Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[238]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X95Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[238]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[239]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.226ns (36.100%)  route 0.400ns (63.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.613     0.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X97Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y43         FDCE (Prop_fdce_C_Q)         0.128     1.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/Q
                         net (fo=516, routed)         0.232     1.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y46         LUT1 (Prop_lut1_I0_O)        0.098     1.406 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/state_i_2__1/O
                         net (fo=2079, routed)        0.169     1.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/AR[0]
    SLICE_X95Y50         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[239]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.878     1.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/clk
    SLICE_X95Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[239]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X95Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[239]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[240]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.226ns (36.100%)  route 0.400ns (63.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.613     0.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X97Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y43         FDCE (Prop_fdce_C_Q)         0.128     1.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[2]/Q
                         net (fo=516, routed)         0.232     1.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y46         LUT1 (Prop_lut1_I0_O)        0.098     1.406 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/state_i_2__1/O
                         net (fo=2079, routed)        0.169     1.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/AR[0]
    SLICE_X95Y50         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[240]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.878     1.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/clk
    SLICE_X95Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[240]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X95Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/a_shift_reg[240]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.226ns (34.759%)  route 0.424ns (65.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.614     0.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X99Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44         FDCE (Prop_fdce_C_Q)         0.128     1.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/Q
                         net (fo=516, routed)         0.158     1.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y44         LUT1 (Prop_lut1_I0_O)        0.098     1.333 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/state_i_2__6/O
                         net (fo=2079, routed)        0.266     1.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/AR[0]
    SLICE_X96Y44         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/clk
    SLICE_X96Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/counter_reg[0]/C
                         clock pessimism             -0.263     0.986    
    SLICE_X96Y44         FDCE (Remov_fdce_C_CLR)     -0.067     0.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.226ns (34.759%)  route 0.424ns (65.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.614     0.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X99Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44         FDCE (Prop_fdce_C_Q)         0.128     1.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[7]/Q
                         net (fo=516, routed)         0.158     1.235    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X99Y44         LUT1 (Prop_lut1_I0_O)        0.098     1.333 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/state_i_2__6/O
                         net (fo=2079, routed)        0.266     1.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/AR[0]
    SLICE_X96Y44         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65969, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/clk
    SLICE_X96Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/counter_reg[1]/C
                         clock pessimism             -0.263     0.986    
    SLICE_X96Y44         FDCE (Remov_fdce_C_CLR)     -0.067     0.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[7].uut/uut/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.681    





