
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17168
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1047.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/top.v:6]
INFO: [Synth 8-6157] synthesizing module 'PS2Receiver' [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/PS2Receiver.v:87]
INFO: [Synth 8-6157] synthesizing module 'debouncerKeyboard' [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/debouncerKeyboard.v:44]
	Parameter COUNT_MAX bound to: 19 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncerKeyboard' (1#1) [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/debouncerKeyboard.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/PS2Receiver.v:121]
INFO: [Synth 8-6155] done synthesizing module 'PS2Receiver' (2#1) [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/PS2Receiver.v:87]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/clock_divider.v:13]
	Parameter MODE bound to: 1'b1 
	Parameter SIZE bound to: 18 - type: integer 
	Parameter TARGET bound to: 208334 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (3#1) [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/clock_divider.v:13]
INFO: [Synth 8-6157] synthesizing module '_7seg' [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/7seg.v:3]
INFO: [Synth 8-6155] done synthesizing module '_7seg' (4#1) [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/7seg.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/clock_divider.v:13]
	Parameter MODE bound to: 1'b1 
	Parameter SIZE bound to: 24 - type: integer 
	Parameter TARGET bound to: 12500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (4#1) [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/clock_divider.v:13]
INFO: [Synth 8-6157] synthesizing module 'square' [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/square.v:3]
INFO: [Synth 8-6155] done synthesizing module 'square' (5#1) [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/square.v:3]
INFO: [Synth 8-6157] synthesizing module 'cross' [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/cross.v:3]
	Parameter THICKNESS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cross' (6#1) [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/cross.v:3]
INFO: [Synth 8-6157] synthesizing module 'nought' [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/nought.v:3]
INFO: [Synth 8-6155] done synthesizing module 'nought' (7#1) [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/nought.v:3]
INFO: [Synth 8-6157] synthesizing module 'splash' [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/splash_screen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'splash' (8#1) [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/splash_screen.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized1' [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/clock_divider.v:13]
	Parameter MODE bound to: 1'b1 
	Parameter SIZE bound to: 26 - type: integer 
	Parameter TARGET bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized1' (8#1) [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/clock_divider.v:13]
INFO: [Synth 8-6157] synthesizing module 'board_renderer' [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/board_renderer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'board_renderer' (9#1) [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/board_renderer.v:3]
INFO: [Synth 8-6157] synthesizing module 'win_text' [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/winner_text.v:3]
INFO: [Synth 8-6155] done synthesizing module 'win_text' (10#1) [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/winner_text.v:3]
INFO: [Synth 8-6157] synthesizing module 'tie_text' [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/tie_text.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tie_text' (11#1) [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/tie_text.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/vga640x480.v:5]
	Parameter HS_STA bound to: 16 - type: integer 
	Parameter HS_END bound to: 112 - type: integer 
	Parameter HA_STA bound to: 160 - type: integer 
	Parameter VS_STA bound to: 490 - type: integer 
	Parameter VS_END bound to: 492 - type: integer 
	Parameter VA_END bound to: 480 - type: integer 
	Parameter LINE bound to: 800 - type: integer 
	Parameter SCREEN bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (12#1) [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/vga640x480.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (13#1) [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/top.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1047.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1047.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1047.699 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1047.699 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/zh08968/Downloads/agh (4)/agh/basys3.xdc]
Finished Parsing XDC File [C:/Users/zh08968/Downloads/agh (4)/agh/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zh08968/Downloads/agh (4)/agh/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1071.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1071.480 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1071.480 ; gain = 23.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1071.480 ; gain = 23.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1071.480 ; gain = 23.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1071.480 ; gain = 23.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 204   
	   2 Input   32 Bit       Adders := 215   
	   2 Input   26 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 24    
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 102   
	   3 Input   10 Bit       Adders := 23    
	   2 Input   10 Bit       Adders := 79    
	   3 Input    9 Bit       Adders := 23    
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 23    
	   3 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 12    
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin draw with 1st driver pin 'BOARD_RENDERERi_3/VERT_LINE_1_MASK/draw_inferred/draw' [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/square.v:12]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin draw with 2nd driver pin 'GND' [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/square.v:12]
CRITICAL WARNING: [Synth 8-6858] multi-driven net draw is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/zh08968/Downloads/agh (4)/agh/agh.srcs/sources_1/imports/agh/square.v:12]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1071.480 ; gain = 23.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1071.480 ; gain = 23.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1077.586 ; gain = 29.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1109.391 ; gain = 61.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1115.652 ; gain = 67.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1115.652 ; gain = 67.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1115.652 ; gain = 67.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1115.652 ; gain = 67.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1115.652 ; gain = 67.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1115.652 ; gain = 67.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1232|
|3     |LUT1   |   107|
|4     |LUT2   |  2256|
|5     |LUT3   |   358|
|6     |LUT4   |   586|
|7     |LUT5   |  1624|
|8     |LUT6   |  1489|
|9     |MUXF7  |     2|
|10    |FDRE   |   276|
|11    |IBUF   |     8|
|12    |OBUF   |    25|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1115.652 ; gain = 67.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1115.652 ; gain = 44.172
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1115.652 ; gain = 67.953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1115.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1115.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1115.652 ; gain = 67.953
INFO: [Common 17-1381] The checkpoint 'C:/Users/zh08968/Downloads/agh (4)/agh/agh.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 17:16:35 2024...
