;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 3, -20
	ADD 30, 9
	JMN @72, #201
	SUB -7, <-420
	ADD 270, 0
	ADD 270, 0
	ADD 270, 0
	SUB @127, 100
	SUB @121, 103
	SUB @121, 103
	JMN <123, 106
	CMP 670, 30
	SLT 670, 30
	SLT 670, 30
	SPL 12, <10
	SUB 3, 20
	SLT 400, 0
	ADD 100, 9
	SUB @123, 106
	CMP @123, 106
	CMP @127, 100
	SUB 3, 20
	SUB 3, 20
	SLT 100, 9
	SLT 100, 9
	SUB 3, 20
	CMP @127, 100
	CMP @127, 100
	JMN <123, 106
	SUB @123, 106
	SUB @127, 106
	SUB @3, 0
	MOV <-1, -20
	DAT #117, #106
	DAT #117, #106
	SUB -7, <-20
	MOV -3, <-20
	SPL 0, -202
	MOV -1, <-20
	CMP -7, <-420
	CMP -7, <-420
	MOV -3, <-20
	SUB #-1, <-20
	SPL 0, -202
	CMP -7, <-420
	MOV 3, -20
