
Trace_Speed_PID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d40c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a8  0800d598  0800d598  0001d598  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d740  0800d740  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800d740  0800d740  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d740  0800d740  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d740  0800d740  0001d740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d744  0800d744  0001d744  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800d748  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000488  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200004f8  200004f8  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017c88  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000031df  00000000  00000000  00037d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013d8  00000000  00000000  0003af08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001270  00000000  00000000  0003c2e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e4be  00000000  00000000  0003d550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c42c  00000000  00000000  0005ba0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000afa30  00000000  00000000  00077e3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012786a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005dd8  00000000  00000000  001278bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800d57c 	.word	0x0800d57c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	0800d57c 	.word	0x0800d57c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b08a      	sub	sp, #40	; 0x28
 8000b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000b96:	f107 031c 	add.w	r3, r7, #28
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	601a      	str	r2, [r3, #0]
 8000b9e:	605a      	str	r2, [r3, #4]
 8000ba0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ba2:	1d3b      	adds	r3, r7, #4
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	601a      	str	r2, [r3, #0]
 8000ba8:	605a      	str	r2, [r3, #4]
 8000baa:	609a      	str	r2, [r3, #8]
 8000bac:	60da      	str	r2, [r3, #12]
 8000bae:	611a      	str	r2, [r3, #16]
 8000bb0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000bb2:	4b43      	ldr	r3, [pc, #268]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bb4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000bb8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000bba:	4b41      	ldr	r3, [pc, #260]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bbc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000bc0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8000bc2:	4b3f      	ldr	r3, [pc, #252]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bc4:	2208      	movs	r2, #8
 8000bc6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000bc8:	4b3d      	ldr	r3, [pc, #244]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000bce:	4b3c      	ldr	r3, [pc, #240]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bd4:	4b3a      	ldr	r3, [pc, #232]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000bdc:	4b38      	ldr	r3, [pc, #224]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000be2:	4b37      	ldr	r3, [pc, #220]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000be4:	2201      	movs	r2, #1
 8000be6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000be8:	4b35      	ldr	r3, [pc, #212]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8000bee:	4b34      	ldr	r3, [pc, #208]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bf0:	2204      	movs	r2, #4
 8000bf2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000bf4:	4b32      	ldr	r3, [pc, #200]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bfc:	4b30      	ldr	r3, [pc, #192]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bfe:	2204      	movs	r2, #4
 8000c00:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c02:	4b2f      	ldr	r3, [pc, #188]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000c08:	4b2d      	ldr	r3, [pc, #180]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c0e:	482c      	ldr	r0, [pc, #176]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000c10:	f005 ff4a 	bl	8006aa8 <HAL_ADC_Init>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000c1a:	f005 fa79 	bl	8006110 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c22:	f107 031c 	add.w	r3, r7, #28
 8000c26:	4619      	mov	r1, r3
 8000c28:	4825      	ldr	r0, [pc, #148]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000c2a:	f006 fcdb 	bl	80075e4 <HAL_ADCEx_MultiModeConfigChannel>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d001      	beq.n	8000c38 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8000c34:	f005 fa6c 	bl	8006110 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c40:	2300      	movs	r3, #0
 8000c42:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000c44:	2305      	movs	r3, #5
 8000c46:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c50:	1d3b      	adds	r3, r7, #4
 8000c52:	4619      	mov	r1, r3
 8000c54:	481a      	ldr	r0, [pc, #104]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000c56:	f006 fa05 	bl	8007064 <HAL_ADC_ConfigChannel>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 8000c60:	f005 fa56 	bl	8006110 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000c64:	2302      	movs	r3, #2
 8000c66:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000c68:	2302      	movs	r3, #2
 8000c6a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c6c:	1d3b      	adds	r3, r7, #4
 8000c6e:	4619      	mov	r1, r3
 8000c70:	4813      	ldr	r0, [pc, #76]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000c72:	f006 f9f7 	bl	8007064 <HAL_ADC_ConfigChannel>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8000c7c:	f005 fa48 	bl	8006110 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000c80:	2304      	movs	r3, #4
 8000c82:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000c84:	2303      	movs	r3, #3
 8000c86:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c88:	1d3b      	adds	r3, r7, #4
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	480c      	ldr	r0, [pc, #48]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000c8e:	f006 f9e9 	bl	8007064 <HAL_ADC_ConfigChannel>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 8000c98:	f005 fa3a 	bl	8006110 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000c9c:	230b      	movs	r3, #11
 8000c9e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000ca0:	2304      	movs	r3, #4
 8000ca2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ca4:	1d3b      	adds	r3, r7, #4
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	4805      	ldr	r0, [pc, #20]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000caa:	f006 f9db 	bl	8007064 <HAL_ADC_ConfigChannel>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <MX_ADC1_Init+0x128>
  {
    Error_Handler();
 8000cb4:	f005 fa2c 	bl	8006110 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cb8:	bf00      	nop
 8000cba:	3728      	adds	r7, #40	; 0x28
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	2000008c 	.word	0x2000008c

08000cc4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b086      	sub	sp, #24
 8000cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000cca:	463b      	mov	r3, r7
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]
 8000cd0:	605a      	str	r2, [r3, #4]
 8000cd2:	609a      	str	r2, [r3, #8]
 8000cd4:	60da      	str	r2, [r3, #12]
 8000cd6:	611a      	str	r2, [r3, #16]
 8000cd8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000cda:	4b3c      	ldr	r3, [pc, #240]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000cdc:	4a3c      	ldr	r2, [pc, #240]	; (8000dd0 <MX_ADC2_Init+0x10c>)
 8000cde:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ce0:	4b3a      	ldr	r3, [pc, #232]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000ce2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000ce6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_10B;
 8000ce8:	4b38      	ldr	r3, [pc, #224]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000cea:	2208      	movs	r2, #8
 8000cec:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000cee:	4b37      	ldr	r3, [pc, #220]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000cf4:	4b35      	ldr	r3, [pc, #212]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000cfa:	4b34      	ldr	r3, [pc, #208]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d02:	4b32      	ldr	r3, [pc, #200]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d08:	4b30      	ldr	r3, [pc, #192]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d0e:	4b2f      	ldr	r3, [pc, #188]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 4;
 8000d14:	4b2d      	ldr	r3, [pc, #180]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d16:	2204      	movs	r2, #4
 8000d18:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000d1a:	4b2c      	ldr	r3, [pc, #176]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d22:	4b2a      	ldr	r3, [pc, #168]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d24:	2204      	movs	r2, #4
 8000d26:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000d28:	4b28      	ldr	r3, [pc, #160]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000d2e:	4b27      	ldr	r3, [pc, #156]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000d34:	4825      	ldr	r0, [pc, #148]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d36:	f005 feb7 	bl	8006aa8 <HAL_ADC_Init>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_ADC2_Init+0x80>
  {
    Error_Handler();
 8000d40:	f005 f9e6 	bl	8006110 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000d44:	2301      	movs	r3, #1
 8000d46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d48:	2301      	movs	r3, #1
 8000d4a:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000d50:	2305      	movs	r3, #5
 8000d52:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d54:	2300      	movs	r3, #0
 8000d56:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d5c:	463b      	mov	r3, r7
 8000d5e:	4619      	mov	r1, r3
 8000d60:	481a      	ldr	r0, [pc, #104]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d62:	f006 f97f 	bl	8007064 <HAL_ADC_ConfigChannel>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d001      	beq.n	8000d70 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8000d6c:	f005 f9d0 	bl	8006110 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000d70:	2302      	movs	r3, #2
 8000d72:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000d74:	2302      	movs	r3, #2
 8000d76:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d78:	463b      	mov	r3, r7
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4813      	ldr	r0, [pc, #76]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d7e:	f006 f971 	bl	8007064 <HAL_ADC_ConfigChannel>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8000d88:	f005 f9c2 	bl	8006110 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000d8c:	2303      	movs	r3, #3
 8000d8e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000d90:	2303      	movs	r3, #3
 8000d92:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d94:	463b      	mov	r3, r7
 8000d96:	4619      	mov	r1, r3
 8000d98:	480c      	ldr	r0, [pc, #48]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d9a:	f006 f963 	bl	8007064 <HAL_ADC_ConfigChannel>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8000da4:	f005 f9b4 	bl	8006110 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000da8:	2304      	movs	r3, #4
 8000daa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000dac:	2304      	movs	r3, #4
 8000dae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000db0:	463b      	mov	r3, r7
 8000db2:	4619      	mov	r1, r3
 8000db4:	4805      	ldr	r0, [pc, #20]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000db6:	f006 f955 	bl	8007064 <HAL_ADC_ConfigChannel>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8000dc0:	f005 f9a6 	bl	8006110 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000dc4:	bf00      	nop
 8000dc6:	3718      	adds	r7, #24
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	200000dc 	.word	0x200000dc
 8000dd0:	50000100 	.word	0x50000100

08000dd4 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b08c      	sub	sp, #48	; 0x30
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ddc:	f107 031c 	add.w	r3, r7, #28
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	60da      	str	r2, [r3, #12]
 8000dea:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000df4:	d16e      	bne.n	8000ed4 <HAL_ADC_MspInit+0x100>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000df6:	4b67      	ldr	r3, [pc, #412]	; (8000f94 <HAL_ADC_MspInit+0x1c0>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	4a65      	ldr	r2, [pc, #404]	; (8000f94 <HAL_ADC_MspInit+0x1c0>)
 8000dfe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000e00:	4b64      	ldr	r3, [pc, #400]	; (8000f94 <HAL_ADC_MspInit+0x1c0>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d10b      	bne.n	8000e20 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000e08:	4b63      	ldr	r3, [pc, #396]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000e0a:	695b      	ldr	r3, [r3, #20]
 8000e0c:	4a62      	ldr	r2, [pc, #392]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000e0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e12:	6153      	str	r3, [r2, #20]
 8000e14:	4b60      	ldr	r3, [pc, #384]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000e16:	695b      	ldr	r3, [r3, #20]
 8000e18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e1c:	61bb      	str	r3, [r7, #24]
 8000e1e:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e20:	4b5d      	ldr	r3, [pc, #372]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000e22:	695b      	ldr	r3, [r3, #20]
 8000e24:	4a5c      	ldr	r2, [pc, #368]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000e26:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e2a:	6153      	str	r3, [r2, #20]
 8000e2c:	4b5a      	ldr	r3, [pc, #360]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000e2e:	695b      	ldr	r3, [r3, #20]
 8000e30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e34:	617b      	str	r3, [r7, #20]
 8000e36:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e38:	4b57      	ldr	r3, [pc, #348]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000e3a:	695b      	ldr	r3, [r3, #20]
 8000e3c:	4a56      	ldr	r2, [pc, #344]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000e3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e42:	6153      	str	r3, [r2, #20]
 8000e44:	4b54      	ldr	r3, [pc, #336]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000e46:	695b      	ldr	r3, [r3, #20]
 8000e48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e4c:	613b      	str	r3, [r7, #16]
 8000e4e:	693b      	ldr	r3, [r7, #16]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA3     ------> ADC1_IN4
    PB0     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3;
 8000e50:	230b      	movs	r3, #11
 8000e52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e54:	2303      	movs	r3, #3
 8000e56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5c:	f107 031c 	add.w	r3, r7, #28
 8000e60:	4619      	mov	r1, r3
 8000e62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e66:	f007 f85b 	bl	8007f20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e6e:	2303      	movs	r3, #3
 8000e70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e72:	2300      	movs	r3, #0
 8000e74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e76:	f107 031c 	add.w	r3, r7, #28
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	4847      	ldr	r0, [pc, #284]	; (8000f9c <HAL_ADC_MspInit+0x1c8>)
 8000e7e:	f007 f84f 	bl	8007f20 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000e82:	4b47      	ldr	r3, [pc, #284]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000e84:	4a47      	ldr	r2, [pc, #284]	; (8000fa4 <HAL_ADC_MspInit+0x1d0>)
 8000e86:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e88:	4b45      	ldr	r3, [pc, #276]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e8e:	4b44      	ldr	r3, [pc, #272]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000e94:	4b42      	ldr	r3, [pc, #264]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000e96:	2280      	movs	r2, #128	; 0x80
 8000e98:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e9a:	4b41      	ldr	r3, [pc, #260]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000e9c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ea0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ea2:	4b3f      	ldr	r3, [pc, #252]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000ea4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ea8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000eaa:	4b3d      	ldr	r3, [pc, #244]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000eac:	2220      	movs	r2, #32
 8000eae:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000eb0:	4b3b      	ldr	r3, [pc, #236]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000eb6:	483a      	ldr	r0, [pc, #232]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000eb8:	f006 fe9b 	bl	8007bf2 <HAL_DMA_Init>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <HAL_ADC_MspInit+0xf2>
    {
      Error_Handler();
 8000ec2:	f005 f925 	bl	8006110 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4a35      	ldr	r2, [pc, #212]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000eca:	639a      	str	r2, [r3, #56]	; 0x38
 8000ecc:	4a34      	ldr	r2, [pc, #208]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000ed2:	e05a      	b.n	8000f8a <HAL_ADC_MspInit+0x1b6>
  else if(adcHandle->Instance==ADC2)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a33      	ldr	r2, [pc, #204]	; (8000fa8 <HAL_ADC_MspInit+0x1d4>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d155      	bne.n	8000f8a <HAL_ADC_MspInit+0x1b6>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000ede:	4b2d      	ldr	r3, [pc, #180]	; (8000f94 <HAL_ADC_MspInit+0x1c0>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	3301      	adds	r3, #1
 8000ee4:	4a2b      	ldr	r2, [pc, #172]	; (8000f94 <HAL_ADC_MspInit+0x1c0>)
 8000ee6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000ee8:	4b2a      	ldr	r3, [pc, #168]	; (8000f94 <HAL_ADC_MspInit+0x1c0>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d10b      	bne.n	8000f08 <HAL_ADC_MspInit+0x134>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000ef0:	4b29      	ldr	r3, [pc, #164]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000ef2:	695b      	ldr	r3, [r3, #20]
 8000ef4:	4a28      	ldr	r2, [pc, #160]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000ef6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000efa:	6153      	str	r3, [r2, #20]
 8000efc:	4b26      	ldr	r3, [pc, #152]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000efe:	695b      	ldr	r3, [r3, #20]
 8000f00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f04:	60fb      	str	r3, [r7, #12]
 8000f06:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f08:	4b23      	ldr	r3, [pc, #140]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000f0a:	695b      	ldr	r3, [r3, #20]
 8000f0c:	4a22      	ldr	r2, [pc, #136]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000f0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f12:	6153      	str	r3, [r2, #20]
 8000f14:	4b20      	ldr	r3, [pc, #128]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000f16:	695b      	ldr	r3, [r3, #20]
 8000f18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f1c:	60bb      	str	r3, [r7, #8]
 8000f1e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000f20:	23f0      	movs	r3, #240	; 0xf0
 8000f22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f24:	2303      	movs	r3, #3
 8000f26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f2c:	f107 031c 	add.w	r3, r7, #28
 8000f30:	4619      	mov	r1, r3
 8000f32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f36:	f006 fff3 	bl	8007f20 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8000f3a:	4b1c      	ldr	r3, [pc, #112]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f3c:	4a1c      	ldr	r2, [pc, #112]	; (8000fb0 <HAL_ADC_MspInit+0x1dc>)
 8000f3e:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f40:	4b1a      	ldr	r3, [pc, #104]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f46:	4b19      	ldr	r3, [pc, #100]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000f4c:	4b17      	ldr	r3, [pc, #92]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f4e:	2280      	movs	r2, #128	; 0x80
 8000f50:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f52:	4b16      	ldr	r3, [pc, #88]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f54:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f58:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f5a:	4b14      	ldr	r3, [pc, #80]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f60:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000f62:	4b12      	ldr	r3, [pc, #72]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f64:	2220      	movs	r2, #32
 8000f66:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000f68:	4b10      	ldr	r3, [pc, #64]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000f6e:	480f      	ldr	r0, [pc, #60]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f70:	f006 fe3f 	bl	8007bf2 <HAL_DMA_Init>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <HAL_ADC_MspInit+0x1aa>
      Error_Handler();
 8000f7a:	f005 f8c9 	bl	8006110 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4a0a      	ldr	r2, [pc, #40]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f82:	639a      	str	r2, [r3, #56]	; 0x38
 8000f84:	4a09      	ldr	r2, [pc, #36]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	6253      	str	r3, [r2, #36]	; 0x24
}
 8000f8a:	bf00      	nop
 8000f8c:	3730      	adds	r7, #48	; 0x30
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	200001b4 	.word	0x200001b4
 8000f98:	40021000 	.word	0x40021000
 8000f9c:	48000400 	.word	0x48000400
 8000fa0:	2000012c 	.word	0x2000012c
 8000fa4:	40020008 	.word	0x40020008
 8000fa8:	50000100 	.word	0x50000100
 8000fac:	20000170 	.word	0x20000170
 8000fb0:	4002001c 	.word	0x4002001c

08000fb4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fba:	4b10      	ldr	r3, [pc, #64]	; (8000ffc <MX_DMA_Init+0x48>)
 8000fbc:	695b      	ldr	r3, [r3, #20]
 8000fbe:	4a0f      	ldr	r2, [pc, #60]	; (8000ffc <MX_DMA_Init+0x48>)
 8000fc0:	f043 0301 	orr.w	r3, r3, #1
 8000fc4:	6153      	str	r3, [r2, #20]
 8000fc6:	4b0d      	ldr	r3, [pc, #52]	; (8000ffc <MX_DMA_Init+0x48>)
 8000fc8:	695b      	ldr	r3, [r3, #20]
 8000fca:	f003 0301 	and.w	r3, r3, #1
 8000fce:	607b      	str	r3, [r7, #4]
 8000fd0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	200b      	movs	r0, #11
 8000fd8:	f006 fdd5 	bl	8007b86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000fdc:	200b      	movs	r0, #11
 8000fde:	f006 fdee 	bl	8007bbe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	200c      	movs	r0, #12
 8000fe8:	f006 fdcd 	bl	8007b86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000fec:	200c      	movs	r0, #12
 8000fee:	f006 fde6 	bl	8007bbe <HAL_NVIC_EnableIRQ>

}
 8000ff2:	bf00      	nop
 8000ff4:	3708      	adds	r7, #8
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	40021000 	.word	0x40021000

08001000 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b088      	sub	sp, #32
 8001004:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001006:	f107 030c 	add.w	r3, r7, #12
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]
 8001010:	609a      	str	r2, [r3, #8]
 8001012:	60da      	str	r2, [r3, #12]
 8001014:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001016:	4b46      	ldr	r3, [pc, #280]	; (8001130 <MX_GPIO_Init+0x130>)
 8001018:	695b      	ldr	r3, [r3, #20]
 800101a:	4a45      	ldr	r2, [pc, #276]	; (8001130 <MX_GPIO_Init+0x130>)
 800101c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001020:	6153      	str	r3, [r2, #20]
 8001022:	4b43      	ldr	r3, [pc, #268]	; (8001130 <MX_GPIO_Init+0x130>)
 8001024:	695b      	ldr	r3, [r3, #20]
 8001026:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800102a:	60bb      	str	r3, [r7, #8]
 800102c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800102e:	4b40      	ldr	r3, [pc, #256]	; (8001130 <MX_GPIO_Init+0x130>)
 8001030:	695b      	ldr	r3, [r3, #20]
 8001032:	4a3f      	ldr	r2, [pc, #252]	; (8001130 <MX_GPIO_Init+0x130>)
 8001034:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001038:	6153      	str	r3, [r2, #20]
 800103a:	4b3d      	ldr	r3, [pc, #244]	; (8001130 <MX_GPIO_Init+0x130>)
 800103c:	695b      	ldr	r3, [r3, #20]
 800103e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001046:	4b3a      	ldr	r3, [pc, #232]	; (8001130 <MX_GPIO_Init+0x130>)
 8001048:	695b      	ldr	r3, [r3, #20]
 800104a:	4a39      	ldr	r2, [pc, #228]	; (8001130 <MX_GPIO_Init+0x130>)
 800104c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001050:	6153      	str	r3, [r2, #20]
 8001052:	4b37      	ldr	r3, [pc, #220]	; (8001130 <MX_GPIO_Init+0x130>)
 8001054:	695b      	ldr	r3, [r3, #20]
 8001056:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800105a:	603b      	str	r3, [r7, #0]
 800105c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, MOT_EN_Pin|MOT_R_DIR_Pin, GPIO_PIN_RESET);
 800105e:	2200      	movs	r2, #0
 8001060:	2103      	movs	r1, #3
 8001062:	4834      	ldr	r0, [pc, #208]	; (8001134 <MX_GPIO_Init+0x134>)
 8001064:	f007 f8e6 	bl	8008234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOT_L_DIR_GPIO_Port, MOT_L_DIR_Pin, GPIO_PIN_RESET);
 8001068:	2200      	movs	r2, #0
 800106a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800106e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001072:	f007 f8df 	bl	8008234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001076:	2200      	movs	r2, #0
 8001078:	2108      	movs	r1, #8
 800107a:	482f      	ldr	r0, [pc, #188]	; (8001138 <MX_GPIO_Init+0x138>)
 800107c:	f007 f8da 	bl	8008234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MOT_EN_Pin;
 8001080:	2301      	movs	r3, #1
 8001082:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001084:	2301      	movs	r3, #1
 8001086:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001088:	2302      	movs	r3, #2
 800108a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108c:	2300      	movs	r3, #0
 800108e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MOT_EN_GPIO_Port, &GPIO_InitStruct);
 8001090:	f107 030c 	add.w	r3, r7, #12
 8001094:	4619      	mov	r1, r3
 8001096:	4827      	ldr	r0, [pc, #156]	; (8001134 <MX_GPIO_Init+0x134>)
 8001098:	f006 ff42 	bl	8007f20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MOT_R_DIR_Pin;
 800109c:	2302      	movs	r3, #2
 800109e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a0:	2301      	movs	r3, #1
 80010a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a4:	2300      	movs	r3, #0
 80010a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a8:	2300      	movs	r3, #0
 80010aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MOT_R_DIR_GPIO_Port, &GPIO_InitStruct);
 80010ac:	f107 030c 	add.w	r3, r7, #12
 80010b0:	4619      	mov	r1, r3
 80010b2:	4820      	ldr	r0, [pc, #128]	; (8001134 <MX_GPIO_Init+0x134>)
 80010b4:	f006 ff34 	bl	8007f20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MOT_L_DIR_Pin;
 80010b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010be:	2301      	movs	r3, #1
 80010c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c2:	2300      	movs	r3, #0
 80010c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c6:	2300      	movs	r3, #0
 80010c8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MOT_L_DIR_GPIO_Port, &GPIO_InitStruct);
 80010ca:	f107 030c 	add.w	r3, r7, #12
 80010ce:	4619      	mov	r1, r3
 80010d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010d4:	f006 ff24 	bl	8007f20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW_DOWN_Pin;
 80010d8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80010dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010de:	2300      	movs	r3, #0
 80010e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010e2:	2301      	movs	r3, #1
 80010e4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SW_DOWN_GPIO_Port, &GPIO_InitStruct);
 80010e6:	f107 030c 	add.w	r3, r7, #12
 80010ea:	4619      	mov	r1, r3
 80010ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010f0:	f006 ff16 	bl	8007f20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80010f4:	2308      	movs	r3, #8
 80010f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f8:	2301      	movs	r3, #1
 80010fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001100:	2300      	movs	r3, #0
 8001102:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001104:	f107 030c 	add.w	r3, r7, #12
 8001108:	4619      	mov	r1, r3
 800110a:	480b      	ldr	r0, [pc, #44]	; (8001138 <MX_GPIO_Init+0x138>)
 800110c:	f006 ff08 	bl	8007f20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SW_MID_Pin|SW_UP_Pin;
 8001110:	2330      	movs	r3, #48	; 0x30
 8001112:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001114:	2300      	movs	r3, #0
 8001116:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001118:	2301      	movs	r3, #1
 800111a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800111c:	f107 030c 	add.w	r3, r7, #12
 8001120:	4619      	mov	r1, r3
 8001122:	4805      	ldr	r0, [pc, #20]	; (8001138 <MX_GPIO_Init+0x138>)
 8001124:	f006 fefc 	bl	8007f20 <HAL_GPIO_Init>

}
 8001128:	bf00      	nop
 800112a:	3720      	adds	r7, #32
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	40021000 	.word	0x40021000
 8001134:	48001400 	.word	0x48001400
 8001138:	48000400 	.word	0x48000400

0800113c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001140:	4b1b      	ldr	r3, [pc, #108]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001142:	4a1c      	ldr	r2, [pc, #112]	; (80011b4 <MX_I2C1_Init+0x78>)
 8001144:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001146:	4b1a      	ldr	r3, [pc, #104]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001148:	4a1b      	ldr	r2, [pc, #108]	; (80011b8 <MX_I2C1_Init+0x7c>)
 800114a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800114c:	4b18      	ldr	r3, [pc, #96]	; (80011b0 <MX_I2C1_Init+0x74>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001152:	4b17      	ldr	r3, [pc, #92]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001154:	2201      	movs	r2, #1
 8001156:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001158:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <MX_I2C1_Init+0x74>)
 800115a:	2200      	movs	r2, #0
 800115c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800115e:	4b14      	ldr	r3, [pc, #80]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001160:	2200      	movs	r2, #0
 8001162:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001164:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001166:	2200      	movs	r2, #0
 8001168:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800116a:	4b11      	ldr	r3, [pc, #68]	; (80011b0 <MX_I2C1_Init+0x74>)
 800116c:	2200      	movs	r2, #0
 800116e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001170:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001172:	2200      	movs	r2, #0
 8001174:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001176:	480e      	ldr	r0, [pc, #56]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001178:	f007 f874 	bl	8008264 <HAL_I2C_Init>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001182:	f004 ffc5 	bl	8006110 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001186:	2100      	movs	r1, #0
 8001188:	4809      	ldr	r0, [pc, #36]	; (80011b0 <MX_I2C1_Init+0x74>)
 800118a:	f007 fbff 	bl	800898c <HAL_I2CEx_ConfigAnalogFilter>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001194:	f004 ffbc 	bl	8006110 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001198:	2100      	movs	r1, #0
 800119a:	4805      	ldr	r0, [pc, #20]	; (80011b0 <MX_I2C1_Init+0x74>)
 800119c:	f007 fc41 	bl	8008a22 <HAL_I2CEx_ConfigDigitalFilter>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80011a6:	f004 ffb3 	bl	8006110 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	200001b8 	.word	0x200001b8
 80011b4:	40005400 	.word	0x40005400
 80011b8:	2000090e 	.word	0x2000090e

080011bc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b08a      	sub	sp, #40	; 0x28
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c4:	f107 0314 	add.w	r3, r7, #20
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a17      	ldr	r2, [pc, #92]	; (8001238 <HAL_I2C_MspInit+0x7c>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d127      	bne.n	800122e <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011de:	4b17      	ldr	r3, [pc, #92]	; (800123c <HAL_I2C_MspInit+0x80>)
 80011e0:	695b      	ldr	r3, [r3, #20]
 80011e2:	4a16      	ldr	r2, [pc, #88]	; (800123c <HAL_I2C_MspInit+0x80>)
 80011e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011e8:	6153      	str	r3, [r2, #20]
 80011ea:	4b14      	ldr	r3, [pc, #80]	; (800123c <HAL_I2C_MspInit+0x80>)
 80011ec:	695b      	ldr	r3, [r3, #20]
 80011ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011f2:	613b      	str	r3, [r7, #16]
 80011f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011f6:	23c0      	movs	r3, #192	; 0xc0
 80011f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011fa:	2312      	movs	r3, #18
 80011fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001202:	2303      	movs	r3, #3
 8001204:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001206:	2304      	movs	r3, #4
 8001208:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800120a:	f107 0314 	add.w	r3, r7, #20
 800120e:	4619      	mov	r1, r3
 8001210:	480b      	ldr	r0, [pc, #44]	; (8001240 <HAL_I2C_MspInit+0x84>)
 8001212:	f006 fe85 	bl	8007f20 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001216:	4b09      	ldr	r3, [pc, #36]	; (800123c <HAL_I2C_MspInit+0x80>)
 8001218:	69db      	ldr	r3, [r3, #28]
 800121a:	4a08      	ldr	r2, [pc, #32]	; (800123c <HAL_I2C_MspInit+0x80>)
 800121c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001220:	61d3      	str	r3, [r2, #28]
 8001222:	4b06      	ldr	r3, [pc, #24]	; (800123c <HAL_I2C_MspInit+0x80>)
 8001224:	69db      	ldr	r3, [r3, #28]
 8001226:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800122e:	bf00      	nop
 8001230:	3728      	adds	r7, #40	; 0x28
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40005400 	.word	0x40005400
 800123c:	40021000 	.word	0x40021000
 8001240:	48000400 	.word	0x48000400

08001244 <LCD_write>:

//------------------------------------------------
// \
//------------------------------------------------
void LCD_write(char lcd_addr, char lcd_data)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b086      	sub	sp, #24
 8001248:	af02      	add	r7, sp, #8
 800124a:	4603      	mov	r3, r0
 800124c:	460a      	mov	r2, r1
 800124e:	71fb      	strb	r3, [r7, #7]
 8001250:	4613      	mov	r3, r2
 8001252:	71bb      	strb	r3, [r7, #6]
    unsigned char lcd_send_data[2];
    lcd_send_data[ 0 ] = lcd_addr;
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	733b      	strb	r3, [r7, #12]
    lcd_send_data[ 1 ] = lcd_data;
 8001258:	79bb      	ldrb	r3, [r7, #6]
 800125a:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c1, 0x7c, lcd_send_data, 2, 1000);
 800125c:	f107 020c 	add.w	r2, r7, #12
 8001260:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001264:	9300      	str	r3, [sp, #0]
 8001266:	2302      	movs	r3, #2
 8001268:	217c      	movs	r1, #124	; 0x7c
 800126a:	4803      	ldr	r0, [pc, #12]	; (8001278 <LCD_write+0x34>)
 800126c:	f007 f88a 	bl	8008384 <HAL_I2C_Master_Transmit>
}
 8001270:	bf00      	nop
 8001272:	3710      	adds	r7, #16
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	200001b8 	.word	0x200001b8

0800127c <LCD_print>:
//------------------------------------------------
// \
//------------------------------------------------

void LCD_print( int line, int LCD_pt, char *pt )
{
 800127c:	b490      	push	{r4, r7}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	60f8      	str	r0, [r7, #12]
 8001284:	60b9      	str	r1, [r7, #8]
 8001286:	607a      	str	r2, [r7, #4]
    if( line == 1 || line == 2 )
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d012      	beq.n	80012b4 <LCD_print+0x38>
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	2b02      	cmp	r3, #2
 8001292:	d113      	bne.n	80012bc <LCD_print+0x40>
    	while( *pt ) lcd_line[ line - 1 ][ LCD_pt++ ] = *pt++;
 8001294:	e00e      	b.n	80012b4 <LCD_print+0x38>
 8001296:	687a      	ldr	r2, [r7, #4]
 8001298:	1c53      	adds	r3, r2, #1
 800129a:	607b      	str	r3, [r7, #4]
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	1e59      	subs	r1, r3, #1
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	1c58      	adds	r0, r3, #1
 80012a4:	60b8      	str	r0, [r7, #8]
 80012a6:	7814      	ldrb	r4, [r2, #0]
 80012a8:	4807      	ldr	r0, [pc, #28]	; (80012c8 <LCD_print+0x4c>)
 80012aa:	010a      	lsls	r2, r1, #4
 80012ac:	4402      	add	r2, r0
 80012ae:	4413      	add	r3, r2
 80012b0:	4622      	mov	r2, r4
 80012b2:	701a      	strb	r2, [r3, #0]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d1ec      	bne.n	8001296 <LCD_print+0x1a>
}
 80012bc:	bf00      	nop
 80012be:	3710      	adds	r7, #16
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bc90      	pop	{r4, r7}
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	2000020c 	.word	0x2000020c

080012cc <LCD_disp>:
//------------------------------------------------
// XV
//------------------------------------------------

void LCD_disp( void )
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
    disp_cnt ++;
 80012d2:	4b25      	ldr	r3, [pc, #148]	; (8001368 <LCD_disp+0x9c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	3301      	adds	r3, #1
 80012d8:	4a23      	ldr	r2, [pc, #140]	; (8001368 <LCD_disp+0x9c>)
 80012da:	6013      	str	r3, [r2, #0]
    if( disp_cnt == 35 )
 80012dc:	4b22      	ldr	r3, [pc, #136]	; (8001368 <LCD_disp+0x9c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	2b23      	cmp	r3, #35	; 0x23
 80012e2:	d102      	bne.n	80012ea <LCD_disp+0x1e>
        disp_cnt = 1;
 80012e4:	4b20      	ldr	r3, [pc, #128]	; (8001368 <LCD_disp+0x9c>)
 80012e6:	2201      	movs	r2, #1
 80012e8:	601a      	str	r2, [r3, #0]

    char disp_command;
    char disp_data;
    if( disp_cnt >= 1 && disp_cnt <= 16 ){
 80012ea:	4b1f      	ldr	r3, [pc, #124]	; (8001368 <LCD_disp+0x9c>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	dd0c      	ble.n	800130c <LCD_disp+0x40>
 80012f2:	4b1d      	ldr	r3, [pc, #116]	; (8001368 <LCD_disp+0x9c>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	2b10      	cmp	r3, #16
 80012f8:	dc08      	bgt.n	800130c <LCD_disp+0x40>
        disp_command = DAT_ADD;
 80012fa:	2340      	movs	r3, #64	; 0x40
 80012fc:	71fb      	strb	r3, [r7, #7]
        disp_data = lcd_line[ 0 ][ disp_cnt - 1 ];
 80012fe:	4b1a      	ldr	r3, [pc, #104]	; (8001368 <LCD_disp+0x9c>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	3b01      	subs	r3, #1
 8001304:	4a19      	ldr	r2, [pc, #100]	; (800136c <LCD_disp+0xa0>)
 8001306:	5cd3      	ldrb	r3, [r2, r3]
 8001308:	71bb      	strb	r3, [r7, #6]
 800130a:	e022      	b.n	8001352 <LCD_disp+0x86>
    }
    else if( disp_cnt == 17 ){
 800130c:	4b16      	ldr	r3, [pc, #88]	; (8001368 <LCD_disp+0x9c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	2b11      	cmp	r3, #17
 8001312:	d104      	bne.n	800131e <LCD_disp+0x52>
        disp_command = COM_ADD;
 8001314:	2300      	movs	r3, #0
 8001316:	71fb      	strb	r3, [r7, #7]
        disp_data = ADD_SET + L2TOP;
 8001318:	23c0      	movs	r3, #192	; 0xc0
 800131a:	71bb      	strb	r3, [r7, #6]
 800131c:	e019      	b.n	8001352 <LCD_disp+0x86>
    }

    else if( disp_cnt >= 18 && disp_cnt <= 33 ){
 800131e:	4b12      	ldr	r3, [pc, #72]	; (8001368 <LCD_disp+0x9c>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	2b11      	cmp	r3, #17
 8001324:	dd0d      	ble.n	8001342 <LCD_disp+0x76>
 8001326:	4b10      	ldr	r3, [pc, #64]	; (8001368 <LCD_disp+0x9c>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	2b21      	cmp	r3, #33	; 0x21
 800132c:	dc09      	bgt.n	8001342 <LCD_disp+0x76>
        disp_command = DAT_ADD;
 800132e:	2340      	movs	r3, #64	; 0x40
 8001330:	71fb      	strb	r3, [r7, #7]
        disp_data = lcd_line[ 1 ][ disp_cnt - 18 ];
 8001332:	4b0d      	ldr	r3, [pc, #52]	; (8001368 <LCD_disp+0x9c>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	3b12      	subs	r3, #18
 8001338:	4a0c      	ldr	r2, [pc, #48]	; (800136c <LCD_disp+0xa0>)
 800133a:	4413      	add	r3, r2
 800133c:	7c1b      	ldrb	r3, [r3, #16]
 800133e:	71bb      	strb	r3, [r7, #6]
 8001340:	e007      	b.n	8001352 <LCD_disp+0x86>
    }

    else if( disp_cnt == 34 ){
 8001342:	4b09      	ldr	r3, [pc, #36]	; (8001368 <LCD_disp+0x9c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2b22      	cmp	r3, #34	; 0x22
 8001348:	d103      	bne.n	8001352 <LCD_disp+0x86>
        disp_command = COM_ADD;
 800134a:	2300      	movs	r3, #0
 800134c:	71fb      	strb	r3, [r7, #7]
        disp_data = ADD_SET + L1TOP;
 800134e:	2380      	movs	r3, #128	; 0x80
 8001350:	71bb      	strb	r3, [r7, #6]
    }


    LCD_write( disp_command, disp_data );
 8001352:	79ba      	ldrb	r2, [r7, #6]
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	4611      	mov	r1, r2
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff ff73 	bl	8001244 <LCD_write>
}
 800135e:	bf00      	nop
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	2000022c 	.word	0x2000022c
 800136c:	2000020c 	.word	0x2000020c

08001370 <LCD_clear>:

//------------------------------------------------
// LCD@I[NA
//------------------------------------------------
void LCD_clear(int line)
{
 8001370:	b480      	push	{r7}
 8001372:	b087      	sub	sp, #28
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
    if( line == 1 || line == 2 )
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2b01      	cmp	r3, #1
 800137c:	d002      	beq.n	8001384 <LCD_clear+0x14>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2b02      	cmp	r3, #2
 8001382:	d112      	bne.n	80013aa <LCD_clear+0x3a>
    	for( int i = 0; i < 16; i++ )
 8001384:	2300      	movs	r3, #0
 8001386:	617b      	str	r3, [r7, #20]
 8001388:	e00b      	b.n	80013a2 <LCD_clear+0x32>
	        lcd_line[ line - 1 ][ i ] = ' ';
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	3b01      	subs	r3, #1
 800138e:	4a17      	ldr	r2, [pc, #92]	; (80013ec <LCD_clear+0x7c>)
 8001390:	011b      	lsls	r3, r3, #4
 8001392:	441a      	add	r2, r3
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	4413      	add	r3, r2
 8001398:	2220      	movs	r2, #32
 800139a:	701a      	strb	r2, [r3, #0]
    	for( int i = 0; i < 16; i++ )
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	3301      	adds	r3, #1
 80013a0:	617b      	str	r3, [r7, #20]
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	2b0f      	cmp	r3, #15
 80013a6:	ddf0      	ble.n	800138a <LCD_clear+0x1a>
 80013a8:	e01a      	b.n	80013e0 <LCD_clear+0x70>
    else
    	for( int j = 0; j < 2; j++ )
 80013aa:	2300      	movs	r3, #0
 80013ac:	613b      	str	r3, [r7, #16]
 80013ae:	e013      	b.n	80013d8 <LCD_clear+0x68>
	    	for( int i = 0; i < 16; i++ )
 80013b0:	2300      	movs	r3, #0
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	e00a      	b.n	80013cc <LCD_clear+0x5c>
	    	    lcd_line[ j ][ i ] = ' ';
 80013b6:	4a0d      	ldr	r2, [pc, #52]	; (80013ec <LCD_clear+0x7c>)
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	011b      	lsls	r3, r3, #4
 80013bc:	441a      	add	r2, r3
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	4413      	add	r3, r2
 80013c2:	2220      	movs	r2, #32
 80013c4:	701a      	strb	r2, [r3, #0]
	    	for( int i = 0; i < 16; i++ )
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	3301      	adds	r3, #1
 80013ca:	60fb      	str	r3, [r7, #12]
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	2b0f      	cmp	r3, #15
 80013d0:	ddf1      	ble.n	80013b6 <LCD_clear+0x46>
    	for( int j = 0; j < 2; j++ )
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	3301      	adds	r3, #1
 80013d6:	613b      	str	r3, [r7, #16]
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	2b01      	cmp	r3, #1
 80013dc:	dde8      	ble.n	80013b0 <LCD_clear+0x40>
}
 80013de:	bf00      	nop
 80013e0:	bf00      	nop
 80013e2:	371c      	adds	r7, #28
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr
 80013ec:	2000020c 	.word	0x2000020c

080013f0 <LCD_init>:
//------------------------------------------------
// LCD 
//------------------------------------------------

void LCD_init( void )
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af00      	add	r7, sp, #0
		char orders[ 9 ] = { 0x38, 0x39, 0x14, 0x73, 0x56, 0x6c, 0x38, 0x01, 0x0c };
 80013f6:	4a1d      	ldr	r2, [pc, #116]	; (800146c <LCD_init+0x7c>)
 80013f8:	1d3b      	adds	r3, r7, #4
 80013fa:	ca07      	ldmia	r2, {r0, r1, r2}
 80013fc:	c303      	stmia	r3!, {r0, r1}
 80013fe:	701a      	strb	r2, [r3, #0]

    HAL_Delay(40);
 8001400:	2028      	movs	r0, #40	; 0x28
 8001402:	f005 fb19 	bl	8006a38 <HAL_Delay>
    for( int i = 0; i < 6; i++ ){
 8001406:	2300      	movs	r3, #0
 8001408:	617b      	str	r3, [r7, #20]
 800140a:	e00d      	b.n	8001428 <LCD_init+0x38>
        LCD_write( COM_ADD, orders[i] );
 800140c:	1d3a      	adds	r2, r7, #4
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	4413      	add	r3, r2
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	4619      	mov	r1, r3
 8001416:	2000      	movs	r0, #0
 8001418:	f7ff ff14 	bl	8001244 <LCD_write>
        HAL_Delay(1);
 800141c:	2001      	movs	r0, #1
 800141e:	f005 fb0b 	bl	8006a38 <HAL_Delay>
    for( int i = 0; i < 6; i++ ){
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	3301      	adds	r3, #1
 8001426:	617b      	str	r3, [r7, #20]
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	2b05      	cmp	r3, #5
 800142c:	ddee      	ble.n	800140c <LCD_init+0x1c>
    }
    HAL_Delay(200);
 800142e:	20c8      	movs	r0, #200	; 0xc8
 8001430:	f005 fb02 	bl	8006a38 <HAL_Delay>
    for( int i = 6; i < 9; i++ ){
 8001434:	2306      	movs	r3, #6
 8001436:	613b      	str	r3, [r7, #16]
 8001438:	e00d      	b.n	8001456 <LCD_init+0x66>
        LCD_write( COM_ADD, orders[i] );
 800143a:	1d3a      	adds	r2, r7, #4
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	4413      	add	r3, r2
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	4619      	mov	r1, r3
 8001444:	2000      	movs	r0, #0
 8001446:	f7ff fefd 	bl	8001244 <LCD_write>
        HAL_Delay(1);
 800144a:	2001      	movs	r0, #1
 800144c:	f005 faf4 	bl	8006a38 <HAL_Delay>
    for( int i = 6; i < 9; i++ ){
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	3301      	adds	r3, #1
 8001454:	613b      	str	r3, [r7, #16]
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	2b08      	cmp	r3, #8
 800145a:	ddee      	ble.n	800143a <LCD_init+0x4a>
    }
    LCD_clear( 0 );
 800145c:	2000      	movs	r0, #0
 800145e:	f7ff ff87 	bl	8001370 <LCD_clear>
    }
 8001462:	bf00      	nop
 8001464:	3718      	adds	r7, #24
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	0800d598 	.word	0x0800d598

08001470 <LCD_dec_out>:
//------------------------------------------------
// LCD \
//------------------------------------------------

void LCD_dec_out( int line, int pt, int x, int n )
{
 8001470:	b480      	push	{r7}
 8001472:	b087      	sub	sp, #28
 8001474:	af00      	add	r7, sp, #0
 8001476:	60f8      	str	r0, [r7, #12]
 8001478:	60b9      	str	r1, [r7, #8]
 800147a:	607a      	str	r2, [r7, #4]
 800147c:	603b      	str	r3, [r7, #0]
    int y;
    if( line == 1 || line == 2 ){
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	2b01      	cmp	r3, #1
 8001482:	d003      	beq.n	800148c <LCD_dec_out+0x1c>
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	2b02      	cmp	r3, #2
 8001488:	f040 8091 	bne.w	80015ae <LCD_dec_out+0x13e>
    	if( n > 4 ){ y = 10000; lcd_line[ line - 1 ][ pt++ ] = '0' + x / y; x = x % y; }
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	2b04      	cmp	r3, #4
 8001490:	dd1d      	ble.n	80014ce <LCD_dec_out+0x5e>
 8001492:	f242 7310 	movw	r3, #10000	; 0x2710
 8001496:	617b      	str	r3, [r7, #20]
 8001498:	687a      	ldr	r2, [r7, #4]
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	fb92 f3f3 	sdiv	r3, r2, r3
 80014a0:	b2d9      	uxtb	r1, r3
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	1e5a      	subs	r2, r3, #1
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	1c58      	adds	r0, r3, #1
 80014aa:	60b8      	str	r0, [r7, #8]
 80014ac:	3130      	adds	r1, #48	; 0x30
 80014ae:	b2c8      	uxtb	r0, r1
 80014b0:	4942      	ldr	r1, [pc, #264]	; (80015bc <LCD_dec_out+0x14c>)
 80014b2:	0112      	lsls	r2, r2, #4
 80014b4:	440a      	add	r2, r1
 80014b6:	4413      	add	r3, r2
 80014b8:	4602      	mov	r2, r0
 80014ba:	701a      	strb	r2, [r3, #0]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	697a      	ldr	r2, [r7, #20]
 80014c0:	fb93 f2f2 	sdiv	r2, r3, r2
 80014c4:	6979      	ldr	r1, [r7, #20]
 80014c6:	fb01 f202 	mul.w	r2, r1, r2
 80014ca:	1a9b      	subs	r3, r3, r2
 80014cc:	607b      	str	r3, [r7, #4]
	    if( n > 3 ){ y = 1000;  lcd_line[ line - 1 ][ pt++ ] = '0' + x / y; x = x % y; }
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	2b03      	cmp	r3, #3
 80014d2:	dd1d      	ble.n	8001510 <LCD_dec_out+0xa0>
 80014d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014d8:	617b      	str	r3, [r7, #20]
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	fb92 f3f3 	sdiv	r3, r2, r3
 80014e2:	b2d9      	uxtb	r1, r3
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	1e5a      	subs	r2, r3, #1
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	1c58      	adds	r0, r3, #1
 80014ec:	60b8      	str	r0, [r7, #8]
 80014ee:	3130      	adds	r1, #48	; 0x30
 80014f0:	b2c8      	uxtb	r0, r1
 80014f2:	4932      	ldr	r1, [pc, #200]	; (80015bc <LCD_dec_out+0x14c>)
 80014f4:	0112      	lsls	r2, r2, #4
 80014f6:	440a      	add	r2, r1
 80014f8:	4413      	add	r3, r2
 80014fa:	4602      	mov	r2, r0
 80014fc:	701a      	strb	r2, [r3, #0]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	697a      	ldr	r2, [r7, #20]
 8001502:	fb93 f2f2 	sdiv	r2, r3, r2
 8001506:	6979      	ldr	r1, [r7, #20]
 8001508:	fb01 f202 	mul.w	r2, r1, r2
 800150c:	1a9b      	subs	r3, r3, r2
 800150e:	607b      	str	r3, [r7, #4]
	    if( n > 2 ){ y = 100;   lcd_line[ line - 1 ][ pt++ ] = '0' + x / y; x = x % y; }
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	2b02      	cmp	r3, #2
 8001514:	dd1c      	ble.n	8001550 <LCD_dec_out+0xe0>
 8001516:	2364      	movs	r3, #100	; 0x64
 8001518:	617b      	str	r3, [r7, #20]
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001522:	b2d9      	uxtb	r1, r3
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	1e5a      	subs	r2, r3, #1
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	1c58      	adds	r0, r3, #1
 800152c:	60b8      	str	r0, [r7, #8]
 800152e:	3130      	adds	r1, #48	; 0x30
 8001530:	b2c8      	uxtb	r0, r1
 8001532:	4922      	ldr	r1, [pc, #136]	; (80015bc <LCD_dec_out+0x14c>)
 8001534:	0112      	lsls	r2, r2, #4
 8001536:	440a      	add	r2, r1
 8001538:	4413      	add	r3, r2
 800153a:	4602      	mov	r2, r0
 800153c:	701a      	strb	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	697a      	ldr	r2, [r7, #20]
 8001542:	fb93 f2f2 	sdiv	r2, r3, r2
 8001546:	6979      	ldr	r1, [r7, #20]
 8001548:	fb01 f202 	mul.w	r2, r1, r2
 800154c:	1a9b      	subs	r3, r3, r2
 800154e:	607b      	str	r3, [r7, #4]
	    if( n > 1 ){ y = 10;    lcd_line[ line - 1 ][ pt++ ] = '0' + x / y; x = x % y; }
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	2b01      	cmp	r3, #1
 8001554:	dd1c      	ble.n	8001590 <LCD_dec_out+0x120>
 8001556:	230a      	movs	r3, #10
 8001558:	617b      	str	r3, [r7, #20]
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001562:	b2d9      	uxtb	r1, r3
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	1e5a      	subs	r2, r3, #1
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	1c58      	adds	r0, r3, #1
 800156c:	60b8      	str	r0, [r7, #8]
 800156e:	3130      	adds	r1, #48	; 0x30
 8001570:	b2c8      	uxtb	r0, r1
 8001572:	4912      	ldr	r1, [pc, #72]	; (80015bc <LCD_dec_out+0x14c>)
 8001574:	0112      	lsls	r2, r2, #4
 8001576:	440a      	add	r2, r1
 8001578:	4413      	add	r3, r2
 800157a:	4602      	mov	r2, r0
 800157c:	701a      	strb	r2, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	697a      	ldr	r2, [r7, #20]
 8001582:	fb93 f2f2 	sdiv	r2, r3, r2
 8001586:	6979      	ldr	r1, [r7, #20]
 8001588:	fb01 f202 	mul.w	r2, r1, r2
 800158c:	1a9b      	subs	r3, r3, r2
 800158e:	607b      	str	r3, [r7, #4]
	                            lcd_line[ line - 1 ][ pt++ ] = '0' + x;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	b2d9      	uxtb	r1, r3
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	1e5a      	subs	r2, r3, #1
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	1c58      	adds	r0, r3, #1
 800159c:	60b8      	str	r0, [r7, #8]
 800159e:	3130      	adds	r1, #48	; 0x30
 80015a0:	b2c8      	uxtb	r0, r1
 80015a2:	4906      	ldr	r1, [pc, #24]	; (80015bc <LCD_dec_out+0x14c>)
 80015a4:	0112      	lsls	r2, r2, #4
 80015a6:	440a      	add	r2, r1
 80015a8:	4413      	add	r3, r2
 80015aa:	4602      	mov	r2, r0
 80015ac:	701a      	strb	r2, [r3, #0]
    }
}
 80015ae:	bf00      	nop
 80015b0:	371c      	adds	r7, #28
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	2000020c 	.word	0x2000020c

080015c0 <Beep>:
//		freq 	= {gih~jFsb`4g[Hz]
// 		pitch 	= @4{KC5g
// 		len 	= [ms]
//===============================================
void Beep(int freq, int pitch, int len)
{
 80015c0:	b5b0      	push	{r4, r5, r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
  if(freq == 0)
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d104      	bne.n	80015dc <Beep+0x1c>
    HAL_Delay(len);											// 0x
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4618      	mov	r0, r3
 80015d6:	f005 fa2f 	bl	8006a38 <HAL_Delay>
    __HAL_TIM_SET_COMPARE( &htim16, TIM_CHANNEL_1, 500-1);	// duty
    HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);				// TIM16 ^C}X^[g
    HAL_Delay(len);
    HAL_TIM_PWM_Stop(&htim16, TIM_CHANNEL_1);				// TIM16 ^C}
  }
}
 80015da:	e03b      	b.n	8001654 <Beep+0x94>
    int beep_freq = freq * pow( 2, pitch - 4 );     		// gvZ
 80015dc:	68f8      	ldr	r0, [r7, #12]
 80015de:	f7fe ff45 	bl	800046c <__aeabi_i2d>
 80015e2:	4604      	mov	r4, r0
 80015e4:	460d      	mov	r5, r1
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	3b04      	subs	r3, #4
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7fe ff3e 	bl	800046c <__aeabi_i2d>
 80015f0:	4602      	mov	r2, r0
 80015f2:	460b      	mov	r3, r1
 80015f4:	ec43 2b11 	vmov	d1, r2, r3
 80015f8:	ed9f 0b19 	vldr	d0, [pc, #100]	; 8001660 <Beep+0xa0>
 80015fc:	f00b f8a2 	bl	800c744 <pow>
 8001600:	ec53 2b10 	vmov	r2, r3, d0
 8001604:	4620      	mov	r0, r4
 8001606:	4629      	mov	r1, r5
 8001608:	f7fe ff9a 	bl	8000540 <__aeabi_dmul>
 800160c:	4602      	mov	r2, r0
 800160e:	460b      	mov	r3, r1
 8001610:	4610      	mov	r0, r2
 8001612:	4619      	mov	r1, r3
 8001614:	f7ff fa44 	bl	8000aa0 <__aeabi_d2iz>
 8001618:	4603      	mov	r3, r0
 800161a:	617b      	str	r3, [r7, #20]
    int beep_period = 64000 / beep_freq - 1;				// prescalervZ
 800161c:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	fb92 f3f3 	sdiv	r3, r2, r3
 8001626:	3b01      	subs	r3, #1
 8001628:	613b      	str	r3, [r7, #16]
    __HAL_TIM_SET_PRESCALER(&htim16, beep_period);			// prescaler
 800162a:	4b0f      	ldr	r3, [pc, #60]	; (8001668 <Beep+0xa8>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	693a      	ldr	r2, [r7, #16]
 8001630:	629a      	str	r2, [r3, #40]	; 0x28
    __HAL_TIM_SET_COMPARE( &htim16, TIM_CHANNEL_1, 500-1);	// duty
 8001632:	4b0d      	ldr	r3, [pc, #52]	; (8001668 <Beep+0xa8>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f240 12f3 	movw	r2, #499	; 0x1f3
 800163a:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);				// TIM16 ^C}X^[g
 800163c:	2100      	movs	r1, #0
 800163e:	480a      	ldr	r0, [pc, #40]	; (8001668 <Beep+0xa8>)
 8001640:	f008 fee2 	bl	800a408 <HAL_TIM_PWM_Start>
    HAL_Delay(len);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	4618      	mov	r0, r3
 8001648:	f005 f9f6 	bl	8006a38 <HAL_Delay>
    HAL_TIM_PWM_Stop(&htim16, TIM_CHANNEL_1);				// TIM16 ^C}
 800164c:	2100      	movs	r1, #0
 800164e:	4806      	ldr	r0, [pc, #24]	; (8001668 <Beep+0xa8>)
 8001650:	f008 ffc6 	bl	800a5e0 <HAL_TIM_PWM_Stop>
}
 8001654:	bf00      	nop
 8001656:	3718      	adds	r7, #24
 8001658:	46bd      	mov	sp, r7
 800165a:	bdb0      	pop	{r4, r5, r7, pc}
 800165c:	f3af 8000 	nop.w
 8001660:	00000000 	.word	0x00000000
 8001664:	40000000 	.word	0x40000000
 8001668:	20000410 	.word	0x20000410

0800166c <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar( int ch ){
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 100);
 8001674:	1d39      	adds	r1, r7, #4
 8001676:	2364      	movs	r3, #100	; 0x64
 8001678:	2201      	movs	r2, #1
 800167a:	4804      	ldr	r0, [pc, #16]	; (800168c <__io_putchar+0x20>)
 800167c:	f00a f80c 	bl	800b698 <HAL_UART_Transmit>
	return ch;
 8001680:	687b      	ldr	r3, [r7, #4]
	}
 8001682:	4618      	mov	r0, r3
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	2000045c 	.word	0x2000045c

08001690 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001694:	f005 f96a 	bl	800696c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001698:	f000 f8ee 	bl	8001878 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800169c:	f7ff fcb0 	bl	8001000 <MX_GPIO_Init>
  MX_DMA_Init();
 80016a0:	f7ff fc88 	bl	8000fb4 <MX_DMA_Init>
  MX_I2C1_Init();
 80016a4:	f7ff fd4a 	bl	800113c <MX_I2C1_Init>
  MX_TIM6_Init();
 80016a8:	f004 ff16 	bl	80064d8 <MX_TIM6_Init>
  MX_TIM16_Init();
 80016ac:	f004 ff4a 	bl	8006544 <MX_TIM16_Init>
  MX_ADC1_Init();
 80016b0:	f7ff fa6e 	bl	8000b90 <MX_ADC1_Init>
  MX_ADC2_Init();
 80016b4:	f7ff fb06 	bl	8000cc4 <MX_ADC2_Init>
  MX_TIM2_Init();
 80016b8:	f004 fe5a 	bl	8006370 <MX_TIM2_Init>
  MX_TIM3_Init();
 80016bc:	f004 feb2 	bl	8006424 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80016c0:	f005 f8b6 	bl	8006830 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  setbuf(stdout, NULL);						// printfp
 80016c4:	4b60      	ldr	r3, [pc, #384]	; (8001848 <main+0x1b8>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	2100      	movs	r1, #0
 80016cc:	4618      	mov	r0, r3
 80016ce:	f00a fbeb 	bl	800bea8 <setbuf>
  LCD_init();								// LCD 
 80016d2:	f7ff fe8d 	bl	80013f0 <LCD_init>
  HAL_TIM_Base_Start_IT(&htim6);			// ^C}X^[g
 80016d6:	485d      	ldr	r0, [pc, #372]	; (800184c <main+0x1bc>)
 80016d8:	f008 fde2 	bl	800a2a0 <HAL_TIM_Base_Start_IT>
  HAL_ADCEx_Calibration_Start(&hadc1,ADC_SINGLE_ENDED); // ADC1 Lu[V
 80016dc:	2100      	movs	r1, #0
 80016de:	485c      	ldr	r0, [pc, #368]	; (8001850 <main+0x1c0>)
 80016e0:	f005 fc4e 	bl	8006f80 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2,ADC_SINGLE_ENDED); // ADC2 Lu[V
 80016e4:	2100      	movs	r1, #0
 80016e6:	485b      	ldr	r0, [pc, #364]	; (8001854 <main+0x1c4>)
 80016e8:	f005 fc4a 	bl	8006f80 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc1_val, 4);     // DMA]Jn
 80016ec:	2204      	movs	r2, #4
 80016ee:	495a      	ldr	r1, [pc, #360]	; (8001858 <main+0x1c8>)
 80016f0:	4857      	ldr	r0, [pc, #348]	; (8001850 <main+0x1c0>)
 80016f2:	f005 fb6b 	bl	8006dcc <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t *)adc2_val, 4);     // DMA]Jn
 80016f6:	2204      	movs	r2, #4
 80016f8:	4958      	ldr	r1, [pc, #352]	; (800185c <main+0x1cc>)
 80016fa:	4856      	ldr	r0, [pc, #344]	; (8001854 <main+0x1c4>)
 80016fc:	f005 fb66 	bl	8006dcc <HAL_ADC_Start_DMA>

  // N
  Beep(TONE_RE,6,100);   					// N:5, 100ms
 8001700:	2264      	movs	r2, #100	; 0x64
 8001702:	2106      	movs	r1, #6
 8001704:	f44f 7093 	mov.w	r0, #294	; 0x126
 8001708:	f7ff ff5a 	bl	80015c0 <Beep>
  Beep(TONE_SO,6,100);						// N:5\, 100ms
 800170c:	2264      	movs	r2, #100	; 0x64
 800170e:	2106      	movs	r1, #6
 8001710:	f44f 70c4 	mov.w	r0, #392	; 0x188
 8001714:	f7ff ff54 	bl	80015c0 <Beep>
  LCD_print(1, 0, " Trace:SpeedPID ");		// LCD1sf[^Zbg
 8001718:	4a51      	ldr	r2, [pc, #324]	; (8001860 <main+0x1d0>)
 800171a:	2100      	movs	r1, #0
 800171c:	2001      	movs	r0, #1
 800171e:	f7ff fdad 	bl	800127c <LCD_print>
  LCD_print(2, 0, "       .  [ V ] ");		// LCD2sf[^Zbg
 8001722:	4a50      	ldr	r2, [pc, #320]	; (8001864 <main+0x1d4>)
 8001724:	2100      	movs	r1, #0
 8001726:	2002      	movs	r0, #2
 8001728:	f7ff fda8 	bl	800127c <LCD_print>

  // dd
  batt = adc1_val[3] * 3.3 / 1023.0 * 10.0; // ldF1/1010{
 800172c:	4b4a      	ldr	r3, [pc, #296]	; (8001858 <main+0x1c8>)
 800172e:	88db      	ldrh	r3, [r3, #6]
 8001730:	4618      	mov	r0, r3
 8001732:	f7fe fe9b 	bl	800046c <__aeabi_i2d>
 8001736:	a340      	add	r3, pc, #256	; (adr r3, 8001838 <main+0x1a8>)
 8001738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800173c:	f7fe ff00 	bl	8000540 <__aeabi_dmul>
 8001740:	4602      	mov	r2, r0
 8001742:	460b      	mov	r3, r1
 8001744:	4610      	mov	r0, r2
 8001746:	4619      	mov	r1, r3
 8001748:	a33d      	add	r3, pc, #244	; (adr r3, 8001840 <main+0x1b0>)
 800174a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174e:	f7ff f821 	bl	8000794 <__aeabi_ddiv>
 8001752:	4602      	mov	r2, r0
 8001754:	460b      	mov	r3, r1
 8001756:	4610      	mov	r0, r2
 8001758:	4619      	mov	r1, r3
 800175a:	f04f 0200 	mov.w	r2, #0
 800175e:	4b42      	ldr	r3, [pc, #264]	; (8001868 <main+0x1d8>)
 8001760:	f7fe feee 	bl	8000540 <__aeabi_dmul>
 8001764:	4602      	mov	r2, r0
 8001766:	460b      	mov	r3, r1
 8001768:	4610      	mov	r0, r2
 800176a:	4619      	mov	r1, r3
 800176c:	f7ff f9c0 	bl	8000af0 <__aeabi_d2f>
 8001770:	4603      	mov	r3, r0
 8001772:	4a3e      	ldr	r2, [pc, #248]	; (800186c <main+0x1dc>)
 8001774:	6013      	str	r3, [r2, #0]
  LCD_dec_out(2, 5, (int)batt, 2);			// d2\
 8001776:	4b3d      	ldr	r3, [pc, #244]	; (800186c <main+0x1dc>)
 8001778:	edd3 7a00 	vldr	s15, [r3]
 800177c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001780:	2302      	movs	r3, #2
 8001782:	ee17 2a90 	vmov	r2, s15
 8001786:	2105      	movs	r1, #5
 8001788:	2002      	movs	r0, #2
 800178a:	f7ff fe71 	bl	8001470 <LCD_dec_out>
  LCD_dec_out(2, 8, (int)((batt-(int)batt)*10), 1);	// d1\
 800178e:	4b37      	ldr	r3, [pc, #220]	; (800186c <main+0x1dc>)
 8001790:	ed93 7a00 	vldr	s14, [r3]
 8001794:	4b35      	ldr	r3, [pc, #212]	; (800186c <main+0x1dc>)
 8001796:	edd3 7a00 	vldr	s15, [r3]
 800179a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800179e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017a6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80017aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017b2:	2301      	movs	r3, #1
 80017b4:	ee17 2a90 	vmov	r2, s15
 80017b8:	2108      	movs	r1, #8
 80017ba:	2002      	movs	r0, #2
 80017bc:	f7ff fe58 	bl	8001470 <LCD_dec_out>
  HAL_Delay( 2000 );
 80017c0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80017c4:	f005 f938 	bl	8006a38 <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if( HAL_GPIO_ReadPin(SW_UP_GPIO_Port, SW_UP_Pin) == SW_ON ){	// SW_UP
 80017c8:	2120      	movs	r1, #32
 80017ca:	4829      	ldr	r0, [pc, #164]	; (8001870 <main+0x1e0>)
 80017cc:	f006 fd1a 	bl	8008204 <HAL_GPIO_ReadPin>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d108      	bne.n	80017e8 <main+0x158>
      HAL_Delay(SW_WAIT);											// `^Oh~
 80017d6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80017da:	f005 f92d 	bl	8006a38 <HAL_Delay>
      mode++;								// [h1
 80017de:	4b25      	ldr	r3, [pc, #148]	; (8001874 <main+0x1e4>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	3301      	adds	r3, #1
 80017e4:	4a23      	ldr	r2, [pc, #140]	; (8001874 <main+0x1e4>)
 80017e6:	6013      	str	r3, [r2, #0]
	}
    if( HAL_GPIO_ReadPin(SW_DOWN_GPIO_Port, SW_DOWN_Pin) == SW_ON ){// SW_DOWN
 80017e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017f0:	f006 fd08 	bl	8008204 <HAL_GPIO_ReadPin>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d108      	bne.n	800180c <main+0x17c>
      HAL_Delay(SW_WAIT);											// `^Oh~
 80017fa:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80017fe:	f005 f91b 	bl	8006a38 <HAL_Delay>
      mode--;								// [h1
 8001802:	4b1c      	ldr	r3, [pc, #112]	; (8001874 <main+0x1e4>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	3b01      	subs	r3, #1
 8001808:	4a1a      	ldr	r2, [pc, #104]	; (8001874 <main+0x1e4>)
 800180a:	6013      	str	r3, [r2, #0]
	}
    if( HAL_GPIO_ReadPin(SW_MID_GPIO_Port, SW_MID_Pin) == SW_ON ){	// SW_MID
 800180c:	2110      	movs	r1, #16
 800180e:	4818      	ldr	r0, [pc, #96]	; (8001870 <main+0x1e0>)
 8001810:	f006 fcf8 	bl	8008204 <HAL_GPIO_ReadPin>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d109      	bne.n	800182e <main+0x19e>
      HAL_Delay(SW_WAIT);											// `^Oh~
 800181a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800181e:	f005 f90b 	bl	8006a38 <HAL_Delay>
      select_mode( EXEC );					// [hs
 8001822:	2001      	movs	r0, #1
 8001824:	f000 f990 	bl	8001b48 <select_mode>
      mode = 0;								// s
 8001828:	4b12      	ldr	r3, [pc, #72]	; (8001874 <main+0x1e4>)
 800182a:	2200      	movs	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
    }
    select_mode( DISP );					// I[h\
 800182e:	2000      	movs	r0, #0
 8001830:	f000 f98a 	bl	8001b48 <select_mode>
    if( HAL_GPIO_ReadPin(SW_UP_GPIO_Port, SW_UP_Pin) == SW_ON ){	// SW_UP
 8001834:	e7c8      	b.n	80017c8 <main+0x138>
 8001836:	bf00      	nop
 8001838:	66666666 	.word	0x66666666
 800183c:	400a6666 	.word	0x400a6666
 8001840:	00000000 	.word	0x00000000
 8001844:	408ff800 	.word	0x408ff800
 8001848:	2000000c 	.word	0x2000000c
 800184c:	200003c4 	.word	0x200003c4
 8001850:	2000008c 	.word	0x2000008c
 8001854:	200000dc 	.word	0x200000dc
 8001858:	20000318 	.word	0x20000318
 800185c:	20000320 	.word	0x20000320
 8001860:	0800d5a4 	.word	0x0800d5a4
 8001864:	0800d5b8 	.word	0x0800d5b8
 8001868:	40240000 	.word	0x40240000
 800186c:	2000023c 	.word	0x2000023c
 8001870:	48000400 	.word	0x48000400
 8001874:	20000240 	.word	0x20000240

08001878 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b096      	sub	sp, #88	; 0x58
 800187c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800187e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001882:	2228      	movs	r2, #40	; 0x28
 8001884:	2100      	movs	r1, #0
 8001886:	4618      	mov	r0, r3
 8001888:	f00a fb06 	bl	800be98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800188c:	f107 031c 	add.w	r3, r7, #28
 8001890:	2200      	movs	r2, #0
 8001892:	601a      	str	r2, [r3, #0]
 8001894:	605a      	str	r2, [r3, #4]
 8001896:	609a      	str	r2, [r3, #8]
 8001898:	60da      	str	r2, [r3, #12]
 800189a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800189c:	1d3b      	adds	r3, r7, #4
 800189e:	2200      	movs	r2, #0
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	605a      	str	r2, [r3, #4]
 80018a4:	609a      	str	r2, [r3, #8]
 80018a6:	60da      	str	r2, [r3, #12]
 80018a8:	611a      	str	r2, [r3, #16]
 80018aa:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018ac:	2302      	movs	r3, #2
 80018ae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018b0:	2301      	movs	r3, #1
 80018b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018b4:	2310      	movs	r3, #16
 80018b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018b8:	2302      	movs	r3, #2
 80018ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018bc:	2300      	movs	r3, #0
 80018be:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80018c0:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80018c4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018c6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018ca:	4618      	mov	r0, r3
 80018cc:	f007 f8f6 	bl	8008abc <HAL_RCC_OscConfig>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <SystemClock_Config+0x62>
  {
    Error_Handler();
 80018d6:	f004 fc1b 	bl	8006110 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018da:	230f      	movs	r3, #15
 80018dc:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018de:	2302      	movs	r3, #2
 80018e0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018e2:	2300      	movs	r3, #0
 80018e4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018ea:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018ec:	2300      	movs	r3, #0
 80018ee:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018f0:	f107 031c 	add.w	r3, r7, #28
 80018f4:	2102      	movs	r1, #2
 80018f6:	4618      	mov	r0, r3
 80018f8:	f008 f91e 	bl	8009b38 <HAL_RCC_ClockConfig>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001902:	f004 fc05 	bl	8006110 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001906:	2320      	movs	r3, #32
 8001908:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800190a:	2300      	movs	r3, #0
 800190c:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800190e:	1d3b      	adds	r3, r7, #4
 8001910:	4618      	mov	r0, r3
 8001912:	f008 fb47 	bl	8009fa4 <HAL_RCCEx_PeriphCLKConfig>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 800191c:	f004 fbf8 	bl	8006110 <Error_Handler>
  }
}
 8001920:	bf00      	nop
 8001922:	3758      	adds	r7, #88	; 0x58
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}

08001928 <set_param1>:

//==============================================================================
// e[h
//==============================================================================
void set_param1( void )
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
	MOT_ACC    = 35;
 800192c:	4b0d      	ldr	r3, [pc, #52]	; (8001964 <set_param1+0x3c>)
 800192e:	2223      	movs	r2, #35	; 0x23
 8001930:	601a      	str	r2, [r3, #0]
    target_spd = 1700;         // Cg[Xp@ix
 8001932:	4b0d      	ldr	r3, [pc, #52]	; (8001968 <set_param1+0x40>)
 8001934:	f240 62a4 	movw	r2, #1700	; 0x6a4
 8001938:	601a      	str	r2, [r3, #0]
    f=false;
 800193a:	4b0c      	ldr	r3, [pc, #48]	; (800196c <set_param1+0x44>)
 800193c:	2200      	movs	r2, #0
 800193e:	701a      	strb	r2, [r3, #0]
    x=false;
 8001940:	4b0b      	ldr	r3, [pc, #44]	; (8001970 <set_param1+0x48>)
 8001942:	2200      	movs	r2, #0
 8001944:	701a      	strb	r2, [r3, #0]
    id_flag=false;
 8001946:	4b0b      	ldr	r3, [pc, #44]	; (8001974 <set_param1+0x4c>)
 8001948:	2200      	movs	r2, #0
 800194a:	701a      	strb	r2, [r3, #0]
    l = false;
 800194c:	4b0a      	ldr	r3, [pc, #40]	; (8001978 <set_param1+0x50>)
 800194e:	2200      	movs	r2, #0
 8001950:	701a      	strb	r2, [r3, #0]
    r = false;
 8001952:	4b0a      	ldr	r3, [pc, #40]	; (800197c <set_param1+0x54>)
 8001954:	2200      	movs	r2, #0
 8001956:	701a      	strb	r2, [r3, #0]
}
 8001958:	bf00      	nop
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	20000230 	.word	0x20000230
 8001968:	200002c4 	.word	0x200002c4
 800196c:	200002fc 	.word	0x200002fc
 8001970:	200002fd 	.word	0x200002fd
 8001974:	200002ff 	.word	0x200002ff
 8001978:	20000303 	.word	0x20000303
 800197c:	20000304 	.word	0x20000304

08001980 <set_param2>:
void set_param2( void )
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
	MOT_ACC    = 40;
 8001984:	4b10      	ldr	r3, [pc, #64]	; (80019c8 <set_param2+0x48>)
 8001986:	2228      	movs	r2, #40	; 0x28
 8001988:	601a      	str	r2, [r3, #0]
    target_spd = 2000;         // Cg[Xp@ix
 800198a:	4b10      	ldr	r3, [pc, #64]	; (80019cc <set_param2+0x4c>)
 800198c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001990:	601a      	str	r2, [r3, #0]
    f=false;
 8001992:	4b0f      	ldr	r3, [pc, #60]	; (80019d0 <set_param2+0x50>)
 8001994:	2200      	movs	r2, #0
 8001996:	701a      	strb	r2, [r3, #0]
    x=false;
 8001998:	4b0e      	ldr	r3, [pc, #56]	; (80019d4 <set_param2+0x54>)
 800199a:	2200      	movs	r2, #0
 800199c:	701a      	strb	r2, [r3, #0]
    id_flag=false;
 800199e:	4b0e      	ldr	r3, [pc, #56]	; (80019d8 <set_param2+0x58>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	701a      	strb	r2, [r3, #0]
    sen_out_flagr = false;
 80019a4:	4b0d      	ldr	r3, [pc, #52]	; (80019dc <set_param2+0x5c>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	701a      	strb	r2, [r3, #0]
    sen_out_flagl = false;
 80019aa:	4b0d      	ldr	r3, [pc, #52]	; (80019e0 <set_param2+0x60>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	701a      	strb	r2, [r3, #0]
    l = false;
 80019b0:	4b0c      	ldr	r3, [pc, #48]	; (80019e4 <set_param2+0x64>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	701a      	strb	r2, [r3, #0]
    r = false;
 80019b6:	4b0c      	ldr	r3, [pc, #48]	; (80019e8 <set_param2+0x68>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	701a      	strb	r2, [r3, #0]
}
 80019bc:	bf00      	nop
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	20000230 	.word	0x20000230
 80019cc:	200002c4 	.word	0x200002c4
 80019d0:	200002fc 	.word	0x200002fc
 80019d4:	200002fd 	.word	0x200002fd
 80019d8:	200002ff 	.word	0x200002ff
 80019dc:	20000300 	.word	0x20000300
 80019e0:	20000301 	.word	0x20000301
 80019e4:	20000303 	.word	0x20000303
 80019e8:	20000304 	.word	0x20000304

080019ec <set_param3>:
void set_param3( void )
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
	MOT_ACC    = 30;
 80019f0:	4b11      	ldr	r3, [pc, #68]	; (8001a38 <set_param3+0x4c>)
 80019f2:	221e      	movs	r2, #30
 80019f4:	601a      	str	r2, [r3, #0]
    target_spd = 2300;         // Cg[Xp@ix
 80019f6:	4b11      	ldr	r3, [pc, #68]	; (8001a3c <set_param3+0x50>)
 80019f8:	f640 02fc 	movw	r2, #2300	; 0x8fc
 80019fc:	601a      	str	r2, [r3, #0]
    f=false;
 80019fe:	4b10      	ldr	r3, [pc, #64]	; (8001a40 <set_param3+0x54>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	701a      	strb	r2, [r3, #0]
    x=false;
 8001a04:	4b0f      	ldr	r3, [pc, #60]	; (8001a44 <set_param3+0x58>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	701a      	strb	r2, [r3, #0]
    id_flag=false;
 8001a0a:	4b0f      	ldr	r3, [pc, #60]	; (8001a48 <set_param3+0x5c>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	701a      	strb	r2, [r3, #0]
    sen_out_flagr = false;
 8001a10:	4b0e      	ldr	r3, [pc, #56]	; (8001a4c <set_param3+0x60>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	701a      	strb	r2, [r3, #0]
    sen_out_flagl = false;
 8001a16:	4b0e      	ldr	r3, [pc, #56]	; (8001a50 <set_param3+0x64>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	701a      	strb	r2, [r3, #0]
    sen_out_flag = false;
 8001a1c:	4b0d      	ldr	r3, [pc, #52]	; (8001a54 <set_param3+0x68>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	701a      	strb	r2, [r3, #0]
    l = false;
 8001a22:	4b0d      	ldr	r3, [pc, #52]	; (8001a58 <set_param3+0x6c>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	701a      	strb	r2, [r3, #0]
    r = false;
 8001a28:	4b0c      	ldr	r3, [pc, #48]	; (8001a5c <set_param3+0x70>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	701a      	strb	r2, [r3, #0]
}
 8001a2e:	bf00      	nop
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr
 8001a38:	20000230 	.word	0x20000230
 8001a3c:	200002c4 	.word	0x200002c4
 8001a40:	200002fc 	.word	0x200002fc
 8001a44:	200002fd 	.word	0x200002fd
 8001a48:	200002ff 	.word	0x200002ff
 8001a4c:	20000300 	.word	0x20000300
 8001a50:	20000301 	.word	0x20000301
 8001a54:	20000302 	.word	0x20000302
 8001a58:	20000303 	.word	0x20000303
 8001a5c:	20000304 	.word	0x20000304

08001a60 <set_param4>:
void set_param4( void )
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
	MOT_ACC    = 30;
 8001a64:	4b11      	ldr	r3, [pc, #68]	; (8001aac <set_param4+0x4c>)
 8001a66:	221e      	movs	r2, #30
 8001a68:	601a      	str	r2, [r3, #0]
    target_spd = 2500;         // Cg[Xp@ix
 8001a6a:	4b11      	ldr	r3, [pc, #68]	; (8001ab0 <set_param4+0x50>)
 8001a6c:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001a70:	601a      	str	r2, [r3, #0]
    f=false;
 8001a72:	4b10      	ldr	r3, [pc, #64]	; (8001ab4 <set_param4+0x54>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	701a      	strb	r2, [r3, #0]
    x=false;
 8001a78:	4b0f      	ldr	r3, [pc, #60]	; (8001ab8 <set_param4+0x58>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	701a      	strb	r2, [r3, #0]
    id_flag=false;
 8001a7e:	4b0f      	ldr	r3, [pc, #60]	; (8001abc <set_param4+0x5c>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	701a      	strb	r2, [r3, #0]
    sen_out_flagr = false;
 8001a84:	4b0e      	ldr	r3, [pc, #56]	; (8001ac0 <set_param4+0x60>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	701a      	strb	r2, [r3, #0]
    sen_out_flagl = false;
 8001a8a:	4b0e      	ldr	r3, [pc, #56]	; (8001ac4 <set_param4+0x64>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	701a      	strb	r2, [r3, #0]
    sen_out_flag = false;
 8001a90:	4b0d      	ldr	r3, [pc, #52]	; (8001ac8 <set_param4+0x68>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	701a      	strb	r2, [r3, #0]
    l = false;
 8001a96:	4b0d      	ldr	r3, [pc, #52]	; (8001acc <set_param4+0x6c>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	701a      	strb	r2, [r3, #0]
    r = false;
 8001a9c:	4b0c      	ldr	r3, [pc, #48]	; (8001ad0 <set_param4+0x70>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	701a      	strb	r2, [r3, #0]
}
 8001aa2:	bf00      	nop
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr
 8001aac:	20000230 	.word	0x20000230
 8001ab0:	200002c4 	.word	0x200002c4
 8001ab4:	200002fc 	.word	0x200002fc
 8001ab8:	200002fd 	.word	0x200002fd
 8001abc:	200002ff 	.word	0x200002ff
 8001ac0:	20000300 	.word	0x20000300
 8001ac4:	20000301 	.word	0x20000301
 8001ac8:	20000302 	.word	0x20000302
 8001acc:	20000303 	.word	0x20000303
 8001ad0:	20000304 	.word	0x20000304

08001ad4 <set_param5>:
void set_param5( void )
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
	MOT_ACC    = 30;
 8001ad8:	4b11      	ldr	r3, [pc, #68]	; (8001b20 <set_param5+0x4c>)
 8001ada:	221e      	movs	r2, #30
 8001adc:	601a      	str	r2, [r3, #0]
    target_spd = 2800;         // Cg[Xp@ix
 8001ade:	4b11      	ldr	r3, [pc, #68]	; (8001b24 <set_param5+0x50>)
 8001ae0:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8001ae4:	601a      	str	r2, [r3, #0]
    f=false;
 8001ae6:	4b10      	ldr	r3, [pc, #64]	; (8001b28 <set_param5+0x54>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	701a      	strb	r2, [r3, #0]
    x=false;
 8001aec:	4b0f      	ldr	r3, [pc, #60]	; (8001b2c <set_param5+0x58>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	701a      	strb	r2, [r3, #0]
    id_flag=false;
 8001af2:	4b0f      	ldr	r3, [pc, #60]	; (8001b30 <set_param5+0x5c>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	701a      	strb	r2, [r3, #0]
    sen_out_flagr = false;
 8001af8:	4b0e      	ldr	r3, [pc, #56]	; (8001b34 <set_param5+0x60>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	701a      	strb	r2, [r3, #0]
    sen_out_flagl = false;
 8001afe:	4b0e      	ldr	r3, [pc, #56]	; (8001b38 <set_param5+0x64>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	701a      	strb	r2, [r3, #0]
    sen_out_flag = false;
 8001b04:	4b0d      	ldr	r3, [pc, #52]	; (8001b3c <set_param5+0x68>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	701a      	strb	r2, [r3, #0]
    l = false;
 8001b0a:	4b0d      	ldr	r3, [pc, #52]	; (8001b40 <set_param5+0x6c>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	701a      	strb	r2, [r3, #0]
    r = false;
 8001b10:	4b0c      	ldr	r3, [pc, #48]	; (8001b44 <set_param5+0x70>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	701a      	strb	r2, [r3, #0]
}
 8001b16:	bf00      	nop
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr
 8001b20:	20000230 	.word	0x20000230
 8001b24:	200002c4 	.word	0x200002c4
 8001b28:	200002fc 	.word	0x200002fc
 8001b2c:	200002fd 	.word	0x200002fd
 8001b30:	200002ff 	.word	0x200002ff
 8001b34:	20000300 	.word	0x20000300
 8001b38:	20000301 	.word	0x20000301
 8001b3c:	20000302 	.word	0x20000302
 8001b40:	20000303 	.word	0x20000303
 8001b44:	20000304 	.word	0x20000304

08001b48 <select_mode>:
void select_mode( int mode_com ){
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b0a4      	sub	sp, #144	; 0x90
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  //[hF^
  if( mode >= MODE_MAX )  mode = 0;		// [hl0
 8001b50:	4b50      	ldr	r3, [pc, #320]	; (8001c94 <select_mode+0x14c>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2b05      	cmp	r3, #5
 8001b56:	dd02      	ble.n	8001b5e <select_mode+0x16>
 8001b58:	4b4e      	ldr	r3, [pc, #312]	; (8001c94 <select_mode+0x14c>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	601a      	str	r2, [r3, #0]
  if( mode < 0 )  mode = MODE_MAX - 1;	// [h[hl
 8001b5e:	4b4d      	ldr	r3, [pc, #308]	; (8001c94 <select_mode+0x14c>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	da02      	bge.n	8001b6c <select_mode+0x24>
 8001b66:	4b4b      	ldr	r3, [pc, #300]	; (8001c94 <select_mode+0x14c>)
 8001b68:	2205      	movs	r2, #5
 8001b6a:	601a      	str	r2, [r3, #0]

  if( mode == 0 ){
 8001b6c:	4b49      	ldr	r3, [pc, #292]	; (8001c94 <select_mode+0x14c>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	f040 818e 	bne.w	8001e92 <select_mode+0x34a>
	//------------------------------------------------
	// Mode0 : ZT`FbN
	//------------------------------------------------
	if( mode_com == DISP ){  			// DISPwF[h^Cg\
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d10a      	bne.n	8001b92 <select_mode+0x4a>
	  LCD_print( 1, 0, "0: Sensor Check " );
 8001b7c:	4a46      	ldr	r2, [pc, #280]	; (8001c98 <select_mode+0x150>)
 8001b7e:	2100      	movs	r1, #0
 8001b80:	2001      	movs	r0, #1
 8001b82:	f7ff fb7b 	bl	800127c <LCD_print>
	  LCD_print( 2, 0, "                " );
 8001b86:	4a45      	ldr	r2, [pc, #276]	; (8001c9c <select_mode+0x154>)
 8001b88:	2100      	movs	r1, #0
 8001b8a:	2002      	movs	r0, #2
 8001b8c:	f7ff fb76 	bl	800127c <LCD_print>
 8001b90:	e17f      	b.n	8001e92 <select_mode+0x34a>
	}else if( mode_com == EXEC ){		// EXECwF[hs
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	f040 817c 	bne.w	8001e92 <select_mode+0x34a>
		LCD_clear(1);
 8001b9a:	2001      	movs	r0, #1
 8001b9c:	f7ff fbe8 	bl	8001370 <LCD_clear>
    	for(int t=1;t<8;t++){
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001ba6:	e00b      	b.n	8001bc0 <select_mode+0x78>
				sen_val_min[t] = 999;
 8001ba8:	4a3d      	ldr	r2, [pc, #244]	; (8001ca0 <select_mode+0x158>)
 8001baa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001bae:	f240 31e7 	movw	r1, #999	; 0x3e7
 8001bb2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    	for(int t=1;t<8;t++){
 8001bb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001bba:	3301      	adds	r3, #1
 8001bbc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001bc0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001bc4:	2b07      	cmp	r3, #7
 8001bc6:	ddef      	ble.n	8001ba8 <select_mode+0x60>
    	}
    	for(int t=1;t<8;t++){
 8001bc8:	2301      	movs	r3, #1
 8001bca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001bce:	e00a      	b.n	8001be6 <select_mode+0x9e>
				sen_val_max[t] = 0;
 8001bd0:	4a34      	ldr	r2, [pc, #208]	; (8001ca4 <select_mode+0x15c>)
 8001bd2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    	for(int t=1;t<8;t++){
 8001bdc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001be0:	3301      	adds	r3, #1
 8001be2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001be6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001bea:	2b07      	cmp	r3, #7
 8001bec:	ddf0      	ble.n	8001bd0 <select_mode+0x88>
    	}
    //------------------------------------------------
    // Mode0 : ZT
    //------------------------------------------------
        for(int cnt_1=0;cnt_1<2000;cnt_1++)
 8001bee:	2300      	movs	r3, #0
 8001bf0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001bf4:	e045      	b.n	8001c82 <select_mode+0x13a>
        {
        	HAL_Delay( 2 );
 8001bf6:	2002      	movs	r0, #2
 8001bf8:	f004 ff1e 	bl	8006a38 <HAL_Delay>
        	//ZTl
        	for(int t=1;t<8;t++){
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001c02:	e01a      	b.n	8001c3a <select_mode+0xf2>
    			if(sen_val[t] < sen_val_min[t])
 8001c04:	4a28      	ldr	r2, [pc, #160]	; (8001ca8 <select_mode+0x160>)
 8001c06:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001c0a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001c0e:	4924      	ldr	r1, [pc, #144]	; (8001ca0 <select_mode+0x158>)
 8001c10:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001c14:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	da09      	bge.n	8001c30 <select_mode+0xe8>
    				sen_val_min[t] = sen_val[t];
 8001c1c:	4a22      	ldr	r2, [pc, #136]	; (8001ca8 <select_mode+0x160>)
 8001c1e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001c22:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001c26:	491e      	ldr	r1, [pc, #120]	; (8001ca0 <select_mode+0x158>)
 8001c28:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001c2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        	for(int t=1;t<8;t++){
 8001c30:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001c34:	3301      	adds	r3, #1
 8001c36:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001c3a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001c3e:	2b07      	cmp	r3, #7
 8001c40:	dde0      	ble.n	8001c04 <select_mode+0xbc>
        	}
        	//ZTl
        	for(int t=1;t<8;t++){
 8001c42:	2301      	movs	r3, #1
 8001c44:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001c46:	e014      	b.n	8001c72 <select_mode+0x12a>
    			if(sen_val[t] > sen_val_max[t])
 8001c48:	4a17      	ldr	r2, [pc, #92]	; (8001ca8 <select_mode+0x160>)
 8001c4a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c4c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001c50:	4914      	ldr	r1, [pc, #80]	; (8001ca4 <select_mode+0x15c>)
 8001c52:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c54:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	dd07      	ble.n	8001c6c <select_mode+0x124>
    				sen_val_max[t] = sen_val[t];
 8001c5c:	4a12      	ldr	r2, [pc, #72]	; (8001ca8 <select_mode+0x160>)
 8001c5e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c60:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001c64:	490f      	ldr	r1, [pc, #60]	; (8001ca4 <select_mode+0x15c>)
 8001c66:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        	for(int t=1;t<8;t++){
 8001c6c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c6e:	3301      	adds	r3, #1
 8001c70:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001c72:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c74:	2b07      	cmp	r3, #7
 8001c76:	dde7      	ble.n	8001c48 <select_mode+0x100>
        for(int cnt_1=0;cnt_1<2000;cnt_1++)
 8001c78:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001c82:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001c86:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001c8a:	dbb4      	blt.n	8001bf6 <select_mode+0xae>
				printf( "%d\r\n",cali_sen_val[5] );
    		}
    	}while( HAL_GPIO_ReadPin(SW_DOWN_GPIO_Port, SW_DOWN_Pin) == SW_OFF );*/
        //
		do{
            for(int t=1;t<8;t++){
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	67bb      	str	r3, [r7, #120]	; 0x78
 8001c90:	e043      	b.n	8001d1a <select_mode+0x1d2>
 8001c92:	bf00      	nop
 8001c94:	20000240 	.word	0x20000240
 8001c98:	0800d5cc 	.word	0x0800d5cc
 8001c9c:	0800d5e0 	.word	0x0800d5e0
 8001ca0:	2000027c 	.word	0x2000027c
 8001ca4:	20000298 	.word	0x20000298
 8001ca8:	20000244 	.word	0x20000244
            	cali_sen_val[t]=(sen_val[t]-sen_val_min[t])*1000/(sen_val_max[t]-sen_val_min[t]);
 8001cac:	4a83      	ldr	r2, [pc, #524]	; (8001ebc <select_mode+0x374>)
 8001cae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cb0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001cb4:	4982      	ldr	r1, [pc, #520]	; (8001ec0 <select_mode+0x378>)
 8001cb6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cb8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001cc2:	fb03 f202 	mul.w	r2, r3, r2
 8001cc6:	497f      	ldr	r1, [pc, #508]	; (8001ec4 <select_mode+0x37c>)
 8001cc8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cca:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8001cce:	487c      	ldr	r0, [pc, #496]	; (8001ec0 <select_mode+0x378>)
 8001cd0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cd2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8001cd6:	1acb      	subs	r3, r1, r3
 8001cd8:	fb92 f2f3 	sdiv	r2, r2, r3
 8001cdc:	497a      	ldr	r1, [pc, #488]	; (8001ec8 <select_mode+0x380>)
 8001cde:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ce0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if(cali_sen_val[t]>1000){
 8001ce4:	4a78      	ldr	r2, [pc, #480]	; (8001ec8 <select_mode+0x380>)
 8001ce6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ce8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001cf0:	dd05      	ble.n	8001cfe <select_mode+0x1b6>
                	cali_sen_val[t] = 1000;
 8001cf2:	4a75      	ldr	r2, [pc, #468]	; (8001ec8 <select_mode+0x380>)
 8001cf4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cf6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001cfa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                }
                if(cali_sen_val[t]<0){
 8001cfe:	4a72      	ldr	r2, [pc, #456]	; (8001ec8 <select_mode+0x380>)
 8001d00:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	da04      	bge.n	8001d14 <select_mode+0x1cc>
                                	cali_sen_val[t] = 0;
 8001d0a:	4a6f      	ldr	r2, [pc, #444]	; (8001ec8 <select_mode+0x380>)
 8001d0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d0e:	2100      	movs	r1, #0
 8001d10:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            for(int t=1;t<8;t++){
 8001d14:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d16:	3301      	adds	r3, #1
 8001d18:	67bb      	str	r3, [r7, #120]	; 0x78
 8001d1a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d1c:	2b07      	cmp	r3, #7
 8001d1e:	ddc5      	ble.n	8001cac <select_mode+0x164>
                }
            }
	        //E
			if((cali_sen_val[5] <= cali_sen_val[3]) && (cali_sen_val[5] <= cali_sen_val[4]))
 8001d20:	4b69      	ldr	r3, [pc, #420]	; (8001ec8 <select_mode+0x380>)
 8001d22:	695a      	ldr	r2, [r3, #20]
 8001d24:	4b68      	ldr	r3, [pc, #416]	; (8001ec8 <select_mode+0x380>)
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	dc0e      	bgt.n	8001d4a <select_mode+0x202>
 8001d2c:	4b66      	ldr	r3, [pc, #408]	; (8001ec8 <select_mode+0x380>)
 8001d2e:	695a      	ldr	r2, [r3, #20]
 8001d30:	4b65      	ldr	r3, [pc, #404]	; (8001ec8 <select_mode+0x380>)
 8001d32:	691b      	ldr	r3, [r3, #16]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	dc08      	bgt.n	8001d4a <select_mode+0x202>
				sen_diff_r = (cali_sen_val[4]-cali_sen_val[3])-900;
 8001d38:	4b63      	ldr	r3, [pc, #396]	; (8001ec8 <select_mode+0x380>)
 8001d3a:	691a      	ldr	r2, [r3, #16]
 8001d3c:	4b62      	ldr	r3, [pc, #392]	; (8001ec8 <select_mode+0x380>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	f5a3 7361 	sub.w	r3, r3, #900	; 0x384
 8001d46:	4a61      	ldr	r2, [pc, #388]	; (8001ecc <select_mode+0x384>)
 8001d48:	6013      	str	r3, [r2, #0]

			if((cali_sen_val[4] < cali_sen_val[2]) && (cali_sen_val[4] <= cali_sen_val[3]))
 8001d4a:	4b5f      	ldr	r3, [pc, #380]	; (8001ec8 <select_mode+0x380>)
 8001d4c:	691a      	ldr	r2, [r3, #16]
 8001d4e:	4b5e      	ldr	r3, [pc, #376]	; (8001ec8 <select_mode+0x380>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	da0e      	bge.n	8001d74 <select_mode+0x22c>
 8001d56:	4b5c      	ldr	r3, [pc, #368]	; (8001ec8 <select_mode+0x380>)
 8001d58:	691a      	ldr	r2, [r3, #16]
 8001d5a:	4b5b      	ldr	r3, [pc, #364]	; (8001ec8 <select_mode+0x380>)
 8001d5c:	68db      	ldr	r3, [r3, #12]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	dc08      	bgt.n	8001d74 <select_mode+0x22c>
            	sen_diff_r = (cali_sen_val[3]-cali_sen_val[2])-2810;
 8001d62:	4b59      	ldr	r3, [pc, #356]	; (8001ec8 <select_mode+0x380>)
 8001d64:	68da      	ldr	r2, [r3, #12]
 8001d66:	4b58      	ldr	r3, [pc, #352]	; (8001ec8 <select_mode+0x380>)
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	f6a3 23fa 	subw	r3, r3, #2810	; 0xafa
 8001d70:	4a56      	ldr	r2, [pc, #344]	; (8001ecc <select_mode+0x384>)
 8001d72:	6013      	str	r3, [r2, #0]

            if((cali_sen_val[3] < cali_sen_val[1]) && (cali_sen_val[3] <= cali_sen_val[2]))
 8001d74:	4b54      	ldr	r3, [pc, #336]	; (8001ec8 <select_mode+0x380>)
 8001d76:	68da      	ldr	r2, [r3, #12]
 8001d78:	4b53      	ldr	r3, [pc, #332]	; (8001ec8 <select_mode+0x380>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	da0f      	bge.n	8001da0 <select_mode+0x258>
 8001d80:	4b51      	ldr	r3, [pc, #324]	; (8001ec8 <select_mode+0x380>)
 8001d82:	68da      	ldr	r2, [r3, #12]
 8001d84:	4b50      	ldr	r3, [pc, #320]	; (8001ec8 <select_mode+0x380>)
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	dc09      	bgt.n	8001da0 <select_mode+0x258>
            	sen_diff_r = (cali_sen_val[2]-cali_sen_val[1])-4740;
 8001d8c:	4b4e      	ldr	r3, [pc, #312]	; (8001ec8 <select_mode+0x380>)
 8001d8e:	689a      	ldr	r2, [r3, #8]
 8001d90:	4b4d      	ldr	r3, [pc, #308]	; (8001ec8 <select_mode+0x380>)
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	f5a3 5394 	sub.w	r3, r3, #4736	; 0x1280
 8001d9a:	3b04      	subs	r3, #4
 8001d9c:	4a4b      	ldr	r2, [pc, #300]	; (8001ecc <select_mode+0x384>)
 8001d9e:	6013      	str	r3, [r2, #0]
            //
			if((cali_sen_val[3] <= cali_sen_val[5]) && (cali_sen_val[3] <= cali_sen_val[4]))
 8001da0:	4b49      	ldr	r3, [pc, #292]	; (8001ec8 <select_mode+0x380>)
 8001da2:	68da      	ldr	r2, [r3, #12]
 8001da4:	4b48      	ldr	r3, [pc, #288]	; (8001ec8 <select_mode+0x380>)
 8001da6:	695b      	ldr	r3, [r3, #20]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	dc0e      	bgt.n	8001dca <select_mode+0x282>
 8001dac:	4b46      	ldr	r3, [pc, #280]	; (8001ec8 <select_mode+0x380>)
 8001dae:	68da      	ldr	r2, [r3, #12]
 8001db0:	4b45      	ldr	r3, [pc, #276]	; (8001ec8 <select_mode+0x380>)
 8001db2:	691b      	ldr	r3, [r3, #16]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	dc08      	bgt.n	8001dca <select_mode+0x282>
				sen_diff_l=(cali_sen_val[5]-cali_sen_val[4])+900;
 8001db8:	4b43      	ldr	r3, [pc, #268]	; (8001ec8 <select_mode+0x380>)
 8001dba:	695a      	ldr	r2, [r3, #20]
 8001dbc:	4b42      	ldr	r3, [pc, #264]	; (8001ec8 <select_mode+0x380>)
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	f503 7361 	add.w	r3, r3, #900	; 0x384
 8001dc6:	4a42      	ldr	r2, [pc, #264]	; (8001ed0 <select_mode+0x388>)
 8001dc8:	6013      	str	r3, [r2, #0]

			if((cali_sen_val[4] < cali_sen_val[6]) && (cali_sen_val[4] <= cali_sen_val[5]))
 8001dca:	4b3f      	ldr	r3, [pc, #252]	; (8001ec8 <select_mode+0x380>)
 8001dcc:	691a      	ldr	r2, [r3, #16]
 8001dce:	4b3e      	ldr	r3, [pc, #248]	; (8001ec8 <select_mode+0x380>)
 8001dd0:	699b      	ldr	r3, [r3, #24]
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	da0e      	bge.n	8001df4 <select_mode+0x2ac>
 8001dd6:	4b3c      	ldr	r3, [pc, #240]	; (8001ec8 <select_mode+0x380>)
 8001dd8:	691a      	ldr	r2, [r3, #16]
 8001dda:	4b3b      	ldr	r3, [pc, #236]	; (8001ec8 <select_mode+0x380>)
 8001ddc:	695b      	ldr	r3, [r3, #20]
 8001dde:	429a      	cmp	r2, r3
 8001de0:	dc08      	bgt.n	8001df4 <select_mode+0x2ac>
				sen_diff_l=(cali_sen_val[6]-cali_sen_val[5])+2810;
 8001de2:	4b39      	ldr	r3, [pc, #228]	; (8001ec8 <select_mode+0x380>)
 8001de4:	699a      	ldr	r2, [r3, #24]
 8001de6:	4b38      	ldr	r3, [pc, #224]	; (8001ec8 <select_mode+0x380>)
 8001de8:	695b      	ldr	r3, [r3, #20]
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	f603 23fa 	addw	r3, r3, #2810	; 0xafa
 8001df0:	4a37      	ldr	r2, [pc, #220]	; (8001ed0 <select_mode+0x388>)
 8001df2:	6013      	str	r3, [r2, #0]

			if((cali_sen_val[5] < cali_sen_val[7]) && (cali_sen_val[5] <= cali_sen_val[6]))
 8001df4:	4b34      	ldr	r3, [pc, #208]	; (8001ec8 <select_mode+0x380>)
 8001df6:	695a      	ldr	r2, [r3, #20]
 8001df8:	4b33      	ldr	r3, [pc, #204]	; (8001ec8 <select_mode+0x380>)
 8001dfa:	69db      	ldr	r3, [r3, #28]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	da0f      	bge.n	8001e20 <select_mode+0x2d8>
 8001e00:	4b31      	ldr	r3, [pc, #196]	; (8001ec8 <select_mode+0x380>)
 8001e02:	695a      	ldr	r2, [r3, #20]
 8001e04:	4b30      	ldr	r3, [pc, #192]	; (8001ec8 <select_mode+0x380>)
 8001e06:	699b      	ldr	r3, [r3, #24]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	dc09      	bgt.n	8001e20 <select_mode+0x2d8>
				sen_diff_l=(cali_sen_val[7]-cali_sen_val[6])+4740;
 8001e0c:	4b2e      	ldr	r3, [pc, #184]	; (8001ec8 <select_mode+0x380>)
 8001e0e:	69da      	ldr	r2, [r3, #28]
 8001e10:	4b2d      	ldr	r3, [pc, #180]	; (8001ec8 <select_mode+0x380>)
 8001e12:	699b      	ldr	r3, [r3, #24]
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	f503 5394 	add.w	r3, r3, #4736	; 0x1280
 8001e1a:	3304      	adds	r3, #4
 8001e1c:	4a2c      	ldr	r2, [pc, #176]	; (8001ed0 <select_mode+0x388>)
 8001e1e:	6013      	str	r3, [r2, #0]

	        if(sen_diff_r<=-1)
 8001e20:	4b2a      	ldr	r3, [pc, #168]	; (8001ecc <select_mode+0x384>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	da09      	bge.n	8001e3c <select_mode+0x2f4>
	        {
	            sen_diff_r=sen_diff_r*(-1);
 8001e28:	4b28      	ldr	r3, [pc, #160]	; (8001ecc <select_mode+0x384>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	425b      	negs	r3, r3
 8001e2e:	4a27      	ldr	r2, [pc, #156]	; (8001ecc <select_mode+0x384>)
 8001e30:	6013      	str	r3, [r2, #0]
	            LCD_print( 2, 0, "-");
 8001e32:	4a28      	ldr	r2, [pc, #160]	; (8001ed4 <select_mode+0x38c>)
 8001e34:	2100      	movs	r1, #0
 8001e36:	2002      	movs	r0, #2
 8001e38:	f7ff fa20 	bl	800127c <LCD_print>
	        }
	        if(sen_diff_l<=-1)
 8001e3c:	4b24      	ldr	r3, [pc, #144]	; (8001ed0 <select_mode+0x388>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	da09      	bge.n	8001e58 <select_mode+0x310>
	        {
	            sen_diff_l=sen_diff_l*(-1);
 8001e44:	4b22      	ldr	r3, [pc, #136]	; (8001ed0 <select_mode+0x388>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	425b      	negs	r3, r3
 8001e4a:	4a21      	ldr	r2, [pc, #132]	; (8001ed0 <select_mode+0x388>)
 8001e4c:	6013      	str	r3, [r2, #0]
	            LCD_print( 2, 5, "-");
 8001e4e:	4a21      	ldr	r2, [pc, #132]	; (8001ed4 <select_mode+0x38c>)
 8001e50:	2105      	movs	r1, #5
 8001e52:	2002      	movs	r0, #2
 8001e54:	f7ff fa12 	bl	800127c <LCD_print>
	        }
	        LCD_dec_out( 2, 1, sen_diff_r, 4 );           // {x\
 8001e58:	4b1c      	ldr	r3, [pc, #112]	; (8001ecc <select_mode+0x384>)
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	2304      	movs	r3, #4
 8001e5e:	2101      	movs	r1, #1
 8001e60:	2002      	movs	r0, #2
 8001e62:	f7ff fb05 	bl	8001470 <LCD_dec_out>
	        LCD_dec_out( 2, 6, sen_diff_l, 4 );           // {x\
 8001e66:	4b1a      	ldr	r3, [pc, #104]	; (8001ed0 <select_mode+0x388>)
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	2304      	movs	r3, #4
 8001e6c:	2106      	movs	r1, #6
 8001e6e:	2002      	movs	r0, #2
 8001e70:	f7ff fafe 	bl	8001470 <LCD_dec_out>
		}while( HAL_GPIO_ReadPin(SW_MID_GPIO_Port, SW_MID_Pin) == SW_OFF );
 8001e74:	2110      	movs	r1, #16
 8001e76:	4818      	ldr	r0, [pc, #96]	; (8001ed8 <select_mode+0x390>)
 8001e78:	f006 f9c4 	bl	8008204 <HAL_GPIO_ReadPin>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	f43f af04 	beq.w	8001c8c <select_mode+0x144>
		// SW_MID
		HAL_Delay(SW_WAIT);
 8001e84:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001e88:	f004 fdd6 	bl	8006a38 <HAL_Delay>
		LCD_clear(2);
 8001e8c:	2002      	movs	r0, #2
 8001e8e:	f7ff fa6f 	bl	8001370 <LCD_clear>
	}
  }
  if( mode == 1 ){
 8001e92:	4b12      	ldr	r3, [pc, #72]	; (8001edc <select_mode+0x394>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	f040 84dd 	bne.w	8002856 <select_mode+0xd0e>
	//------------------------------------------------
	// Mode1 : Cg[X(PID)
	//------------------------------------------------
	if( mode_com == DISP ){  			// DISPwF[h^Cg\
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d122      	bne.n	8001ee8 <select_mode+0x3a0>
	  LCD_print( 1, 0, "1 : antei pid   " );
 8001ea2:	4a0f      	ldr	r2, [pc, #60]	; (8001ee0 <select_mode+0x398>)
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	2001      	movs	r0, #1
 8001ea8:	f7ff f9e8 	bl	800127c <LCD_print>
	  LCD_print( 2, 0, "                " );
 8001eac:	4a0d      	ldr	r2, [pc, #52]	; (8001ee4 <select_mode+0x39c>)
 8001eae:	2100      	movs	r1, #0
 8001eb0:	2002      	movs	r0, #2
 8001eb2:	f7ff f9e3 	bl	800127c <LCD_print>
	      target_spd_l = 0;
	      while( mot_spd_l != 0 || mot_spd_r != 0 );    // S~
	      HAL_GPIO_WritePin(MOT_EN_GPIO_Port, MOT_EN_Pin, MOT_OFF);	// [^Disable
	}
  }
}
 8001eb6:	f003 bf90 	b.w	8005dda <select_mode+0x4292>
 8001eba:	bf00      	nop
 8001ebc:	20000244 	.word	0x20000244
 8001ec0:	2000027c 	.word	0x2000027c
 8001ec4:	20000298 	.word	0x20000298
 8001ec8:	20000260 	.word	0x20000260
 8001ecc:	200002c8 	.word	0x200002c8
 8001ed0:	200002cc 	.word	0x200002cc
 8001ed4:	0800d5f4 	.word	0x0800d5f4
 8001ed8:	48000400 	.word	0x48000400
 8001edc:	20000240 	.word	0x20000240
 8001ee0:	0800d5f8 	.word	0x0800d5f8
 8001ee4:	0800d5e0 	.word	0x0800d5e0
	}else if( mode_com == EXEC ){		// EXECwF[hs
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	f043 8775 	bne.w	8005dda <select_mode+0x4292>
		LCD_clear(1);
 8001ef0:	2001      	movs	r0, #1
 8001ef2:	f7ff fa3d 	bl	8001370 <LCD_clear>
	      set_param1();                                  // p[^
 8001ef6:	f7ff fd17 	bl	8001928 <set_param1>
	      LCD_print( 1, 0, " left      right" );
 8001efa:	4a3f      	ldr	r2, [pc, #252]	; (8001ff8 <select_mode+0x4b0>)
 8001efc:	2100      	movs	r1, #0
 8001efe:	2001      	movs	r0, #1
 8001f00:	f7ff f9bc 	bl	800127c <LCD_print>
	      LCD_dec_out( 2, 6, target_spd, 4 );           // {x\
 8001f04:	4b3d      	ldr	r3, [pc, #244]	; (8001ffc <select_mode+0x4b4>)
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	2304      	movs	r3, #4
 8001f0a:	2106      	movs	r1, #6
 8001f0c:	2002      	movs	r0, #2
 8001f0e:	f7ff faaf 	bl	8001470 <LCD_dec_out>
	      HAL_GPIO_WritePin(MOT_EN_GPIO_Port, MOT_EN_Pin, MOT_ON);			// [^Enable
 8001f12:	2201      	movs	r2, #1
 8001f14:	2101      	movs	r1, #1
 8001f16:	483a      	ldr	r0, [pc, #232]	; (8002000 <select_mode+0x4b8>)
 8001f18:	f006 f98c 	bl	8008234 <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(MOT_R_DIR_GPIO_Port, MOT_R_DIR_Pin, MOT_R_FWD);	// E[^w : Oi
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	2102      	movs	r1, #2
 8001f20:	4837      	ldr	r0, [pc, #220]	; (8002000 <select_mode+0x4b8>)
 8001f22:	f006 f987 	bl	8008234 <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(MOT_L_DIR_GPIO_Port, MOT_L_DIR_Pin, MOT_L_FWD);	// [^w : Oi
 8001f26:	2201      	movs	r2, #1
 8001f28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f30:	f006 f980 	bl	8008234 <HAL_GPIO_WritePin>
	      HAL_Delay(500);            // NX[v
 8001f34:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001f38:	f004 fd7e 	bl	8006a38 <HAL_Delay>
	          sen_diff_l = 0;
 8001f3c:	4b31      	ldr	r3, [pc, #196]	; (8002004 <select_mode+0x4bc>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	601a      	str	r2, [r3, #0]
	          sen_diff_r = 0;
 8001f42:	4b31      	ldr	r3, [pc, #196]	; (8002008 <select_mode+0x4c0>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	601a      	str	r2, [r3, #0]
	          kp = 0.6;
 8001f48:	4b30      	ldr	r3, [pc, #192]	; (800200c <select_mode+0x4c4>)
 8001f4a:	4a31      	ldr	r2, [pc, #196]	; (8002010 <select_mode+0x4c8>)
 8001f4c:	601a      	str	r2, [r3, #0]
	          kd = 0.0033;
 8001f4e:	4b31      	ldr	r3, [pc, #196]	; (8002014 <select_mode+0x4cc>)
 8001f50:	4a31      	ldr	r2, [pc, #196]	; (8002018 <select_mode+0x4d0>)
 8001f52:	601a      	str	r2, [r3, #0]
	          ki = 0.0007;
 8001f54:	4b31      	ldr	r3, [pc, #196]	; (800201c <select_mode+0x4d4>)
 8001f56:	4a32      	ldr	r2, [pc, #200]	; (8002020 <select_mode+0x4d8>)
 8001f58:	601a      	str	r2, [r3, #0]
	          for(int t=1;t<8;t++){
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001f5e:	e007      	b.n	8001f70 <select_mode+0x428>
					  line_val[t] = false;
 8001f60:	4a30      	ldr	r2, [pc, #192]	; (8002024 <select_mode+0x4dc>)
 8001f62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f64:	4413      	add	r3, r2
 8001f66:	2200      	movs	r2, #0
 8001f68:	701a      	strb	r2, [r3, #0]
	          for(int t=1;t<8;t++){
 8001f6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001f70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f72:	2b07      	cmp	r3, #7
 8001f74:	ddf4      	ble.n	8001f60 <select_mode+0x418>
	          for(int t=1;t<8;t++){
 8001f76:	2301      	movs	r3, #1
 8001f78:	66bb      	str	r3, [r7, #104]	; 0x68
 8001f7a:	e036      	b.n	8001fea <select_mode+0x4a2>
	        	  cali_sen_val[t]=(sen_val[t]-sen_val_min[t])*1000/(sen_val_max[t]-sen_val_min[t]);
 8001f7c:	4a2a      	ldr	r2, [pc, #168]	; (8002028 <select_mode+0x4e0>)
 8001f7e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f80:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001f84:	4929      	ldr	r1, [pc, #164]	; (800202c <select_mode+0x4e4>)
 8001f86:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f88:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f92:	fb03 f202 	mul.w	r2, r3, r2
 8001f96:	4926      	ldr	r1, [pc, #152]	; (8002030 <select_mode+0x4e8>)
 8001f98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f9a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8001f9e:	4823      	ldr	r0, [pc, #140]	; (800202c <select_mode+0x4e4>)
 8001fa0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001fa2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8001fa6:	1acb      	subs	r3, r1, r3
 8001fa8:	fb92 f2f3 	sdiv	r2, r2, r3
 8001fac:	4921      	ldr	r1, [pc, #132]	; (8002034 <select_mode+0x4ec>)
 8001fae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001fb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	              if(cali_sen_val[t]>1000){
 8001fb4:	4a1f      	ldr	r2, [pc, #124]	; (8002034 <select_mode+0x4ec>)
 8001fb6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001fb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fbc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001fc0:	dd05      	ble.n	8001fce <select_mode+0x486>
	            	  cali_sen_val[t] = 1000;
 8001fc2:	4a1c      	ldr	r2, [pc, #112]	; (8002034 <select_mode+0x4ec>)
 8001fc4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001fc6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001fca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	              if(cali_sen_val[t]<0){
 8001fce:	4a19      	ldr	r2, [pc, #100]	; (8002034 <select_mode+0x4ec>)
 8001fd0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001fd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	da04      	bge.n	8001fe4 <select_mode+0x49c>
	            	  cali_sen_val[t] = 0;
 8001fda:	4a16      	ldr	r2, [pc, #88]	; (8002034 <select_mode+0x4ec>)
 8001fdc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001fde:	2100      	movs	r1, #0
 8001fe0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	          for(int t=1;t<8;t++){
 8001fe4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	66bb      	str	r3, [r7, #104]	; 0x68
 8001fea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001fec:	2b07      	cmp	r3, #7
 8001fee:	ddc5      	ble.n	8001f7c <select_mode+0x434>
	          for(int t=1;t<8;t++){
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	667b      	str	r3, [r7, #100]	; 0x64
 8001ff4:	e033      	b.n	800205e <select_mode+0x516>
 8001ff6:	bf00      	nop
 8001ff8:	0800d60c 	.word	0x0800d60c
 8001ffc:	200002c4 	.word	0x200002c4
 8002000:	48001400 	.word	0x48001400
 8002004:	200002cc 	.word	0x200002cc
 8002008:	200002c8 	.word	0x200002c8
 800200c:	200002f0 	.word	0x200002f0
 8002010:	3f19999a 	.word	0x3f19999a
 8002014:	200002f4 	.word	0x200002f4
 8002018:	3b5844d0 	.word	0x3b5844d0
 800201c:	200002f8 	.word	0x200002f8
 8002020:	3a378034 	.word	0x3a378034
 8002024:	20000308 	.word	0x20000308
 8002028:	20000244 	.word	0x20000244
 800202c:	2000027c 	.word	0x2000027c
 8002030:	20000298 	.word	0x20000298
 8002034:	20000260 	.word	0x20000260
				  if( cali_sen_val[t] > sen_val_min[t] + 250 )
 8002038:	4aa7      	ldr	r2, [pc, #668]	; (80022d8 <select_mode+0x790>)
 800203a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800203c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002040:	49a6      	ldr	r1, [pc, #664]	; (80022dc <select_mode+0x794>)
 8002042:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002044:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002048:	33fa      	adds	r3, #250	; 0xfa
 800204a:	429a      	cmp	r2, r3
 800204c:	dd04      	ble.n	8002058 <select_mode+0x510>
					  line_val[t] = true;
 800204e:	4aa4      	ldr	r2, [pc, #656]	; (80022e0 <select_mode+0x798>)
 8002050:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002052:	4413      	add	r3, r2
 8002054:	2201      	movs	r2, #1
 8002056:	701a      	strb	r2, [r3, #0]
	          for(int t=1;t<8;t++){
 8002058:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800205a:	3301      	adds	r3, #1
 800205c:	667b      	str	r3, [r7, #100]	; 0x64
 800205e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002060:	2b07      	cmp	r3, #7
 8002062:	dde9      	ble.n	8002038 <select_mode+0x4f0>
	          if(id_flag == true)
 8002064:	4b9f      	ldr	r3, [pc, #636]	; (80022e4 <select_mode+0x79c>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d002      	beq.n	8002072 <select_mode+0x52a>
	              id_flag=false;
 800206c:	4b9d      	ldr	r3, [pc, #628]	; (80022e4 <select_mode+0x79c>)
 800206e:	2200      	movs	r2, #0
 8002070:	701a      	strb	r2, [r3, #0]
	          if(id_flag == false)
 8002072:	4b9c      	ldr	r3, [pc, #624]	; (80022e4 <select_mode+0x79c>)
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	f083 0301 	eor.w	r3, r3, #1
 800207a:	b2db      	uxtb	r3, r3
 800207c:	2b00      	cmp	r3, #0
 800207e:	d002      	beq.n	8002086 <select_mode+0x53e>
	              id_flag=true;
 8002080:	4b98      	ldr	r3, [pc, #608]	; (80022e4 <select_mode+0x79c>)
 8002082:	2201      	movs	r2, #1
 8002084:	701a      	strb	r2, [r3, #0]
	          if((cali_sen_val[5] <= cali_sen_val[3]) && (cali_sen_val[5] <= cali_sen_val[4]) && (sen_out_flag == false)){
 8002086:	4b94      	ldr	r3, [pc, #592]	; (80022d8 <select_mode+0x790>)
 8002088:	695a      	ldr	r2, [r3, #20]
 800208a:	4b93      	ldr	r3, [pc, #588]	; (80022d8 <select_mode+0x790>)
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	429a      	cmp	r2, r3
 8002090:	dc71      	bgt.n	8002176 <select_mode+0x62e>
 8002092:	4b91      	ldr	r3, [pc, #580]	; (80022d8 <select_mode+0x790>)
 8002094:	695a      	ldr	r2, [r3, #20]
 8002096:	4b90      	ldr	r3, [pc, #576]	; (80022d8 <select_mode+0x790>)
 8002098:	691b      	ldr	r3, [r3, #16]
 800209a:	429a      	cmp	r2, r3
 800209c:	dc6b      	bgt.n	8002176 <select_mode+0x62e>
 800209e:	4b92      	ldr	r3, [pc, #584]	; (80022e8 <select_mode+0x7a0>)
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	f083 0301 	eor.w	r3, r3, #1
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d064      	beq.n	8002176 <select_mode+0x62e>
	        	  r = false;
 80020ac:	4b8f      	ldr	r3, [pc, #572]	; (80022ec <select_mode+0x7a4>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	701a      	strb	r2, [r3, #0]
	        	  sen_diff_r   = (cali_sen_val[4]-cali_sen_val[3])-900;
 80020b2:	4b89      	ldr	r3, [pc, #548]	; (80022d8 <select_mode+0x790>)
 80020b4:	691a      	ldr	r2, [r3, #16]
 80020b6:	4b88      	ldr	r3, [pc, #544]	; (80022d8 <select_mode+0x790>)
 80020b8:	68db      	ldr	r3, [r3, #12]
 80020ba:	1ad3      	subs	r3, r2, r3
 80020bc:	f5a3 7361 	sub.w	r3, r3, #900	; 0x384
 80020c0:	4a8b      	ldr	r2, [pc, #556]	; (80022f0 <select_mode+0x7a8>)
 80020c2:	6013      	str	r3, [r2, #0]
	              integral     = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 80020c4:	4b8b      	ldr	r3, [pc, #556]	; (80022f4 <select_mode+0x7ac>)
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80020ca:	4413      	add	r3, r2
 80020cc:	4a8a      	ldr	r2, [pc, #552]	; (80022f8 <select_mode+0x7b0>)
 80020ce:	6812      	ldr	r2, [r2, #0]
 80020d0:	fb02 f303 	mul.w	r3, r2, r3
 80020d4:	0fda      	lsrs	r2, r3, #31
 80020d6:	4413      	add	r3, r2
 80020d8:	105b      	asrs	r3, r3, #1
 80020da:	ee07 3a90 	vmov	s15, r3
 80020de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020e2:	4b86      	ldr	r3, [pc, #536]	; (80022fc <select_mode+0x7b4>)
 80020e4:	edd3 7a00 	vldr	s15, [r3]
 80020e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80020ec:	4b84      	ldr	r3, [pc, #528]	; (8002300 <select_mode+0x7b8>)
 80020ee:	edd3 7a00 	vldr	s15, [r3]
 80020f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020f6:	4b81      	ldr	r3, [pc, #516]	; (80022fc <select_mode+0x7b4>)
 80020f8:	edc3 7a00 	vstr	s15, [r3]
	              d = (sen_diff_r - pre_sen_diff_r)/ pre_id_cnt;
 80020fc:	4b7c      	ldr	r3, [pc, #496]	; (80022f0 <select_mode+0x7a8>)
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002102:	1ad2      	subs	r2, r2, r3
 8002104:	4b7c      	ldr	r3, [pc, #496]	; (80022f8 <select_mode+0x7b0>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	fb92 f3f3 	sdiv	r3, r2, r3
 800210c:	ee07 3a90 	vmov	s15, r3
 8002110:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002114:	4b7b      	ldr	r3, [pc, #492]	; (8002304 <select_mode+0x7bc>)
 8002116:	edc3 7a00 	vstr	s15, [r3]
	              contorol_r   = (sen_diff_r*kp) + (d*kd) + (integral);
 800211a:	4b75      	ldr	r3, [pc, #468]	; (80022f0 <select_mode+0x7a8>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	ee07 3a90 	vmov	s15, r3
 8002122:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002126:	4b78      	ldr	r3, [pc, #480]	; (8002308 <select_mode+0x7c0>)
 8002128:	edd3 7a00 	vldr	s15, [r3]
 800212c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002130:	4b74      	ldr	r3, [pc, #464]	; (8002304 <select_mode+0x7bc>)
 8002132:	edd3 6a00 	vldr	s13, [r3]
 8002136:	4b75      	ldr	r3, [pc, #468]	; (800230c <select_mode+0x7c4>)
 8002138:	edd3 7a00 	vldr	s15, [r3]
 800213c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002140:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002144:	4b6d      	ldr	r3, [pc, #436]	; (80022fc <select_mode+0x7b4>)
 8002146:	edd3 7a00 	vldr	s15, [r3]
 800214a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800214e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002152:	ee17 2a90 	vmov	r2, s15
 8002156:	4b6e      	ldr	r3, [pc, #440]	; (8002310 <select_mode+0x7c8>)
 8002158:	601a      	str	r2, [r3, #0]
	              target_spd_r = target_spd+contorol_r;
 800215a:	4b6e      	ldr	r3, [pc, #440]	; (8002314 <select_mode+0x7cc>)
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	4b6c      	ldr	r3, [pc, #432]	; (8002310 <select_mode+0x7c8>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4413      	add	r3, r2
 8002164:	4a6c      	ldr	r2, [pc, #432]	; (8002318 <select_mode+0x7d0>)
 8002166:	6013      	str	r3, [r2, #0]
	              target_spd_l = target_spd-contorol_r;
 8002168:	4b6a      	ldr	r3, [pc, #424]	; (8002314 <select_mode+0x7cc>)
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	4b68      	ldr	r3, [pc, #416]	; (8002310 <select_mode+0x7c8>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	4a6a      	ldr	r2, [pc, #424]	; (800231c <select_mode+0x7d4>)
 8002174:	6013      	str	r3, [r2, #0]
	          if((cali_sen_val[4] < cali_sen_val[2]) && (cali_sen_val[4] <= cali_sen_val[3]) && (sen_out_flag == false) && (l == false)){
 8002176:	4b58      	ldr	r3, [pc, #352]	; (80022d8 <select_mode+0x790>)
 8002178:	691a      	ldr	r2, [r3, #16]
 800217a:	4b57      	ldr	r3, [pc, #348]	; (80022d8 <select_mode+0x790>)
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	429a      	cmp	r2, r3
 8002180:	da78      	bge.n	8002274 <select_mode+0x72c>
 8002182:	4b55      	ldr	r3, [pc, #340]	; (80022d8 <select_mode+0x790>)
 8002184:	691a      	ldr	r2, [r3, #16]
 8002186:	4b54      	ldr	r3, [pc, #336]	; (80022d8 <select_mode+0x790>)
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	429a      	cmp	r2, r3
 800218c:	dc72      	bgt.n	8002274 <select_mode+0x72c>
 800218e:	4b56      	ldr	r3, [pc, #344]	; (80022e8 <select_mode+0x7a0>)
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	f083 0301 	eor.w	r3, r3, #1
 8002196:	b2db      	uxtb	r3, r3
 8002198:	2b00      	cmp	r3, #0
 800219a:	d06b      	beq.n	8002274 <select_mode+0x72c>
 800219c:	4b60      	ldr	r3, [pc, #384]	; (8002320 <select_mode+0x7d8>)
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	f083 0301 	eor.w	r3, r3, #1
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d064      	beq.n	8002274 <select_mode+0x72c>
	        	  r = true;
 80021aa:	4b50      	ldr	r3, [pc, #320]	; (80022ec <select_mode+0x7a4>)
 80021ac:	2201      	movs	r2, #1
 80021ae:	701a      	strb	r2, [r3, #0]
	        	  sen_diff_r = (cali_sen_val[3]-cali_sen_val[2])-2810;
 80021b0:	4b49      	ldr	r3, [pc, #292]	; (80022d8 <select_mode+0x790>)
 80021b2:	68da      	ldr	r2, [r3, #12]
 80021b4:	4b48      	ldr	r3, [pc, #288]	; (80022d8 <select_mode+0x790>)
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	f6a3 23fa 	subw	r3, r3, #2810	; 0xafa
 80021be:	4a4c      	ldr	r2, [pc, #304]	; (80022f0 <select_mode+0x7a8>)
 80021c0:	6013      	str	r3, [r2, #0]
	        	  integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 80021c2:	4b4c      	ldr	r3, [pc, #304]	; (80022f4 <select_mode+0x7ac>)
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80021c8:	4413      	add	r3, r2
 80021ca:	4a4b      	ldr	r2, [pc, #300]	; (80022f8 <select_mode+0x7b0>)
 80021cc:	6812      	ldr	r2, [r2, #0]
 80021ce:	fb02 f303 	mul.w	r3, r2, r3
 80021d2:	0fda      	lsrs	r2, r3, #31
 80021d4:	4413      	add	r3, r2
 80021d6:	105b      	asrs	r3, r3, #1
 80021d8:	ee07 3a90 	vmov	s15, r3
 80021dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021e0:	4b46      	ldr	r3, [pc, #280]	; (80022fc <select_mode+0x7b4>)
 80021e2:	edd3 7a00 	vldr	s15, [r3]
 80021e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80021ea:	4b45      	ldr	r3, [pc, #276]	; (8002300 <select_mode+0x7b8>)
 80021ec:	edd3 7a00 	vldr	s15, [r3]
 80021f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021f4:	4b41      	ldr	r3, [pc, #260]	; (80022fc <select_mode+0x7b4>)
 80021f6:	edc3 7a00 	vstr	s15, [r3]
	        	  d = (sen_diff_r - pre_sen_diff_r)/ pre_id_cnt;
 80021fa:	4b3d      	ldr	r3, [pc, #244]	; (80022f0 <select_mode+0x7a8>)
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002200:	1ad2      	subs	r2, r2, r3
 8002202:	4b3d      	ldr	r3, [pc, #244]	; (80022f8 <select_mode+0x7b0>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	fb92 f3f3 	sdiv	r3, r2, r3
 800220a:	ee07 3a90 	vmov	s15, r3
 800220e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002212:	4b3c      	ldr	r3, [pc, #240]	; (8002304 <select_mode+0x7bc>)
 8002214:	edc3 7a00 	vstr	s15, [r3]
	        	  contorol_r = (sen_diff_r*kp) + (d*kd) + (integral);
 8002218:	4b35      	ldr	r3, [pc, #212]	; (80022f0 <select_mode+0x7a8>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	ee07 3a90 	vmov	s15, r3
 8002220:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002224:	4b38      	ldr	r3, [pc, #224]	; (8002308 <select_mode+0x7c0>)
 8002226:	edd3 7a00 	vldr	s15, [r3]
 800222a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800222e:	4b35      	ldr	r3, [pc, #212]	; (8002304 <select_mode+0x7bc>)
 8002230:	edd3 6a00 	vldr	s13, [r3]
 8002234:	4b35      	ldr	r3, [pc, #212]	; (800230c <select_mode+0x7c4>)
 8002236:	edd3 7a00 	vldr	s15, [r3]
 800223a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800223e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002242:	4b2e      	ldr	r3, [pc, #184]	; (80022fc <select_mode+0x7b4>)
 8002244:	edd3 7a00 	vldr	s15, [r3]
 8002248:	ee77 7a27 	vadd.f32	s15, s14, s15
 800224c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002250:	ee17 2a90 	vmov	r2, s15
 8002254:	4b2e      	ldr	r3, [pc, #184]	; (8002310 <select_mode+0x7c8>)
 8002256:	601a      	str	r2, [r3, #0]
	        	  target_spd_r = target_spd+contorol_r;
 8002258:	4b2e      	ldr	r3, [pc, #184]	; (8002314 <select_mode+0x7cc>)
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	4b2c      	ldr	r3, [pc, #176]	; (8002310 <select_mode+0x7c8>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4413      	add	r3, r2
 8002262:	4a2d      	ldr	r2, [pc, #180]	; (8002318 <select_mode+0x7d0>)
 8002264:	6013      	str	r3, [r2, #0]
	        	  target_spd_l = target_spd-contorol_r;
 8002266:	4b2b      	ldr	r3, [pc, #172]	; (8002314 <select_mode+0x7cc>)
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	4b29      	ldr	r3, [pc, #164]	; (8002310 <select_mode+0x7c8>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	4a2a      	ldr	r2, [pc, #168]	; (800231c <select_mode+0x7d4>)
 8002272:	6013      	str	r3, [r2, #0]
	          if((cali_sen_val[3] <= cali_sen_val[5]) && (cali_sen_val[3] <= cali_sen_val[4]) && (sen_out_flag == false)){
 8002274:	4b18      	ldr	r3, [pc, #96]	; (80022d8 <select_mode+0x790>)
 8002276:	68da      	ldr	r2, [r3, #12]
 8002278:	4b17      	ldr	r3, [pc, #92]	; (80022d8 <select_mode+0x790>)
 800227a:	695b      	ldr	r3, [r3, #20]
 800227c:	429a      	cmp	r2, r3
 800227e:	f300 809b 	bgt.w	80023b8 <select_mode+0x870>
 8002282:	4b15      	ldr	r3, [pc, #84]	; (80022d8 <select_mode+0x790>)
 8002284:	68da      	ldr	r2, [r3, #12]
 8002286:	4b14      	ldr	r3, [pc, #80]	; (80022d8 <select_mode+0x790>)
 8002288:	691b      	ldr	r3, [r3, #16]
 800228a:	429a      	cmp	r2, r3
 800228c:	f300 8094 	bgt.w	80023b8 <select_mode+0x870>
 8002290:	4b15      	ldr	r3, [pc, #84]	; (80022e8 <select_mode+0x7a0>)
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	f083 0301 	eor.w	r3, r3, #1
 8002298:	b2db      	uxtb	r3, r3
 800229a:	2b00      	cmp	r3, #0
 800229c:	f000 808c 	beq.w	80023b8 <select_mode+0x870>
	        	  l = false;
 80022a0:	4b1f      	ldr	r3, [pc, #124]	; (8002320 <select_mode+0x7d8>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	701a      	strb	r2, [r3, #0]
	              sen_diff_l=(cali_sen_val[5]-cali_sen_val[4])+900;
 80022a6:	4b0c      	ldr	r3, [pc, #48]	; (80022d8 <select_mode+0x790>)
 80022a8:	695a      	ldr	r2, [r3, #20]
 80022aa:	4b0b      	ldr	r3, [pc, #44]	; (80022d8 <select_mode+0x790>)
 80022ac:	691b      	ldr	r3, [r3, #16]
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	f503 7361 	add.w	r3, r3, #900	; 0x384
 80022b4:	4a0f      	ldr	r2, [pc, #60]	; (80022f4 <select_mode+0x7ac>)
 80022b6:	6013      	str	r3, [r2, #0]
	              integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 80022b8:	4b0e      	ldr	r3, [pc, #56]	; (80022f4 <select_mode+0x7ac>)
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022be:	4413      	add	r3, r2
 80022c0:	4a0d      	ldr	r2, [pc, #52]	; (80022f8 <select_mode+0x7b0>)
 80022c2:	6812      	ldr	r2, [r2, #0]
 80022c4:	fb02 f303 	mul.w	r3, r2, r3
 80022c8:	0fda      	lsrs	r2, r3, #31
 80022ca:	4413      	add	r3, r2
 80022cc:	105b      	asrs	r3, r3, #1
 80022ce:	ee07 3a90 	vmov	s15, r3
 80022d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022d6:	e025      	b.n	8002324 <select_mode+0x7dc>
 80022d8:	20000260 	.word	0x20000260
 80022dc:	2000027c 	.word	0x2000027c
 80022e0:	20000308 	.word	0x20000308
 80022e4:	200002ff 	.word	0x200002ff
 80022e8:	20000302 	.word	0x20000302
 80022ec:	20000304 	.word	0x20000304
 80022f0:	200002c8 	.word	0x200002c8
 80022f4:	200002cc 	.word	0x200002cc
 80022f8:	200002d8 	.word	0x200002d8
 80022fc:	200002e8 	.word	0x200002e8
 8002300:	200002f8 	.word	0x200002f8
 8002304:	200002ec 	.word	0x200002ec
 8002308:	200002f0 	.word	0x200002f0
 800230c:	200002f4 	.word	0x200002f4
 8002310:	200002e4 	.word	0x200002e4
 8002314:	200002c4 	.word	0x200002c4
 8002318:	200002bc 	.word	0x200002bc
 800231c:	200002c0 	.word	0x200002c0
 8002320:	20000303 	.word	0x20000303
 8002324:	4ba4      	ldr	r3, [pc, #656]	; (80025b8 <select_mode+0xa70>)
 8002326:	edd3 7a00 	vldr	s15, [r3]
 800232a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800232e:	4ba3      	ldr	r3, [pc, #652]	; (80025bc <select_mode+0xa74>)
 8002330:	edd3 7a00 	vldr	s15, [r3]
 8002334:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002338:	4b9f      	ldr	r3, [pc, #636]	; (80025b8 <select_mode+0xa70>)
 800233a:	edc3 7a00 	vstr	s15, [r3]
	              d = (sen_diff_l - pre_sen_diff_l)/ pre_id_cnt;
 800233e:	4ba0      	ldr	r3, [pc, #640]	; (80025c0 <select_mode+0xa78>)
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002344:	1ad2      	subs	r2, r2, r3
 8002346:	4b9f      	ldr	r3, [pc, #636]	; (80025c4 <select_mode+0xa7c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	fb92 f3f3 	sdiv	r3, r2, r3
 800234e:	ee07 3a90 	vmov	s15, r3
 8002352:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002356:	4b9c      	ldr	r3, [pc, #624]	; (80025c8 <select_mode+0xa80>)
 8002358:	edc3 7a00 	vstr	s15, [r3]
	              contorol_l = (sen_diff_l*kp) + (d*kd) + (integral);
 800235c:	4b98      	ldr	r3, [pc, #608]	; (80025c0 <select_mode+0xa78>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	ee07 3a90 	vmov	s15, r3
 8002364:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002368:	4b98      	ldr	r3, [pc, #608]	; (80025cc <select_mode+0xa84>)
 800236a:	edd3 7a00 	vldr	s15, [r3]
 800236e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002372:	4b95      	ldr	r3, [pc, #596]	; (80025c8 <select_mode+0xa80>)
 8002374:	edd3 6a00 	vldr	s13, [r3]
 8002378:	4b95      	ldr	r3, [pc, #596]	; (80025d0 <select_mode+0xa88>)
 800237a:	edd3 7a00 	vldr	s15, [r3]
 800237e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002382:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002386:	4b8c      	ldr	r3, [pc, #560]	; (80025b8 <select_mode+0xa70>)
 8002388:	edd3 7a00 	vldr	s15, [r3]
 800238c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002390:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002394:	ee17 2a90 	vmov	r2, s15
 8002398:	4b8e      	ldr	r3, [pc, #568]	; (80025d4 <select_mode+0xa8c>)
 800239a:	601a      	str	r2, [r3, #0]
	              target_spd_r = target_spd+contorol_l;
 800239c:	4b8e      	ldr	r3, [pc, #568]	; (80025d8 <select_mode+0xa90>)
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	4b8c      	ldr	r3, [pc, #560]	; (80025d4 <select_mode+0xa8c>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4413      	add	r3, r2
 80023a6:	4a8d      	ldr	r2, [pc, #564]	; (80025dc <select_mode+0xa94>)
 80023a8:	6013      	str	r3, [r2, #0]
	              target_spd_l = target_spd-contorol_l;
 80023aa:	4b8b      	ldr	r3, [pc, #556]	; (80025d8 <select_mode+0xa90>)
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	4b89      	ldr	r3, [pc, #548]	; (80025d4 <select_mode+0xa8c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	4a8a      	ldr	r2, [pc, #552]	; (80025e0 <select_mode+0xa98>)
 80023b6:	6013      	str	r3, [r2, #0]
	          if((cali_sen_val[4] < cali_sen_val[6]) && (cali_sen_val[4] <= cali_sen_val[5]) && (sen_out_flag == false) && (r == false)){
 80023b8:	4b8a      	ldr	r3, [pc, #552]	; (80025e4 <select_mode+0xa9c>)
 80023ba:	691a      	ldr	r2, [r3, #16]
 80023bc:	4b89      	ldr	r3, [pc, #548]	; (80025e4 <select_mode+0xa9c>)
 80023be:	699b      	ldr	r3, [r3, #24]
 80023c0:	429a      	cmp	r2, r3
 80023c2:	da78      	bge.n	80024b6 <select_mode+0x96e>
 80023c4:	4b87      	ldr	r3, [pc, #540]	; (80025e4 <select_mode+0xa9c>)
 80023c6:	691a      	ldr	r2, [r3, #16]
 80023c8:	4b86      	ldr	r3, [pc, #536]	; (80025e4 <select_mode+0xa9c>)
 80023ca:	695b      	ldr	r3, [r3, #20]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	dc72      	bgt.n	80024b6 <select_mode+0x96e>
 80023d0:	4b85      	ldr	r3, [pc, #532]	; (80025e8 <select_mode+0xaa0>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	f083 0301 	eor.w	r3, r3, #1
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d06b      	beq.n	80024b6 <select_mode+0x96e>
 80023de:	4b83      	ldr	r3, [pc, #524]	; (80025ec <select_mode+0xaa4>)
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	f083 0301 	eor.w	r3, r3, #1
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d064      	beq.n	80024b6 <select_mode+0x96e>
	        	  l = true;
 80023ec:	4b80      	ldr	r3, [pc, #512]	; (80025f0 <select_mode+0xaa8>)
 80023ee:	2201      	movs	r2, #1
 80023f0:	701a      	strb	r2, [r3, #0]
	              sen_diff_l=(cali_sen_val[6]-cali_sen_val[5])+2810;
 80023f2:	4b7c      	ldr	r3, [pc, #496]	; (80025e4 <select_mode+0xa9c>)
 80023f4:	699a      	ldr	r2, [r3, #24]
 80023f6:	4b7b      	ldr	r3, [pc, #492]	; (80025e4 <select_mode+0xa9c>)
 80023f8:	695b      	ldr	r3, [r3, #20]
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	f603 23fa 	addw	r3, r3, #2810	; 0xafa
 8002400:	4a6f      	ldr	r2, [pc, #444]	; (80025c0 <select_mode+0xa78>)
 8002402:	6013      	str	r3, [r2, #0]
	              integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8002404:	4b6e      	ldr	r3, [pc, #440]	; (80025c0 <select_mode+0xa78>)
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800240a:	4413      	add	r3, r2
 800240c:	4a6d      	ldr	r2, [pc, #436]	; (80025c4 <select_mode+0xa7c>)
 800240e:	6812      	ldr	r2, [r2, #0]
 8002410:	fb02 f303 	mul.w	r3, r2, r3
 8002414:	0fda      	lsrs	r2, r3, #31
 8002416:	4413      	add	r3, r2
 8002418:	105b      	asrs	r3, r3, #1
 800241a:	ee07 3a90 	vmov	s15, r3
 800241e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002422:	4b65      	ldr	r3, [pc, #404]	; (80025b8 <select_mode+0xa70>)
 8002424:	edd3 7a00 	vldr	s15, [r3]
 8002428:	ee37 7a27 	vadd.f32	s14, s14, s15
 800242c:	4b63      	ldr	r3, [pc, #396]	; (80025bc <select_mode+0xa74>)
 800242e:	edd3 7a00 	vldr	s15, [r3]
 8002432:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002436:	4b60      	ldr	r3, [pc, #384]	; (80025b8 <select_mode+0xa70>)
 8002438:	edc3 7a00 	vstr	s15, [r3]
	              d = (sen_diff_l - pre_sen_diff_l)/ pre_id_cnt;
 800243c:	4b60      	ldr	r3, [pc, #384]	; (80025c0 <select_mode+0xa78>)
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002442:	1ad2      	subs	r2, r2, r3
 8002444:	4b5f      	ldr	r3, [pc, #380]	; (80025c4 <select_mode+0xa7c>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	fb92 f3f3 	sdiv	r3, r2, r3
 800244c:	ee07 3a90 	vmov	s15, r3
 8002450:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002454:	4b5c      	ldr	r3, [pc, #368]	; (80025c8 <select_mode+0xa80>)
 8002456:	edc3 7a00 	vstr	s15, [r3]
	              contorol_l = (sen_diff_l*kp) + (d*kd) + (integral);
 800245a:	4b59      	ldr	r3, [pc, #356]	; (80025c0 <select_mode+0xa78>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	ee07 3a90 	vmov	s15, r3
 8002462:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002466:	4b59      	ldr	r3, [pc, #356]	; (80025cc <select_mode+0xa84>)
 8002468:	edd3 7a00 	vldr	s15, [r3]
 800246c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002470:	4b55      	ldr	r3, [pc, #340]	; (80025c8 <select_mode+0xa80>)
 8002472:	edd3 6a00 	vldr	s13, [r3]
 8002476:	4b56      	ldr	r3, [pc, #344]	; (80025d0 <select_mode+0xa88>)
 8002478:	edd3 7a00 	vldr	s15, [r3]
 800247c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002480:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002484:	4b4c      	ldr	r3, [pc, #304]	; (80025b8 <select_mode+0xa70>)
 8002486:	edd3 7a00 	vldr	s15, [r3]
 800248a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800248e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002492:	ee17 2a90 	vmov	r2, s15
 8002496:	4b4f      	ldr	r3, [pc, #316]	; (80025d4 <select_mode+0xa8c>)
 8002498:	601a      	str	r2, [r3, #0]
	              target_spd_r = target_spd+contorol_l;
 800249a:	4b4f      	ldr	r3, [pc, #316]	; (80025d8 <select_mode+0xa90>)
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	4b4d      	ldr	r3, [pc, #308]	; (80025d4 <select_mode+0xa8c>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4413      	add	r3, r2
 80024a4:	4a4d      	ldr	r2, [pc, #308]	; (80025dc <select_mode+0xa94>)
 80024a6:	6013      	str	r3, [r2, #0]
	              target_spd_l = target_spd-contorol_l;
 80024a8:	4b4b      	ldr	r3, [pc, #300]	; (80025d8 <select_mode+0xa90>)
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	4b49      	ldr	r3, [pc, #292]	; (80025d4 <select_mode+0xa8c>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	4a4b      	ldr	r2, [pc, #300]	; (80025e0 <select_mode+0xa98>)
 80024b4:	6013      	str	r3, [r2, #0]
	          LCD_dec_out( 2, 1, target_spd_l, 4 );         // [^Fx\
 80024b6:	4b4a      	ldr	r3, [pc, #296]	; (80025e0 <select_mode+0xa98>)
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	2304      	movs	r3, #4
 80024bc:	2101      	movs	r1, #1
 80024be:	2002      	movs	r0, #2
 80024c0:	f7fe ffd6 	bl	8001470 <LCD_dec_out>
	          LCD_dec_out( 2, 12, target_spd_r, 4 );        // [^EFx\
 80024c4:	4b45      	ldr	r3, [pc, #276]	; (80025dc <select_mode+0xa94>)
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	2304      	movs	r3, #4
 80024ca:	210c      	movs	r1, #12
 80024cc:	2002      	movs	r0, #2
 80024ce:	f7fe ffcf 	bl	8001470 <LCD_dec_out>
	          if(line_val[3] == false && line_val[4] == false && line_val[5] == false){
 80024d2:	4b48      	ldr	r3, [pc, #288]	; (80025f4 <select_mode+0xaac>)
 80024d4:	78db      	ldrb	r3, [r3, #3]
 80024d6:	f083 0301 	eor.w	r3, r3, #1
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d02a      	beq.n	8002536 <select_mode+0x9ee>
 80024e0:	4b44      	ldr	r3, [pc, #272]	; (80025f4 <select_mode+0xaac>)
 80024e2:	791b      	ldrb	r3, [r3, #4]
 80024e4:	f083 0301 	eor.w	r3, r3, #1
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d023      	beq.n	8002536 <select_mode+0x9ee>
 80024ee:	4b41      	ldr	r3, [pc, #260]	; (80025f4 <select_mode+0xaac>)
 80024f0:	795b      	ldrb	r3, [r3, #5]
 80024f2:	f083 0301 	eor.w	r3, r3, #1
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d01c      	beq.n	8002536 <select_mode+0x9ee>
	        	  if(line_val[1] == false && line_val[2] == false && line_val[6] == false && line_val[7] == false){
 80024fc:	4b3d      	ldr	r3, [pc, #244]	; (80025f4 <select_mode+0xaac>)
 80024fe:	785b      	ldrb	r3, [r3, #1]
 8002500:	f083 0301 	eor.w	r3, r3, #1
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2b00      	cmp	r3, #0
 8002508:	d015      	beq.n	8002536 <select_mode+0x9ee>
 800250a:	4b3a      	ldr	r3, [pc, #232]	; (80025f4 <select_mode+0xaac>)
 800250c:	789b      	ldrb	r3, [r3, #2]
 800250e:	f083 0301 	eor.w	r3, r3, #1
 8002512:	b2db      	uxtb	r3, r3
 8002514:	2b00      	cmp	r3, #0
 8002516:	d00e      	beq.n	8002536 <select_mode+0x9ee>
 8002518:	4b36      	ldr	r3, [pc, #216]	; (80025f4 <select_mode+0xaac>)
 800251a:	799b      	ldrb	r3, [r3, #6]
 800251c:	f083 0301 	eor.w	r3, r3, #1
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2b00      	cmp	r3, #0
 8002524:	d007      	beq.n	8002536 <select_mode+0x9ee>
 8002526:	4b33      	ldr	r3, [pc, #204]	; (80025f4 <select_mode+0xaac>)
 8002528:	79db      	ldrb	r3, [r3, #7]
 800252a:	f083 0301 	eor.w	r3, r3, #1
 800252e:	b2db      	uxtb	r3, r3
 8002530:	2b00      	cmp	r3, #0
 8002532:	f040 808c 	bne.w	800264e <select_mode+0xb06>
	          if(line_val[3] == true && line_val[4] == true && line_val[5] == true)
 8002536:	4b2f      	ldr	r3, [pc, #188]	; (80025f4 <select_mode+0xaac>)
 8002538:	78db      	ldrb	r3, [r3, #3]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d00a      	beq.n	8002554 <select_mode+0xa0c>
 800253e:	4b2d      	ldr	r3, [pc, #180]	; (80025f4 <select_mode+0xaac>)
 8002540:	791b      	ldrb	r3, [r3, #4]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d006      	beq.n	8002554 <select_mode+0xa0c>
 8002546:	4b2b      	ldr	r3, [pc, #172]	; (80025f4 <select_mode+0xaac>)
 8002548:	795b      	ldrb	r3, [r3, #5]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d002      	beq.n	8002554 <select_mode+0xa0c>
	              cross_flg=true;
 800254e:	4b2a      	ldr	r3, [pc, #168]	; (80025f8 <select_mode+0xab0>)
 8002550:	2201      	movs	r2, #1
 8002552:	701a      	strb	r2, [r3, #0]
	          if(f==false && cali_sen_val[1] > 350){
 8002554:	4b29      	ldr	r3, [pc, #164]	; (80025fc <select_mode+0xab4>)
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	f083 0301 	eor.w	r3, r3, #1
 800255c:	b2db      	uxtb	r3, r3
 800255e:	2b00      	cmp	r3, #0
 8002560:	d00a      	beq.n	8002578 <select_mode+0xa30>
 8002562:	4b20      	ldr	r3, [pc, #128]	; (80025e4 <select_mode+0xa9c>)
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 800256a:	dd05      	ble.n	8002578 <select_mode+0xa30>
	              cross_flg=true;
 800256c:	4b22      	ldr	r3, [pc, #136]	; (80025f8 <select_mode+0xab0>)
 800256e:	2201      	movs	r2, #1
 8002570:	701a      	strb	r2, [r3, #0]
	              f=true;
 8002572:	4b22      	ldr	r3, [pc, #136]	; (80025fc <select_mode+0xab4>)
 8002574:	2201      	movs	r2, #1
 8002576:	701a      	strb	r2, [r3, #0]
	          if(cross_cnt > 2100){
 8002578:	4b21      	ldr	r3, [pc, #132]	; (8002600 <select_mode+0xab8>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f640 0234 	movw	r2, #2100	; 0x834
 8002580:	4293      	cmp	r3, r2
 8002582:	dd08      	ble.n	8002596 <select_mode+0xa4e>
	              cross_flg=false;
 8002584:	4b1c      	ldr	r3, [pc, #112]	; (80025f8 <select_mode+0xab0>)
 8002586:	2200      	movs	r2, #0
 8002588:	701a      	strb	r2, [r3, #0]
	              MARKER_R_cnt=0;
 800258a:	4b1e      	ldr	r3, [pc, #120]	; (8002604 <select_mode+0xabc>)
 800258c:	2200      	movs	r2, #0
 800258e:	601a      	str	r2, [r3, #0]
	              cross_cnt=0;
 8002590:	4b1b      	ldr	r3, [pc, #108]	; (8002600 <select_mode+0xab8>)
 8002592:	2200      	movs	r2, #0
 8002594:	601a      	str	r2, [r3, #0]
	          if(cali_sen_val[1] > 350){
 8002596:	4b13      	ldr	r3, [pc, #76]	; (80025e4 <select_mode+0xa9c>)
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 800259e:	dc47      	bgt.n	8002630 <select_mode+0xae8>
	              if(30 < MARKER_R_cnt && MARKER_R_cnt < 100){
 80025a0:	4b18      	ldr	r3, [pc, #96]	; (8002604 <select_mode+0xabc>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	2b1e      	cmp	r3, #30
 80025a6:	dd3e      	ble.n	8002626 <select_mode+0xade>
 80025a8:	4b16      	ldr	r3, [pc, #88]	; (8002604 <select_mode+0xabc>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	2b63      	cmp	r3, #99	; 0x63
 80025ae:	dc3a      	bgt.n	8002626 <select_mode+0xade>
	                  MARKER_R_cnt=0;
 80025b0:	4b14      	ldr	r3, [pc, #80]	; (8002604 <select_mode+0xabc>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	601a      	str	r2, [r3, #0]
 80025b6:	e027      	b.n	8002608 <select_mode+0xac0>
 80025b8:	200002e8 	.word	0x200002e8
 80025bc:	200002f8 	.word	0x200002f8
 80025c0:	200002cc 	.word	0x200002cc
 80025c4:	200002d8 	.word	0x200002d8
 80025c8:	200002ec 	.word	0x200002ec
 80025cc:	200002f0 	.word	0x200002f0
 80025d0:	200002f4 	.word	0x200002f4
 80025d4:	200002e0 	.word	0x200002e0
 80025d8:	200002c4 	.word	0x200002c4
 80025dc:	200002bc 	.word	0x200002bc
 80025e0:	200002c0 	.word	0x200002c0
 80025e4:	20000260 	.word	0x20000260
 80025e8:	20000302 	.word	0x20000302
 80025ec:	20000304 	.word	0x20000304
 80025f0:	20000303 	.word	0x20000303
 80025f4:	20000308 	.word	0x20000308
 80025f8:	200002fe 	.word	0x200002fe
 80025fc:	200002fc 	.word	0x200002fc
 8002600:	200002d0 	.word	0x200002d0
 8002604:	200002dc 	.word	0x200002dc
	                  if(cross_flg == false && f==true){
 8002608:	4b9d      	ldr	r3, [pc, #628]	; (8002880 <select_mode+0xd38>)
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	f083 0301 	eor.w	r3, r3, #1
 8002610:	b2db      	uxtb	r3, r3
 8002612:	2b00      	cmp	r3, #0
 8002614:	d00b      	beq.n	800262e <select_mode+0xae6>
 8002616:	4b9b      	ldr	r3, [pc, #620]	; (8002884 <select_mode+0xd3c>)
 8002618:	781b      	ldrb	r3, [r3, #0]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d007      	beq.n	800262e <select_mode+0xae6>
	                      x=true;
 800261e:	4b9a      	ldr	r3, [pc, #616]	; (8002888 <select_mode+0xd40>)
 8002620:	2201      	movs	r2, #1
 8002622:	701a      	strb	r2, [r3, #0]
	                      break;
 8002624:	e014      	b.n	8002650 <select_mode+0xb08>
	                  MARKER_R_cnt=0;
 8002626:	4b99      	ldr	r3, [pc, #612]	; (800288c <select_mode+0xd44>)
 8002628:	2200      	movs	r2, #0
 800262a:	601a      	str	r2, [r3, #0]
 800262c:	e000      	b.n	8002630 <select_mode+0xae8>
	                  if(cross_flg == false && f==true){
 800262e:	bf00      	nop
	          pre_sen_diff_l = sen_diff_l;
 8002630:	4b97      	ldr	r3, [pc, #604]	; (8002890 <select_mode+0xd48>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	677b      	str	r3, [r7, #116]	; 0x74
	          pre_sen_diff_r = sen_diff_r;
 8002636:	4b97      	ldr	r3, [pc, #604]	; (8002894 <select_mode+0xd4c>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	673b      	str	r3, [r7, #112]	; 0x70
	      }while( HAL_GPIO_ReadPin(SW_MID_GPIO_Port, SW_MID_Pin) == SW_OFF );	// SW_MID
 800263c:	2110      	movs	r1, #16
 800263e:	4896      	ldr	r0, [pc, #600]	; (8002898 <select_mode+0xd50>)
 8002640:	f005 fde0 	bl	8008204 <HAL_GPIO_ReadPin>
 8002644:	4603      	mov	r3, r0
 8002646:	2b01      	cmp	r3, #1
 8002648:	f43f ac78 	beq.w	8001f3c <select_mode+0x3f4>
 800264c:	e000      	b.n	8002650 <select_mode+0xb08>
	        		  break;
 800264e:	bf00      	nop
	      HAL_Delay( 200 );                              // `^Oh~
 8002650:	20c8      	movs	r0, #200	; 0xc8
 8002652:	f004 f9f1 	bl	8006a38 <HAL_Delay>
	      while( x == true && target_spd_l <= 110 && target_spd_r <=110 )
 8002656:	e0db      	b.n	8002810 <select_mode+0xcc8>
	          if((cali_sen_val[5] < cali_sen_val[3]) && (cali_sen_val[5] < cali_sen_val[4])){
 8002658:	4b90      	ldr	r3, [pc, #576]	; (800289c <select_mode+0xd54>)
 800265a:	695a      	ldr	r2, [r3, #20]
 800265c:	4b8f      	ldr	r3, [pc, #572]	; (800289c <select_mode+0xd54>)
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	429a      	cmp	r2, r3
 8002662:	da67      	bge.n	8002734 <select_mode+0xbec>
 8002664:	4b8d      	ldr	r3, [pc, #564]	; (800289c <select_mode+0xd54>)
 8002666:	695a      	ldr	r2, [r3, #20]
 8002668:	4b8c      	ldr	r3, [pc, #560]	; (800289c <select_mode+0xd54>)
 800266a:	691b      	ldr	r3, [r3, #16]
 800266c:	429a      	cmp	r2, r3
 800266e:	da61      	bge.n	8002734 <select_mode+0xbec>
	        	  sen_diff_r   = (cali_sen_val[4]-cali_sen_val[3])-900;
 8002670:	4b8a      	ldr	r3, [pc, #552]	; (800289c <select_mode+0xd54>)
 8002672:	691a      	ldr	r2, [r3, #16]
 8002674:	4b89      	ldr	r3, [pc, #548]	; (800289c <select_mode+0xd54>)
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	f5a3 7361 	sub.w	r3, r3, #900	; 0x384
 800267e:	4a85      	ldr	r2, [pc, #532]	; (8002894 <select_mode+0xd4c>)
 8002680:	6013      	str	r3, [r2, #0]
	              integral     = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8002682:	4b83      	ldr	r3, [pc, #524]	; (8002890 <select_mode+0xd48>)
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002688:	4413      	add	r3, r2
 800268a:	4a85      	ldr	r2, [pc, #532]	; (80028a0 <select_mode+0xd58>)
 800268c:	6812      	ldr	r2, [r2, #0]
 800268e:	fb02 f303 	mul.w	r3, r2, r3
 8002692:	0fda      	lsrs	r2, r3, #31
 8002694:	4413      	add	r3, r2
 8002696:	105b      	asrs	r3, r3, #1
 8002698:	ee07 3a90 	vmov	s15, r3
 800269c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026a0:	4b80      	ldr	r3, [pc, #512]	; (80028a4 <select_mode+0xd5c>)
 80026a2:	edd3 7a00 	vldr	s15, [r3]
 80026a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026aa:	4b7f      	ldr	r3, [pc, #508]	; (80028a8 <select_mode+0xd60>)
 80026ac:	edd3 7a00 	vldr	s15, [r3]
 80026b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026b4:	4b7b      	ldr	r3, [pc, #492]	; (80028a4 <select_mode+0xd5c>)
 80026b6:	edc3 7a00 	vstr	s15, [r3]
	              d = (sen_diff_r - pre_sen_diff_r)/ pre_id_cnt;
 80026ba:	4b76      	ldr	r3, [pc, #472]	; (8002894 <select_mode+0xd4c>)
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80026c0:	1ad2      	subs	r2, r2, r3
 80026c2:	4b77      	ldr	r3, [pc, #476]	; (80028a0 <select_mode+0xd58>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	fb92 f3f3 	sdiv	r3, r2, r3
 80026ca:	ee07 3a90 	vmov	s15, r3
 80026ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026d2:	4b76      	ldr	r3, [pc, #472]	; (80028ac <select_mode+0xd64>)
 80026d4:	edc3 7a00 	vstr	s15, [r3]
	              contorol_r   = (sen_diff_r*kp) + (d*kd) + (integral);
 80026d8:	4b6e      	ldr	r3, [pc, #440]	; (8002894 <select_mode+0xd4c>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	ee07 3a90 	vmov	s15, r3
 80026e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026e4:	4b72      	ldr	r3, [pc, #456]	; (80028b0 <select_mode+0xd68>)
 80026e6:	edd3 7a00 	vldr	s15, [r3]
 80026ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026ee:	4b6f      	ldr	r3, [pc, #444]	; (80028ac <select_mode+0xd64>)
 80026f0:	edd3 6a00 	vldr	s13, [r3]
 80026f4:	4b6f      	ldr	r3, [pc, #444]	; (80028b4 <select_mode+0xd6c>)
 80026f6:	edd3 7a00 	vldr	s15, [r3]
 80026fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002702:	4b68      	ldr	r3, [pc, #416]	; (80028a4 <select_mode+0xd5c>)
 8002704:	edd3 7a00 	vldr	s15, [r3]
 8002708:	ee77 7a27 	vadd.f32	s15, s14, s15
 800270c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002710:	ee17 2a90 	vmov	r2, s15
 8002714:	4b68      	ldr	r3, [pc, #416]	; (80028b8 <select_mode+0xd70>)
 8002716:	601a      	str	r2, [r3, #0]
	              target_spd_r = target_spd+contorol_r;
 8002718:	4b68      	ldr	r3, [pc, #416]	; (80028bc <select_mode+0xd74>)
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	4b66      	ldr	r3, [pc, #408]	; (80028b8 <select_mode+0xd70>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4413      	add	r3, r2
 8002722:	4a67      	ldr	r2, [pc, #412]	; (80028c0 <select_mode+0xd78>)
 8002724:	6013      	str	r3, [r2, #0]
	              target_spd_l = target_spd-contorol_r;
 8002726:	4b65      	ldr	r3, [pc, #404]	; (80028bc <select_mode+0xd74>)
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	4b63      	ldr	r3, [pc, #396]	; (80028b8 <select_mode+0xd70>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	4a64      	ldr	r2, [pc, #400]	; (80028c4 <select_mode+0xd7c>)
 8002732:	6013      	str	r3, [r2, #0]
	          if((cali_sen_val[3] < cali_sen_val[5]) && (cali_sen_val[3] < cali_sen_val[4])){
 8002734:	4b59      	ldr	r3, [pc, #356]	; (800289c <select_mode+0xd54>)
 8002736:	68da      	ldr	r2, [r3, #12]
 8002738:	4b58      	ldr	r3, [pc, #352]	; (800289c <select_mode+0xd54>)
 800273a:	695b      	ldr	r3, [r3, #20]
 800273c:	429a      	cmp	r2, r3
 800273e:	da67      	bge.n	8002810 <select_mode+0xcc8>
 8002740:	4b56      	ldr	r3, [pc, #344]	; (800289c <select_mode+0xd54>)
 8002742:	68da      	ldr	r2, [r3, #12]
 8002744:	4b55      	ldr	r3, [pc, #340]	; (800289c <select_mode+0xd54>)
 8002746:	691b      	ldr	r3, [r3, #16]
 8002748:	429a      	cmp	r2, r3
 800274a:	da61      	bge.n	8002810 <select_mode+0xcc8>
	              sen_diff_l=(cali_sen_val[5]-cali_sen_val[4])+900;
 800274c:	4b53      	ldr	r3, [pc, #332]	; (800289c <select_mode+0xd54>)
 800274e:	695a      	ldr	r2, [r3, #20]
 8002750:	4b52      	ldr	r3, [pc, #328]	; (800289c <select_mode+0xd54>)
 8002752:	691b      	ldr	r3, [r3, #16]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	f503 7361 	add.w	r3, r3, #900	; 0x384
 800275a:	4a4d      	ldr	r2, [pc, #308]	; (8002890 <select_mode+0xd48>)
 800275c:	6013      	str	r3, [r2, #0]
	              integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 800275e:	4b4c      	ldr	r3, [pc, #304]	; (8002890 <select_mode+0xd48>)
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002764:	4413      	add	r3, r2
 8002766:	4a4e      	ldr	r2, [pc, #312]	; (80028a0 <select_mode+0xd58>)
 8002768:	6812      	ldr	r2, [r2, #0]
 800276a:	fb02 f303 	mul.w	r3, r2, r3
 800276e:	0fda      	lsrs	r2, r3, #31
 8002770:	4413      	add	r3, r2
 8002772:	105b      	asrs	r3, r3, #1
 8002774:	ee07 3a90 	vmov	s15, r3
 8002778:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800277c:	4b49      	ldr	r3, [pc, #292]	; (80028a4 <select_mode+0xd5c>)
 800277e:	edd3 7a00 	vldr	s15, [r3]
 8002782:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002786:	4b48      	ldr	r3, [pc, #288]	; (80028a8 <select_mode+0xd60>)
 8002788:	edd3 7a00 	vldr	s15, [r3]
 800278c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002790:	4b44      	ldr	r3, [pc, #272]	; (80028a4 <select_mode+0xd5c>)
 8002792:	edc3 7a00 	vstr	s15, [r3]
	              d = (sen_diff_l - pre_sen_diff_l)/ pre_id_cnt;
 8002796:	4b3e      	ldr	r3, [pc, #248]	; (8002890 <select_mode+0xd48>)
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800279c:	1ad2      	subs	r2, r2, r3
 800279e:	4b40      	ldr	r3, [pc, #256]	; (80028a0 <select_mode+0xd58>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	fb92 f3f3 	sdiv	r3, r2, r3
 80027a6:	ee07 3a90 	vmov	s15, r3
 80027aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027ae:	4b3f      	ldr	r3, [pc, #252]	; (80028ac <select_mode+0xd64>)
 80027b0:	edc3 7a00 	vstr	s15, [r3]
	              contorol_l = (sen_diff_l*kp) + (d*kd) + (integral);
 80027b4:	4b36      	ldr	r3, [pc, #216]	; (8002890 <select_mode+0xd48>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	ee07 3a90 	vmov	s15, r3
 80027bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027c0:	4b3b      	ldr	r3, [pc, #236]	; (80028b0 <select_mode+0xd68>)
 80027c2:	edd3 7a00 	vldr	s15, [r3]
 80027c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027ca:	4b38      	ldr	r3, [pc, #224]	; (80028ac <select_mode+0xd64>)
 80027cc:	edd3 6a00 	vldr	s13, [r3]
 80027d0:	4b38      	ldr	r3, [pc, #224]	; (80028b4 <select_mode+0xd6c>)
 80027d2:	edd3 7a00 	vldr	s15, [r3]
 80027d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027de:	4b31      	ldr	r3, [pc, #196]	; (80028a4 <select_mode+0xd5c>)
 80027e0:	edd3 7a00 	vldr	s15, [r3]
 80027e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027ec:	ee17 2a90 	vmov	r2, s15
 80027f0:	4b35      	ldr	r3, [pc, #212]	; (80028c8 <select_mode+0xd80>)
 80027f2:	601a      	str	r2, [r3, #0]
	              target_spd_r = target_spd+contorol_l;
 80027f4:	4b31      	ldr	r3, [pc, #196]	; (80028bc <select_mode+0xd74>)
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	4b33      	ldr	r3, [pc, #204]	; (80028c8 <select_mode+0xd80>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4413      	add	r3, r2
 80027fe:	4a30      	ldr	r2, [pc, #192]	; (80028c0 <select_mode+0xd78>)
 8002800:	6013      	str	r3, [r2, #0]
	              target_spd_l = target_spd-contorol_l;
 8002802:	4b2e      	ldr	r3, [pc, #184]	; (80028bc <select_mode+0xd74>)
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	4b30      	ldr	r3, [pc, #192]	; (80028c8 <select_mode+0xd80>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	4a2d      	ldr	r2, [pc, #180]	; (80028c4 <select_mode+0xd7c>)
 800280e:	6013      	str	r3, [r2, #0]
	      while( x == true && target_spd_l <= 110 && target_spd_r <=110 )
 8002810:	4b1d      	ldr	r3, [pc, #116]	; (8002888 <select_mode+0xd40>)
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d008      	beq.n	800282a <select_mode+0xce2>
 8002818:	4b2a      	ldr	r3, [pc, #168]	; (80028c4 <select_mode+0xd7c>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2b6e      	cmp	r3, #110	; 0x6e
 800281e:	dc04      	bgt.n	800282a <select_mode+0xce2>
 8002820:	4b27      	ldr	r3, [pc, #156]	; (80028c0 <select_mode+0xd78>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2b6e      	cmp	r3, #110	; 0x6e
 8002826:	f77f af17 	ble.w	8002658 <select_mode+0xb10>
	      target_spd_r = 0;
 800282a:	4b25      	ldr	r3, [pc, #148]	; (80028c0 <select_mode+0xd78>)
 800282c:	2200      	movs	r2, #0
 800282e:	601a      	str	r2, [r3, #0]
	      target_spd_l = 0;
 8002830:	4b24      	ldr	r3, [pc, #144]	; (80028c4 <select_mode+0xd7c>)
 8002832:	2200      	movs	r2, #0
 8002834:	601a      	str	r2, [r3, #0]
	      while( mot_spd_l != 0 || mot_spd_r != 0 );    // S~
 8002836:	bf00      	nop
 8002838:	4b24      	ldr	r3, [pc, #144]	; (80028cc <select_mode+0xd84>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d1fb      	bne.n	8002838 <select_mode+0xcf0>
 8002840:	4b23      	ldr	r3, [pc, #140]	; (80028d0 <select_mode+0xd88>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d1f7      	bne.n	8002838 <select_mode+0xcf0>
	      HAL_GPIO_WritePin(MOT_EN_GPIO_Port, MOT_EN_Pin, MOT_OFF);	// [^Disable
 8002848:	2200      	movs	r2, #0
 800284a:	2101      	movs	r1, #1
 800284c:	4821      	ldr	r0, [pc, #132]	; (80028d4 <select_mode+0xd8c>)
 800284e:	f005 fcf1 	bl	8008234 <HAL_GPIO_WritePin>
}
 8002852:	f003 bac2 	b.w	8005dda <select_mode+0x4292>
    else if( mode == 2 ){
 8002856:	4b20      	ldr	r3, [pc, #128]	; (80028d8 <select_mode+0xd90>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2b02      	cmp	r3, #2
 800285c:	f040 86b2 	bne.w	80035c4 <select_mode+0x1a7c>
		if( mode_com == DISP ){  			// DISPwF[h^Cg\
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d13e      	bne.n	80028e4 <select_mode+0xd9c>
		  LCD_print( 1, 0, "2 : tyoihaya pid" );
 8002866:	4a1d      	ldr	r2, [pc, #116]	; (80028dc <select_mode+0xd94>)
 8002868:	2100      	movs	r1, #0
 800286a:	2001      	movs	r0, #1
 800286c:	f7fe fd06 	bl	800127c <LCD_print>
		  LCD_print( 2, 0, "                " );
 8002870:	4a1b      	ldr	r2, [pc, #108]	; (80028e0 <select_mode+0xd98>)
 8002872:	2100      	movs	r1, #0
 8002874:	2002      	movs	r0, #2
 8002876:	f7fe fd01 	bl	800127c <LCD_print>
}
 800287a:	f003 baae 	b.w	8005dda <select_mode+0x4292>
 800287e:	bf00      	nop
 8002880:	200002fe 	.word	0x200002fe
 8002884:	200002fc 	.word	0x200002fc
 8002888:	200002fd 	.word	0x200002fd
 800288c:	200002dc 	.word	0x200002dc
 8002890:	200002cc 	.word	0x200002cc
 8002894:	200002c8 	.word	0x200002c8
 8002898:	48000400 	.word	0x48000400
 800289c:	20000260 	.word	0x20000260
 80028a0:	200002d8 	.word	0x200002d8
 80028a4:	200002e8 	.word	0x200002e8
 80028a8:	200002f8 	.word	0x200002f8
 80028ac:	200002ec 	.word	0x200002ec
 80028b0:	200002f0 	.word	0x200002f0
 80028b4:	200002f4 	.word	0x200002f4
 80028b8:	200002e4 	.word	0x200002e4
 80028bc:	200002c4 	.word	0x200002c4
 80028c0:	200002bc 	.word	0x200002bc
 80028c4:	200002c0 	.word	0x200002c0
 80028c8:	200002e0 	.word	0x200002e0
 80028cc:	200002b8 	.word	0x200002b8
 80028d0:	200002b4 	.word	0x200002b4
 80028d4:	48001400 	.word	0x48001400
 80028d8:	20000240 	.word	0x20000240
 80028dc:	0800d620 	.word	0x0800d620
 80028e0:	0800d5e0 	.word	0x0800d5e0
		}else if( mode_com == EXEC ){		// EXECwF[hs
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	f043 8277 	bne.w	8005dda <select_mode+0x4292>
			LCD_clear(1);
 80028ec:	2001      	movs	r0, #1
 80028ee:	f7fe fd3f 	bl	8001370 <LCD_clear>
		      set_param2();                                  // p[^
 80028f2:	f7ff f845 	bl	8001980 <set_param2>
		      LCD_print( 1, 0, " left      right" );
 80028f6:	4a3f      	ldr	r2, [pc, #252]	; (80029f4 <select_mode+0xeac>)
 80028f8:	2100      	movs	r1, #0
 80028fa:	2001      	movs	r0, #1
 80028fc:	f7fe fcbe 	bl	800127c <LCD_print>
		      LCD_dec_out( 2, 6, target_spd, 4 );           // {x\
 8002900:	4b3d      	ldr	r3, [pc, #244]	; (80029f8 <select_mode+0xeb0>)
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	2304      	movs	r3, #4
 8002906:	2106      	movs	r1, #6
 8002908:	2002      	movs	r0, #2
 800290a:	f7fe fdb1 	bl	8001470 <LCD_dec_out>
		      HAL_GPIO_WritePin(MOT_EN_GPIO_Port, MOT_EN_Pin, MOT_ON);			// [^Enable
 800290e:	2201      	movs	r2, #1
 8002910:	2101      	movs	r1, #1
 8002912:	483a      	ldr	r0, [pc, #232]	; (80029fc <select_mode+0xeb4>)
 8002914:	f005 fc8e 	bl	8008234 <HAL_GPIO_WritePin>
		      HAL_GPIO_WritePin(MOT_R_DIR_GPIO_Port, MOT_R_DIR_Pin, MOT_R_FWD);	// E[^w : Oi
 8002918:	2200      	movs	r2, #0
 800291a:	2102      	movs	r1, #2
 800291c:	4837      	ldr	r0, [pc, #220]	; (80029fc <select_mode+0xeb4>)
 800291e:	f005 fc89 	bl	8008234 <HAL_GPIO_WritePin>
		      HAL_GPIO_WritePin(MOT_L_DIR_GPIO_Port, MOT_L_DIR_Pin, MOT_L_FWD);	// [^w : Oi
 8002922:	2201      	movs	r2, #1
 8002924:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002928:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800292c:	f005 fc82 	bl	8008234 <HAL_GPIO_WritePin>
		      HAL_Delay(500);            // NX[v
 8002930:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002934:	f004 f880 	bl	8006a38 <HAL_Delay>
		          sen_diff_l = 0;
 8002938:	4b31      	ldr	r3, [pc, #196]	; (8002a00 <select_mode+0xeb8>)
 800293a:	2200      	movs	r2, #0
 800293c:	601a      	str	r2, [r3, #0]
		          sen_diff_r = 0;
 800293e:	4b31      	ldr	r3, [pc, #196]	; (8002a04 <select_mode+0xebc>)
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
		          kp = 0.65;
 8002944:	4b30      	ldr	r3, [pc, #192]	; (8002a08 <select_mode+0xec0>)
 8002946:	4a31      	ldr	r2, [pc, #196]	; (8002a0c <select_mode+0xec4>)
 8002948:	601a      	str	r2, [r3, #0]
		          kd = 0.002;
 800294a:	4b31      	ldr	r3, [pc, #196]	; (8002a10 <select_mode+0xec8>)
 800294c:	4a31      	ldr	r2, [pc, #196]	; (8002a14 <select_mode+0xecc>)
 800294e:	601a      	str	r2, [r3, #0]
		          ki = 0.00055;
 8002950:	4b31      	ldr	r3, [pc, #196]	; (8002a18 <select_mode+0xed0>)
 8002952:	4a32      	ldr	r2, [pc, #200]	; (8002a1c <select_mode+0xed4>)
 8002954:	601a      	str	r2, [r3, #0]
		          for(int t=1;t<8;t++){
 8002956:	2301      	movs	r3, #1
 8002958:	65bb      	str	r3, [r7, #88]	; 0x58
 800295a:	e007      	b.n	800296c <select_mode+0xe24>
						  line_val[t] = false;
 800295c:	4a30      	ldr	r2, [pc, #192]	; (8002a20 <select_mode+0xed8>)
 800295e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002960:	4413      	add	r3, r2
 8002962:	2200      	movs	r2, #0
 8002964:	701a      	strb	r2, [r3, #0]
		          for(int t=1;t<8;t++){
 8002966:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002968:	3301      	adds	r3, #1
 800296a:	65bb      	str	r3, [r7, #88]	; 0x58
 800296c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800296e:	2b07      	cmp	r3, #7
 8002970:	ddf4      	ble.n	800295c <select_mode+0xe14>
		          for(int t=1;t<8;t++){
 8002972:	2301      	movs	r3, #1
 8002974:	657b      	str	r3, [r7, #84]	; 0x54
 8002976:	e036      	b.n	80029e6 <select_mode+0xe9e>
		        	  cali_sen_val[t]=(sen_val[t]-sen_val_min[t])*1000/(sen_val_max[t]-sen_val_min[t]);
 8002978:	4a2a      	ldr	r2, [pc, #168]	; (8002a24 <select_mode+0xedc>)
 800297a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800297c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002980:	4929      	ldr	r1, [pc, #164]	; (8002a28 <select_mode+0xee0>)
 8002982:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002984:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800298e:	fb03 f202 	mul.w	r2, r3, r2
 8002992:	4926      	ldr	r1, [pc, #152]	; (8002a2c <select_mode+0xee4>)
 8002994:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002996:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800299a:	4823      	ldr	r0, [pc, #140]	; (8002a28 <select_mode+0xee0>)
 800299c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800299e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80029a2:	1acb      	subs	r3, r1, r3
 80029a4:	fb92 f2f3 	sdiv	r2, r2, r3
 80029a8:	4921      	ldr	r1, [pc, #132]	; (8002a30 <select_mode+0xee8>)
 80029aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80029ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		              if(cali_sen_val[t]>1000){
 80029b0:	4a1f      	ldr	r2, [pc, #124]	; (8002a30 <select_mode+0xee8>)
 80029b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80029b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80029bc:	dd05      	ble.n	80029ca <select_mode+0xe82>
		            	  cali_sen_val[t] = 1000;
 80029be:	4a1c      	ldr	r2, [pc, #112]	; (8002a30 <select_mode+0xee8>)
 80029c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80029c2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80029c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		              if(cali_sen_val[t]<0){
 80029ca:	4a19      	ldr	r2, [pc, #100]	; (8002a30 <select_mode+0xee8>)
 80029cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80029ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	da04      	bge.n	80029e0 <select_mode+0xe98>
		            	  cali_sen_val[t] = 0;
 80029d6:	4a16      	ldr	r2, [pc, #88]	; (8002a30 <select_mode+0xee8>)
 80029d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80029da:	2100      	movs	r1, #0
 80029dc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		          for(int t=1;t<8;t++){
 80029e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80029e2:	3301      	adds	r3, #1
 80029e4:	657b      	str	r3, [r7, #84]	; 0x54
 80029e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80029e8:	2b07      	cmp	r3, #7
 80029ea:	ddc5      	ble.n	8002978 <select_mode+0xe30>
		          for(int t=1;t<8;t++){
 80029ec:	2301      	movs	r3, #1
 80029ee:	653b      	str	r3, [r7, #80]	; 0x50
 80029f0:	e033      	b.n	8002a5a <select_mode+0xf12>
 80029f2:	bf00      	nop
 80029f4:	0800d60c 	.word	0x0800d60c
 80029f8:	200002c4 	.word	0x200002c4
 80029fc:	48001400 	.word	0x48001400
 8002a00:	200002cc 	.word	0x200002cc
 8002a04:	200002c8 	.word	0x200002c8
 8002a08:	200002f0 	.word	0x200002f0
 8002a0c:	3f266666 	.word	0x3f266666
 8002a10:	200002f4 	.word	0x200002f4
 8002a14:	3b03126f 	.word	0x3b03126f
 8002a18:	200002f8 	.word	0x200002f8
 8002a1c:	3a102de0 	.word	0x3a102de0
 8002a20:	20000308 	.word	0x20000308
 8002a24:	20000244 	.word	0x20000244
 8002a28:	2000027c 	.word	0x2000027c
 8002a2c:	20000298 	.word	0x20000298
 8002a30:	20000260 	.word	0x20000260
					  if( cali_sen_val[t] > sen_val_min[t] + 250 )
 8002a34:	4aa4      	ldr	r2, [pc, #656]	; (8002cc8 <select_mode+0x1180>)
 8002a36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a38:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002a3c:	49a3      	ldr	r1, [pc, #652]	; (8002ccc <select_mode+0x1184>)
 8002a3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a40:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002a44:	33fa      	adds	r3, #250	; 0xfa
 8002a46:	429a      	cmp	r2, r3
 8002a48:	dd04      	ble.n	8002a54 <select_mode+0xf0c>
						  line_val[t] = true;
 8002a4a:	4aa1      	ldr	r2, [pc, #644]	; (8002cd0 <select_mode+0x1188>)
 8002a4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a4e:	4413      	add	r3, r2
 8002a50:	2201      	movs	r2, #1
 8002a52:	701a      	strb	r2, [r3, #0]
		          for(int t=1;t<8;t++){
 8002a54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a56:	3301      	adds	r3, #1
 8002a58:	653b      	str	r3, [r7, #80]	; 0x50
 8002a5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a5c:	2b07      	cmp	r3, #7
 8002a5e:	dde9      	ble.n	8002a34 <select_mode+0xeec>
		          if(id_flag == true)
 8002a60:	4b9c      	ldr	r3, [pc, #624]	; (8002cd4 <select_mode+0x118c>)
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d002      	beq.n	8002a6e <select_mode+0xf26>
		              id_flag=false;
 8002a68:	4b9a      	ldr	r3, [pc, #616]	; (8002cd4 <select_mode+0x118c>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	701a      	strb	r2, [r3, #0]
		          if(id_flag == false)
 8002a6e:	4b99      	ldr	r3, [pc, #612]	; (8002cd4 <select_mode+0x118c>)
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	f083 0301 	eor.w	r3, r3, #1
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d002      	beq.n	8002a82 <select_mode+0xf3a>
		              id_flag=true;
 8002a7c:	4b95      	ldr	r3, [pc, #596]	; (8002cd4 <select_mode+0x118c>)
 8002a7e:	2201      	movs	r2, #1
 8002a80:	701a      	strb	r2, [r3, #0]
		          if((cali_sen_val[3] <= cali_sen_val[5]) && (cali_sen_val[3] <= cali_sen_val[4]) && (sen_out_flag == false) && (r == false))
 8002a82:	4b91      	ldr	r3, [pc, #580]	; (8002cc8 <select_mode+0x1180>)
 8002a84:	68da      	ldr	r2, [r3, #12]
 8002a86:	4b90      	ldr	r3, [pc, #576]	; (8002cc8 <select_mode+0x1180>)
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	dc16      	bgt.n	8002abc <select_mode+0xf74>
 8002a8e:	4b8e      	ldr	r3, [pc, #568]	; (8002cc8 <select_mode+0x1180>)
 8002a90:	68da      	ldr	r2, [r3, #12]
 8002a92:	4b8d      	ldr	r3, [pc, #564]	; (8002cc8 <select_mode+0x1180>)
 8002a94:	691b      	ldr	r3, [r3, #16]
 8002a96:	429a      	cmp	r2, r3
 8002a98:	dc10      	bgt.n	8002abc <select_mode+0xf74>
 8002a9a:	4b8f      	ldr	r3, [pc, #572]	; (8002cd8 <select_mode+0x1190>)
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	f083 0301 	eor.w	r3, r3, #1
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d009      	beq.n	8002abc <select_mode+0xf74>
 8002aa8:	4b8c      	ldr	r3, [pc, #560]	; (8002cdc <select_mode+0x1194>)
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	f083 0301 	eor.w	r3, r3, #1
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d002      	beq.n	8002abc <select_mode+0xf74>
		        	  l = false;
 8002ab6:	4b8a      	ldr	r3, [pc, #552]	; (8002ce0 <select_mode+0x1198>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	701a      	strb	r2, [r3, #0]
		          if((cali_sen_val[5] <= cali_sen_val[3]) && (cali_sen_val[5] <= cali_sen_val[4]) && (sen_out_flag == false) && (l == false)){
 8002abc:	4b82      	ldr	r3, [pc, #520]	; (8002cc8 <select_mode+0x1180>)
 8002abe:	695a      	ldr	r2, [r3, #20]
 8002ac0:	4b81      	ldr	r3, [pc, #516]	; (8002cc8 <select_mode+0x1180>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	dc78      	bgt.n	8002bba <select_mode+0x1072>
 8002ac8:	4b7f      	ldr	r3, [pc, #508]	; (8002cc8 <select_mode+0x1180>)
 8002aca:	695a      	ldr	r2, [r3, #20]
 8002acc:	4b7e      	ldr	r3, [pc, #504]	; (8002cc8 <select_mode+0x1180>)
 8002ace:	691b      	ldr	r3, [r3, #16]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	dc72      	bgt.n	8002bba <select_mode+0x1072>
 8002ad4:	4b80      	ldr	r3, [pc, #512]	; (8002cd8 <select_mode+0x1190>)
 8002ad6:	781b      	ldrb	r3, [r3, #0]
 8002ad8:	f083 0301 	eor.w	r3, r3, #1
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d06b      	beq.n	8002bba <select_mode+0x1072>
 8002ae2:	4b7f      	ldr	r3, [pc, #508]	; (8002ce0 <select_mode+0x1198>)
 8002ae4:	781b      	ldrb	r3, [r3, #0]
 8002ae6:	f083 0301 	eor.w	r3, r3, #1
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d064      	beq.n	8002bba <select_mode+0x1072>
		        	  r = false;
 8002af0:	4b7a      	ldr	r3, [pc, #488]	; (8002cdc <select_mode+0x1194>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	701a      	strb	r2, [r3, #0]
		        	  sen_diff_r   = (cali_sen_val[4]-cali_sen_val[3])-900;
 8002af6:	4b74      	ldr	r3, [pc, #464]	; (8002cc8 <select_mode+0x1180>)
 8002af8:	691a      	ldr	r2, [r3, #16]
 8002afa:	4b73      	ldr	r3, [pc, #460]	; (8002cc8 <select_mode+0x1180>)
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	f5a3 7361 	sub.w	r3, r3, #900	; 0x384
 8002b04:	4a77      	ldr	r2, [pc, #476]	; (8002ce4 <select_mode+0x119c>)
 8002b06:	6013      	str	r3, [r2, #0]
		              integral     = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8002b08:	4b77      	ldr	r3, [pc, #476]	; (8002ce8 <select_mode+0x11a0>)
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002b0e:	4413      	add	r3, r2
 8002b10:	4a76      	ldr	r2, [pc, #472]	; (8002cec <select_mode+0x11a4>)
 8002b12:	6812      	ldr	r2, [r2, #0]
 8002b14:	fb02 f303 	mul.w	r3, r2, r3
 8002b18:	0fda      	lsrs	r2, r3, #31
 8002b1a:	4413      	add	r3, r2
 8002b1c:	105b      	asrs	r3, r3, #1
 8002b1e:	ee07 3a90 	vmov	s15, r3
 8002b22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b26:	4b72      	ldr	r3, [pc, #456]	; (8002cf0 <select_mode+0x11a8>)
 8002b28:	edd3 7a00 	vldr	s15, [r3]
 8002b2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b30:	4b70      	ldr	r3, [pc, #448]	; (8002cf4 <select_mode+0x11ac>)
 8002b32:	edd3 7a00 	vldr	s15, [r3]
 8002b36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b3a:	4b6d      	ldr	r3, [pc, #436]	; (8002cf0 <select_mode+0x11a8>)
 8002b3c:	edc3 7a00 	vstr	s15, [r3]
		              d = (sen_diff_r - pre_sen_diff_r)/ pre_id_cnt;
 8002b40:	4b68      	ldr	r3, [pc, #416]	; (8002ce4 <select_mode+0x119c>)
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b46:	1ad2      	subs	r2, r2, r3
 8002b48:	4b68      	ldr	r3, [pc, #416]	; (8002cec <select_mode+0x11a4>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	fb92 f3f3 	sdiv	r3, r2, r3
 8002b50:	ee07 3a90 	vmov	s15, r3
 8002b54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b58:	4b67      	ldr	r3, [pc, #412]	; (8002cf8 <select_mode+0x11b0>)
 8002b5a:	edc3 7a00 	vstr	s15, [r3]
		              contorol_r   = (sen_diff_r*kp) + (d*kd) + (integral);
 8002b5e:	4b61      	ldr	r3, [pc, #388]	; (8002ce4 <select_mode+0x119c>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	ee07 3a90 	vmov	s15, r3
 8002b66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b6a:	4b64      	ldr	r3, [pc, #400]	; (8002cfc <select_mode+0x11b4>)
 8002b6c:	edd3 7a00 	vldr	s15, [r3]
 8002b70:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b74:	4b60      	ldr	r3, [pc, #384]	; (8002cf8 <select_mode+0x11b0>)
 8002b76:	edd3 6a00 	vldr	s13, [r3]
 8002b7a:	4b61      	ldr	r3, [pc, #388]	; (8002d00 <select_mode+0x11b8>)
 8002b7c:	edd3 7a00 	vldr	s15, [r3]
 8002b80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b88:	4b59      	ldr	r3, [pc, #356]	; (8002cf0 <select_mode+0x11a8>)
 8002b8a:	edd3 7a00 	vldr	s15, [r3]
 8002b8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b96:	ee17 2a90 	vmov	r2, s15
 8002b9a:	4b5a      	ldr	r3, [pc, #360]	; (8002d04 <select_mode+0x11bc>)
 8002b9c:	601a      	str	r2, [r3, #0]
		              target_spd_r = target_spd+contorol_r;
 8002b9e:	4b5a      	ldr	r3, [pc, #360]	; (8002d08 <select_mode+0x11c0>)
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	4b58      	ldr	r3, [pc, #352]	; (8002d04 <select_mode+0x11bc>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4413      	add	r3, r2
 8002ba8:	4a58      	ldr	r2, [pc, #352]	; (8002d0c <select_mode+0x11c4>)
 8002baa:	6013      	str	r3, [r2, #0]
		              target_spd_l = target_spd-contorol_r;
 8002bac:	4b56      	ldr	r3, [pc, #344]	; (8002d08 <select_mode+0x11c0>)
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	4b54      	ldr	r3, [pc, #336]	; (8002d04 <select_mode+0x11bc>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	4a56      	ldr	r2, [pc, #344]	; (8002d10 <select_mode+0x11c8>)
 8002bb8:	6013      	str	r3, [r2, #0]
		          if((cali_sen_val[4] < cali_sen_val[2]) && (cali_sen_val[4] <= cali_sen_val[3]) && (sen_out_flag == false) && (l == false)){
 8002bba:	4b43      	ldr	r3, [pc, #268]	; (8002cc8 <select_mode+0x1180>)
 8002bbc:	691a      	ldr	r2, [r3, #16]
 8002bbe:	4b42      	ldr	r3, [pc, #264]	; (8002cc8 <select_mode+0x1180>)
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	da78      	bge.n	8002cb8 <select_mode+0x1170>
 8002bc6:	4b40      	ldr	r3, [pc, #256]	; (8002cc8 <select_mode+0x1180>)
 8002bc8:	691a      	ldr	r2, [r3, #16]
 8002bca:	4b3f      	ldr	r3, [pc, #252]	; (8002cc8 <select_mode+0x1180>)
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	dc72      	bgt.n	8002cb8 <select_mode+0x1170>
 8002bd2:	4b41      	ldr	r3, [pc, #260]	; (8002cd8 <select_mode+0x1190>)
 8002bd4:	781b      	ldrb	r3, [r3, #0]
 8002bd6:	f083 0301 	eor.w	r3, r3, #1
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d06b      	beq.n	8002cb8 <select_mode+0x1170>
 8002be0:	4b3f      	ldr	r3, [pc, #252]	; (8002ce0 <select_mode+0x1198>)
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	f083 0301 	eor.w	r3, r3, #1
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d064      	beq.n	8002cb8 <select_mode+0x1170>
		        	  r = true;
 8002bee:	4b3b      	ldr	r3, [pc, #236]	; (8002cdc <select_mode+0x1194>)
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	701a      	strb	r2, [r3, #0]
		        	  sen_diff_r = (cali_sen_val[3]-cali_sen_val[2])-2810;
 8002bf4:	4b34      	ldr	r3, [pc, #208]	; (8002cc8 <select_mode+0x1180>)
 8002bf6:	68da      	ldr	r2, [r3, #12]
 8002bf8:	4b33      	ldr	r3, [pc, #204]	; (8002cc8 <select_mode+0x1180>)
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	f6a3 23fa 	subw	r3, r3, #2810	; 0xafa
 8002c02:	4a38      	ldr	r2, [pc, #224]	; (8002ce4 <select_mode+0x119c>)
 8002c04:	6013      	str	r3, [r2, #0]
		        	  integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8002c06:	4b38      	ldr	r3, [pc, #224]	; (8002ce8 <select_mode+0x11a0>)
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c0c:	4413      	add	r3, r2
 8002c0e:	4a37      	ldr	r2, [pc, #220]	; (8002cec <select_mode+0x11a4>)
 8002c10:	6812      	ldr	r2, [r2, #0]
 8002c12:	fb02 f303 	mul.w	r3, r2, r3
 8002c16:	0fda      	lsrs	r2, r3, #31
 8002c18:	4413      	add	r3, r2
 8002c1a:	105b      	asrs	r3, r3, #1
 8002c1c:	ee07 3a90 	vmov	s15, r3
 8002c20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c24:	4b32      	ldr	r3, [pc, #200]	; (8002cf0 <select_mode+0x11a8>)
 8002c26:	edd3 7a00 	vldr	s15, [r3]
 8002c2a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c2e:	4b31      	ldr	r3, [pc, #196]	; (8002cf4 <select_mode+0x11ac>)
 8002c30:	edd3 7a00 	vldr	s15, [r3]
 8002c34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c38:	4b2d      	ldr	r3, [pc, #180]	; (8002cf0 <select_mode+0x11a8>)
 8002c3a:	edc3 7a00 	vstr	s15, [r3]
		        	  d = (sen_diff_r - pre_sen_diff_r)/ pre_id_cnt;
 8002c3e:	4b29      	ldr	r3, [pc, #164]	; (8002ce4 <select_mode+0x119c>)
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c44:	1ad2      	subs	r2, r2, r3
 8002c46:	4b29      	ldr	r3, [pc, #164]	; (8002cec <select_mode+0x11a4>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	fb92 f3f3 	sdiv	r3, r2, r3
 8002c4e:	ee07 3a90 	vmov	s15, r3
 8002c52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c56:	4b28      	ldr	r3, [pc, #160]	; (8002cf8 <select_mode+0x11b0>)
 8002c58:	edc3 7a00 	vstr	s15, [r3]
		        	  contorol_r = (sen_diff_r*kp) + (d*kd) + (integral);
 8002c5c:	4b21      	ldr	r3, [pc, #132]	; (8002ce4 <select_mode+0x119c>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	ee07 3a90 	vmov	s15, r3
 8002c64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c68:	4b24      	ldr	r3, [pc, #144]	; (8002cfc <select_mode+0x11b4>)
 8002c6a:	edd3 7a00 	vldr	s15, [r3]
 8002c6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c72:	4b21      	ldr	r3, [pc, #132]	; (8002cf8 <select_mode+0x11b0>)
 8002c74:	edd3 6a00 	vldr	s13, [r3]
 8002c78:	4b21      	ldr	r3, [pc, #132]	; (8002d00 <select_mode+0x11b8>)
 8002c7a:	edd3 7a00 	vldr	s15, [r3]
 8002c7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c82:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c86:	4b1a      	ldr	r3, [pc, #104]	; (8002cf0 <select_mode+0x11a8>)
 8002c88:	edd3 7a00 	vldr	s15, [r3]
 8002c8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c94:	ee17 2a90 	vmov	r2, s15
 8002c98:	4b1a      	ldr	r3, [pc, #104]	; (8002d04 <select_mode+0x11bc>)
 8002c9a:	601a      	str	r2, [r3, #0]
		        	  target_spd_r = target_spd+contorol_r;
 8002c9c:	4b1a      	ldr	r3, [pc, #104]	; (8002d08 <select_mode+0x11c0>)
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	4b18      	ldr	r3, [pc, #96]	; (8002d04 <select_mode+0x11bc>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4413      	add	r3, r2
 8002ca6:	4a19      	ldr	r2, [pc, #100]	; (8002d0c <select_mode+0x11c4>)
 8002ca8:	6013      	str	r3, [r2, #0]
		        	  target_spd_l = target_spd-contorol_r;
 8002caa:	4b17      	ldr	r3, [pc, #92]	; (8002d08 <select_mode+0x11c0>)
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	4b15      	ldr	r3, [pc, #84]	; (8002d04 <select_mode+0x11bc>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	4a16      	ldr	r2, [pc, #88]	; (8002d10 <select_mode+0x11c8>)
 8002cb6:	6013      	str	r3, [r2, #0]
		          if((cali_sen_val[3] < cali_sen_val[1]) && (cali_sen_val[3] <= cali_sen_val[2]) && (sen_out_flag == false) && (r == true) && (l == false)){
 8002cb8:	4b03      	ldr	r3, [pc, #12]	; (8002cc8 <select_mode+0x1180>)
 8002cba:	68da      	ldr	r2, [r3, #12]
 8002cbc:	4b02      	ldr	r3, [pc, #8]	; (8002cc8 <select_mode+0x1180>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	f280 80bd 	bge.w	8002e40 <select_mode+0x12f8>
 8002cc6:	e025      	b.n	8002d14 <select_mode+0x11cc>
 8002cc8:	20000260 	.word	0x20000260
 8002ccc:	2000027c 	.word	0x2000027c
 8002cd0:	20000308 	.word	0x20000308
 8002cd4:	200002ff 	.word	0x200002ff
 8002cd8:	20000302 	.word	0x20000302
 8002cdc:	20000304 	.word	0x20000304
 8002ce0:	20000303 	.word	0x20000303
 8002ce4:	200002c8 	.word	0x200002c8
 8002ce8:	200002cc 	.word	0x200002cc
 8002cec:	200002d8 	.word	0x200002d8
 8002cf0:	200002e8 	.word	0x200002e8
 8002cf4:	200002f8 	.word	0x200002f8
 8002cf8:	200002ec 	.word	0x200002ec
 8002cfc:	200002f0 	.word	0x200002f0
 8002d00:	200002f4 	.word	0x200002f4
 8002d04:	200002e4 	.word	0x200002e4
 8002d08:	200002c4 	.word	0x200002c4
 8002d0c:	200002bc 	.word	0x200002bc
 8002d10:	200002c0 	.word	0x200002c0
 8002d14:	4ba9      	ldr	r3, [pc, #676]	; (8002fbc <select_mode+0x1474>)
 8002d16:	68da      	ldr	r2, [r3, #12]
 8002d18:	4ba8      	ldr	r3, [pc, #672]	; (8002fbc <select_mode+0x1474>)
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	f300 808f 	bgt.w	8002e40 <select_mode+0x12f8>
 8002d22:	4ba7      	ldr	r3, [pc, #668]	; (8002fc0 <select_mode+0x1478>)
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	f083 0301 	eor.w	r3, r3, #1
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	f000 8087 	beq.w	8002e40 <select_mode+0x12f8>
 8002d32:	4ba4      	ldr	r3, [pc, #656]	; (8002fc4 <select_mode+0x147c>)
 8002d34:	781b      	ldrb	r3, [r3, #0]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	f000 8082 	beq.w	8002e40 <select_mode+0x12f8>
 8002d3c:	4ba2      	ldr	r3, [pc, #648]	; (8002fc8 <select_mode+0x1480>)
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	f083 0301 	eor.w	r3, r3, #1
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d07a      	beq.n	8002e40 <select_mode+0x12f8>
		        	  if(line_val[3] == false && line_val[4] == false && line_val[5] == false){
 8002d4a:	4ba0      	ldr	r3, [pc, #640]	; (8002fcc <select_mode+0x1484>)
 8002d4c:	78db      	ldrb	r3, [r3, #3]
 8002d4e:	f083 0301 	eor.w	r3, r3, #1
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d073      	beq.n	8002e40 <select_mode+0x12f8>
 8002d58:	4b9c      	ldr	r3, [pc, #624]	; (8002fcc <select_mode+0x1484>)
 8002d5a:	791b      	ldrb	r3, [r3, #4]
 8002d5c:	f083 0301 	eor.w	r3, r3, #1
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d06c      	beq.n	8002e40 <select_mode+0x12f8>
 8002d66:	4b99      	ldr	r3, [pc, #612]	; (8002fcc <select_mode+0x1484>)
 8002d68:	795b      	ldrb	r3, [r3, #5]
 8002d6a:	f083 0301 	eor.w	r3, r3, #1
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d065      	beq.n	8002e40 <select_mode+0x12f8>
			        	  r = true;
 8002d74:	4b93      	ldr	r3, [pc, #588]	; (8002fc4 <select_mode+0x147c>)
 8002d76:	2201      	movs	r2, #1
 8002d78:	701a      	strb	r2, [r3, #0]
			          	  sen_diff_r = (cali_sen_val[2]-cali_sen_val[1])-4740;
 8002d7a:	4b90      	ldr	r3, [pc, #576]	; (8002fbc <select_mode+0x1474>)
 8002d7c:	689a      	ldr	r2, [r3, #8]
 8002d7e:	4b8f      	ldr	r3, [pc, #572]	; (8002fbc <select_mode+0x1474>)
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	f5a3 5394 	sub.w	r3, r3, #4736	; 0x1280
 8002d88:	3b04      	subs	r3, #4
 8002d8a:	4a91      	ldr	r2, [pc, #580]	; (8002fd0 <select_mode+0x1488>)
 8002d8c:	6013      	str	r3, [r2, #0]
			        	  integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8002d8e:	4b91      	ldr	r3, [pc, #580]	; (8002fd4 <select_mode+0x148c>)
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002d94:	4413      	add	r3, r2
 8002d96:	4a90      	ldr	r2, [pc, #576]	; (8002fd8 <select_mode+0x1490>)
 8002d98:	6812      	ldr	r2, [r2, #0]
 8002d9a:	fb02 f303 	mul.w	r3, r2, r3
 8002d9e:	0fda      	lsrs	r2, r3, #31
 8002da0:	4413      	add	r3, r2
 8002da2:	105b      	asrs	r3, r3, #1
 8002da4:	ee07 3a90 	vmov	s15, r3
 8002da8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002dac:	4b8b      	ldr	r3, [pc, #556]	; (8002fdc <select_mode+0x1494>)
 8002dae:	edd3 7a00 	vldr	s15, [r3]
 8002db2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002db6:	4b8a      	ldr	r3, [pc, #552]	; (8002fe0 <select_mode+0x1498>)
 8002db8:	edd3 7a00 	vldr	s15, [r3]
 8002dbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dc0:	4b86      	ldr	r3, [pc, #536]	; (8002fdc <select_mode+0x1494>)
 8002dc2:	edc3 7a00 	vstr	s15, [r3]
			        	  d = (sen_diff_r - pre_sen_diff_r)/ pre_id_cnt;
 8002dc6:	4b82      	ldr	r3, [pc, #520]	; (8002fd0 <select_mode+0x1488>)
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002dcc:	1ad2      	subs	r2, r2, r3
 8002dce:	4b82      	ldr	r3, [pc, #520]	; (8002fd8 <select_mode+0x1490>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	fb92 f3f3 	sdiv	r3, r2, r3
 8002dd6:	ee07 3a90 	vmov	s15, r3
 8002dda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002dde:	4b81      	ldr	r3, [pc, #516]	; (8002fe4 <select_mode+0x149c>)
 8002de0:	edc3 7a00 	vstr	s15, [r3]
			        	  contorol_r = (sen_diff_r*kp) + (d*kd) + (integral);
 8002de4:	4b7a      	ldr	r3, [pc, #488]	; (8002fd0 <select_mode+0x1488>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	ee07 3a90 	vmov	s15, r3
 8002dec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002df0:	4b7d      	ldr	r3, [pc, #500]	; (8002fe8 <select_mode+0x14a0>)
 8002df2:	edd3 7a00 	vldr	s15, [r3]
 8002df6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002dfa:	4b7a      	ldr	r3, [pc, #488]	; (8002fe4 <select_mode+0x149c>)
 8002dfc:	edd3 6a00 	vldr	s13, [r3]
 8002e00:	4b7a      	ldr	r3, [pc, #488]	; (8002fec <select_mode+0x14a4>)
 8002e02:	edd3 7a00 	vldr	s15, [r3]
 8002e06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e0e:	4b73      	ldr	r3, [pc, #460]	; (8002fdc <select_mode+0x1494>)
 8002e10:	edd3 7a00 	vldr	s15, [r3]
 8002e14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e1c:	ee17 2a90 	vmov	r2, s15
 8002e20:	4b73      	ldr	r3, [pc, #460]	; (8002ff0 <select_mode+0x14a8>)
 8002e22:	601a      	str	r2, [r3, #0]
			        	  target_spd_r = target_spd+contorol_r;
 8002e24:	4b73      	ldr	r3, [pc, #460]	; (8002ff4 <select_mode+0x14ac>)
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	4b71      	ldr	r3, [pc, #452]	; (8002ff0 <select_mode+0x14a8>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4413      	add	r3, r2
 8002e2e:	4a72      	ldr	r2, [pc, #456]	; (8002ff8 <select_mode+0x14b0>)
 8002e30:	6013      	str	r3, [r2, #0]
			        	  target_spd_l = target_spd-contorol_r;
 8002e32:	4b70      	ldr	r3, [pc, #448]	; (8002ff4 <select_mode+0x14ac>)
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	4b6e      	ldr	r3, [pc, #440]	; (8002ff0 <select_mode+0x14a8>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	4a6f      	ldr	r2, [pc, #444]	; (8002ffc <select_mode+0x14b4>)
 8002e3e:	6013      	str	r3, [r2, #0]
		          if((cali_sen_val[3] <= cali_sen_val[5]) && (cali_sen_val[3] <= cali_sen_val[4]) && (sen_out_flag == false) && (r == false)){
 8002e40:	4b5e      	ldr	r3, [pc, #376]	; (8002fbc <select_mode+0x1474>)
 8002e42:	68da      	ldr	r2, [r3, #12]
 8002e44:	4b5d      	ldr	r3, [pc, #372]	; (8002fbc <select_mode+0x1474>)
 8002e46:	695b      	ldr	r3, [r3, #20]
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	dc78      	bgt.n	8002f3e <select_mode+0x13f6>
 8002e4c:	4b5b      	ldr	r3, [pc, #364]	; (8002fbc <select_mode+0x1474>)
 8002e4e:	68da      	ldr	r2, [r3, #12]
 8002e50:	4b5a      	ldr	r3, [pc, #360]	; (8002fbc <select_mode+0x1474>)
 8002e52:	691b      	ldr	r3, [r3, #16]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	dc72      	bgt.n	8002f3e <select_mode+0x13f6>
 8002e58:	4b59      	ldr	r3, [pc, #356]	; (8002fc0 <select_mode+0x1478>)
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	f083 0301 	eor.w	r3, r3, #1
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d06b      	beq.n	8002f3e <select_mode+0x13f6>
 8002e66:	4b57      	ldr	r3, [pc, #348]	; (8002fc4 <select_mode+0x147c>)
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	f083 0301 	eor.w	r3, r3, #1
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d064      	beq.n	8002f3e <select_mode+0x13f6>
		        	  l = false;
 8002e74:	4b54      	ldr	r3, [pc, #336]	; (8002fc8 <select_mode+0x1480>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	701a      	strb	r2, [r3, #0]
		              sen_diff_l=(cali_sen_val[5]-cali_sen_val[4])+900;
 8002e7a:	4b50      	ldr	r3, [pc, #320]	; (8002fbc <select_mode+0x1474>)
 8002e7c:	695a      	ldr	r2, [r3, #20]
 8002e7e:	4b4f      	ldr	r3, [pc, #316]	; (8002fbc <select_mode+0x1474>)
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	f503 7361 	add.w	r3, r3, #900	; 0x384
 8002e88:	4a52      	ldr	r2, [pc, #328]	; (8002fd4 <select_mode+0x148c>)
 8002e8a:	6013      	str	r3, [r2, #0]
		              integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8002e8c:	4b51      	ldr	r3, [pc, #324]	; (8002fd4 <select_mode+0x148c>)
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002e92:	4413      	add	r3, r2
 8002e94:	4a50      	ldr	r2, [pc, #320]	; (8002fd8 <select_mode+0x1490>)
 8002e96:	6812      	ldr	r2, [r2, #0]
 8002e98:	fb02 f303 	mul.w	r3, r2, r3
 8002e9c:	0fda      	lsrs	r2, r3, #31
 8002e9e:	4413      	add	r3, r2
 8002ea0:	105b      	asrs	r3, r3, #1
 8002ea2:	ee07 3a90 	vmov	s15, r3
 8002ea6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002eaa:	4b4c      	ldr	r3, [pc, #304]	; (8002fdc <select_mode+0x1494>)
 8002eac:	edd3 7a00 	vldr	s15, [r3]
 8002eb0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002eb4:	4b4a      	ldr	r3, [pc, #296]	; (8002fe0 <select_mode+0x1498>)
 8002eb6:	edd3 7a00 	vldr	s15, [r3]
 8002eba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ebe:	4b47      	ldr	r3, [pc, #284]	; (8002fdc <select_mode+0x1494>)
 8002ec0:	edc3 7a00 	vstr	s15, [r3]
		              d = (sen_diff_l - pre_sen_diff_l)/ pre_id_cnt;
 8002ec4:	4b43      	ldr	r3, [pc, #268]	; (8002fd4 <select_mode+0x148c>)
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002eca:	1ad2      	subs	r2, r2, r3
 8002ecc:	4b42      	ldr	r3, [pc, #264]	; (8002fd8 <select_mode+0x1490>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	fb92 f3f3 	sdiv	r3, r2, r3
 8002ed4:	ee07 3a90 	vmov	s15, r3
 8002ed8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002edc:	4b41      	ldr	r3, [pc, #260]	; (8002fe4 <select_mode+0x149c>)
 8002ede:	edc3 7a00 	vstr	s15, [r3]
		              contorol_l = (sen_diff_l*kp) + (d*kd) + (integral);
 8002ee2:	4b3c      	ldr	r3, [pc, #240]	; (8002fd4 <select_mode+0x148c>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	ee07 3a90 	vmov	s15, r3
 8002eea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002eee:	4b3e      	ldr	r3, [pc, #248]	; (8002fe8 <select_mode+0x14a0>)
 8002ef0:	edd3 7a00 	vldr	s15, [r3]
 8002ef4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ef8:	4b3a      	ldr	r3, [pc, #232]	; (8002fe4 <select_mode+0x149c>)
 8002efa:	edd3 6a00 	vldr	s13, [r3]
 8002efe:	4b3b      	ldr	r3, [pc, #236]	; (8002fec <select_mode+0x14a4>)
 8002f00:	edd3 7a00 	vldr	s15, [r3]
 8002f04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f08:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f0c:	4b33      	ldr	r3, [pc, #204]	; (8002fdc <select_mode+0x1494>)
 8002f0e:	edd3 7a00 	vldr	s15, [r3]
 8002f12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f1a:	ee17 2a90 	vmov	r2, s15
 8002f1e:	4b38      	ldr	r3, [pc, #224]	; (8003000 <select_mode+0x14b8>)
 8002f20:	601a      	str	r2, [r3, #0]
		              target_spd_r = target_spd+contorol_l;
 8002f22:	4b34      	ldr	r3, [pc, #208]	; (8002ff4 <select_mode+0x14ac>)
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	4b36      	ldr	r3, [pc, #216]	; (8003000 <select_mode+0x14b8>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4413      	add	r3, r2
 8002f2c:	4a32      	ldr	r2, [pc, #200]	; (8002ff8 <select_mode+0x14b0>)
 8002f2e:	6013      	str	r3, [r2, #0]
		              target_spd_l = target_spd-contorol_l;
 8002f30:	4b30      	ldr	r3, [pc, #192]	; (8002ff4 <select_mode+0x14ac>)
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	4b32      	ldr	r3, [pc, #200]	; (8003000 <select_mode+0x14b8>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	4a30      	ldr	r2, [pc, #192]	; (8002ffc <select_mode+0x14b4>)
 8002f3c:	6013      	str	r3, [r2, #0]
		          if((cali_sen_val[4] < cali_sen_val[6]) && (cali_sen_val[4] <= cali_sen_val[5]) && (sen_out_flag == false) && (r == false)){
 8002f3e:	4b1f      	ldr	r3, [pc, #124]	; (8002fbc <select_mode+0x1474>)
 8002f40:	691a      	ldr	r2, [r3, #16]
 8002f42:	4b1e      	ldr	r3, [pc, #120]	; (8002fbc <select_mode+0x1474>)
 8002f44:	699b      	ldr	r3, [r3, #24]
 8002f46:	429a      	cmp	r2, r3
 8002f48:	f280 80a1 	bge.w	800308e <select_mode+0x1546>
 8002f4c:	4b1b      	ldr	r3, [pc, #108]	; (8002fbc <select_mode+0x1474>)
 8002f4e:	691a      	ldr	r2, [r3, #16]
 8002f50:	4b1a      	ldr	r3, [pc, #104]	; (8002fbc <select_mode+0x1474>)
 8002f52:	695b      	ldr	r3, [r3, #20]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	f300 809a 	bgt.w	800308e <select_mode+0x1546>
 8002f5a:	4b19      	ldr	r3, [pc, #100]	; (8002fc0 <select_mode+0x1478>)
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	f083 0301 	eor.w	r3, r3, #1
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	f000 8092 	beq.w	800308e <select_mode+0x1546>
 8002f6a:	4b16      	ldr	r3, [pc, #88]	; (8002fc4 <select_mode+0x147c>)
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	f083 0301 	eor.w	r3, r3, #1
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	f000 808a 	beq.w	800308e <select_mode+0x1546>
		        	  l = true;
 8002f7a:	4b13      	ldr	r3, [pc, #76]	; (8002fc8 <select_mode+0x1480>)
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	701a      	strb	r2, [r3, #0]
		              sen_diff_l=(cali_sen_val[6]-cali_sen_val[5])+2810;
 8002f80:	4b0e      	ldr	r3, [pc, #56]	; (8002fbc <select_mode+0x1474>)
 8002f82:	699a      	ldr	r2, [r3, #24]
 8002f84:	4b0d      	ldr	r3, [pc, #52]	; (8002fbc <select_mode+0x1474>)
 8002f86:	695b      	ldr	r3, [r3, #20]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	f603 23fa 	addw	r3, r3, #2810	; 0xafa
 8002f8e:	4a11      	ldr	r2, [pc, #68]	; (8002fd4 <select_mode+0x148c>)
 8002f90:	6013      	str	r3, [r2, #0]
		              integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8002f92:	4b10      	ldr	r3, [pc, #64]	; (8002fd4 <select_mode+0x148c>)
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f98:	4413      	add	r3, r2
 8002f9a:	4a0f      	ldr	r2, [pc, #60]	; (8002fd8 <select_mode+0x1490>)
 8002f9c:	6812      	ldr	r2, [r2, #0]
 8002f9e:	fb02 f303 	mul.w	r3, r2, r3
 8002fa2:	0fda      	lsrs	r2, r3, #31
 8002fa4:	4413      	add	r3, r2
 8002fa6:	105b      	asrs	r3, r3, #1
 8002fa8:	ee07 3a90 	vmov	s15, r3
 8002fac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002fb0:	4b0a      	ldr	r3, [pc, #40]	; (8002fdc <select_mode+0x1494>)
 8002fb2:	edd3 7a00 	vldr	s15, [r3]
 8002fb6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fba:	e023      	b.n	8003004 <select_mode+0x14bc>
 8002fbc:	20000260 	.word	0x20000260
 8002fc0:	20000302 	.word	0x20000302
 8002fc4:	20000304 	.word	0x20000304
 8002fc8:	20000303 	.word	0x20000303
 8002fcc:	20000308 	.word	0x20000308
 8002fd0:	200002c8 	.word	0x200002c8
 8002fd4:	200002cc 	.word	0x200002cc
 8002fd8:	200002d8 	.word	0x200002d8
 8002fdc:	200002e8 	.word	0x200002e8
 8002fe0:	200002f8 	.word	0x200002f8
 8002fe4:	200002ec 	.word	0x200002ec
 8002fe8:	200002f0 	.word	0x200002f0
 8002fec:	200002f4 	.word	0x200002f4
 8002ff0:	200002e4 	.word	0x200002e4
 8002ff4:	200002c4 	.word	0x200002c4
 8002ff8:	200002bc 	.word	0x200002bc
 8002ffc:	200002c0 	.word	0x200002c0
 8003000:	200002e0 	.word	0x200002e0
 8003004:	4ba6      	ldr	r3, [pc, #664]	; (80032a0 <select_mode+0x1758>)
 8003006:	edd3 7a00 	vldr	s15, [r3]
 800300a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800300e:	4ba5      	ldr	r3, [pc, #660]	; (80032a4 <select_mode+0x175c>)
 8003010:	edc3 7a00 	vstr	s15, [r3]
		              d = (sen_diff_l - pre_sen_diff_l)/ pre_id_cnt;
 8003014:	4ba4      	ldr	r3, [pc, #656]	; (80032a8 <select_mode+0x1760>)
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800301a:	1ad2      	subs	r2, r2, r3
 800301c:	4ba3      	ldr	r3, [pc, #652]	; (80032ac <select_mode+0x1764>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	fb92 f3f3 	sdiv	r3, r2, r3
 8003024:	ee07 3a90 	vmov	s15, r3
 8003028:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800302c:	4ba0      	ldr	r3, [pc, #640]	; (80032b0 <select_mode+0x1768>)
 800302e:	edc3 7a00 	vstr	s15, [r3]
		              contorol_l = (sen_diff_l*kp) + (d*kd) + (integral);
 8003032:	4b9d      	ldr	r3, [pc, #628]	; (80032a8 <select_mode+0x1760>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	ee07 3a90 	vmov	s15, r3
 800303a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800303e:	4b9d      	ldr	r3, [pc, #628]	; (80032b4 <select_mode+0x176c>)
 8003040:	edd3 7a00 	vldr	s15, [r3]
 8003044:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003048:	4b99      	ldr	r3, [pc, #612]	; (80032b0 <select_mode+0x1768>)
 800304a:	edd3 6a00 	vldr	s13, [r3]
 800304e:	4b9a      	ldr	r3, [pc, #616]	; (80032b8 <select_mode+0x1770>)
 8003050:	edd3 7a00 	vldr	s15, [r3]
 8003054:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003058:	ee37 7a27 	vadd.f32	s14, s14, s15
 800305c:	4b91      	ldr	r3, [pc, #580]	; (80032a4 <select_mode+0x175c>)
 800305e:	edd3 7a00 	vldr	s15, [r3]
 8003062:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003066:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800306a:	ee17 2a90 	vmov	r2, s15
 800306e:	4b93      	ldr	r3, [pc, #588]	; (80032bc <select_mode+0x1774>)
 8003070:	601a      	str	r2, [r3, #0]
		              target_spd_r = target_spd+contorol_l;
 8003072:	4b93      	ldr	r3, [pc, #588]	; (80032c0 <select_mode+0x1778>)
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	4b91      	ldr	r3, [pc, #580]	; (80032bc <select_mode+0x1774>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4413      	add	r3, r2
 800307c:	4a91      	ldr	r2, [pc, #580]	; (80032c4 <select_mode+0x177c>)
 800307e:	6013      	str	r3, [r2, #0]
		              target_spd_l = target_spd-contorol_l;
 8003080:	4b8f      	ldr	r3, [pc, #572]	; (80032c0 <select_mode+0x1778>)
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	4b8d      	ldr	r3, [pc, #564]	; (80032bc <select_mode+0x1774>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	4a8f      	ldr	r2, [pc, #572]	; (80032c8 <select_mode+0x1780>)
 800308c:	6013      	str	r3, [r2, #0]
		          if((cali_sen_val[5] < cali_sen_val[7]) && (cali_sen_val[5] <= cali_sen_val[6]) && (sen_out_flag == false) && (l == true) && (r == false)){
 800308e:	4b8f      	ldr	r3, [pc, #572]	; (80032cc <select_mode+0x1784>)
 8003090:	695a      	ldr	r2, [r3, #20]
 8003092:	4b8e      	ldr	r3, [pc, #568]	; (80032cc <select_mode+0x1784>)
 8003094:	69db      	ldr	r3, [r3, #28]
 8003096:	429a      	cmp	r2, r3
 8003098:	f280 8096 	bge.w	80031c8 <select_mode+0x1680>
 800309c:	4b8b      	ldr	r3, [pc, #556]	; (80032cc <select_mode+0x1784>)
 800309e:	695a      	ldr	r2, [r3, #20]
 80030a0:	4b8a      	ldr	r3, [pc, #552]	; (80032cc <select_mode+0x1784>)
 80030a2:	699b      	ldr	r3, [r3, #24]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	f300 808f 	bgt.w	80031c8 <select_mode+0x1680>
 80030aa:	4b89      	ldr	r3, [pc, #548]	; (80032d0 <select_mode+0x1788>)
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	f083 0301 	eor.w	r3, r3, #1
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f000 8087 	beq.w	80031c8 <select_mode+0x1680>
 80030ba:	4b86      	ldr	r3, [pc, #536]	; (80032d4 <select_mode+0x178c>)
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	f000 8082 	beq.w	80031c8 <select_mode+0x1680>
 80030c4:	4b84      	ldr	r3, [pc, #528]	; (80032d8 <select_mode+0x1790>)
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	f083 0301 	eor.w	r3, r3, #1
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d07a      	beq.n	80031c8 <select_mode+0x1680>
		        	  if(line_val[3] == false && line_val[4] == false && line_val[5] == false){
 80030d2:	4b82      	ldr	r3, [pc, #520]	; (80032dc <select_mode+0x1794>)
 80030d4:	78db      	ldrb	r3, [r3, #3]
 80030d6:	f083 0301 	eor.w	r3, r3, #1
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d073      	beq.n	80031c8 <select_mode+0x1680>
 80030e0:	4b7e      	ldr	r3, [pc, #504]	; (80032dc <select_mode+0x1794>)
 80030e2:	791b      	ldrb	r3, [r3, #4]
 80030e4:	f083 0301 	eor.w	r3, r3, #1
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d06c      	beq.n	80031c8 <select_mode+0x1680>
 80030ee:	4b7b      	ldr	r3, [pc, #492]	; (80032dc <select_mode+0x1794>)
 80030f0:	795b      	ldrb	r3, [r3, #5]
 80030f2:	f083 0301 	eor.w	r3, r3, #1
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d065      	beq.n	80031c8 <select_mode+0x1680>
			        	  l = true;
 80030fc:	4b75      	ldr	r3, [pc, #468]	; (80032d4 <select_mode+0x178c>)
 80030fe:	2201      	movs	r2, #1
 8003100:	701a      	strb	r2, [r3, #0]
			        	  sen_diff_l=(cali_sen_val[7]-cali_sen_val[6])+4740;
 8003102:	4b72      	ldr	r3, [pc, #456]	; (80032cc <select_mode+0x1784>)
 8003104:	69da      	ldr	r2, [r3, #28]
 8003106:	4b71      	ldr	r3, [pc, #452]	; (80032cc <select_mode+0x1784>)
 8003108:	699b      	ldr	r3, [r3, #24]
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	f503 5394 	add.w	r3, r3, #4736	; 0x1280
 8003110:	3304      	adds	r3, #4
 8003112:	4a65      	ldr	r2, [pc, #404]	; (80032a8 <select_mode+0x1760>)
 8003114:	6013      	str	r3, [r2, #0]
			              integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8003116:	4b64      	ldr	r3, [pc, #400]	; (80032a8 <select_mode+0x1760>)
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800311c:	4413      	add	r3, r2
 800311e:	4a63      	ldr	r2, [pc, #396]	; (80032ac <select_mode+0x1764>)
 8003120:	6812      	ldr	r2, [r2, #0]
 8003122:	fb02 f303 	mul.w	r3, r2, r3
 8003126:	0fda      	lsrs	r2, r3, #31
 8003128:	4413      	add	r3, r2
 800312a:	105b      	asrs	r3, r3, #1
 800312c:	ee07 3a90 	vmov	s15, r3
 8003130:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003134:	4b5b      	ldr	r3, [pc, #364]	; (80032a4 <select_mode+0x175c>)
 8003136:	edd3 7a00 	vldr	s15, [r3]
 800313a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800313e:	4b58      	ldr	r3, [pc, #352]	; (80032a0 <select_mode+0x1758>)
 8003140:	edd3 7a00 	vldr	s15, [r3]
 8003144:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003148:	4b56      	ldr	r3, [pc, #344]	; (80032a4 <select_mode+0x175c>)
 800314a:	edc3 7a00 	vstr	s15, [r3]
			              d = (sen_diff_l - pre_sen_diff_l)/ pre_id_cnt;
 800314e:	4b56      	ldr	r3, [pc, #344]	; (80032a8 <select_mode+0x1760>)
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003154:	1ad2      	subs	r2, r2, r3
 8003156:	4b55      	ldr	r3, [pc, #340]	; (80032ac <select_mode+0x1764>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	fb92 f3f3 	sdiv	r3, r2, r3
 800315e:	ee07 3a90 	vmov	s15, r3
 8003162:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003166:	4b52      	ldr	r3, [pc, #328]	; (80032b0 <select_mode+0x1768>)
 8003168:	edc3 7a00 	vstr	s15, [r3]
			              contorol_l = (sen_diff_l*kp) + (d*kd) + (integral);
 800316c:	4b4e      	ldr	r3, [pc, #312]	; (80032a8 <select_mode+0x1760>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	ee07 3a90 	vmov	s15, r3
 8003174:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003178:	4b4e      	ldr	r3, [pc, #312]	; (80032b4 <select_mode+0x176c>)
 800317a:	edd3 7a00 	vldr	s15, [r3]
 800317e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003182:	4b4b      	ldr	r3, [pc, #300]	; (80032b0 <select_mode+0x1768>)
 8003184:	edd3 6a00 	vldr	s13, [r3]
 8003188:	4b4b      	ldr	r3, [pc, #300]	; (80032b8 <select_mode+0x1770>)
 800318a:	edd3 7a00 	vldr	s15, [r3]
 800318e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003192:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003196:	4b43      	ldr	r3, [pc, #268]	; (80032a4 <select_mode+0x175c>)
 8003198:	edd3 7a00 	vldr	s15, [r3]
 800319c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031a4:	ee17 2a90 	vmov	r2, s15
 80031a8:	4b44      	ldr	r3, [pc, #272]	; (80032bc <select_mode+0x1774>)
 80031aa:	601a      	str	r2, [r3, #0]
			              target_spd_r = target_spd+contorol_l;
 80031ac:	4b44      	ldr	r3, [pc, #272]	; (80032c0 <select_mode+0x1778>)
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	4b42      	ldr	r3, [pc, #264]	; (80032bc <select_mode+0x1774>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4413      	add	r3, r2
 80031b6:	4a43      	ldr	r2, [pc, #268]	; (80032c4 <select_mode+0x177c>)
 80031b8:	6013      	str	r3, [r2, #0]
			              target_spd_l = target_spd-contorol_l;
 80031ba:	4b41      	ldr	r3, [pc, #260]	; (80032c0 <select_mode+0x1778>)
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	4b3f      	ldr	r3, [pc, #252]	; (80032bc <select_mode+0x1774>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	4a40      	ldr	r2, [pc, #256]	; (80032c8 <select_mode+0x1780>)
 80031c6:	6013      	str	r3, [r2, #0]
		          LCD_dec_out( 2, 1, target_spd_l, 4 );         // [^Fx\
 80031c8:	4b3f      	ldr	r3, [pc, #252]	; (80032c8 <select_mode+0x1780>)
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	2304      	movs	r3, #4
 80031ce:	2101      	movs	r1, #1
 80031d0:	2002      	movs	r0, #2
 80031d2:	f7fe f94d 	bl	8001470 <LCD_dec_out>
		          LCD_dec_out( 2, 12, target_spd_r, 4 );        // [^EFx\
 80031d6:	4b3b      	ldr	r3, [pc, #236]	; (80032c4 <select_mode+0x177c>)
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	2304      	movs	r3, #4
 80031dc:	210c      	movs	r1, #12
 80031de:	2002      	movs	r0, #2
 80031e0:	f7fe f946 	bl	8001470 <LCD_dec_out>
		          if(line_val[3] == false && line_val[4] == false && line_val[5] == false){
 80031e4:	4b3d      	ldr	r3, [pc, #244]	; (80032dc <select_mode+0x1794>)
 80031e6:	78db      	ldrb	r3, [r3, #3]
 80031e8:	f083 0301 	eor.w	r3, r3, #1
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d02a      	beq.n	8003248 <select_mode+0x1700>
 80031f2:	4b3a      	ldr	r3, [pc, #232]	; (80032dc <select_mode+0x1794>)
 80031f4:	791b      	ldrb	r3, [r3, #4]
 80031f6:	f083 0301 	eor.w	r3, r3, #1
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d023      	beq.n	8003248 <select_mode+0x1700>
 8003200:	4b36      	ldr	r3, [pc, #216]	; (80032dc <select_mode+0x1794>)
 8003202:	795b      	ldrb	r3, [r3, #5]
 8003204:	f083 0301 	eor.w	r3, r3, #1
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d01c      	beq.n	8003248 <select_mode+0x1700>
		        	  if(line_val[1] == false && line_val[2] == false && line_val[6] == false && line_val[7] == false){
 800320e:	4b33      	ldr	r3, [pc, #204]	; (80032dc <select_mode+0x1794>)
 8003210:	785b      	ldrb	r3, [r3, #1]
 8003212:	f083 0301 	eor.w	r3, r3, #1
 8003216:	b2db      	uxtb	r3, r3
 8003218:	2b00      	cmp	r3, #0
 800321a:	d015      	beq.n	8003248 <select_mode+0x1700>
 800321c:	4b2f      	ldr	r3, [pc, #188]	; (80032dc <select_mode+0x1794>)
 800321e:	789b      	ldrb	r3, [r3, #2]
 8003220:	f083 0301 	eor.w	r3, r3, #1
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	d00e      	beq.n	8003248 <select_mode+0x1700>
 800322a:	4b2c      	ldr	r3, [pc, #176]	; (80032dc <select_mode+0x1794>)
 800322c:	799b      	ldrb	r3, [r3, #6]
 800322e:	f083 0301 	eor.w	r3, r3, #1
 8003232:	b2db      	uxtb	r3, r3
 8003234:	2b00      	cmp	r3, #0
 8003236:	d007      	beq.n	8003248 <select_mode+0x1700>
 8003238:	4b28      	ldr	r3, [pc, #160]	; (80032dc <select_mode+0x1794>)
 800323a:	79db      	ldrb	r3, [r3, #7]
 800323c:	f083 0301 	eor.w	r3, r3, #1
 8003240:	b2db      	uxtb	r3, r3
 8003242:	2b00      	cmp	r3, #0
 8003244:	f040 808b 	bne.w	800335e <select_mode+0x1816>
		          if(line_val[3] == true && line_val[4] == true && line_val[5] == true)
 8003248:	4b24      	ldr	r3, [pc, #144]	; (80032dc <select_mode+0x1794>)
 800324a:	78db      	ldrb	r3, [r3, #3]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d00a      	beq.n	8003266 <select_mode+0x171e>
 8003250:	4b22      	ldr	r3, [pc, #136]	; (80032dc <select_mode+0x1794>)
 8003252:	791b      	ldrb	r3, [r3, #4]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d006      	beq.n	8003266 <select_mode+0x171e>
 8003258:	4b20      	ldr	r3, [pc, #128]	; (80032dc <select_mode+0x1794>)
 800325a:	795b      	ldrb	r3, [r3, #5]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d002      	beq.n	8003266 <select_mode+0x171e>
		              cross_flg=true;
 8003260:	4b1f      	ldr	r3, [pc, #124]	; (80032e0 <select_mode+0x1798>)
 8003262:	2201      	movs	r2, #1
 8003264:	701a      	strb	r2, [r3, #0]
		          if(f==false && cali_sen_val[1] > 350){
 8003266:	4b1f      	ldr	r3, [pc, #124]	; (80032e4 <select_mode+0x179c>)
 8003268:	781b      	ldrb	r3, [r3, #0]
 800326a:	f083 0301 	eor.w	r3, r3, #1
 800326e:	b2db      	uxtb	r3, r3
 8003270:	2b00      	cmp	r3, #0
 8003272:	d00a      	beq.n	800328a <select_mode+0x1742>
 8003274:	4b15      	ldr	r3, [pc, #84]	; (80032cc <select_mode+0x1784>)
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 800327c:	dd05      	ble.n	800328a <select_mode+0x1742>
		              cross_flg=true;
 800327e:	4b18      	ldr	r3, [pc, #96]	; (80032e0 <select_mode+0x1798>)
 8003280:	2201      	movs	r2, #1
 8003282:	701a      	strb	r2, [r3, #0]
		              f=true;
 8003284:	4b17      	ldr	r3, [pc, #92]	; (80032e4 <select_mode+0x179c>)
 8003286:	2201      	movs	r2, #1
 8003288:	701a      	strb	r2, [r3, #0]
		          if(cross_cnt > 1900){
 800328a:	4b17      	ldr	r3, [pc, #92]	; (80032e8 <select_mode+0x17a0>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f240 726c 	movw	r2, #1900	; 0x76c
 8003292:	4293      	cmp	r3, r2
 8003294:	dd30      	ble.n	80032f8 <select_mode+0x17b0>
		              cross_flg=false;
 8003296:	4b12      	ldr	r3, [pc, #72]	; (80032e0 <select_mode+0x1798>)
 8003298:	2200      	movs	r2, #0
 800329a:	701a      	strb	r2, [r3, #0]
 800329c:	e026      	b.n	80032ec <select_mode+0x17a4>
 800329e:	bf00      	nop
 80032a0:	200002f8 	.word	0x200002f8
 80032a4:	200002e8 	.word	0x200002e8
 80032a8:	200002cc 	.word	0x200002cc
 80032ac:	200002d8 	.word	0x200002d8
 80032b0:	200002ec 	.word	0x200002ec
 80032b4:	200002f0 	.word	0x200002f0
 80032b8:	200002f4 	.word	0x200002f4
 80032bc:	200002e0 	.word	0x200002e0
 80032c0:	200002c4 	.word	0x200002c4
 80032c4:	200002bc 	.word	0x200002bc
 80032c8:	200002c0 	.word	0x200002c0
 80032cc:	20000260 	.word	0x20000260
 80032d0:	20000302 	.word	0x20000302
 80032d4:	20000303 	.word	0x20000303
 80032d8:	20000304 	.word	0x20000304
 80032dc:	20000308 	.word	0x20000308
 80032e0:	200002fe 	.word	0x200002fe
 80032e4:	200002fc 	.word	0x200002fc
 80032e8:	200002d0 	.word	0x200002d0
		              MARKER_R_cnt=0;
 80032ec:	4b9e      	ldr	r3, [pc, #632]	; (8003568 <select_mode+0x1a20>)
 80032ee:	2200      	movs	r2, #0
 80032f0:	601a      	str	r2, [r3, #0]
		              cross_cnt=0;
 80032f2:	4b9e      	ldr	r3, [pc, #632]	; (800356c <select_mode+0x1a24>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	601a      	str	r2, [r3, #0]
		          if(cali_sen_val[1] > 350){
 80032f8:	4b9d      	ldr	r3, [pc, #628]	; (8003570 <select_mode+0x1a28>)
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8003300:	dc1e      	bgt.n	8003340 <select_mode+0x17f8>
		              if(15 < MARKER_R_cnt && MARKER_R_cnt < 80){
 8003302:	4b99      	ldr	r3, [pc, #612]	; (8003568 <select_mode+0x1a20>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	2b0f      	cmp	r3, #15
 8003308:	dd15      	ble.n	8003336 <select_mode+0x17ee>
 800330a:	4b97      	ldr	r3, [pc, #604]	; (8003568 <select_mode+0x1a20>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	2b4f      	cmp	r3, #79	; 0x4f
 8003310:	dc11      	bgt.n	8003336 <select_mode+0x17ee>
		                  MARKER_R_cnt=0;
 8003312:	4b95      	ldr	r3, [pc, #596]	; (8003568 <select_mode+0x1a20>)
 8003314:	2200      	movs	r2, #0
 8003316:	601a      	str	r2, [r3, #0]
		                  if(cross_flg == false && f==true){
 8003318:	4b96      	ldr	r3, [pc, #600]	; (8003574 <select_mode+0x1a2c>)
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	f083 0301 	eor.w	r3, r3, #1
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00b      	beq.n	800333e <select_mode+0x17f6>
 8003326:	4b94      	ldr	r3, [pc, #592]	; (8003578 <select_mode+0x1a30>)
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d007      	beq.n	800333e <select_mode+0x17f6>
		                      x=true;
 800332e:	4b93      	ldr	r3, [pc, #588]	; (800357c <select_mode+0x1a34>)
 8003330:	2201      	movs	r2, #1
 8003332:	701a      	strb	r2, [r3, #0]
		                      break;
 8003334:	e014      	b.n	8003360 <select_mode+0x1818>
		                  MARKER_R_cnt=0;
 8003336:	4b8c      	ldr	r3, [pc, #560]	; (8003568 <select_mode+0x1a20>)
 8003338:	2200      	movs	r2, #0
 800333a:	601a      	str	r2, [r3, #0]
 800333c:	e000      	b.n	8003340 <select_mode+0x17f8>
		                  if(cross_flg == false && f==true){
 800333e:	bf00      	nop
		          pre_sen_diff_l = sen_diff_l;
 8003340:	4b8f      	ldr	r3, [pc, #572]	; (8003580 <select_mode+0x1a38>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	663b      	str	r3, [r7, #96]	; 0x60
		          pre_sen_diff_r = sen_diff_r;
 8003346:	4b8f      	ldr	r3, [pc, #572]	; (8003584 <select_mode+0x1a3c>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	65fb      	str	r3, [r7, #92]	; 0x5c
		      }while( HAL_GPIO_ReadPin(SW_MID_GPIO_Port, SW_MID_Pin) == SW_OFF );	// SW_MID
 800334c:	2110      	movs	r1, #16
 800334e:	488e      	ldr	r0, [pc, #568]	; (8003588 <select_mode+0x1a40>)
 8003350:	f004 ff58 	bl	8008204 <HAL_GPIO_ReadPin>
 8003354:	4603      	mov	r3, r0
 8003356:	2b01      	cmp	r3, #1
 8003358:	f43f aaee 	beq.w	8002938 <select_mode+0xdf0>
 800335c:	e000      	b.n	8003360 <select_mode+0x1818>
		        		  break;
 800335e:	bf00      	nop
		      HAL_Delay( 200 );                              // `^Oh~
 8003360:	20c8      	movs	r0, #200	; 0xc8
 8003362:	f003 fb69 	bl	8006a38 <HAL_Delay>
		      while( x == true && target_spd_l <= 110 && target_spd_r <=110 )
 8003366:	e0db      	b.n	8003520 <select_mode+0x19d8>
		          if((cali_sen_val[5] < cali_sen_val[3]) && (cali_sen_val[5] < cali_sen_val[4])){
 8003368:	4b81      	ldr	r3, [pc, #516]	; (8003570 <select_mode+0x1a28>)
 800336a:	695a      	ldr	r2, [r3, #20]
 800336c:	4b80      	ldr	r3, [pc, #512]	; (8003570 <select_mode+0x1a28>)
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	429a      	cmp	r2, r3
 8003372:	da67      	bge.n	8003444 <select_mode+0x18fc>
 8003374:	4b7e      	ldr	r3, [pc, #504]	; (8003570 <select_mode+0x1a28>)
 8003376:	695a      	ldr	r2, [r3, #20]
 8003378:	4b7d      	ldr	r3, [pc, #500]	; (8003570 <select_mode+0x1a28>)
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	429a      	cmp	r2, r3
 800337e:	da61      	bge.n	8003444 <select_mode+0x18fc>
		        	  sen_diff_r   = (cali_sen_val[4]-cali_sen_val[3])-900;
 8003380:	4b7b      	ldr	r3, [pc, #492]	; (8003570 <select_mode+0x1a28>)
 8003382:	691a      	ldr	r2, [r3, #16]
 8003384:	4b7a      	ldr	r3, [pc, #488]	; (8003570 <select_mode+0x1a28>)
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	f5a3 7361 	sub.w	r3, r3, #900	; 0x384
 800338e:	4a7d      	ldr	r2, [pc, #500]	; (8003584 <select_mode+0x1a3c>)
 8003390:	6013      	str	r3, [r2, #0]
		              integral     = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8003392:	4b7b      	ldr	r3, [pc, #492]	; (8003580 <select_mode+0x1a38>)
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003398:	4413      	add	r3, r2
 800339a:	4a7c      	ldr	r2, [pc, #496]	; (800358c <select_mode+0x1a44>)
 800339c:	6812      	ldr	r2, [r2, #0]
 800339e:	fb02 f303 	mul.w	r3, r2, r3
 80033a2:	0fda      	lsrs	r2, r3, #31
 80033a4:	4413      	add	r3, r2
 80033a6:	105b      	asrs	r3, r3, #1
 80033a8:	ee07 3a90 	vmov	s15, r3
 80033ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80033b0:	4b77      	ldr	r3, [pc, #476]	; (8003590 <select_mode+0x1a48>)
 80033b2:	edd3 7a00 	vldr	s15, [r3]
 80033b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80033ba:	4b76      	ldr	r3, [pc, #472]	; (8003594 <select_mode+0x1a4c>)
 80033bc:	edd3 7a00 	vldr	s15, [r3]
 80033c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033c4:	4b72      	ldr	r3, [pc, #456]	; (8003590 <select_mode+0x1a48>)
 80033c6:	edc3 7a00 	vstr	s15, [r3]
		              d = (sen_diff_r - pre_sen_diff_r)/ pre_id_cnt;
 80033ca:	4b6e      	ldr	r3, [pc, #440]	; (8003584 <select_mode+0x1a3c>)
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033d0:	1ad2      	subs	r2, r2, r3
 80033d2:	4b6e      	ldr	r3, [pc, #440]	; (800358c <select_mode+0x1a44>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	fb92 f3f3 	sdiv	r3, r2, r3
 80033da:	ee07 3a90 	vmov	s15, r3
 80033de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033e2:	4b6d      	ldr	r3, [pc, #436]	; (8003598 <select_mode+0x1a50>)
 80033e4:	edc3 7a00 	vstr	s15, [r3]
		              contorol_r   = (sen_diff_r*kp) + (d*kd) + (integral);
 80033e8:	4b66      	ldr	r3, [pc, #408]	; (8003584 <select_mode+0x1a3c>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	ee07 3a90 	vmov	s15, r3
 80033f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80033f4:	4b69      	ldr	r3, [pc, #420]	; (800359c <select_mode+0x1a54>)
 80033f6:	edd3 7a00 	vldr	s15, [r3]
 80033fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033fe:	4b66      	ldr	r3, [pc, #408]	; (8003598 <select_mode+0x1a50>)
 8003400:	edd3 6a00 	vldr	s13, [r3]
 8003404:	4b66      	ldr	r3, [pc, #408]	; (80035a0 <select_mode+0x1a58>)
 8003406:	edd3 7a00 	vldr	s15, [r3]
 800340a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800340e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003412:	4b5f      	ldr	r3, [pc, #380]	; (8003590 <select_mode+0x1a48>)
 8003414:	edd3 7a00 	vldr	s15, [r3]
 8003418:	ee77 7a27 	vadd.f32	s15, s14, s15
 800341c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003420:	ee17 2a90 	vmov	r2, s15
 8003424:	4b5f      	ldr	r3, [pc, #380]	; (80035a4 <select_mode+0x1a5c>)
 8003426:	601a      	str	r2, [r3, #0]
		              target_spd_r = target_spd+contorol_r;
 8003428:	4b5f      	ldr	r3, [pc, #380]	; (80035a8 <select_mode+0x1a60>)
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	4b5d      	ldr	r3, [pc, #372]	; (80035a4 <select_mode+0x1a5c>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4413      	add	r3, r2
 8003432:	4a5e      	ldr	r2, [pc, #376]	; (80035ac <select_mode+0x1a64>)
 8003434:	6013      	str	r3, [r2, #0]
		              target_spd_l = target_spd-contorol_r;
 8003436:	4b5c      	ldr	r3, [pc, #368]	; (80035a8 <select_mode+0x1a60>)
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	4b5a      	ldr	r3, [pc, #360]	; (80035a4 <select_mode+0x1a5c>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	4a5b      	ldr	r2, [pc, #364]	; (80035b0 <select_mode+0x1a68>)
 8003442:	6013      	str	r3, [r2, #0]
		          if((cali_sen_val[3] < cali_sen_val[5]) && (cali_sen_val[3] < cali_sen_val[4])){
 8003444:	4b4a      	ldr	r3, [pc, #296]	; (8003570 <select_mode+0x1a28>)
 8003446:	68da      	ldr	r2, [r3, #12]
 8003448:	4b49      	ldr	r3, [pc, #292]	; (8003570 <select_mode+0x1a28>)
 800344a:	695b      	ldr	r3, [r3, #20]
 800344c:	429a      	cmp	r2, r3
 800344e:	da67      	bge.n	8003520 <select_mode+0x19d8>
 8003450:	4b47      	ldr	r3, [pc, #284]	; (8003570 <select_mode+0x1a28>)
 8003452:	68da      	ldr	r2, [r3, #12]
 8003454:	4b46      	ldr	r3, [pc, #280]	; (8003570 <select_mode+0x1a28>)
 8003456:	691b      	ldr	r3, [r3, #16]
 8003458:	429a      	cmp	r2, r3
 800345a:	da61      	bge.n	8003520 <select_mode+0x19d8>
		              sen_diff_l=(cali_sen_val[5]-cali_sen_val[4])+900;
 800345c:	4b44      	ldr	r3, [pc, #272]	; (8003570 <select_mode+0x1a28>)
 800345e:	695a      	ldr	r2, [r3, #20]
 8003460:	4b43      	ldr	r3, [pc, #268]	; (8003570 <select_mode+0x1a28>)
 8003462:	691b      	ldr	r3, [r3, #16]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	f503 7361 	add.w	r3, r3, #900	; 0x384
 800346a:	4a45      	ldr	r2, [pc, #276]	; (8003580 <select_mode+0x1a38>)
 800346c:	6013      	str	r3, [r2, #0]
		              integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 800346e:	4b44      	ldr	r3, [pc, #272]	; (8003580 <select_mode+0x1a38>)
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003474:	4413      	add	r3, r2
 8003476:	4a45      	ldr	r2, [pc, #276]	; (800358c <select_mode+0x1a44>)
 8003478:	6812      	ldr	r2, [r2, #0]
 800347a:	fb02 f303 	mul.w	r3, r2, r3
 800347e:	0fda      	lsrs	r2, r3, #31
 8003480:	4413      	add	r3, r2
 8003482:	105b      	asrs	r3, r3, #1
 8003484:	ee07 3a90 	vmov	s15, r3
 8003488:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800348c:	4b40      	ldr	r3, [pc, #256]	; (8003590 <select_mode+0x1a48>)
 800348e:	edd3 7a00 	vldr	s15, [r3]
 8003492:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003496:	4b3f      	ldr	r3, [pc, #252]	; (8003594 <select_mode+0x1a4c>)
 8003498:	edd3 7a00 	vldr	s15, [r3]
 800349c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034a0:	4b3b      	ldr	r3, [pc, #236]	; (8003590 <select_mode+0x1a48>)
 80034a2:	edc3 7a00 	vstr	s15, [r3]
		              d = (sen_diff_l - pre_sen_diff_l)/ pre_id_cnt;
 80034a6:	4b36      	ldr	r3, [pc, #216]	; (8003580 <select_mode+0x1a38>)
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80034ac:	1ad2      	subs	r2, r2, r3
 80034ae:	4b37      	ldr	r3, [pc, #220]	; (800358c <select_mode+0x1a44>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	fb92 f3f3 	sdiv	r3, r2, r3
 80034b6:	ee07 3a90 	vmov	s15, r3
 80034ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034be:	4b36      	ldr	r3, [pc, #216]	; (8003598 <select_mode+0x1a50>)
 80034c0:	edc3 7a00 	vstr	s15, [r3]
		              contorol_l = (sen_diff_l*kp) + (d*kd) + (integral);
 80034c4:	4b2e      	ldr	r3, [pc, #184]	; (8003580 <select_mode+0x1a38>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	ee07 3a90 	vmov	s15, r3
 80034cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80034d0:	4b32      	ldr	r3, [pc, #200]	; (800359c <select_mode+0x1a54>)
 80034d2:	edd3 7a00 	vldr	s15, [r3]
 80034d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034da:	4b2f      	ldr	r3, [pc, #188]	; (8003598 <select_mode+0x1a50>)
 80034dc:	edd3 6a00 	vldr	s13, [r3]
 80034e0:	4b2f      	ldr	r3, [pc, #188]	; (80035a0 <select_mode+0x1a58>)
 80034e2:	edd3 7a00 	vldr	s15, [r3]
 80034e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034ee:	4b28      	ldr	r3, [pc, #160]	; (8003590 <select_mode+0x1a48>)
 80034f0:	edd3 7a00 	vldr	s15, [r3]
 80034f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80034fc:	ee17 2a90 	vmov	r2, s15
 8003500:	4b2c      	ldr	r3, [pc, #176]	; (80035b4 <select_mode+0x1a6c>)
 8003502:	601a      	str	r2, [r3, #0]
		              target_spd_r = target_spd+contorol_l;
 8003504:	4b28      	ldr	r3, [pc, #160]	; (80035a8 <select_mode+0x1a60>)
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	4b2a      	ldr	r3, [pc, #168]	; (80035b4 <select_mode+0x1a6c>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4413      	add	r3, r2
 800350e:	4a27      	ldr	r2, [pc, #156]	; (80035ac <select_mode+0x1a64>)
 8003510:	6013      	str	r3, [r2, #0]
		              target_spd_l = target_spd-contorol_l;
 8003512:	4b25      	ldr	r3, [pc, #148]	; (80035a8 <select_mode+0x1a60>)
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	4b27      	ldr	r3, [pc, #156]	; (80035b4 <select_mode+0x1a6c>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	1ad3      	subs	r3, r2, r3
 800351c:	4a24      	ldr	r2, [pc, #144]	; (80035b0 <select_mode+0x1a68>)
 800351e:	6013      	str	r3, [r2, #0]
		      while( x == true && target_spd_l <= 110 && target_spd_r <=110 )
 8003520:	4b16      	ldr	r3, [pc, #88]	; (800357c <select_mode+0x1a34>)
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d008      	beq.n	800353a <select_mode+0x19f2>
 8003528:	4b21      	ldr	r3, [pc, #132]	; (80035b0 <select_mode+0x1a68>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2b6e      	cmp	r3, #110	; 0x6e
 800352e:	dc04      	bgt.n	800353a <select_mode+0x19f2>
 8003530:	4b1e      	ldr	r3, [pc, #120]	; (80035ac <select_mode+0x1a64>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	2b6e      	cmp	r3, #110	; 0x6e
 8003536:	f77f af17 	ble.w	8003368 <select_mode+0x1820>
		      target_spd_r = 0;
 800353a:	4b1c      	ldr	r3, [pc, #112]	; (80035ac <select_mode+0x1a64>)
 800353c:	2200      	movs	r2, #0
 800353e:	601a      	str	r2, [r3, #0]
		      target_spd_l = 0;
 8003540:	4b1b      	ldr	r3, [pc, #108]	; (80035b0 <select_mode+0x1a68>)
 8003542:	2200      	movs	r2, #0
 8003544:	601a      	str	r2, [r3, #0]
		      while( mot_spd_l != 0 || mot_spd_r != 0 );    // S~
 8003546:	bf00      	nop
 8003548:	4b1b      	ldr	r3, [pc, #108]	; (80035b8 <select_mode+0x1a70>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1fb      	bne.n	8003548 <select_mode+0x1a00>
 8003550:	4b1a      	ldr	r3, [pc, #104]	; (80035bc <select_mode+0x1a74>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d1f7      	bne.n	8003548 <select_mode+0x1a00>
		      HAL_GPIO_WritePin(MOT_EN_GPIO_Port, MOT_EN_Pin, MOT_OFF);	// [^Disable
 8003558:	2200      	movs	r2, #0
 800355a:	2101      	movs	r1, #1
 800355c:	4818      	ldr	r0, [pc, #96]	; (80035c0 <select_mode+0x1a78>)
 800355e:	f004 fe69 	bl	8008234 <HAL_GPIO_WritePin>
}
 8003562:	f002 bc3a 	b.w	8005dda <select_mode+0x4292>
 8003566:	bf00      	nop
 8003568:	200002dc 	.word	0x200002dc
 800356c:	200002d0 	.word	0x200002d0
 8003570:	20000260 	.word	0x20000260
 8003574:	200002fe 	.word	0x200002fe
 8003578:	200002fc 	.word	0x200002fc
 800357c:	200002fd 	.word	0x200002fd
 8003580:	200002cc 	.word	0x200002cc
 8003584:	200002c8 	.word	0x200002c8
 8003588:	48000400 	.word	0x48000400
 800358c:	200002d8 	.word	0x200002d8
 8003590:	200002e8 	.word	0x200002e8
 8003594:	200002f8 	.word	0x200002f8
 8003598:	200002ec 	.word	0x200002ec
 800359c:	200002f0 	.word	0x200002f0
 80035a0:	200002f4 	.word	0x200002f4
 80035a4:	200002e4 	.word	0x200002e4
 80035a8:	200002c4 	.word	0x200002c4
 80035ac:	200002bc 	.word	0x200002bc
 80035b0:	200002c0 	.word	0x200002c0
 80035b4:	200002e0 	.word	0x200002e0
 80035b8:	200002b8 	.word	0x200002b8
 80035bc:	200002b4 	.word	0x200002b4
 80035c0:	48001400 	.word	0x48001400
	else if( mode == 3 ){
 80035c4:	4b57      	ldr	r3, [pc, #348]	; (8003724 <select_mode+0x1bdc>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2b03      	cmp	r3, #3
 80035ca:	f040 864b 	bne.w	8004264 <select_mode+0x271c>
			if( mode_com == DISP ){  			// DISPwF[h^Cg\
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d10b      	bne.n	80035ec <select_mode+0x1aa4>
			  LCD_print( 1, 0, "3 :    super pid" );
 80035d4:	4a54      	ldr	r2, [pc, #336]	; (8003728 <select_mode+0x1be0>)
 80035d6:	2100      	movs	r1, #0
 80035d8:	2001      	movs	r0, #1
 80035da:	f7fd fe4f 	bl	800127c <LCD_print>
			  LCD_print( 2, 0, "                " );
 80035de:	4a53      	ldr	r2, [pc, #332]	; (800372c <select_mode+0x1be4>)
 80035e0:	2100      	movs	r1, #0
 80035e2:	2002      	movs	r0, #2
 80035e4:	f7fd fe4a 	bl	800127c <LCD_print>
}
 80035e8:	f002 bbf7 	b.w	8005dda <select_mode+0x4292>
			}else if( mode_com == EXEC ){		// EXECwF[hs
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	f042 83f3 	bne.w	8005dda <select_mode+0x4292>
				LCD_clear(1);
 80035f4:	2001      	movs	r0, #1
 80035f6:	f7fd febb 	bl	8001370 <LCD_clear>
			      set_param3();                                  // p[^
 80035fa:	f7fe f9f7 	bl	80019ec <set_param3>
			      LCD_print( 1, 0, " left      right" );
 80035fe:	4a4c      	ldr	r2, [pc, #304]	; (8003730 <select_mode+0x1be8>)
 8003600:	2100      	movs	r1, #0
 8003602:	2001      	movs	r0, #1
 8003604:	f7fd fe3a 	bl	800127c <LCD_print>
			      LCD_dec_out( 2, 6, target_spd, 4 );           // {x\
 8003608:	4b4a      	ldr	r3, [pc, #296]	; (8003734 <select_mode+0x1bec>)
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	2304      	movs	r3, #4
 800360e:	2106      	movs	r1, #6
 8003610:	2002      	movs	r0, #2
 8003612:	f7fd ff2d 	bl	8001470 <LCD_dec_out>
			      HAL_GPIO_WritePin(MOT_EN_GPIO_Port, MOT_EN_Pin, MOT_ON);			// [^Enable
 8003616:	2201      	movs	r2, #1
 8003618:	2101      	movs	r1, #1
 800361a:	4847      	ldr	r0, [pc, #284]	; (8003738 <select_mode+0x1bf0>)
 800361c:	f004 fe0a 	bl	8008234 <HAL_GPIO_WritePin>
			      HAL_GPIO_WritePin(MOT_R_DIR_GPIO_Port, MOT_R_DIR_Pin, MOT_R_FWD);	// E[^w : Oi
 8003620:	2200      	movs	r2, #0
 8003622:	2102      	movs	r1, #2
 8003624:	4844      	ldr	r0, [pc, #272]	; (8003738 <select_mode+0x1bf0>)
 8003626:	f004 fe05 	bl	8008234 <HAL_GPIO_WritePin>
			      HAL_GPIO_WritePin(MOT_L_DIR_GPIO_Port, MOT_L_DIR_Pin, MOT_L_FWD);	// [^w : Oi
 800362a:	2201      	movs	r2, #1
 800362c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003630:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003634:	f004 fdfe 	bl	8008234 <HAL_GPIO_WritePin>
			      HAL_Delay(500);            // NX[v
 8003638:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800363c:	f003 f9fc 	bl	8006a38 <HAL_Delay>
			      while( MOT_ACC<51 ){
 8003640:	e00f      	b.n	8003662 <select_mode+0x1b1a>
			          MOT_ACC++;
 8003642:	4b3e      	ldr	r3, [pc, #248]	; (800373c <select_mode+0x1bf4>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	3301      	adds	r3, #1
 8003648:	4a3c      	ldr	r2, [pc, #240]	; (800373c <select_mode+0x1bf4>)
 800364a:	6013      	str	r3, [r2, #0]
			          target_spd_r = 1500;
 800364c:	4b3c      	ldr	r3, [pc, #240]	; (8003740 <select_mode+0x1bf8>)
 800364e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8003652:	601a      	str	r2, [r3, #0]
			          target_spd_l = 1500;
 8003654:	4b3b      	ldr	r3, [pc, #236]	; (8003744 <select_mode+0x1bfc>)
 8003656:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800365a:	601a      	str	r2, [r3, #0]
			          HAL_Delay(7);
 800365c:	2007      	movs	r0, #7
 800365e:	f003 f9eb 	bl	8006a38 <HAL_Delay>
			      while( MOT_ACC<51 ){
 8003662:	4b36      	ldr	r3, [pc, #216]	; (800373c <select_mode+0x1bf4>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2b32      	cmp	r3, #50	; 0x32
 8003668:	ddeb      	ble.n	8003642 <select_mode+0x1afa>
			          sen_diff_l = 0;
 800366a:	4b37      	ldr	r3, [pc, #220]	; (8003748 <select_mode+0x1c00>)
 800366c:	2200      	movs	r2, #0
 800366e:	601a      	str	r2, [r3, #0]
			          sen_diff_r = 0;
 8003670:	4b36      	ldr	r3, [pc, #216]	; (800374c <select_mode+0x1c04>)
 8003672:	2200      	movs	r2, #0
 8003674:	601a      	str	r2, [r3, #0]
			          kp = 0.45;
 8003676:	4b36      	ldr	r3, [pc, #216]	; (8003750 <select_mode+0x1c08>)
 8003678:	4a36      	ldr	r2, [pc, #216]	; (8003754 <select_mode+0x1c0c>)
 800367a:	601a      	str	r2, [r3, #0]
			          kd = 0.0026;
 800367c:	4b36      	ldr	r3, [pc, #216]	; (8003758 <select_mode+0x1c10>)
 800367e:	4a37      	ldr	r2, [pc, #220]	; (800375c <select_mode+0x1c14>)
 8003680:	601a      	str	r2, [r3, #0]
			          ki = 0.0005;
 8003682:	4b37      	ldr	r3, [pc, #220]	; (8003760 <select_mode+0x1c18>)
 8003684:	4a37      	ldr	r2, [pc, #220]	; (8003764 <select_mode+0x1c1c>)
 8003686:	601a      	str	r2, [r3, #0]
			          for(int t=1;t<8;t++){
 8003688:	2301      	movs	r3, #1
 800368a:	647b      	str	r3, [r7, #68]	; 0x44
 800368c:	e007      	b.n	800369e <select_mode+0x1b56>
							  line_val[t] = false;
 800368e:	4a36      	ldr	r2, [pc, #216]	; (8003768 <select_mode+0x1c20>)
 8003690:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003692:	4413      	add	r3, r2
 8003694:	2200      	movs	r2, #0
 8003696:	701a      	strb	r2, [r3, #0]
			          for(int t=1;t<8;t++){
 8003698:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800369a:	3301      	adds	r3, #1
 800369c:	647b      	str	r3, [r7, #68]	; 0x44
 800369e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036a0:	2b07      	cmp	r3, #7
 80036a2:	ddf4      	ble.n	800368e <select_mode+0x1b46>
			          for(int t=1;t<8;t++){
 80036a4:	2301      	movs	r3, #1
 80036a6:	643b      	str	r3, [r7, #64]	; 0x40
 80036a8:	e036      	b.n	8003718 <select_mode+0x1bd0>
			        	  cali_sen_val[t]=(sen_val[t]-sen_val_min[t])*1000/(sen_val_max[t]-sen_val_min[t]);
 80036aa:	4a30      	ldr	r2, [pc, #192]	; (800376c <select_mode+0x1c24>)
 80036ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036ae:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80036b2:	492f      	ldr	r1, [pc, #188]	; (8003770 <select_mode+0x1c28>)
 80036b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036b6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80036c0:	fb03 f202 	mul.w	r2, r3, r2
 80036c4:	492b      	ldr	r1, [pc, #172]	; (8003774 <select_mode+0x1c2c>)
 80036c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036c8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80036cc:	4828      	ldr	r0, [pc, #160]	; (8003770 <select_mode+0x1c28>)
 80036ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036d0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80036d4:	1acb      	subs	r3, r1, r3
 80036d6:	fb92 f2f3 	sdiv	r2, r2, r3
 80036da:	4927      	ldr	r1, [pc, #156]	; (8003778 <select_mode+0x1c30>)
 80036dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			              if(cali_sen_val[t]>1000){
 80036e2:	4a25      	ldr	r2, [pc, #148]	; (8003778 <select_mode+0x1c30>)
 80036e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80036ee:	dd05      	ble.n	80036fc <select_mode+0x1bb4>
			            	  cali_sen_val[t] = 1000;
 80036f0:	4a21      	ldr	r2, [pc, #132]	; (8003778 <select_mode+0x1c30>)
 80036f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036f4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80036f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			              if(cali_sen_val[t]<0){
 80036fc:	4a1e      	ldr	r2, [pc, #120]	; (8003778 <select_mode+0x1c30>)
 80036fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003704:	2b00      	cmp	r3, #0
 8003706:	da04      	bge.n	8003712 <select_mode+0x1bca>
			            	  cali_sen_val[t] = 0;
 8003708:	4a1b      	ldr	r2, [pc, #108]	; (8003778 <select_mode+0x1c30>)
 800370a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800370c:	2100      	movs	r1, #0
 800370e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			          for(int t=1;t<8;t++){
 8003712:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003714:	3301      	adds	r3, #1
 8003716:	643b      	str	r3, [r7, #64]	; 0x40
 8003718:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800371a:	2b07      	cmp	r3, #7
 800371c:	ddc5      	ble.n	80036aa <select_mode+0x1b62>
			          for(int t=1;t<8;t++){
 800371e:	2301      	movs	r3, #1
 8003720:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003722:	e03e      	b.n	80037a2 <select_mode+0x1c5a>
 8003724:	20000240 	.word	0x20000240
 8003728:	0800d634 	.word	0x0800d634
 800372c:	0800d5e0 	.word	0x0800d5e0
 8003730:	0800d60c 	.word	0x0800d60c
 8003734:	200002c4 	.word	0x200002c4
 8003738:	48001400 	.word	0x48001400
 800373c:	20000230 	.word	0x20000230
 8003740:	200002bc 	.word	0x200002bc
 8003744:	200002c0 	.word	0x200002c0
 8003748:	200002cc 	.word	0x200002cc
 800374c:	200002c8 	.word	0x200002c8
 8003750:	200002f0 	.word	0x200002f0
 8003754:	3ee66666 	.word	0x3ee66666
 8003758:	200002f4 	.word	0x200002f4
 800375c:	3b2a64c3 	.word	0x3b2a64c3
 8003760:	200002f8 	.word	0x200002f8
 8003764:	3a03126f 	.word	0x3a03126f
 8003768:	20000308 	.word	0x20000308
 800376c:	20000244 	.word	0x20000244
 8003770:	2000027c 	.word	0x2000027c
 8003774:	20000298 	.word	0x20000298
 8003778:	20000260 	.word	0x20000260
						  if( cali_sen_val[t] > sen_val_min[t] + 150 )
 800377c:	4aa5      	ldr	r2, [pc, #660]	; (8003a14 <select_mode+0x1ecc>)
 800377e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003780:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003784:	49a4      	ldr	r1, [pc, #656]	; (8003a18 <select_mode+0x1ed0>)
 8003786:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003788:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800378c:	3396      	adds	r3, #150	; 0x96
 800378e:	429a      	cmp	r2, r3
 8003790:	dd04      	ble.n	800379c <select_mode+0x1c54>
							  line_val[t] = true;
 8003792:	4aa2      	ldr	r2, [pc, #648]	; (8003a1c <select_mode+0x1ed4>)
 8003794:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003796:	4413      	add	r3, r2
 8003798:	2201      	movs	r2, #1
 800379a:	701a      	strb	r2, [r3, #0]
			          for(int t=1;t<8;t++){
 800379c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800379e:	3301      	adds	r3, #1
 80037a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037a4:	2b07      	cmp	r3, #7
 80037a6:	dde9      	ble.n	800377c <select_mode+0x1c34>
			          if(id_flag == true)
 80037a8:	4b9d      	ldr	r3, [pc, #628]	; (8003a20 <select_mode+0x1ed8>)
 80037aa:	781b      	ldrb	r3, [r3, #0]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d002      	beq.n	80037b6 <select_mode+0x1c6e>
			              id_flag=false;
 80037b0:	4b9b      	ldr	r3, [pc, #620]	; (8003a20 <select_mode+0x1ed8>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	701a      	strb	r2, [r3, #0]
			          if(id_flag == false)
 80037b6:	4b9a      	ldr	r3, [pc, #616]	; (8003a20 <select_mode+0x1ed8>)
 80037b8:	781b      	ldrb	r3, [r3, #0]
 80037ba:	f083 0301 	eor.w	r3, r3, #1
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d002      	beq.n	80037ca <select_mode+0x1c82>
			              id_flag=true;
 80037c4:	4b96      	ldr	r3, [pc, #600]	; (8003a20 <select_mode+0x1ed8>)
 80037c6:	2201      	movs	r2, #1
 80037c8:	701a      	strb	r2, [r3, #0]
			          if((cali_sen_val[3] <= cali_sen_val[5]) && (cali_sen_val[3] <= cali_sen_val[4]) && (r == false))
 80037ca:	4b92      	ldr	r3, [pc, #584]	; (8003a14 <select_mode+0x1ecc>)
 80037cc:	68da      	ldr	r2, [r3, #12]
 80037ce:	4b91      	ldr	r3, [pc, #580]	; (8003a14 <select_mode+0x1ecc>)
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	429a      	cmp	r2, r3
 80037d4:	dc0f      	bgt.n	80037f6 <select_mode+0x1cae>
 80037d6:	4b8f      	ldr	r3, [pc, #572]	; (8003a14 <select_mode+0x1ecc>)
 80037d8:	68da      	ldr	r2, [r3, #12]
 80037da:	4b8e      	ldr	r3, [pc, #568]	; (8003a14 <select_mode+0x1ecc>)
 80037dc:	691b      	ldr	r3, [r3, #16]
 80037de:	429a      	cmp	r2, r3
 80037e0:	dc09      	bgt.n	80037f6 <select_mode+0x1cae>
 80037e2:	4b90      	ldr	r3, [pc, #576]	; (8003a24 <select_mode+0x1edc>)
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	f083 0301 	eor.w	r3, r3, #1
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d002      	beq.n	80037f6 <select_mode+0x1cae>
			        	  l = false;
 80037f0:	4b8d      	ldr	r3, [pc, #564]	; (8003a28 <select_mode+0x1ee0>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	701a      	strb	r2, [r3, #0]
			          if((cali_sen_val[5] <= cali_sen_val[3]) && (cali_sen_val[5] <= cali_sen_val[4]) && (l == false)){
 80037f6:	4b87      	ldr	r3, [pc, #540]	; (8003a14 <select_mode+0x1ecc>)
 80037f8:	695a      	ldr	r2, [r3, #20]
 80037fa:	4b86      	ldr	r3, [pc, #536]	; (8003a14 <select_mode+0x1ecc>)
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	429a      	cmp	r2, r3
 8003800:	dc71      	bgt.n	80038e6 <select_mode+0x1d9e>
 8003802:	4b84      	ldr	r3, [pc, #528]	; (8003a14 <select_mode+0x1ecc>)
 8003804:	695a      	ldr	r2, [r3, #20]
 8003806:	4b83      	ldr	r3, [pc, #524]	; (8003a14 <select_mode+0x1ecc>)
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	429a      	cmp	r2, r3
 800380c:	dc6b      	bgt.n	80038e6 <select_mode+0x1d9e>
 800380e:	4b86      	ldr	r3, [pc, #536]	; (8003a28 <select_mode+0x1ee0>)
 8003810:	781b      	ldrb	r3, [r3, #0]
 8003812:	f083 0301 	eor.w	r3, r3, #1
 8003816:	b2db      	uxtb	r3, r3
 8003818:	2b00      	cmp	r3, #0
 800381a:	d064      	beq.n	80038e6 <select_mode+0x1d9e>
			        	  r = false;
 800381c:	4b81      	ldr	r3, [pc, #516]	; (8003a24 <select_mode+0x1edc>)
 800381e:	2200      	movs	r2, #0
 8003820:	701a      	strb	r2, [r3, #0]
			        	  sen_diff_r   = (cali_sen_val[4]-cali_sen_val[3])-900;
 8003822:	4b7c      	ldr	r3, [pc, #496]	; (8003a14 <select_mode+0x1ecc>)
 8003824:	691a      	ldr	r2, [r3, #16]
 8003826:	4b7b      	ldr	r3, [pc, #492]	; (8003a14 <select_mode+0x1ecc>)
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	1ad3      	subs	r3, r2, r3
 800382c:	f5a3 7361 	sub.w	r3, r3, #900	; 0x384
 8003830:	4a7e      	ldr	r2, [pc, #504]	; (8003a2c <select_mode+0x1ee4>)
 8003832:	6013      	str	r3, [r2, #0]
			              integral     = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8003834:	4b7e      	ldr	r3, [pc, #504]	; (8003a30 <select_mode+0x1ee8>)
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800383a:	4413      	add	r3, r2
 800383c:	4a7d      	ldr	r2, [pc, #500]	; (8003a34 <select_mode+0x1eec>)
 800383e:	6812      	ldr	r2, [r2, #0]
 8003840:	fb02 f303 	mul.w	r3, r2, r3
 8003844:	0fda      	lsrs	r2, r3, #31
 8003846:	4413      	add	r3, r2
 8003848:	105b      	asrs	r3, r3, #1
 800384a:	ee07 3a90 	vmov	s15, r3
 800384e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003852:	4b79      	ldr	r3, [pc, #484]	; (8003a38 <select_mode+0x1ef0>)
 8003854:	edd3 7a00 	vldr	s15, [r3]
 8003858:	ee37 7a27 	vadd.f32	s14, s14, s15
 800385c:	4b77      	ldr	r3, [pc, #476]	; (8003a3c <select_mode+0x1ef4>)
 800385e:	edd3 7a00 	vldr	s15, [r3]
 8003862:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003866:	4b74      	ldr	r3, [pc, #464]	; (8003a38 <select_mode+0x1ef0>)
 8003868:	edc3 7a00 	vstr	s15, [r3]
			              d = (sen_diff_r - pre_sen_diff_r)/ pre_id_cnt;
 800386c:	4b6f      	ldr	r3, [pc, #444]	; (8003a2c <select_mode+0x1ee4>)
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003872:	1ad2      	subs	r2, r2, r3
 8003874:	4b6f      	ldr	r3, [pc, #444]	; (8003a34 <select_mode+0x1eec>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	fb92 f3f3 	sdiv	r3, r2, r3
 800387c:	ee07 3a90 	vmov	s15, r3
 8003880:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003884:	4b6e      	ldr	r3, [pc, #440]	; (8003a40 <select_mode+0x1ef8>)
 8003886:	edc3 7a00 	vstr	s15, [r3]
			              contorol_r   = (sen_diff_r*kp) + (d*kd) + (integral);
 800388a:	4b68      	ldr	r3, [pc, #416]	; (8003a2c <select_mode+0x1ee4>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	ee07 3a90 	vmov	s15, r3
 8003892:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003896:	4b6b      	ldr	r3, [pc, #428]	; (8003a44 <select_mode+0x1efc>)
 8003898:	edd3 7a00 	vldr	s15, [r3]
 800389c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038a0:	4b67      	ldr	r3, [pc, #412]	; (8003a40 <select_mode+0x1ef8>)
 80038a2:	edd3 6a00 	vldr	s13, [r3]
 80038a6:	4b68      	ldr	r3, [pc, #416]	; (8003a48 <select_mode+0x1f00>)
 80038a8:	edd3 7a00 	vldr	s15, [r3]
 80038ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80038b4:	4b60      	ldr	r3, [pc, #384]	; (8003a38 <select_mode+0x1ef0>)
 80038b6:	edd3 7a00 	vldr	s15, [r3]
 80038ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038c2:	ee17 2a90 	vmov	r2, s15
 80038c6:	4b61      	ldr	r3, [pc, #388]	; (8003a4c <select_mode+0x1f04>)
 80038c8:	601a      	str	r2, [r3, #0]
			              target_spd_r = target_spd+contorol_r;
 80038ca:	4b61      	ldr	r3, [pc, #388]	; (8003a50 <select_mode+0x1f08>)
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	4b5f      	ldr	r3, [pc, #380]	; (8003a4c <select_mode+0x1f04>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4413      	add	r3, r2
 80038d4:	4a5f      	ldr	r2, [pc, #380]	; (8003a54 <select_mode+0x1f0c>)
 80038d6:	6013      	str	r3, [r2, #0]
			              target_spd_l = target_spd-contorol_r;
 80038d8:	4b5d      	ldr	r3, [pc, #372]	; (8003a50 <select_mode+0x1f08>)
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	4b5b      	ldr	r3, [pc, #364]	; (8003a4c <select_mode+0x1f04>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	4a5d      	ldr	r2, [pc, #372]	; (8003a58 <select_mode+0x1f10>)
 80038e4:	6013      	str	r3, [r2, #0]
			          if((cali_sen_val[4] < cali_sen_val[2]) && (cali_sen_val[4] <= cali_sen_val[3]) && (l == false)){
 80038e6:	4b4b      	ldr	r3, [pc, #300]	; (8003a14 <select_mode+0x1ecc>)
 80038e8:	691a      	ldr	r2, [r3, #16]
 80038ea:	4b4a      	ldr	r3, [pc, #296]	; (8003a14 <select_mode+0x1ecc>)
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	429a      	cmp	r2, r3
 80038f0:	da71      	bge.n	80039d6 <select_mode+0x1e8e>
 80038f2:	4b48      	ldr	r3, [pc, #288]	; (8003a14 <select_mode+0x1ecc>)
 80038f4:	691a      	ldr	r2, [r3, #16]
 80038f6:	4b47      	ldr	r3, [pc, #284]	; (8003a14 <select_mode+0x1ecc>)
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	429a      	cmp	r2, r3
 80038fc:	dc6b      	bgt.n	80039d6 <select_mode+0x1e8e>
 80038fe:	4b4a      	ldr	r3, [pc, #296]	; (8003a28 <select_mode+0x1ee0>)
 8003900:	781b      	ldrb	r3, [r3, #0]
 8003902:	f083 0301 	eor.w	r3, r3, #1
 8003906:	b2db      	uxtb	r3, r3
 8003908:	2b00      	cmp	r3, #0
 800390a:	d064      	beq.n	80039d6 <select_mode+0x1e8e>
			        	  r = true;
 800390c:	4b45      	ldr	r3, [pc, #276]	; (8003a24 <select_mode+0x1edc>)
 800390e:	2201      	movs	r2, #1
 8003910:	701a      	strb	r2, [r3, #0]
			        	  sen_diff_r = (cali_sen_val[3]-cali_sen_val[2])-2810;
 8003912:	4b40      	ldr	r3, [pc, #256]	; (8003a14 <select_mode+0x1ecc>)
 8003914:	68da      	ldr	r2, [r3, #12]
 8003916:	4b3f      	ldr	r3, [pc, #252]	; (8003a14 <select_mode+0x1ecc>)
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	1ad3      	subs	r3, r2, r3
 800391c:	f6a3 23fa 	subw	r3, r3, #2810	; 0xafa
 8003920:	4a42      	ldr	r2, [pc, #264]	; (8003a2c <select_mode+0x1ee4>)
 8003922:	6013      	str	r3, [r2, #0]
			        	  integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8003924:	4b42      	ldr	r3, [pc, #264]	; (8003a30 <select_mode+0x1ee8>)
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800392a:	4413      	add	r3, r2
 800392c:	4a41      	ldr	r2, [pc, #260]	; (8003a34 <select_mode+0x1eec>)
 800392e:	6812      	ldr	r2, [r2, #0]
 8003930:	fb02 f303 	mul.w	r3, r2, r3
 8003934:	0fda      	lsrs	r2, r3, #31
 8003936:	4413      	add	r3, r2
 8003938:	105b      	asrs	r3, r3, #1
 800393a:	ee07 3a90 	vmov	s15, r3
 800393e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003942:	4b3d      	ldr	r3, [pc, #244]	; (8003a38 <select_mode+0x1ef0>)
 8003944:	edd3 7a00 	vldr	s15, [r3]
 8003948:	ee37 7a27 	vadd.f32	s14, s14, s15
 800394c:	4b3b      	ldr	r3, [pc, #236]	; (8003a3c <select_mode+0x1ef4>)
 800394e:	edd3 7a00 	vldr	s15, [r3]
 8003952:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003956:	4b38      	ldr	r3, [pc, #224]	; (8003a38 <select_mode+0x1ef0>)
 8003958:	edc3 7a00 	vstr	s15, [r3]
			        	  d = (sen_diff_r - pre_sen_diff_r)/ pre_id_cnt;
 800395c:	4b33      	ldr	r3, [pc, #204]	; (8003a2c <select_mode+0x1ee4>)
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003962:	1ad2      	subs	r2, r2, r3
 8003964:	4b33      	ldr	r3, [pc, #204]	; (8003a34 <select_mode+0x1eec>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	fb92 f3f3 	sdiv	r3, r2, r3
 800396c:	ee07 3a90 	vmov	s15, r3
 8003970:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003974:	4b32      	ldr	r3, [pc, #200]	; (8003a40 <select_mode+0x1ef8>)
 8003976:	edc3 7a00 	vstr	s15, [r3]
			        	  contorol_r = (sen_diff_r*kp) + (d*kd) + (integral);
 800397a:	4b2c      	ldr	r3, [pc, #176]	; (8003a2c <select_mode+0x1ee4>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	ee07 3a90 	vmov	s15, r3
 8003982:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003986:	4b2f      	ldr	r3, [pc, #188]	; (8003a44 <select_mode+0x1efc>)
 8003988:	edd3 7a00 	vldr	s15, [r3]
 800398c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003990:	4b2b      	ldr	r3, [pc, #172]	; (8003a40 <select_mode+0x1ef8>)
 8003992:	edd3 6a00 	vldr	s13, [r3]
 8003996:	4b2c      	ldr	r3, [pc, #176]	; (8003a48 <select_mode+0x1f00>)
 8003998:	edd3 7a00 	vldr	s15, [r3]
 800399c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80039a4:	4b24      	ldr	r3, [pc, #144]	; (8003a38 <select_mode+0x1ef0>)
 80039a6:	edd3 7a00 	vldr	s15, [r3]
 80039aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80039b2:	ee17 2a90 	vmov	r2, s15
 80039b6:	4b25      	ldr	r3, [pc, #148]	; (8003a4c <select_mode+0x1f04>)
 80039b8:	601a      	str	r2, [r3, #0]
			        	  target_spd_r = target_spd+contorol_r;
 80039ba:	4b25      	ldr	r3, [pc, #148]	; (8003a50 <select_mode+0x1f08>)
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	4b23      	ldr	r3, [pc, #140]	; (8003a4c <select_mode+0x1f04>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4413      	add	r3, r2
 80039c4:	4a23      	ldr	r2, [pc, #140]	; (8003a54 <select_mode+0x1f0c>)
 80039c6:	6013      	str	r3, [r2, #0]
			        	  target_spd_l = target_spd-contorol_r;
 80039c8:	4b21      	ldr	r3, [pc, #132]	; (8003a50 <select_mode+0x1f08>)
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	4b1f      	ldr	r3, [pc, #124]	; (8003a4c <select_mode+0x1f04>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	4a21      	ldr	r2, [pc, #132]	; (8003a58 <select_mode+0x1f10>)
 80039d4:	6013      	str	r3, [r2, #0]
			          if((cali_sen_val[3] < cali_sen_val[1]) && (cali_sen_val[3] <= cali_sen_val[2]) && (r == true) && (l == false)){
 80039d6:	4b0f      	ldr	r3, [pc, #60]	; (8003a14 <select_mode+0x1ecc>)
 80039d8:	68da      	ldr	r2, [r3, #12]
 80039da:	4b0e      	ldr	r3, [pc, #56]	; (8003a14 <select_mode+0x1ecc>)
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	429a      	cmp	r2, r3
 80039e0:	f280 80b5 	bge.w	8003b4e <select_mode+0x2006>
 80039e4:	4b0b      	ldr	r3, [pc, #44]	; (8003a14 <select_mode+0x1ecc>)
 80039e6:	68da      	ldr	r2, [r3, #12]
 80039e8:	4b0a      	ldr	r3, [pc, #40]	; (8003a14 <select_mode+0x1ecc>)
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	f300 80ae 	bgt.w	8003b4e <select_mode+0x2006>
 80039f2:	4b0c      	ldr	r3, [pc, #48]	; (8003a24 <select_mode+0x1edc>)
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	f000 80a9 	beq.w	8003b4e <select_mode+0x2006>
 80039fc:	4b0a      	ldr	r3, [pc, #40]	; (8003a28 <select_mode+0x1ee0>)
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	f083 0301 	eor.w	r3, r3, #1
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	f000 80a1 	beq.w	8003b4e <select_mode+0x2006>
			        	  if(line_val[3] == false && line_val[4] == false && line_val[5] == false){
 8003a0c:	4b03      	ldr	r3, [pc, #12]	; (8003a1c <select_mode+0x1ed4>)
 8003a0e:	78db      	ldrb	r3, [r3, #3]
 8003a10:	e024      	b.n	8003a5c <select_mode+0x1f14>
 8003a12:	bf00      	nop
 8003a14:	20000260 	.word	0x20000260
 8003a18:	2000027c 	.word	0x2000027c
 8003a1c:	20000308 	.word	0x20000308
 8003a20:	200002ff 	.word	0x200002ff
 8003a24:	20000304 	.word	0x20000304
 8003a28:	20000303 	.word	0x20000303
 8003a2c:	200002c8 	.word	0x200002c8
 8003a30:	200002cc 	.word	0x200002cc
 8003a34:	200002d8 	.word	0x200002d8
 8003a38:	200002e8 	.word	0x200002e8
 8003a3c:	200002f8 	.word	0x200002f8
 8003a40:	200002ec 	.word	0x200002ec
 8003a44:	200002f0 	.word	0x200002f0
 8003a48:	200002f4 	.word	0x200002f4
 8003a4c:	200002e4 	.word	0x200002e4
 8003a50:	200002c4 	.word	0x200002c4
 8003a54:	200002bc 	.word	0x200002bc
 8003a58:	200002c0 	.word	0x200002c0
 8003a5c:	f083 0301 	eor.w	r3, r3, #1
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d073      	beq.n	8003b4e <select_mode+0x2006>
 8003a66:	4baf      	ldr	r3, [pc, #700]	; (8003d24 <select_mode+0x21dc>)
 8003a68:	791b      	ldrb	r3, [r3, #4]
 8003a6a:	f083 0301 	eor.w	r3, r3, #1
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d06c      	beq.n	8003b4e <select_mode+0x2006>
 8003a74:	4bab      	ldr	r3, [pc, #684]	; (8003d24 <select_mode+0x21dc>)
 8003a76:	795b      	ldrb	r3, [r3, #5]
 8003a78:	f083 0301 	eor.w	r3, r3, #1
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d065      	beq.n	8003b4e <select_mode+0x2006>
				        	  r = true;
 8003a82:	4ba9      	ldr	r3, [pc, #676]	; (8003d28 <select_mode+0x21e0>)
 8003a84:	2201      	movs	r2, #1
 8003a86:	701a      	strb	r2, [r3, #0]
				          	  sen_diff_r = (cali_sen_val[2]-cali_sen_val[1])-4740;
 8003a88:	4ba8      	ldr	r3, [pc, #672]	; (8003d2c <select_mode+0x21e4>)
 8003a8a:	689a      	ldr	r2, [r3, #8]
 8003a8c:	4ba7      	ldr	r3, [pc, #668]	; (8003d2c <select_mode+0x21e4>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	f5a3 5394 	sub.w	r3, r3, #4736	; 0x1280
 8003a96:	3b04      	subs	r3, #4
 8003a98:	4aa5      	ldr	r2, [pc, #660]	; (8003d30 <select_mode+0x21e8>)
 8003a9a:	6013      	str	r3, [r2, #0]
				        	  integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8003a9c:	4ba5      	ldr	r3, [pc, #660]	; (8003d34 <select_mode+0x21ec>)
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003aa2:	4413      	add	r3, r2
 8003aa4:	4aa4      	ldr	r2, [pc, #656]	; (8003d38 <select_mode+0x21f0>)
 8003aa6:	6812      	ldr	r2, [r2, #0]
 8003aa8:	fb02 f303 	mul.w	r3, r2, r3
 8003aac:	0fda      	lsrs	r2, r3, #31
 8003aae:	4413      	add	r3, r2
 8003ab0:	105b      	asrs	r3, r3, #1
 8003ab2:	ee07 3a90 	vmov	s15, r3
 8003ab6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003aba:	4ba0      	ldr	r3, [pc, #640]	; (8003d3c <select_mode+0x21f4>)
 8003abc:	edd3 7a00 	vldr	s15, [r3]
 8003ac0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003ac4:	4b9e      	ldr	r3, [pc, #632]	; (8003d40 <select_mode+0x21f8>)
 8003ac6:	edd3 7a00 	vldr	s15, [r3]
 8003aca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ace:	4b9b      	ldr	r3, [pc, #620]	; (8003d3c <select_mode+0x21f4>)
 8003ad0:	edc3 7a00 	vstr	s15, [r3]
				        	  d = (sen_diff_r - pre_sen_diff_r)/ pre_id_cnt;
 8003ad4:	4b96      	ldr	r3, [pc, #600]	; (8003d30 <select_mode+0x21e8>)
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ada:	1ad2      	subs	r2, r2, r3
 8003adc:	4b96      	ldr	r3, [pc, #600]	; (8003d38 <select_mode+0x21f0>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	fb92 f3f3 	sdiv	r3, r2, r3
 8003ae4:	ee07 3a90 	vmov	s15, r3
 8003ae8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003aec:	4b95      	ldr	r3, [pc, #596]	; (8003d44 <select_mode+0x21fc>)
 8003aee:	edc3 7a00 	vstr	s15, [r3]
				        	  contorol_r = (sen_diff_r*kp) + (d*kd) + (integral);
 8003af2:	4b8f      	ldr	r3, [pc, #572]	; (8003d30 <select_mode+0x21e8>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	ee07 3a90 	vmov	s15, r3
 8003afa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003afe:	4b92      	ldr	r3, [pc, #584]	; (8003d48 <select_mode+0x2200>)
 8003b00:	edd3 7a00 	vldr	s15, [r3]
 8003b04:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b08:	4b8e      	ldr	r3, [pc, #568]	; (8003d44 <select_mode+0x21fc>)
 8003b0a:	edd3 6a00 	vldr	s13, [r3]
 8003b0e:	4b8f      	ldr	r3, [pc, #572]	; (8003d4c <select_mode+0x2204>)
 8003b10:	edd3 7a00 	vldr	s15, [r3]
 8003b14:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b18:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b1c:	4b87      	ldr	r3, [pc, #540]	; (8003d3c <select_mode+0x21f4>)
 8003b1e:	edd3 7a00 	vldr	s15, [r3]
 8003b22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b2a:	ee17 2a90 	vmov	r2, s15
 8003b2e:	4b88      	ldr	r3, [pc, #544]	; (8003d50 <select_mode+0x2208>)
 8003b30:	601a      	str	r2, [r3, #0]
				        	  target_spd_r = target_spd+contorol_r;
 8003b32:	4b88      	ldr	r3, [pc, #544]	; (8003d54 <select_mode+0x220c>)
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	4b86      	ldr	r3, [pc, #536]	; (8003d50 <select_mode+0x2208>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4413      	add	r3, r2
 8003b3c:	4a86      	ldr	r2, [pc, #536]	; (8003d58 <select_mode+0x2210>)
 8003b3e:	6013      	str	r3, [r2, #0]
				        	  target_spd_l = target_spd-contorol_r;
 8003b40:	4b84      	ldr	r3, [pc, #528]	; (8003d54 <select_mode+0x220c>)
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	4b82      	ldr	r3, [pc, #520]	; (8003d50 <select_mode+0x2208>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	4a84      	ldr	r2, [pc, #528]	; (8003d5c <select_mode+0x2214>)
 8003b4c:	6013      	str	r3, [r2, #0]
			          if((cali_sen_val[3] <= cali_sen_val[5]) && (cali_sen_val[3] <= cali_sen_val[4]) && (r == false)){
 8003b4e:	4b77      	ldr	r3, [pc, #476]	; (8003d2c <select_mode+0x21e4>)
 8003b50:	68da      	ldr	r2, [r3, #12]
 8003b52:	4b76      	ldr	r3, [pc, #472]	; (8003d2c <select_mode+0x21e4>)
 8003b54:	695b      	ldr	r3, [r3, #20]
 8003b56:	429a      	cmp	r2, r3
 8003b58:	dc71      	bgt.n	8003c3e <select_mode+0x20f6>
 8003b5a:	4b74      	ldr	r3, [pc, #464]	; (8003d2c <select_mode+0x21e4>)
 8003b5c:	68da      	ldr	r2, [r3, #12]
 8003b5e:	4b73      	ldr	r3, [pc, #460]	; (8003d2c <select_mode+0x21e4>)
 8003b60:	691b      	ldr	r3, [r3, #16]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	dc6b      	bgt.n	8003c3e <select_mode+0x20f6>
 8003b66:	4b70      	ldr	r3, [pc, #448]	; (8003d28 <select_mode+0x21e0>)
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	f083 0301 	eor.w	r3, r3, #1
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d064      	beq.n	8003c3e <select_mode+0x20f6>
			        	  l = false;
 8003b74:	4b7a      	ldr	r3, [pc, #488]	; (8003d60 <select_mode+0x2218>)
 8003b76:	2200      	movs	r2, #0
 8003b78:	701a      	strb	r2, [r3, #0]
			              sen_diff_l=(cali_sen_val[5]-cali_sen_val[4])+900;
 8003b7a:	4b6c      	ldr	r3, [pc, #432]	; (8003d2c <select_mode+0x21e4>)
 8003b7c:	695a      	ldr	r2, [r3, #20]
 8003b7e:	4b6b      	ldr	r3, [pc, #428]	; (8003d2c <select_mode+0x21e4>)
 8003b80:	691b      	ldr	r3, [r3, #16]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	f503 7361 	add.w	r3, r3, #900	; 0x384
 8003b88:	4a6a      	ldr	r2, [pc, #424]	; (8003d34 <select_mode+0x21ec>)
 8003b8a:	6013      	str	r3, [r2, #0]
			              integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8003b8c:	4b69      	ldr	r3, [pc, #420]	; (8003d34 <select_mode+0x21ec>)
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b92:	4413      	add	r3, r2
 8003b94:	4a68      	ldr	r2, [pc, #416]	; (8003d38 <select_mode+0x21f0>)
 8003b96:	6812      	ldr	r2, [r2, #0]
 8003b98:	fb02 f303 	mul.w	r3, r2, r3
 8003b9c:	0fda      	lsrs	r2, r3, #31
 8003b9e:	4413      	add	r3, r2
 8003ba0:	105b      	asrs	r3, r3, #1
 8003ba2:	ee07 3a90 	vmov	s15, r3
 8003ba6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003baa:	4b64      	ldr	r3, [pc, #400]	; (8003d3c <select_mode+0x21f4>)
 8003bac:	edd3 7a00 	vldr	s15, [r3]
 8003bb0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003bb4:	4b62      	ldr	r3, [pc, #392]	; (8003d40 <select_mode+0x21f8>)
 8003bb6:	edd3 7a00 	vldr	s15, [r3]
 8003bba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bbe:	4b5f      	ldr	r3, [pc, #380]	; (8003d3c <select_mode+0x21f4>)
 8003bc0:	edc3 7a00 	vstr	s15, [r3]
			              d = (sen_diff_l - pre_sen_diff_l)/ pre_id_cnt;
 8003bc4:	4b5b      	ldr	r3, [pc, #364]	; (8003d34 <select_mode+0x21ec>)
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003bca:	1ad2      	subs	r2, r2, r3
 8003bcc:	4b5a      	ldr	r3, [pc, #360]	; (8003d38 <select_mode+0x21f0>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	fb92 f3f3 	sdiv	r3, r2, r3
 8003bd4:	ee07 3a90 	vmov	s15, r3
 8003bd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003bdc:	4b59      	ldr	r3, [pc, #356]	; (8003d44 <select_mode+0x21fc>)
 8003bde:	edc3 7a00 	vstr	s15, [r3]
			              contorol_l = (sen_diff_l*kp) + (d*kd) + (integral);
 8003be2:	4b54      	ldr	r3, [pc, #336]	; (8003d34 <select_mode+0x21ec>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	ee07 3a90 	vmov	s15, r3
 8003bea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003bee:	4b56      	ldr	r3, [pc, #344]	; (8003d48 <select_mode+0x2200>)
 8003bf0:	edd3 7a00 	vldr	s15, [r3]
 8003bf4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003bf8:	4b52      	ldr	r3, [pc, #328]	; (8003d44 <select_mode+0x21fc>)
 8003bfa:	edd3 6a00 	vldr	s13, [r3]
 8003bfe:	4b53      	ldr	r3, [pc, #332]	; (8003d4c <select_mode+0x2204>)
 8003c00:	edd3 7a00 	vldr	s15, [r3]
 8003c04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c08:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c0c:	4b4b      	ldr	r3, [pc, #300]	; (8003d3c <select_mode+0x21f4>)
 8003c0e:	edd3 7a00 	vldr	s15, [r3]
 8003c12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c1a:	ee17 2a90 	vmov	r2, s15
 8003c1e:	4b51      	ldr	r3, [pc, #324]	; (8003d64 <select_mode+0x221c>)
 8003c20:	601a      	str	r2, [r3, #0]
			              target_spd_r = target_spd+contorol_l;
 8003c22:	4b4c      	ldr	r3, [pc, #304]	; (8003d54 <select_mode+0x220c>)
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	4b4f      	ldr	r3, [pc, #316]	; (8003d64 <select_mode+0x221c>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4413      	add	r3, r2
 8003c2c:	4a4a      	ldr	r2, [pc, #296]	; (8003d58 <select_mode+0x2210>)
 8003c2e:	6013      	str	r3, [r2, #0]
			              target_spd_l = target_spd-contorol_l;
 8003c30:	4b48      	ldr	r3, [pc, #288]	; (8003d54 <select_mode+0x220c>)
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	4b4b      	ldr	r3, [pc, #300]	; (8003d64 <select_mode+0x221c>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	4a48      	ldr	r2, [pc, #288]	; (8003d5c <select_mode+0x2214>)
 8003c3c:	6013      	str	r3, [r2, #0]
			          if((cali_sen_val[4] < cali_sen_val[6]) && (cali_sen_val[4] <= cali_sen_val[5]) && (r == false)){
 8003c3e:	4b3b      	ldr	r3, [pc, #236]	; (8003d2c <select_mode+0x21e4>)
 8003c40:	691a      	ldr	r2, [r3, #16]
 8003c42:	4b3a      	ldr	r3, [pc, #232]	; (8003d2c <select_mode+0x21e4>)
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	429a      	cmp	r2, r3
 8003c48:	f280 8097 	bge.w	8003d7a <select_mode+0x2232>
 8003c4c:	4b37      	ldr	r3, [pc, #220]	; (8003d2c <select_mode+0x21e4>)
 8003c4e:	691a      	ldr	r2, [r3, #16]
 8003c50:	4b36      	ldr	r3, [pc, #216]	; (8003d2c <select_mode+0x21e4>)
 8003c52:	695b      	ldr	r3, [r3, #20]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	f300 8090 	bgt.w	8003d7a <select_mode+0x2232>
 8003c5a:	4b33      	ldr	r3, [pc, #204]	; (8003d28 <select_mode+0x21e0>)
 8003c5c:	781b      	ldrb	r3, [r3, #0]
 8003c5e:	f083 0301 	eor.w	r3, r3, #1
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	f000 8088 	beq.w	8003d7a <select_mode+0x2232>
			        	  l = true;
 8003c6a:	4b3d      	ldr	r3, [pc, #244]	; (8003d60 <select_mode+0x2218>)
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	701a      	strb	r2, [r3, #0]
			              sen_diff_l=(cali_sen_val[6]-cali_sen_val[5])+2810;
 8003c70:	4b2e      	ldr	r3, [pc, #184]	; (8003d2c <select_mode+0x21e4>)
 8003c72:	699a      	ldr	r2, [r3, #24]
 8003c74:	4b2d      	ldr	r3, [pc, #180]	; (8003d2c <select_mode+0x21e4>)
 8003c76:	695b      	ldr	r3, [r3, #20]
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	f603 23fa 	addw	r3, r3, #2810	; 0xafa
 8003c7e:	4a2d      	ldr	r2, [pc, #180]	; (8003d34 <select_mode+0x21ec>)
 8003c80:	6013      	str	r3, [r2, #0]
			              integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8003c82:	4b2c      	ldr	r3, [pc, #176]	; (8003d34 <select_mode+0x21ec>)
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c88:	4413      	add	r3, r2
 8003c8a:	4a2b      	ldr	r2, [pc, #172]	; (8003d38 <select_mode+0x21f0>)
 8003c8c:	6812      	ldr	r2, [r2, #0]
 8003c8e:	fb02 f303 	mul.w	r3, r2, r3
 8003c92:	0fda      	lsrs	r2, r3, #31
 8003c94:	4413      	add	r3, r2
 8003c96:	105b      	asrs	r3, r3, #1
 8003c98:	ee07 3a90 	vmov	s15, r3
 8003c9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ca0:	4b26      	ldr	r3, [pc, #152]	; (8003d3c <select_mode+0x21f4>)
 8003ca2:	edd3 7a00 	vldr	s15, [r3]
 8003ca6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003caa:	4b25      	ldr	r3, [pc, #148]	; (8003d40 <select_mode+0x21f8>)
 8003cac:	edd3 7a00 	vldr	s15, [r3]
 8003cb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cb4:	4b21      	ldr	r3, [pc, #132]	; (8003d3c <select_mode+0x21f4>)
 8003cb6:	edc3 7a00 	vstr	s15, [r3]
			              d = (sen_diff_l - pre_sen_diff_l)/ pre_id_cnt;
 8003cba:	4b1e      	ldr	r3, [pc, #120]	; (8003d34 <select_mode+0x21ec>)
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003cc0:	1ad2      	subs	r2, r2, r3
 8003cc2:	4b1d      	ldr	r3, [pc, #116]	; (8003d38 <select_mode+0x21f0>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	fb92 f3f3 	sdiv	r3, r2, r3
 8003cca:	ee07 3a90 	vmov	s15, r3
 8003cce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003cd2:	4b1c      	ldr	r3, [pc, #112]	; (8003d44 <select_mode+0x21fc>)
 8003cd4:	edc3 7a00 	vstr	s15, [r3]
			              contorol_l = (sen_diff_l*kp) + (d*kd) + (integral);
 8003cd8:	4b16      	ldr	r3, [pc, #88]	; (8003d34 <select_mode+0x21ec>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	ee07 3a90 	vmov	s15, r3
 8003ce0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ce4:	4b18      	ldr	r3, [pc, #96]	; (8003d48 <select_mode+0x2200>)
 8003ce6:	edd3 7a00 	vldr	s15, [r3]
 8003cea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003cee:	4b15      	ldr	r3, [pc, #84]	; (8003d44 <select_mode+0x21fc>)
 8003cf0:	edd3 6a00 	vldr	s13, [r3]
 8003cf4:	4b15      	ldr	r3, [pc, #84]	; (8003d4c <select_mode+0x2204>)
 8003cf6:	edd3 7a00 	vldr	s15, [r3]
 8003cfa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003cfe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d02:	4b0e      	ldr	r3, [pc, #56]	; (8003d3c <select_mode+0x21f4>)
 8003d04:	edd3 7a00 	vldr	s15, [r3]
 8003d08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d10:	ee17 2a90 	vmov	r2, s15
 8003d14:	4b13      	ldr	r3, [pc, #76]	; (8003d64 <select_mode+0x221c>)
 8003d16:	601a      	str	r2, [r3, #0]
			              target_spd_r = target_spd+contorol_l;
 8003d18:	4b0e      	ldr	r3, [pc, #56]	; (8003d54 <select_mode+0x220c>)
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	4b11      	ldr	r3, [pc, #68]	; (8003d64 <select_mode+0x221c>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4413      	add	r3, r2
 8003d22:	e021      	b.n	8003d68 <select_mode+0x2220>
 8003d24:	20000308 	.word	0x20000308
 8003d28:	20000304 	.word	0x20000304
 8003d2c:	20000260 	.word	0x20000260
 8003d30:	200002c8 	.word	0x200002c8
 8003d34:	200002cc 	.word	0x200002cc
 8003d38:	200002d8 	.word	0x200002d8
 8003d3c:	200002e8 	.word	0x200002e8
 8003d40:	200002f8 	.word	0x200002f8
 8003d44:	200002ec 	.word	0x200002ec
 8003d48:	200002f0 	.word	0x200002f0
 8003d4c:	200002f4 	.word	0x200002f4
 8003d50:	200002e4 	.word	0x200002e4
 8003d54:	200002c4 	.word	0x200002c4
 8003d58:	200002bc 	.word	0x200002bc
 8003d5c:	200002c0 	.word	0x200002c0
 8003d60:	20000303 	.word	0x20000303
 8003d64:	200002e0 	.word	0x200002e0
 8003d68:	4a99      	ldr	r2, [pc, #612]	; (8003fd0 <select_mode+0x2488>)
 8003d6a:	6013      	str	r3, [r2, #0]
			              target_spd_l = target_spd-contorol_l;
 8003d6c:	4b99      	ldr	r3, [pc, #612]	; (8003fd4 <select_mode+0x248c>)
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	4b99      	ldr	r3, [pc, #612]	; (8003fd8 <select_mode+0x2490>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	4a99      	ldr	r2, [pc, #612]	; (8003fdc <select_mode+0x2494>)
 8003d78:	6013      	str	r3, [r2, #0]
			          if((cali_sen_val[5] < cali_sen_val[7]) && (cali_sen_val[5] <= cali_sen_val[6]) && (l == true) && (r == false)){
 8003d7a:	4b99      	ldr	r3, [pc, #612]	; (8003fe0 <select_mode+0x2498>)
 8003d7c:	695a      	ldr	r2, [r3, #20]
 8003d7e:	4b98      	ldr	r3, [pc, #608]	; (8003fe0 <select_mode+0x2498>)
 8003d80:	69db      	ldr	r3, [r3, #28]
 8003d82:	429a      	cmp	r2, r3
 8003d84:	f280 808e 	bge.w	8003ea4 <select_mode+0x235c>
 8003d88:	4b95      	ldr	r3, [pc, #596]	; (8003fe0 <select_mode+0x2498>)
 8003d8a:	695a      	ldr	r2, [r3, #20]
 8003d8c:	4b94      	ldr	r3, [pc, #592]	; (8003fe0 <select_mode+0x2498>)
 8003d8e:	699b      	ldr	r3, [r3, #24]
 8003d90:	429a      	cmp	r2, r3
 8003d92:	f300 8087 	bgt.w	8003ea4 <select_mode+0x235c>
 8003d96:	4b93      	ldr	r3, [pc, #588]	; (8003fe4 <select_mode+0x249c>)
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	f000 8082 	beq.w	8003ea4 <select_mode+0x235c>
 8003da0:	4b91      	ldr	r3, [pc, #580]	; (8003fe8 <select_mode+0x24a0>)
 8003da2:	781b      	ldrb	r3, [r3, #0]
 8003da4:	f083 0301 	eor.w	r3, r3, #1
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d07a      	beq.n	8003ea4 <select_mode+0x235c>
			        	  if(line_val[3] == false && line_val[4] == false && line_val[5] == false){
 8003dae:	4b8f      	ldr	r3, [pc, #572]	; (8003fec <select_mode+0x24a4>)
 8003db0:	78db      	ldrb	r3, [r3, #3]
 8003db2:	f083 0301 	eor.w	r3, r3, #1
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d073      	beq.n	8003ea4 <select_mode+0x235c>
 8003dbc:	4b8b      	ldr	r3, [pc, #556]	; (8003fec <select_mode+0x24a4>)
 8003dbe:	791b      	ldrb	r3, [r3, #4]
 8003dc0:	f083 0301 	eor.w	r3, r3, #1
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d06c      	beq.n	8003ea4 <select_mode+0x235c>
 8003dca:	4b88      	ldr	r3, [pc, #544]	; (8003fec <select_mode+0x24a4>)
 8003dcc:	795b      	ldrb	r3, [r3, #5]
 8003dce:	f083 0301 	eor.w	r3, r3, #1
 8003dd2:	b2db      	uxtb	r3, r3
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d065      	beq.n	8003ea4 <select_mode+0x235c>
				        	  l = true;
 8003dd8:	4b82      	ldr	r3, [pc, #520]	; (8003fe4 <select_mode+0x249c>)
 8003dda:	2201      	movs	r2, #1
 8003ddc:	701a      	strb	r2, [r3, #0]
				        	  sen_diff_l=(cali_sen_val[7]-cali_sen_val[6])+4740;
 8003dde:	4b80      	ldr	r3, [pc, #512]	; (8003fe0 <select_mode+0x2498>)
 8003de0:	69da      	ldr	r2, [r3, #28]
 8003de2:	4b7f      	ldr	r3, [pc, #508]	; (8003fe0 <select_mode+0x2498>)
 8003de4:	699b      	ldr	r3, [r3, #24]
 8003de6:	1ad3      	subs	r3, r2, r3
 8003de8:	f503 5394 	add.w	r3, r3, #4736	; 0x1280
 8003dec:	3304      	adds	r3, #4
 8003dee:	4a80      	ldr	r2, [pc, #512]	; (8003ff0 <select_mode+0x24a8>)
 8003df0:	6013      	str	r3, [r2, #0]
				              integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8003df2:	4b7f      	ldr	r3, [pc, #508]	; (8003ff0 <select_mode+0x24a8>)
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003df8:	4413      	add	r3, r2
 8003dfa:	4a7e      	ldr	r2, [pc, #504]	; (8003ff4 <select_mode+0x24ac>)
 8003dfc:	6812      	ldr	r2, [r2, #0]
 8003dfe:	fb02 f303 	mul.w	r3, r2, r3
 8003e02:	0fda      	lsrs	r2, r3, #31
 8003e04:	4413      	add	r3, r2
 8003e06:	105b      	asrs	r3, r3, #1
 8003e08:	ee07 3a90 	vmov	s15, r3
 8003e0c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e10:	4b79      	ldr	r3, [pc, #484]	; (8003ff8 <select_mode+0x24b0>)
 8003e12:	edd3 7a00 	vldr	s15, [r3]
 8003e16:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e1a:	4b78      	ldr	r3, [pc, #480]	; (8003ffc <select_mode+0x24b4>)
 8003e1c:	edd3 7a00 	vldr	s15, [r3]
 8003e20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e24:	4b74      	ldr	r3, [pc, #464]	; (8003ff8 <select_mode+0x24b0>)
 8003e26:	edc3 7a00 	vstr	s15, [r3]
				              d = (sen_diff_l - pre_sen_diff_l)/ pre_id_cnt;
 8003e2a:	4b71      	ldr	r3, [pc, #452]	; (8003ff0 <select_mode+0x24a8>)
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e30:	1ad2      	subs	r2, r2, r3
 8003e32:	4b70      	ldr	r3, [pc, #448]	; (8003ff4 <select_mode+0x24ac>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	fb92 f3f3 	sdiv	r3, r2, r3
 8003e3a:	ee07 3a90 	vmov	s15, r3
 8003e3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e42:	4b6f      	ldr	r3, [pc, #444]	; (8004000 <select_mode+0x24b8>)
 8003e44:	edc3 7a00 	vstr	s15, [r3]
				              contorol_l = (sen_diff_l*kp) + (d*kd) + (integral);
 8003e48:	4b69      	ldr	r3, [pc, #420]	; (8003ff0 <select_mode+0x24a8>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	ee07 3a90 	vmov	s15, r3
 8003e50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e54:	4b6b      	ldr	r3, [pc, #428]	; (8004004 <select_mode+0x24bc>)
 8003e56:	edd3 7a00 	vldr	s15, [r3]
 8003e5a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e5e:	4b68      	ldr	r3, [pc, #416]	; (8004000 <select_mode+0x24b8>)
 8003e60:	edd3 6a00 	vldr	s13, [r3]
 8003e64:	4b68      	ldr	r3, [pc, #416]	; (8004008 <select_mode+0x24c0>)
 8003e66:	edd3 7a00 	vldr	s15, [r3]
 8003e6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e6e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e72:	4b61      	ldr	r3, [pc, #388]	; (8003ff8 <select_mode+0x24b0>)
 8003e74:	edd3 7a00 	vldr	s15, [r3]
 8003e78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e7c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e80:	ee17 2a90 	vmov	r2, s15
 8003e84:	4b54      	ldr	r3, [pc, #336]	; (8003fd8 <select_mode+0x2490>)
 8003e86:	601a      	str	r2, [r3, #0]
				              target_spd_r = target_spd+contorol_l;
 8003e88:	4b52      	ldr	r3, [pc, #328]	; (8003fd4 <select_mode+0x248c>)
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	4b52      	ldr	r3, [pc, #328]	; (8003fd8 <select_mode+0x2490>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4413      	add	r3, r2
 8003e92:	4a4f      	ldr	r2, [pc, #316]	; (8003fd0 <select_mode+0x2488>)
 8003e94:	6013      	str	r3, [r2, #0]
				              target_spd_l = target_spd-contorol_l;
 8003e96:	4b4f      	ldr	r3, [pc, #316]	; (8003fd4 <select_mode+0x248c>)
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	4b4f      	ldr	r3, [pc, #316]	; (8003fd8 <select_mode+0x2490>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	1ad3      	subs	r3, r2, r3
 8003ea0:	4a4e      	ldr	r2, [pc, #312]	; (8003fdc <select_mode+0x2494>)
 8003ea2:	6013      	str	r3, [r2, #0]
			          LCD_dec_out( 2, 1, target_spd_l, 4 );         // [^Fx\
 8003ea4:	4b4d      	ldr	r3, [pc, #308]	; (8003fdc <select_mode+0x2494>)
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	2304      	movs	r3, #4
 8003eaa:	2101      	movs	r1, #1
 8003eac:	2002      	movs	r0, #2
 8003eae:	f7fd fadf 	bl	8001470 <LCD_dec_out>
			          LCD_dec_out( 2, 12, target_spd_r, 4 );        // [^EFx\
 8003eb2:	4b47      	ldr	r3, [pc, #284]	; (8003fd0 <select_mode+0x2488>)
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	2304      	movs	r3, #4
 8003eb8:	210c      	movs	r1, #12
 8003eba:	2002      	movs	r0, #2
 8003ebc:	f7fd fad8 	bl	8001470 <LCD_dec_out>
			          if(line_val[3] == false && line_val[4] == false && line_val[5] == false){
 8003ec0:	4b4a      	ldr	r3, [pc, #296]	; (8003fec <select_mode+0x24a4>)
 8003ec2:	78db      	ldrb	r3, [r3, #3]
 8003ec4:	f083 0301 	eor.w	r3, r3, #1
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d02a      	beq.n	8003f24 <select_mode+0x23dc>
 8003ece:	4b47      	ldr	r3, [pc, #284]	; (8003fec <select_mode+0x24a4>)
 8003ed0:	791b      	ldrb	r3, [r3, #4]
 8003ed2:	f083 0301 	eor.w	r3, r3, #1
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d023      	beq.n	8003f24 <select_mode+0x23dc>
 8003edc:	4b43      	ldr	r3, [pc, #268]	; (8003fec <select_mode+0x24a4>)
 8003ede:	795b      	ldrb	r3, [r3, #5]
 8003ee0:	f083 0301 	eor.w	r3, r3, #1
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d01c      	beq.n	8003f24 <select_mode+0x23dc>
			        	  if(line_val[1] == false && line_val[2] == false && line_val[6] == false && line_val[7] == false){
 8003eea:	4b40      	ldr	r3, [pc, #256]	; (8003fec <select_mode+0x24a4>)
 8003eec:	785b      	ldrb	r3, [r3, #1]
 8003eee:	f083 0301 	eor.w	r3, r3, #1
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d015      	beq.n	8003f24 <select_mode+0x23dc>
 8003ef8:	4b3c      	ldr	r3, [pc, #240]	; (8003fec <select_mode+0x24a4>)
 8003efa:	789b      	ldrb	r3, [r3, #2]
 8003efc:	f083 0301 	eor.w	r3, r3, #1
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d00e      	beq.n	8003f24 <select_mode+0x23dc>
 8003f06:	4b39      	ldr	r3, [pc, #228]	; (8003fec <select_mode+0x24a4>)
 8003f08:	799b      	ldrb	r3, [r3, #6]
 8003f0a:	f083 0301 	eor.w	r3, r3, #1
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d007      	beq.n	8003f24 <select_mode+0x23dc>
 8003f14:	4b35      	ldr	r3, [pc, #212]	; (8003fec <select_mode+0x24a4>)
 8003f16:	79db      	ldrb	r3, [r3, #7]
 8003f18:	f083 0301 	eor.w	r3, r3, #1
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	f040 809c 	bne.w	800405c <select_mode+0x2514>
			          if(line_val[3] == true && line_val[4] == true && line_val[5] == true)
 8003f24:	4b31      	ldr	r3, [pc, #196]	; (8003fec <select_mode+0x24a4>)
 8003f26:	78db      	ldrb	r3, [r3, #3]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d00a      	beq.n	8003f42 <select_mode+0x23fa>
 8003f2c:	4b2f      	ldr	r3, [pc, #188]	; (8003fec <select_mode+0x24a4>)
 8003f2e:	791b      	ldrb	r3, [r3, #4]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d006      	beq.n	8003f42 <select_mode+0x23fa>
 8003f34:	4b2d      	ldr	r3, [pc, #180]	; (8003fec <select_mode+0x24a4>)
 8003f36:	795b      	ldrb	r3, [r3, #5]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d002      	beq.n	8003f42 <select_mode+0x23fa>
			              cross_flg=true;
 8003f3c:	4b33      	ldr	r3, [pc, #204]	; (800400c <select_mode+0x24c4>)
 8003f3e:	2201      	movs	r2, #1
 8003f40:	701a      	strb	r2, [r3, #0]
			          if(f==false && cali_sen_val[1] > 350){
 8003f42:	4b33      	ldr	r3, [pc, #204]	; (8004010 <select_mode+0x24c8>)
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	f083 0301 	eor.w	r3, r3, #1
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d00a      	beq.n	8003f66 <select_mode+0x241e>
 8003f50:	4b23      	ldr	r3, [pc, #140]	; (8003fe0 <select_mode+0x2498>)
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8003f58:	dd05      	ble.n	8003f66 <select_mode+0x241e>
			              cross_flg=true;
 8003f5a:	4b2c      	ldr	r3, [pc, #176]	; (800400c <select_mode+0x24c4>)
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	701a      	strb	r2, [r3, #0]
			              f=true;
 8003f60:	4b2b      	ldr	r3, [pc, #172]	; (8004010 <select_mode+0x24c8>)
 8003f62:	2201      	movs	r2, #1
 8003f64:	701a      	strb	r2, [r3, #0]
			          if(cross_cnt > 1600){
 8003f66:	4b2b      	ldr	r3, [pc, #172]	; (8004014 <select_mode+0x24cc>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8003f6e:	dd08      	ble.n	8003f82 <select_mode+0x243a>
			              cross_flg=false;
 8003f70:	4b26      	ldr	r3, [pc, #152]	; (800400c <select_mode+0x24c4>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	701a      	strb	r2, [r3, #0]
			              MARKER_R_cnt=0;
 8003f76:	4b28      	ldr	r3, [pc, #160]	; (8004018 <select_mode+0x24d0>)
 8003f78:	2200      	movs	r2, #0
 8003f7a:	601a      	str	r2, [r3, #0]
			              cross_cnt=0;
 8003f7c:	4b25      	ldr	r3, [pc, #148]	; (8004014 <select_mode+0x24cc>)
 8003f7e:	2200      	movs	r2, #0
 8003f80:	601a      	str	r2, [r3, #0]
			          if(cali_sen_val[1] > 350){
 8003f82:	4b17      	ldr	r3, [pc, #92]	; (8003fe0 <select_mode+0x2498>)
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8003f8a:	dc1e      	bgt.n	8003fca <select_mode+0x2482>
			              if(8 < MARKER_R_cnt && MARKER_R_cnt < 40){
 8003f8c:	4b22      	ldr	r3, [pc, #136]	; (8004018 <select_mode+0x24d0>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2b08      	cmp	r3, #8
 8003f92:	dd15      	ble.n	8003fc0 <select_mode+0x2478>
 8003f94:	4b20      	ldr	r3, [pc, #128]	; (8004018 <select_mode+0x24d0>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2b27      	cmp	r3, #39	; 0x27
 8003f9a:	dc11      	bgt.n	8003fc0 <select_mode+0x2478>
			                  MARKER_R_cnt=0;
 8003f9c:	4b1e      	ldr	r3, [pc, #120]	; (8004018 <select_mode+0x24d0>)
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	601a      	str	r2, [r3, #0]
			                  if(cross_flg == false && f==true){
 8003fa2:	4b1a      	ldr	r3, [pc, #104]	; (800400c <select_mode+0x24c4>)
 8003fa4:	781b      	ldrb	r3, [r3, #0]
 8003fa6:	f083 0301 	eor.w	r3, r3, #1
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d00b      	beq.n	8003fc8 <select_mode+0x2480>
 8003fb0:	4b17      	ldr	r3, [pc, #92]	; (8004010 <select_mode+0x24c8>)
 8003fb2:	781b      	ldrb	r3, [r3, #0]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d007      	beq.n	8003fc8 <select_mode+0x2480>
			                      x=true;
 8003fb8:	4b18      	ldr	r3, [pc, #96]	; (800401c <select_mode+0x24d4>)
 8003fba:	2201      	movs	r2, #1
 8003fbc:	701a      	strb	r2, [r3, #0]
			                      break;
 8003fbe:	e04e      	b.n	800405e <select_mode+0x2516>
			                  MARKER_R_cnt=0;
 8003fc0:	4b15      	ldr	r3, [pc, #84]	; (8004018 <select_mode+0x24d0>)
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	601a      	str	r2, [r3, #0]
 8003fc6:	e000      	b.n	8003fca <select_mode+0x2482>
			                  if(cross_flg == false && f==true){
 8003fc8:	bf00      	nop
			          for(int t=1;t<8;t++){
 8003fca:	2301      	movs	r3, #1
 8003fcc:	63bb      	str	r3, [r7, #56]	; 0x38
 8003fce:	e033      	b.n	8004038 <select_mode+0x24f0>
 8003fd0:	200002bc 	.word	0x200002bc
 8003fd4:	200002c4 	.word	0x200002c4
 8003fd8:	200002e0 	.word	0x200002e0
 8003fdc:	200002c0 	.word	0x200002c0
 8003fe0:	20000260 	.word	0x20000260
 8003fe4:	20000303 	.word	0x20000303
 8003fe8:	20000304 	.word	0x20000304
 8003fec:	20000308 	.word	0x20000308
 8003ff0:	200002cc 	.word	0x200002cc
 8003ff4:	200002d8 	.word	0x200002d8
 8003ff8:	200002e8 	.word	0x200002e8
 8003ffc:	200002f8 	.word	0x200002f8
 8004000:	200002ec 	.word	0x200002ec
 8004004:	200002f0 	.word	0x200002f0
 8004008:	200002f4 	.word	0x200002f4
 800400c:	200002fe 	.word	0x200002fe
 8004010:	200002fc 	.word	0x200002fc
 8004014:	200002d0 	.word	0x200002d0
 8004018:	200002dc 	.word	0x200002dc
 800401c:	200002fd 	.word	0x200002fd
			        	  pre_line_val[t] = line_val[t];  // ZT
 8004020:	4a9a      	ldr	r2, [pc, #616]	; (800428c <select_mode+0x2744>)
 8004022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004024:	4413      	add	r3, r2
 8004026:	7819      	ldrb	r1, [r3, #0]
 8004028:	4a99      	ldr	r2, [pc, #612]	; (8004290 <select_mode+0x2748>)
 800402a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800402c:	4413      	add	r3, r2
 800402e:	460a      	mov	r2, r1
 8004030:	701a      	strb	r2, [r3, #0]
			          for(int t=1;t<8;t++){
 8004032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004034:	3301      	adds	r3, #1
 8004036:	63bb      	str	r3, [r7, #56]	; 0x38
 8004038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800403a:	2b07      	cmp	r3, #7
 800403c:	ddf0      	ble.n	8004020 <select_mode+0x24d8>
			          pre_sen_diff_l = sen_diff_l;
 800403e:	4b95      	ldr	r3, [pc, #596]	; (8004294 <select_mode+0x274c>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	64fb      	str	r3, [r7, #76]	; 0x4c
			          pre_sen_diff_r = sen_diff_r;
 8004044:	4b94      	ldr	r3, [pc, #592]	; (8004298 <select_mode+0x2750>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	64bb      	str	r3, [r7, #72]	; 0x48
			      }while( HAL_GPIO_ReadPin(SW_MID_GPIO_Port, SW_MID_Pin) == SW_OFF );	// SW_MID
 800404a:	2110      	movs	r1, #16
 800404c:	4893      	ldr	r0, [pc, #588]	; (800429c <select_mode+0x2754>)
 800404e:	f004 f8d9 	bl	8008204 <HAL_GPIO_ReadPin>
 8004052:	4603      	mov	r3, r0
 8004054:	2b01      	cmp	r3, #1
 8004056:	f43f ab08 	beq.w	800366a <select_mode+0x1b22>
 800405a:	e000      	b.n	800405e <select_mode+0x2516>
			        		  break;
 800405c:	bf00      	nop
			      HAL_Delay( 200 );                              // `^Oh~
 800405e:	20c8      	movs	r0, #200	; 0xc8
 8004060:	f002 fcea 	bl	8006a38 <HAL_Delay>
			      while( x == true && target_spd_l <= 110 && target_spd_r <=110 )
 8004064:	e0db      	b.n	800421e <select_mode+0x26d6>
			          if((cali_sen_val[5] < cali_sen_val[3]) && (cali_sen_val[5] < cali_sen_val[4])){
 8004066:	4b8e      	ldr	r3, [pc, #568]	; (80042a0 <select_mode+0x2758>)
 8004068:	695a      	ldr	r2, [r3, #20]
 800406a:	4b8d      	ldr	r3, [pc, #564]	; (80042a0 <select_mode+0x2758>)
 800406c:	68db      	ldr	r3, [r3, #12]
 800406e:	429a      	cmp	r2, r3
 8004070:	da67      	bge.n	8004142 <select_mode+0x25fa>
 8004072:	4b8b      	ldr	r3, [pc, #556]	; (80042a0 <select_mode+0x2758>)
 8004074:	695a      	ldr	r2, [r3, #20]
 8004076:	4b8a      	ldr	r3, [pc, #552]	; (80042a0 <select_mode+0x2758>)
 8004078:	691b      	ldr	r3, [r3, #16]
 800407a:	429a      	cmp	r2, r3
 800407c:	da61      	bge.n	8004142 <select_mode+0x25fa>
			        	  sen_diff_r   = (cali_sen_val[4]-cali_sen_val[3])-900;
 800407e:	4b88      	ldr	r3, [pc, #544]	; (80042a0 <select_mode+0x2758>)
 8004080:	691a      	ldr	r2, [r3, #16]
 8004082:	4b87      	ldr	r3, [pc, #540]	; (80042a0 <select_mode+0x2758>)
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	1ad3      	subs	r3, r2, r3
 8004088:	f5a3 7361 	sub.w	r3, r3, #900	; 0x384
 800408c:	4a82      	ldr	r2, [pc, #520]	; (8004298 <select_mode+0x2750>)
 800408e:	6013      	str	r3, [r2, #0]
			              integral     = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8004090:	4b80      	ldr	r3, [pc, #512]	; (8004294 <select_mode+0x274c>)
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004096:	4413      	add	r3, r2
 8004098:	4a82      	ldr	r2, [pc, #520]	; (80042a4 <select_mode+0x275c>)
 800409a:	6812      	ldr	r2, [r2, #0]
 800409c:	fb02 f303 	mul.w	r3, r2, r3
 80040a0:	0fda      	lsrs	r2, r3, #31
 80040a2:	4413      	add	r3, r2
 80040a4:	105b      	asrs	r3, r3, #1
 80040a6:	ee07 3a90 	vmov	s15, r3
 80040aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80040ae:	4b7e      	ldr	r3, [pc, #504]	; (80042a8 <select_mode+0x2760>)
 80040b0:	edd3 7a00 	vldr	s15, [r3]
 80040b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80040b8:	4b7c      	ldr	r3, [pc, #496]	; (80042ac <select_mode+0x2764>)
 80040ba:	edd3 7a00 	vldr	s15, [r3]
 80040be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040c2:	4b79      	ldr	r3, [pc, #484]	; (80042a8 <select_mode+0x2760>)
 80040c4:	edc3 7a00 	vstr	s15, [r3]
			              d = (sen_diff_r - pre_sen_diff_r)/ pre_id_cnt;
 80040c8:	4b73      	ldr	r3, [pc, #460]	; (8004298 <select_mode+0x2750>)
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040ce:	1ad2      	subs	r2, r2, r3
 80040d0:	4b74      	ldr	r3, [pc, #464]	; (80042a4 <select_mode+0x275c>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	fb92 f3f3 	sdiv	r3, r2, r3
 80040d8:	ee07 3a90 	vmov	s15, r3
 80040dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040e0:	4b73      	ldr	r3, [pc, #460]	; (80042b0 <select_mode+0x2768>)
 80040e2:	edc3 7a00 	vstr	s15, [r3]
			              contorol_r   = (sen_diff_r*kp) + (d*kd) + (integral);
 80040e6:	4b6c      	ldr	r3, [pc, #432]	; (8004298 <select_mode+0x2750>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	ee07 3a90 	vmov	s15, r3
 80040ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80040f2:	4b70      	ldr	r3, [pc, #448]	; (80042b4 <select_mode+0x276c>)
 80040f4:	edd3 7a00 	vldr	s15, [r3]
 80040f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80040fc:	4b6c      	ldr	r3, [pc, #432]	; (80042b0 <select_mode+0x2768>)
 80040fe:	edd3 6a00 	vldr	s13, [r3]
 8004102:	4b6d      	ldr	r3, [pc, #436]	; (80042b8 <select_mode+0x2770>)
 8004104:	edd3 7a00 	vldr	s15, [r3]
 8004108:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800410c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004110:	4b65      	ldr	r3, [pc, #404]	; (80042a8 <select_mode+0x2760>)
 8004112:	edd3 7a00 	vldr	s15, [r3]
 8004116:	ee77 7a27 	vadd.f32	s15, s14, s15
 800411a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800411e:	ee17 2a90 	vmov	r2, s15
 8004122:	4b66      	ldr	r3, [pc, #408]	; (80042bc <select_mode+0x2774>)
 8004124:	601a      	str	r2, [r3, #0]
			              target_spd_r = target_spd+contorol_r;
 8004126:	4b66      	ldr	r3, [pc, #408]	; (80042c0 <select_mode+0x2778>)
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	4b64      	ldr	r3, [pc, #400]	; (80042bc <select_mode+0x2774>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4413      	add	r3, r2
 8004130:	4a64      	ldr	r2, [pc, #400]	; (80042c4 <select_mode+0x277c>)
 8004132:	6013      	str	r3, [r2, #0]
			              target_spd_l = target_spd-contorol_r;
 8004134:	4b62      	ldr	r3, [pc, #392]	; (80042c0 <select_mode+0x2778>)
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	4b60      	ldr	r3, [pc, #384]	; (80042bc <select_mode+0x2774>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	4a62      	ldr	r2, [pc, #392]	; (80042c8 <select_mode+0x2780>)
 8004140:	6013      	str	r3, [r2, #0]
			          if((cali_sen_val[3] < cali_sen_val[5]) && (cali_sen_val[3] < cali_sen_val[4])){
 8004142:	4b57      	ldr	r3, [pc, #348]	; (80042a0 <select_mode+0x2758>)
 8004144:	68da      	ldr	r2, [r3, #12]
 8004146:	4b56      	ldr	r3, [pc, #344]	; (80042a0 <select_mode+0x2758>)
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	429a      	cmp	r2, r3
 800414c:	da67      	bge.n	800421e <select_mode+0x26d6>
 800414e:	4b54      	ldr	r3, [pc, #336]	; (80042a0 <select_mode+0x2758>)
 8004150:	68da      	ldr	r2, [r3, #12]
 8004152:	4b53      	ldr	r3, [pc, #332]	; (80042a0 <select_mode+0x2758>)
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	429a      	cmp	r2, r3
 8004158:	da61      	bge.n	800421e <select_mode+0x26d6>
			              sen_diff_l=(cali_sen_val[5]-cali_sen_val[4])+900;
 800415a:	4b51      	ldr	r3, [pc, #324]	; (80042a0 <select_mode+0x2758>)
 800415c:	695a      	ldr	r2, [r3, #20]
 800415e:	4b50      	ldr	r3, [pc, #320]	; (80042a0 <select_mode+0x2758>)
 8004160:	691b      	ldr	r3, [r3, #16]
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	f503 7361 	add.w	r3, r3, #900	; 0x384
 8004168:	4a4a      	ldr	r2, [pc, #296]	; (8004294 <select_mode+0x274c>)
 800416a:	6013      	str	r3, [r2, #0]
			              integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 800416c:	4b49      	ldr	r3, [pc, #292]	; (8004294 <select_mode+0x274c>)
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004172:	4413      	add	r3, r2
 8004174:	4a4b      	ldr	r2, [pc, #300]	; (80042a4 <select_mode+0x275c>)
 8004176:	6812      	ldr	r2, [r2, #0]
 8004178:	fb02 f303 	mul.w	r3, r2, r3
 800417c:	0fda      	lsrs	r2, r3, #31
 800417e:	4413      	add	r3, r2
 8004180:	105b      	asrs	r3, r3, #1
 8004182:	ee07 3a90 	vmov	s15, r3
 8004186:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800418a:	4b47      	ldr	r3, [pc, #284]	; (80042a8 <select_mode+0x2760>)
 800418c:	edd3 7a00 	vldr	s15, [r3]
 8004190:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004194:	4b45      	ldr	r3, [pc, #276]	; (80042ac <select_mode+0x2764>)
 8004196:	edd3 7a00 	vldr	s15, [r3]
 800419a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800419e:	4b42      	ldr	r3, [pc, #264]	; (80042a8 <select_mode+0x2760>)
 80041a0:	edc3 7a00 	vstr	s15, [r3]
			              d = (sen_diff_l - pre_sen_diff_l)/ pre_id_cnt;
 80041a4:	4b3b      	ldr	r3, [pc, #236]	; (8004294 <select_mode+0x274c>)
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041aa:	1ad2      	subs	r2, r2, r3
 80041ac:	4b3d      	ldr	r3, [pc, #244]	; (80042a4 <select_mode+0x275c>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	fb92 f3f3 	sdiv	r3, r2, r3
 80041b4:	ee07 3a90 	vmov	s15, r3
 80041b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80041bc:	4b3c      	ldr	r3, [pc, #240]	; (80042b0 <select_mode+0x2768>)
 80041be:	edc3 7a00 	vstr	s15, [r3]
			              contorol_l = (sen_diff_l*kp) + (d*kd) + (integral);
 80041c2:	4b34      	ldr	r3, [pc, #208]	; (8004294 <select_mode+0x274c>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	ee07 3a90 	vmov	s15, r3
 80041ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80041ce:	4b39      	ldr	r3, [pc, #228]	; (80042b4 <select_mode+0x276c>)
 80041d0:	edd3 7a00 	vldr	s15, [r3]
 80041d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80041d8:	4b35      	ldr	r3, [pc, #212]	; (80042b0 <select_mode+0x2768>)
 80041da:	edd3 6a00 	vldr	s13, [r3]
 80041de:	4b36      	ldr	r3, [pc, #216]	; (80042b8 <select_mode+0x2770>)
 80041e0:	edd3 7a00 	vldr	s15, [r3]
 80041e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80041e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80041ec:	4b2e      	ldr	r3, [pc, #184]	; (80042a8 <select_mode+0x2760>)
 80041ee:	edd3 7a00 	vldr	s15, [r3]
 80041f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80041fa:	ee17 2a90 	vmov	r2, s15
 80041fe:	4b33      	ldr	r3, [pc, #204]	; (80042cc <select_mode+0x2784>)
 8004200:	601a      	str	r2, [r3, #0]
			              target_spd_r = target_spd+contorol_l;
 8004202:	4b2f      	ldr	r3, [pc, #188]	; (80042c0 <select_mode+0x2778>)
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	4b31      	ldr	r3, [pc, #196]	; (80042cc <select_mode+0x2784>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4413      	add	r3, r2
 800420c:	4a2d      	ldr	r2, [pc, #180]	; (80042c4 <select_mode+0x277c>)
 800420e:	6013      	str	r3, [r2, #0]
			              target_spd_l = target_spd-contorol_l;
 8004210:	4b2b      	ldr	r3, [pc, #172]	; (80042c0 <select_mode+0x2778>)
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	4b2d      	ldr	r3, [pc, #180]	; (80042cc <select_mode+0x2784>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	4a2b      	ldr	r2, [pc, #172]	; (80042c8 <select_mode+0x2780>)
 800421c:	6013      	str	r3, [r2, #0]
			      while( x == true && target_spd_l <= 110 && target_spd_r <=110 )
 800421e:	4b2c      	ldr	r3, [pc, #176]	; (80042d0 <select_mode+0x2788>)
 8004220:	781b      	ldrb	r3, [r3, #0]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d008      	beq.n	8004238 <select_mode+0x26f0>
 8004226:	4b28      	ldr	r3, [pc, #160]	; (80042c8 <select_mode+0x2780>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	2b6e      	cmp	r3, #110	; 0x6e
 800422c:	dc04      	bgt.n	8004238 <select_mode+0x26f0>
 800422e:	4b25      	ldr	r3, [pc, #148]	; (80042c4 <select_mode+0x277c>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	2b6e      	cmp	r3, #110	; 0x6e
 8004234:	f77f af17 	ble.w	8004066 <select_mode+0x251e>
			      target_spd_r = 0;
 8004238:	4b22      	ldr	r3, [pc, #136]	; (80042c4 <select_mode+0x277c>)
 800423a:	2200      	movs	r2, #0
 800423c:	601a      	str	r2, [r3, #0]
			      target_spd_l = 0;
 800423e:	4b22      	ldr	r3, [pc, #136]	; (80042c8 <select_mode+0x2780>)
 8004240:	2200      	movs	r2, #0
 8004242:	601a      	str	r2, [r3, #0]
			      while( mot_spd_l != 0 || mot_spd_r != 0 );    // S~
 8004244:	bf00      	nop
 8004246:	4b23      	ldr	r3, [pc, #140]	; (80042d4 <select_mode+0x278c>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d1fb      	bne.n	8004246 <select_mode+0x26fe>
 800424e:	4b22      	ldr	r3, [pc, #136]	; (80042d8 <select_mode+0x2790>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d1f7      	bne.n	8004246 <select_mode+0x26fe>
			      HAL_GPIO_WritePin(MOT_EN_GPIO_Port, MOT_EN_Pin, MOT_OFF);	// [^Disable
 8004256:	2200      	movs	r2, #0
 8004258:	2101      	movs	r1, #1
 800425a:	4820      	ldr	r0, [pc, #128]	; (80042dc <select_mode+0x2794>)
 800425c:	f003 ffea 	bl	8008234 <HAL_GPIO_WritePin>
}
 8004260:	f001 bdbb 	b.w	8005dda <select_mode+0x4292>
	else if( mode == 4 ){
 8004264:	4b1e      	ldr	r3, [pc, #120]	; (80042e0 <select_mode+0x2798>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	2b04      	cmp	r3, #4
 800426a:	f040 8743 	bne.w	80050f4 <select_mode+0x35ac>
			if( mode_com == DISP ){  			// DISPwF[h^Cg\
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d13b      	bne.n	80042ec <select_mode+0x27a4>
			  LCD_print( 1, 0, "4 :    haya2 pid" );
 8004274:	4a1b      	ldr	r2, [pc, #108]	; (80042e4 <select_mode+0x279c>)
 8004276:	2100      	movs	r1, #0
 8004278:	2001      	movs	r0, #1
 800427a:	f7fc ffff 	bl	800127c <LCD_print>
			  LCD_print( 2, 0, "                " );
 800427e:	4a1a      	ldr	r2, [pc, #104]	; (80042e8 <select_mode+0x27a0>)
 8004280:	2100      	movs	r1, #0
 8004282:	2002      	movs	r0, #2
 8004284:	f7fc fffa 	bl	800127c <LCD_print>
}
 8004288:	f001 bda7 	b.w	8005dda <select_mode+0x4292>
 800428c:	20000308 	.word	0x20000308
 8004290:	20000310 	.word	0x20000310
 8004294:	200002cc 	.word	0x200002cc
 8004298:	200002c8 	.word	0x200002c8
 800429c:	48000400 	.word	0x48000400
 80042a0:	20000260 	.word	0x20000260
 80042a4:	200002d8 	.word	0x200002d8
 80042a8:	200002e8 	.word	0x200002e8
 80042ac:	200002f8 	.word	0x200002f8
 80042b0:	200002ec 	.word	0x200002ec
 80042b4:	200002f0 	.word	0x200002f0
 80042b8:	200002f4 	.word	0x200002f4
 80042bc:	200002e4 	.word	0x200002e4
 80042c0:	200002c4 	.word	0x200002c4
 80042c4:	200002bc 	.word	0x200002bc
 80042c8:	200002c0 	.word	0x200002c0
 80042cc:	200002e0 	.word	0x200002e0
 80042d0:	200002fd 	.word	0x200002fd
 80042d4:	200002b8 	.word	0x200002b8
 80042d8:	200002b4 	.word	0x200002b4
 80042dc:	48001400 	.word	0x48001400
 80042e0:	20000240 	.word	0x20000240
 80042e4:	0800d648 	.word	0x0800d648
 80042e8:	0800d5e0 	.word	0x0800d5e0
			}else if( mode_com == EXEC ){		// EXECwF[hs
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	f041 8573 	bne.w	8005dda <select_mode+0x4292>
				LCD_clear(1);
 80042f4:	2001      	movs	r0, #1
 80042f6:	f7fd f83b 	bl	8001370 <LCD_clear>
			      set_param4();                                  // p[^
 80042fa:	f7fd fbb1 	bl	8001a60 <set_param4>
			      LCD_print( 1, 0, " left      right" );
 80042fe:	4a7e      	ldr	r2, [pc, #504]	; (80044f8 <select_mode+0x29b0>)
 8004300:	2100      	movs	r1, #0
 8004302:	2001      	movs	r0, #1
 8004304:	f7fc ffba 	bl	800127c <LCD_print>
			      LCD_dec_out( 2, 6, target_spd, 4 );           // {x\
 8004308:	4b7c      	ldr	r3, [pc, #496]	; (80044fc <select_mode+0x29b4>)
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	2304      	movs	r3, #4
 800430e:	2106      	movs	r1, #6
 8004310:	2002      	movs	r0, #2
 8004312:	f7fd f8ad 	bl	8001470 <LCD_dec_out>
			      HAL_GPIO_WritePin(MOT_EN_GPIO_Port, MOT_EN_Pin, MOT_ON);			// [^Enable
 8004316:	2201      	movs	r2, #1
 8004318:	2101      	movs	r1, #1
 800431a:	4879      	ldr	r0, [pc, #484]	; (8004500 <select_mode+0x29b8>)
 800431c:	f003 ff8a 	bl	8008234 <HAL_GPIO_WritePin>
			      HAL_GPIO_WritePin(MOT_R_DIR_GPIO_Port, MOT_R_DIR_Pin, MOT_R_FWD);	// E[^w : Oi
 8004320:	2200      	movs	r2, #0
 8004322:	2102      	movs	r1, #2
 8004324:	4876      	ldr	r0, [pc, #472]	; (8004500 <select_mode+0x29b8>)
 8004326:	f003 ff85 	bl	8008234 <HAL_GPIO_WritePin>
			      HAL_GPIO_WritePin(MOT_L_DIR_GPIO_Port, MOT_L_DIR_Pin, MOT_L_FWD);	// [^w : Oi
 800432a:	2201      	movs	r2, #1
 800432c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004330:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004334:	f003 ff7e 	bl	8008234 <HAL_GPIO_WritePin>
			      HAL_Delay(500);            // NX[v
 8004338:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800433c:	f002 fb7c 	bl	8006a38 <HAL_Delay>
			      while( MOT_ACC<51 ){
 8004340:	e00f      	b.n	8004362 <select_mode+0x281a>
			          MOT_ACC++;
 8004342:	4b70      	ldr	r3, [pc, #448]	; (8004504 <select_mode+0x29bc>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	3301      	adds	r3, #1
 8004348:	4a6e      	ldr	r2, [pc, #440]	; (8004504 <select_mode+0x29bc>)
 800434a:	6013      	str	r3, [r2, #0]
			          target_spd_r = 2000;
 800434c:	4b6e      	ldr	r3, [pc, #440]	; (8004508 <select_mode+0x29c0>)
 800434e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004352:	601a      	str	r2, [r3, #0]
			          target_spd_l = 2000;
 8004354:	4b6d      	ldr	r3, [pc, #436]	; (800450c <select_mode+0x29c4>)
 8004356:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800435a:	601a      	str	r2, [r3, #0]
			          HAL_Delay(7);
 800435c:	2007      	movs	r0, #7
 800435e:	f002 fb6b 	bl	8006a38 <HAL_Delay>
			      while( MOT_ACC<51 ){
 8004362:	4b68      	ldr	r3, [pc, #416]	; (8004504 <select_mode+0x29bc>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2b32      	cmp	r3, #50	; 0x32
 8004368:	ddeb      	ble.n	8004342 <select_mode+0x27fa>
			          sen_diff_l = 0;
 800436a:	4b69      	ldr	r3, [pc, #420]	; (8004510 <select_mode+0x29c8>)
 800436c:	2200      	movs	r2, #0
 800436e:	601a      	str	r2, [r3, #0]
			          sen_diff_r = 0;
 8004370:	4b68      	ldr	r3, [pc, #416]	; (8004514 <select_mode+0x29cc>)
 8004372:	2200      	movs	r2, #0
 8004374:	601a      	str	r2, [r3, #0]
			          kp = 0.43;
 8004376:	4b68      	ldr	r3, [pc, #416]	; (8004518 <select_mode+0x29d0>)
 8004378:	4a68      	ldr	r2, [pc, #416]	; (800451c <select_mode+0x29d4>)
 800437a:	601a      	str	r2, [r3, #0]
			          kd = 0.003;
 800437c:	4b68      	ldr	r3, [pc, #416]	; (8004520 <select_mode+0x29d8>)
 800437e:	4a69      	ldr	r2, [pc, #420]	; (8004524 <select_mode+0x29dc>)
 8004380:	601a      	str	r2, [r3, #0]
			          ki = 0.00057;
 8004382:	4b69      	ldr	r3, [pc, #420]	; (8004528 <select_mode+0x29e0>)
 8004384:	4a69      	ldr	r2, [pc, #420]	; (800452c <select_mode+0x29e4>)
 8004386:	601a      	str	r2, [r3, #0]
			          for(int t=1;t<8;t++){
 8004388:	2301      	movs	r3, #1
 800438a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800438c:	e007      	b.n	800439e <select_mode+0x2856>
							  line_val[t] = false;
 800438e:	4a68      	ldr	r2, [pc, #416]	; (8004530 <select_mode+0x29e8>)
 8004390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004392:	4413      	add	r3, r2
 8004394:	2200      	movs	r2, #0
 8004396:	701a      	strb	r2, [r3, #0]
			          for(int t=1;t<8;t++){
 8004398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800439a:	3301      	adds	r3, #1
 800439c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800439e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043a0:	2b07      	cmp	r3, #7
 80043a2:	ddf4      	ble.n	800438e <select_mode+0x2846>
			          for(int t=1;t<8;t++){
 80043a4:	2301      	movs	r3, #1
 80043a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80043a8:	e036      	b.n	8004418 <select_mode+0x28d0>
			        	  cali_sen_val[t]=(sen_val[t]-sen_val_min[t])*1000/(sen_val_max[t]-sen_val_min[t]);
 80043aa:	4a62      	ldr	r2, [pc, #392]	; (8004534 <select_mode+0x29ec>)
 80043ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ae:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80043b2:	4961      	ldr	r1, [pc, #388]	; (8004538 <select_mode+0x29f0>)
 80043b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043b6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80043c0:	fb03 f202 	mul.w	r2, r3, r2
 80043c4:	495d      	ldr	r1, [pc, #372]	; (800453c <select_mode+0x29f4>)
 80043c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043c8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80043cc:	485a      	ldr	r0, [pc, #360]	; (8004538 <select_mode+0x29f0>)
 80043ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043d0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80043d4:	1acb      	subs	r3, r1, r3
 80043d6:	fb92 f2f3 	sdiv	r2, r2, r3
 80043da:	4959      	ldr	r1, [pc, #356]	; (8004540 <select_mode+0x29f8>)
 80043dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			              if(cali_sen_val[t]>1000){
 80043e2:	4a57      	ldr	r2, [pc, #348]	; (8004540 <select_mode+0x29f8>)
 80043e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80043ee:	dd05      	ble.n	80043fc <select_mode+0x28b4>
			            	  cali_sen_val[t] = 1000;
 80043f0:	4a53      	ldr	r2, [pc, #332]	; (8004540 <select_mode+0x29f8>)
 80043f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043f4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80043f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			              if(cali_sen_val[t]<0){
 80043fc:	4a50      	ldr	r2, [pc, #320]	; (8004540 <select_mode+0x29f8>)
 80043fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004400:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004404:	2b00      	cmp	r3, #0
 8004406:	da04      	bge.n	8004412 <select_mode+0x28ca>
			            	  cali_sen_val[t] = 0;
 8004408:	4a4d      	ldr	r2, [pc, #308]	; (8004540 <select_mode+0x29f8>)
 800440a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800440c:	2100      	movs	r1, #0
 800440e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			          for(int t=1;t<8;t++){
 8004412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004414:	3301      	adds	r3, #1
 8004416:	62bb      	str	r3, [r7, #40]	; 0x28
 8004418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800441a:	2b07      	cmp	r3, #7
 800441c:	ddc5      	ble.n	80043aa <select_mode+0x2862>
			          for(int t=1;t<8;t++){
 800441e:	2301      	movs	r3, #1
 8004420:	627b      	str	r3, [r7, #36]	; 0x24
 8004422:	e012      	b.n	800444a <select_mode+0x2902>
						  if( cali_sen_val[t] > sen_val_min[t] + 200 )
 8004424:	4a46      	ldr	r2, [pc, #280]	; (8004540 <select_mode+0x29f8>)
 8004426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004428:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800442c:	4942      	ldr	r1, [pc, #264]	; (8004538 <select_mode+0x29f0>)
 800442e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004430:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004434:	33c8      	adds	r3, #200	; 0xc8
 8004436:	429a      	cmp	r2, r3
 8004438:	dd04      	ble.n	8004444 <select_mode+0x28fc>
							  line_val[t] = true;
 800443a:	4a3d      	ldr	r2, [pc, #244]	; (8004530 <select_mode+0x29e8>)
 800443c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800443e:	4413      	add	r3, r2
 8004440:	2201      	movs	r2, #1
 8004442:	701a      	strb	r2, [r3, #0]
			          for(int t=1;t<8;t++){
 8004444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004446:	3301      	adds	r3, #1
 8004448:	627b      	str	r3, [r7, #36]	; 0x24
 800444a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444c:	2b07      	cmp	r3, #7
 800444e:	dde9      	ble.n	8004424 <select_mode+0x28dc>
			          if(line_val[1] == false && pre_line_val[1] == true && pre_line_val[2] == false && pre_line_val[3] == false){
 8004450:	4b37      	ldr	r3, [pc, #220]	; (8004530 <select_mode+0x29e8>)
 8004452:	785b      	ldrb	r3, [r3, #1]
 8004454:	f083 0301 	eor.w	r3, r3, #1
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d01c      	beq.n	8004498 <select_mode+0x2950>
 800445e:	4b39      	ldr	r3, [pc, #228]	; (8004544 <select_mode+0x29fc>)
 8004460:	785b      	ldrb	r3, [r3, #1]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d018      	beq.n	8004498 <select_mode+0x2950>
 8004466:	4b37      	ldr	r3, [pc, #220]	; (8004544 <select_mode+0x29fc>)
 8004468:	789b      	ldrb	r3, [r3, #2]
 800446a:	f083 0301 	eor.w	r3, r3, #1
 800446e:	b2db      	uxtb	r3, r3
 8004470:	2b00      	cmp	r3, #0
 8004472:	d011      	beq.n	8004498 <select_mode+0x2950>
 8004474:	4b33      	ldr	r3, [pc, #204]	; (8004544 <select_mode+0x29fc>)
 8004476:	78db      	ldrb	r3, [r3, #3]
 8004478:	f083 0301 	eor.w	r3, r3, #1
 800447c:	b2db      	uxtb	r3, r3
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00a      	beq.n	8004498 <select_mode+0x2950>
			              sen_out_flagr = true;
 8004482:	4b31      	ldr	r3, [pc, #196]	; (8004548 <select_mode+0x2a00>)
 8004484:	2201      	movs	r2, #1
 8004486:	701a      	strb	r2, [r3, #0]
			              target_spd_r = 300;
 8004488:	4b1f      	ldr	r3, [pc, #124]	; (8004508 <select_mode+0x29c0>)
 800448a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800448e:	601a      	str	r2, [r3, #0]
			              target_spd_l = 2500;
 8004490:	4b1e      	ldr	r3, [pc, #120]	; (800450c <select_mode+0x29c4>)
 8004492:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8004496:	601a      	str	r2, [r3, #0]
			          if(line_val[7] == false && pre_line_val[7] == true && pre_line_val[6] == false && pre_line_val[5] == false){
 8004498:	4b25      	ldr	r3, [pc, #148]	; (8004530 <select_mode+0x29e8>)
 800449a:	79db      	ldrb	r3, [r3, #7]
 800449c:	f083 0301 	eor.w	r3, r3, #1
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d01c      	beq.n	80044e0 <select_mode+0x2998>
 80044a6:	4b27      	ldr	r3, [pc, #156]	; (8004544 <select_mode+0x29fc>)
 80044a8:	79db      	ldrb	r3, [r3, #7]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d018      	beq.n	80044e0 <select_mode+0x2998>
 80044ae:	4b25      	ldr	r3, [pc, #148]	; (8004544 <select_mode+0x29fc>)
 80044b0:	799b      	ldrb	r3, [r3, #6]
 80044b2:	f083 0301 	eor.w	r3, r3, #1
 80044b6:	b2db      	uxtb	r3, r3
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d011      	beq.n	80044e0 <select_mode+0x2998>
 80044bc:	4b21      	ldr	r3, [pc, #132]	; (8004544 <select_mode+0x29fc>)
 80044be:	795b      	ldrb	r3, [r3, #5]
 80044c0:	f083 0301 	eor.w	r3, r3, #1
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d00a      	beq.n	80044e0 <select_mode+0x2998>
			              sen_out_flagl = true;
 80044ca:	4b20      	ldr	r3, [pc, #128]	; (800454c <select_mode+0x2a04>)
 80044cc:	2201      	movs	r2, #1
 80044ce:	701a      	strb	r2, [r3, #0]
			              target_spd_r = 2500;
 80044d0:	4b0d      	ldr	r3, [pc, #52]	; (8004508 <select_mode+0x29c0>)
 80044d2:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80044d6:	601a      	str	r2, [r3, #0]
			              target_spd_l = 300;
 80044d8:	4b0c      	ldr	r3, [pc, #48]	; (800450c <select_mode+0x29c4>)
 80044da:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80044de:	601a      	str	r2, [r3, #0]
			          if(sen_out_flagr == true && line_val[3] == true){
 80044e0:	4b19      	ldr	r3, [pc, #100]	; (8004548 <select_mode+0x2a00>)
 80044e2:	781b      	ldrb	r3, [r3, #0]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d033      	beq.n	8004550 <select_mode+0x2a08>
 80044e8:	4b11      	ldr	r3, [pc, #68]	; (8004530 <select_mode+0x29e8>)
 80044ea:	78db      	ldrb	r3, [r3, #3]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d02f      	beq.n	8004550 <select_mode+0x2a08>
			          	  sen_out_flagr = false;
 80044f0:	4b15      	ldr	r3, [pc, #84]	; (8004548 <select_mode+0x2a00>)
 80044f2:	2200      	movs	r2, #0
 80044f4:	701a      	strb	r2, [r3, #0]
 80044f6:	e036      	b.n	8004566 <select_mode+0x2a1e>
 80044f8:	0800d60c 	.word	0x0800d60c
 80044fc:	200002c4 	.word	0x200002c4
 8004500:	48001400 	.word	0x48001400
 8004504:	20000230 	.word	0x20000230
 8004508:	200002bc 	.word	0x200002bc
 800450c:	200002c0 	.word	0x200002c0
 8004510:	200002cc 	.word	0x200002cc
 8004514:	200002c8 	.word	0x200002c8
 8004518:	200002f0 	.word	0x200002f0
 800451c:	3edc28f6 	.word	0x3edc28f6
 8004520:	200002f4 	.word	0x200002f4
 8004524:	3b449ba6 	.word	0x3b449ba6
 8004528:	200002f8 	.word	0x200002f8
 800452c:	3a156c0d 	.word	0x3a156c0d
 8004530:	20000308 	.word	0x20000308
 8004534:	20000244 	.word	0x20000244
 8004538:	2000027c 	.word	0x2000027c
 800453c:	20000298 	.word	0x20000298
 8004540:	20000260 	.word	0x20000260
 8004544:	20000310 	.word	0x20000310
 8004548:	20000300 	.word	0x20000300
 800454c:	20000301 	.word	0x20000301
			          else if(sen_out_flagl == true && line_val[5] == true){
 8004550:	4ba3      	ldr	r3, [pc, #652]	; (80047e0 <select_mode+0x2c98>)
 8004552:	781b      	ldrb	r3, [r3, #0]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d006      	beq.n	8004566 <select_mode+0x2a1e>
 8004558:	4ba2      	ldr	r3, [pc, #648]	; (80047e4 <select_mode+0x2c9c>)
 800455a:	795b      	ldrb	r3, [r3, #5]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d002      	beq.n	8004566 <select_mode+0x2a1e>
			        	  sen_out_flagl = false;
 8004560:	4b9f      	ldr	r3, [pc, #636]	; (80047e0 <select_mode+0x2c98>)
 8004562:	2200      	movs	r2, #0
 8004564:	701a      	strb	r2, [r3, #0]
			          if(id_flag == true)
 8004566:	4ba0      	ldr	r3, [pc, #640]	; (80047e8 <select_mode+0x2ca0>)
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d002      	beq.n	8004574 <select_mode+0x2a2c>
			              id_flag=false;
 800456e:	4b9e      	ldr	r3, [pc, #632]	; (80047e8 <select_mode+0x2ca0>)
 8004570:	2200      	movs	r2, #0
 8004572:	701a      	strb	r2, [r3, #0]
			          if(id_flag == false)
 8004574:	4b9c      	ldr	r3, [pc, #624]	; (80047e8 <select_mode+0x2ca0>)
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	f083 0301 	eor.w	r3, r3, #1
 800457c:	b2db      	uxtb	r3, r3
 800457e:	2b00      	cmp	r3, #0
 8004580:	d002      	beq.n	8004588 <select_mode+0x2a40>
			              id_flag=true;
 8004582:	4b99      	ldr	r3, [pc, #612]	; (80047e8 <select_mode+0x2ca0>)
 8004584:	2201      	movs	r2, #1
 8004586:	701a      	strb	r2, [r3, #0]
			          if((cali_sen_val[3] <= cali_sen_val[5]) && (cali_sen_val[3] <= cali_sen_val[4]) && (sen_out_flag == false) && (r == false))
 8004588:	4b98      	ldr	r3, [pc, #608]	; (80047ec <select_mode+0x2ca4>)
 800458a:	68da      	ldr	r2, [r3, #12]
 800458c:	4b97      	ldr	r3, [pc, #604]	; (80047ec <select_mode+0x2ca4>)
 800458e:	695b      	ldr	r3, [r3, #20]
 8004590:	429a      	cmp	r2, r3
 8004592:	dc16      	bgt.n	80045c2 <select_mode+0x2a7a>
 8004594:	4b95      	ldr	r3, [pc, #596]	; (80047ec <select_mode+0x2ca4>)
 8004596:	68da      	ldr	r2, [r3, #12]
 8004598:	4b94      	ldr	r3, [pc, #592]	; (80047ec <select_mode+0x2ca4>)
 800459a:	691b      	ldr	r3, [r3, #16]
 800459c:	429a      	cmp	r2, r3
 800459e:	dc10      	bgt.n	80045c2 <select_mode+0x2a7a>
 80045a0:	4b93      	ldr	r3, [pc, #588]	; (80047f0 <select_mode+0x2ca8>)
 80045a2:	781b      	ldrb	r3, [r3, #0]
 80045a4:	f083 0301 	eor.w	r3, r3, #1
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d009      	beq.n	80045c2 <select_mode+0x2a7a>
 80045ae:	4b91      	ldr	r3, [pc, #580]	; (80047f4 <select_mode+0x2cac>)
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	f083 0301 	eor.w	r3, r3, #1
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d002      	beq.n	80045c2 <select_mode+0x2a7a>
			        	  l = false;
 80045bc:	4b8e      	ldr	r3, [pc, #568]	; (80047f8 <select_mode+0x2cb0>)
 80045be:	2200      	movs	r2, #0
 80045c0:	701a      	strb	r2, [r3, #0]
			          if((cali_sen_val[5] <= cali_sen_val[3]) && (cali_sen_val[5] <= cali_sen_val[4]) && (sen_out_flag == false) && (l == false)){
 80045c2:	4b8a      	ldr	r3, [pc, #552]	; (80047ec <select_mode+0x2ca4>)
 80045c4:	695a      	ldr	r2, [r3, #20]
 80045c6:	4b89      	ldr	r3, [pc, #548]	; (80047ec <select_mode+0x2ca4>)
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	429a      	cmp	r2, r3
 80045cc:	dc78      	bgt.n	80046c0 <select_mode+0x2b78>
 80045ce:	4b87      	ldr	r3, [pc, #540]	; (80047ec <select_mode+0x2ca4>)
 80045d0:	695a      	ldr	r2, [r3, #20]
 80045d2:	4b86      	ldr	r3, [pc, #536]	; (80047ec <select_mode+0x2ca4>)
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	429a      	cmp	r2, r3
 80045d8:	dc72      	bgt.n	80046c0 <select_mode+0x2b78>
 80045da:	4b85      	ldr	r3, [pc, #532]	; (80047f0 <select_mode+0x2ca8>)
 80045dc:	781b      	ldrb	r3, [r3, #0]
 80045de:	f083 0301 	eor.w	r3, r3, #1
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d06b      	beq.n	80046c0 <select_mode+0x2b78>
 80045e8:	4b83      	ldr	r3, [pc, #524]	; (80047f8 <select_mode+0x2cb0>)
 80045ea:	781b      	ldrb	r3, [r3, #0]
 80045ec:	f083 0301 	eor.w	r3, r3, #1
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d064      	beq.n	80046c0 <select_mode+0x2b78>
			        	  r = false;
 80045f6:	4b7f      	ldr	r3, [pc, #508]	; (80047f4 <select_mode+0x2cac>)
 80045f8:	2200      	movs	r2, #0
 80045fa:	701a      	strb	r2, [r3, #0]
			        	  sen_diff_r   = (cali_sen_val[4]-cali_sen_val[3])-900;
 80045fc:	4b7b      	ldr	r3, [pc, #492]	; (80047ec <select_mode+0x2ca4>)
 80045fe:	691a      	ldr	r2, [r3, #16]
 8004600:	4b7a      	ldr	r3, [pc, #488]	; (80047ec <select_mode+0x2ca4>)
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	f5a3 7361 	sub.w	r3, r3, #900	; 0x384
 800460a:	4a7c      	ldr	r2, [pc, #496]	; (80047fc <select_mode+0x2cb4>)
 800460c:	6013      	str	r3, [r2, #0]
			              integral     = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 800460e:	4b7c      	ldr	r3, [pc, #496]	; (8004800 <select_mode+0x2cb8>)
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004614:	4413      	add	r3, r2
 8004616:	4a7b      	ldr	r2, [pc, #492]	; (8004804 <select_mode+0x2cbc>)
 8004618:	6812      	ldr	r2, [r2, #0]
 800461a:	fb02 f303 	mul.w	r3, r2, r3
 800461e:	0fda      	lsrs	r2, r3, #31
 8004620:	4413      	add	r3, r2
 8004622:	105b      	asrs	r3, r3, #1
 8004624:	ee07 3a90 	vmov	s15, r3
 8004628:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800462c:	4b76      	ldr	r3, [pc, #472]	; (8004808 <select_mode+0x2cc0>)
 800462e:	edd3 7a00 	vldr	s15, [r3]
 8004632:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004636:	4b75      	ldr	r3, [pc, #468]	; (800480c <select_mode+0x2cc4>)
 8004638:	edd3 7a00 	vldr	s15, [r3]
 800463c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004640:	4b71      	ldr	r3, [pc, #452]	; (8004808 <select_mode+0x2cc0>)
 8004642:	edc3 7a00 	vstr	s15, [r3]
			              d = (sen_diff_r - pre_sen_diff_r)/ pre_id_cnt;
 8004646:	4b6d      	ldr	r3, [pc, #436]	; (80047fc <select_mode+0x2cb4>)
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800464c:	1ad2      	subs	r2, r2, r3
 800464e:	4b6d      	ldr	r3, [pc, #436]	; (8004804 <select_mode+0x2cbc>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	fb92 f3f3 	sdiv	r3, r2, r3
 8004656:	ee07 3a90 	vmov	s15, r3
 800465a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800465e:	4b6c      	ldr	r3, [pc, #432]	; (8004810 <select_mode+0x2cc8>)
 8004660:	edc3 7a00 	vstr	s15, [r3]
			              contorol_r   = (sen_diff_r*kp) + (d*kd) + (integral);
 8004664:	4b65      	ldr	r3, [pc, #404]	; (80047fc <select_mode+0x2cb4>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	ee07 3a90 	vmov	s15, r3
 800466c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004670:	4b68      	ldr	r3, [pc, #416]	; (8004814 <select_mode+0x2ccc>)
 8004672:	edd3 7a00 	vldr	s15, [r3]
 8004676:	ee27 7a27 	vmul.f32	s14, s14, s15
 800467a:	4b65      	ldr	r3, [pc, #404]	; (8004810 <select_mode+0x2cc8>)
 800467c:	edd3 6a00 	vldr	s13, [r3]
 8004680:	4b65      	ldr	r3, [pc, #404]	; (8004818 <select_mode+0x2cd0>)
 8004682:	edd3 7a00 	vldr	s15, [r3]
 8004686:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800468a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800468e:	4b5e      	ldr	r3, [pc, #376]	; (8004808 <select_mode+0x2cc0>)
 8004690:	edd3 7a00 	vldr	s15, [r3]
 8004694:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004698:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800469c:	ee17 2a90 	vmov	r2, s15
 80046a0:	4b5e      	ldr	r3, [pc, #376]	; (800481c <select_mode+0x2cd4>)
 80046a2:	601a      	str	r2, [r3, #0]
			              target_spd_r = target_spd+contorol_r;
 80046a4:	4b5e      	ldr	r3, [pc, #376]	; (8004820 <select_mode+0x2cd8>)
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	4b5c      	ldr	r3, [pc, #368]	; (800481c <select_mode+0x2cd4>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4413      	add	r3, r2
 80046ae:	4a5d      	ldr	r2, [pc, #372]	; (8004824 <select_mode+0x2cdc>)
 80046b0:	6013      	str	r3, [r2, #0]
			              target_spd_l = target_spd-contorol_r;
 80046b2:	4b5b      	ldr	r3, [pc, #364]	; (8004820 <select_mode+0x2cd8>)
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	4b59      	ldr	r3, [pc, #356]	; (800481c <select_mode+0x2cd4>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	1ad3      	subs	r3, r2, r3
 80046bc:	4a5a      	ldr	r2, [pc, #360]	; (8004828 <select_mode+0x2ce0>)
 80046be:	6013      	str	r3, [r2, #0]
			          if((cali_sen_val[4] < cali_sen_val[2]) && (cali_sen_val[4] <= cali_sen_val[3]) && (sen_out_flag == false) && (l == false)){
 80046c0:	4b4a      	ldr	r3, [pc, #296]	; (80047ec <select_mode+0x2ca4>)
 80046c2:	691a      	ldr	r2, [r3, #16]
 80046c4:	4b49      	ldr	r3, [pc, #292]	; (80047ec <select_mode+0x2ca4>)
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	429a      	cmp	r2, r3
 80046ca:	da78      	bge.n	80047be <select_mode+0x2c76>
 80046cc:	4b47      	ldr	r3, [pc, #284]	; (80047ec <select_mode+0x2ca4>)
 80046ce:	691a      	ldr	r2, [r3, #16]
 80046d0:	4b46      	ldr	r3, [pc, #280]	; (80047ec <select_mode+0x2ca4>)
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	dc72      	bgt.n	80047be <select_mode+0x2c76>
 80046d8:	4b45      	ldr	r3, [pc, #276]	; (80047f0 <select_mode+0x2ca8>)
 80046da:	781b      	ldrb	r3, [r3, #0]
 80046dc:	f083 0301 	eor.w	r3, r3, #1
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d06b      	beq.n	80047be <select_mode+0x2c76>
 80046e6:	4b44      	ldr	r3, [pc, #272]	; (80047f8 <select_mode+0x2cb0>)
 80046e8:	781b      	ldrb	r3, [r3, #0]
 80046ea:	f083 0301 	eor.w	r3, r3, #1
 80046ee:	b2db      	uxtb	r3, r3
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d064      	beq.n	80047be <select_mode+0x2c76>
			        	  r = true;
 80046f4:	4b3f      	ldr	r3, [pc, #252]	; (80047f4 <select_mode+0x2cac>)
 80046f6:	2201      	movs	r2, #1
 80046f8:	701a      	strb	r2, [r3, #0]
			        	  sen_diff_r = (cali_sen_val[3]-cali_sen_val[2])-2810;
 80046fa:	4b3c      	ldr	r3, [pc, #240]	; (80047ec <select_mode+0x2ca4>)
 80046fc:	68da      	ldr	r2, [r3, #12]
 80046fe:	4b3b      	ldr	r3, [pc, #236]	; (80047ec <select_mode+0x2ca4>)
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	f6a3 23fa 	subw	r3, r3, #2810	; 0xafa
 8004708:	4a3c      	ldr	r2, [pc, #240]	; (80047fc <select_mode+0x2cb4>)
 800470a:	6013      	str	r3, [r2, #0]
			        	  integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 800470c:	4b3c      	ldr	r3, [pc, #240]	; (8004800 <select_mode+0x2cb8>)
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004712:	4413      	add	r3, r2
 8004714:	4a3b      	ldr	r2, [pc, #236]	; (8004804 <select_mode+0x2cbc>)
 8004716:	6812      	ldr	r2, [r2, #0]
 8004718:	fb02 f303 	mul.w	r3, r2, r3
 800471c:	0fda      	lsrs	r2, r3, #31
 800471e:	4413      	add	r3, r2
 8004720:	105b      	asrs	r3, r3, #1
 8004722:	ee07 3a90 	vmov	s15, r3
 8004726:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800472a:	4b37      	ldr	r3, [pc, #220]	; (8004808 <select_mode+0x2cc0>)
 800472c:	edd3 7a00 	vldr	s15, [r3]
 8004730:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004734:	4b35      	ldr	r3, [pc, #212]	; (800480c <select_mode+0x2cc4>)
 8004736:	edd3 7a00 	vldr	s15, [r3]
 800473a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800473e:	4b32      	ldr	r3, [pc, #200]	; (8004808 <select_mode+0x2cc0>)
 8004740:	edc3 7a00 	vstr	s15, [r3]
			        	  d = (sen_diff_r - pre_sen_diff_r)/ pre_id_cnt;
 8004744:	4b2d      	ldr	r3, [pc, #180]	; (80047fc <select_mode+0x2cb4>)
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800474a:	1ad2      	subs	r2, r2, r3
 800474c:	4b2d      	ldr	r3, [pc, #180]	; (8004804 <select_mode+0x2cbc>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	fb92 f3f3 	sdiv	r3, r2, r3
 8004754:	ee07 3a90 	vmov	s15, r3
 8004758:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800475c:	4b2c      	ldr	r3, [pc, #176]	; (8004810 <select_mode+0x2cc8>)
 800475e:	edc3 7a00 	vstr	s15, [r3]
			        	  contorol_r = (sen_diff_r*kp) + (d*kd) + (integral);
 8004762:	4b26      	ldr	r3, [pc, #152]	; (80047fc <select_mode+0x2cb4>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	ee07 3a90 	vmov	s15, r3
 800476a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800476e:	4b29      	ldr	r3, [pc, #164]	; (8004814 <select_mode+0x2ccc>)
 8004770:	edd3 7a00 	vldr	s15, [r3]
 8004774:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004778:	4b25      	ldr	r3, [pc, #148]	; (8004810 <select_mode+0x2cc8>)
 800477a:	edd3 6a00 	vldr	s13, [r3]
 800477e:	4b26      	ldr	r3, [pc, #152]	; (8004818 <select_mode+0x2cd0>)
 8004780:	edd3 7a00 	vldr	s15, [r3]
 8004784:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004788:	ee37 7a27 	vadd.f32	s14, s14, s15
 800478c:	4b1e      	ldr	r3, [pc, #120]	; (8004808 <select_mode+0x2cc0>)
 800478e:	edd3 7a00 	vldr	s15, [r3]
 8004792:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004796:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800479a:	ee17 2a90 	vmov	r2, s15
 800479e:	4b1f      	ldr	r3, [pc, #124]	; (800481c <select_mode+0x2cd4>)
 80047a0:	601a      	str	r2, [r3, #0]
			        	  target_spd_r = target_spd+contorol_r;
 80047a2:	4b1f      	ldr	r3, [pc, #124]	; (8004820 <select_mode+0x2cd8>)
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	4b1d      	ldr	r3, [pc, #116]	; (800481c <select_mode+0x2cd4>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4413      	add	r3, r2
 80047ac:	4a1d      	ldr	r2, [pc, #116]	; (8004824 <select_mode+0x2cdc>)
 80047ae:	6013      	str	r3, [r2, #0]
			        	  target_spd_l = target_spd-contorol_r;
 80047b0:	4b1b      	ldr	r3, [pc, #108]	; (8004820 <select_mode+0x2cd8>)
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	4b19      	ldr	r3, [pc, #100]	; (800481c <select_mode+0x2cd4>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	4a1b      	ldr	r2, [pc, #108]	; (8004828 <select_mode+0x2ce0>)
 80047bc:	6013      	str	r3, [r2, #0]
			          if((cali_sen_val[3] < cali_sen_val[1]) && (cali_sen_val[3] <= cali_sen_val[2]) && (sen_out_flag == false) && (r == true) && (l == false)){
 80047be:	4b0b      	ldr	r3, [pc, #44]	; (80047ec <select_mode+0x2ca4>)
 80047c0:	68da      	ldr	r2, [r3, #12]
 80047c2:	4b0a      	ldr	r3, [pc, #40]	; (80047ec <select_mode+0x2ca4>)
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	429a      	cmp	r2, r3
 80047c8:	f280 80bd 	bge.w	8004946 <select_mode+0x2dfe>
 80047cc:	4b07      	ldr	r3, [pc, #28]	; (80047ec <select_mode+0x2ca4>)
 80047ce:	68da      	ldr	r2, [r3, #12]
 80047d0:	4b06      	ldr	r3, [pc, #24]	; (80047ec <select_mode+0x2ca4>)
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	429a      	cmp	r2, r3
 80047d6:	f300 80b6 	bgt.w	8004946 <select_mode+0x2dfe>
 80047da:	4b05      	ldr	r3, [pc, #20]	; (80047f0 <select_mode+0x2ca8>)
 80047dc:	781b      	ldrb	r3, [r3, #0]
 80047de:	e025      	b.n	800482c <select_mode+0x2ce4>
 80047e0:	20000301 	.word	0x20000301
 80047e4:	20000308 	.word	0x20000308
 80047e8:	200002ff 	.word	0x200002ff
 80047ec:	20000260 	.word	0x20000260
 80047f0:	20000302 	.word	0x20000302
 80047f4:	20000304 	.word	0x20000304
 80047f8:	20000303 	.word	0x20000303
 80047fc:	200002c8 	.word	0x200002c8
 8004800:	200002cc 	.word	0x200002cc
 8004804:	200002d8 	.word	0x200002d8
 8004808:	200002e8 	.word	0x200002e8
 800480c:	200002f8 	.word	0x200002f8
 8004810:	200002ec 	.word	0x200002ec
 8004814:	200002f0 	.word	0x200002f0
 8004818:	200002f4 	.word	0x200002f4
 800481c:	200002e4 	.word	0x200002e4
 8004820:	200002c4 	.word	0x200002c4
 8004824:	200002bc 	.word	0x200002bc
 8004828:	200002c0 	.word	0x200002c0
 800482c:	f083 0301 	eor.w	r3, r3, #1
 8004830:	b2db      	uxtb	r3, r3
 8004832:	2b00      	cmp	r3, #0
 8004834:	f000 8087 	beq.w	8004946 <select_mode+0x2dfe>
 8004838:	4bab      	ldr	r3, [pc, #684]	; (8004ae8 <select_mode+0x2fa0>)
 800483a:	781b      	ldrb	r3, [r3, #0]
 800483c:	2b00      	cmp	r3, #0
 800483e:	f000 8082 	beq.w	8004946 <select_mode+0x2dfe>
 8004842:	4baa      	ldr	r3, [pc, #680]	; (8004aec <select_mode+0x2fa4>)
 8004844:	781b      	ldrb	r3, [r3, #0]
 8004846:	f083 0301 	eor.w	r3, r3, #1
 800484a:	b2db      	uxtb	r3, r3
 800484c:	2b00      	cmp	r3, #0
 800484e:	d07a      	beq.n	8004946 <select_mode+0x2dfe>
			        	  if(line_val[3] == false && line_val[4] == false && line_val[5] == false){
 8004850:	4ba7      	ldr	r3, [pc, #668]	; (8004af0 <select_mode+0x2fa8>)
 8004852:	78db      	ldrb	r3, [r3, #3]
 8004854:	f083 0301 	eor.w	r3, r3, #1
 8004858:	b2db      	uxtb	r3, r3
 800485a:	2b00      	cmp	r3, #0
 800485c:	d073      	beq.n	8004946 <select_mode+0x2dfe>
 800485e:	4ba4      	ldr	r3, [pc, #656]	; (8004af0 <select_mode+0x2fa8>)
 8004860:	791b      	ldrb	r3, [r3, #4]
 8004862:	f083 0301 	eor.w	r3, r3, #1
 8004866:	b2db      	uxtb	r3, r3
 8004868:	2b00      	cmp	r3, #0
 800486a:	d06c      	beq.n	8004946 <select_mode+0x2dfe>
 800486c:	4ba0      	ldr	r3, [pc, #640]	; (8004af0 <select_mode+0x2fa8>)
 800486e:	795b      	ldrb	r3, [r3, #5]
 8004870:	f083 0301 	eor.w	r3, r3, #1
 8004874:	b2db      	uxtb	r3, r3
 8004876:	2b00      	cmp	r3, #0
 8004878:	d065      	beq.n	8004946 <select_mode+0x2dfe>
				        	  r = true;
 800487a:	4b9b      	ldr	r3, [pc, #620]	; (8004ae8 <select_mode+0x2fa0>)
 800487c:	2201      	movs	r2, #1
 800487e:	701a      	strb	r2, [r3, #0]
				          	  sen_diff_r = (cali_sen_val[2]-cali_sen_val[1])-4740;
 8004880:	4b9c      	ldr	r3, [pc, #624]	; (8004af4 <select_mode+0x2fac>)
 8004882:	689a      	ldr	r2, [r3, #8]
 8004884:	4b9b      	ldr	r3, [pc, #620]	; (8004af4 <select_mode+0x2fac>)
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	f5a3 5394 	sub.w	r3, r3, #4736	; 0x1280
 800488e:	3b04      	subs	r3, #4
 8004890:	4a99      	ldr	r2, [pc, #612]	; (8004af8 <select_mode+0x2fb0>)
 8004892:	6013      	str	r3, [r2, #0]
				        	  integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8004894:	4b99      	ldr	r3, [pc, #612]	; (8004afc <select_mode+0x2fb4>)
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800489a:	4413      	add	r3, r2
 800489c:	4a98      	ldr	r2, [pc, #608]	; (8004b00 <select_mode+0x2fb8>)
 800489e:	6812      	ldr	r2, [r2, #0]
 80048a0:	fb02 f303 	mul.w	r3, r2, r3
 80048a4:	0fda      	lsrs	r2, r3, #31
 80048a6:	4413      	add	r3, r2
 80048a8:	105b      	asrs	r3, r3, #1
 80048aa:	ee07 3a90 	vmov	s15, r3
 80048ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80048b2:	4b94      	ldr	r3, [pc, #592]	; (8004b04 <select_mode+0x2fbc>)
 80048b4:	edd3 7a00 	vldr	s15, [r3]
 80048b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80048bc:	4b92      	ldr	r3, [pc, #584]	; (8004b08 <select_mode+0x2fc0>)
 80048be:	edd3 7a00 	vldr	s15, [r3]
 80048c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048c6:	4b8f      	ldr	r3, [pc, #572]	; (8004b04 <select_mode+0x2fbc>)
 80048c8:	edc3 7a00 	vstr	s15, [r3]
				        	  d = (sen_diff_r - pre_sen_diff_r)/ pre_id_cnt;
 80048cc:	4b8a      	ldr	r3, [pc, #552]	; (8004af8 <select_mode+0x2fb0>)
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048d2:	1ad2      	subs	r2, r2, r3
 80048d4:	4b8a      	ldr	r3, [pc, #552]	; (8004b00 <select_mode+0x2fb8>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	fb92 f3f3 	sdiv	r3, r2, r3
 80048dc:	ee07 3a90 	vmov	s15, r3
 80048e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80048e4:	4b89      	ldr	r3, [pc, #548]	; (8004b0c <select_mode+0x2fc4>)
 80048e6:	edc3 7a00 	vstr	s15, [r3]
				        	  contorol_r = (sen_diff_r*kp) + (d*kd) + (integral);
 80048ea:	4b83      	ldr	r3, [pc, #524]	; (8004af8 <select_mode+0x2fb0>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	ee07 3a90 	vmov	s15, r3
 80048f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80048f6:	4b86      	ldr	r3, [pc, #536]	; (8004b10 <select_mode+0x2fc8>)
 80048f8:	edd3 7a00 	vldr	s15, [r3]
 80048fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004900:	4b82      	ldr	r3, [pc, #520]	; (8004b0c <select_mode+0x2fc4>)
 8004902:	edd3 6a00 	vldr	s13, [r3]
 8004906:	4b83      	ldr	r3, [pc, #524]	; (8004b14 <select_mode+0x2fcc>)
 8004908:	edd3 7a00 	vldr	s15, [r3]
 800490c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004910:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004914:	4b7b      	ldr	r3, [pc, #492]	; (8004b04 <select_mode+0x2fbc>)
 8004916:	edd3 7a00 	vldr	s15, [r3]
 800491a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800491e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004922:	ee17 2a90 	vmov	r2, s15
 8004926:	4b7c      	ldr	r3, [pc, #496]	; (8004b18 <select_mode+0x2fd0>)
 8004928:	601a      	str	r2, [r3, #0]
				        	  target_spd_r = target_spd+contorol_r;
 800492a:	4b7c      	ldr	r3, [pc, #496]	; (8004b1c <select_mode+0x2fd4>)
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	4b7a      	ldr	r3, [pc, #488]	; (8004b18 <select_mode+0x2fd0>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4413      	add	r3, r2
 8004934:	4a7a      	ldr	r2, [pc, #488]	; (8004b20 <select_mode+0x2fd8>)
 8004936:	6013      	str	r3, [r2, #0]
				        	  target_spd_l = target_spd-contorol_r;
 8004938:	4b78      	ldr	r3, [pc, #480]	; (8004b1c <select_mode+0x2fd4>)
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	4b76      	ldr	r3, [pc, #472]	; (8004b18 <select_mode+0x2fd0>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	4a78      	ldr	r2, [pc, #480]	; (8004b24 <select_mode+0x2fdc>)
 8004944:	6013      	str	r3, [r2, #0]
			          if((cali_sen_val[3] <= cali_sen_val[5]) && (cali_sen_val[3] <= cali_sen_val[4]) && (sen_out_flag == false) && (r == false)){
 8004946:	4b6b      	ldr	r3, [pc, #428]	; (8004af4 <select_mode+0x2fac>)
 8004948:	68da      	ldr	r2, [r3, #12]
 800494a:	4b6a      	ldr	r3, [pc, #424]	; (8004af4 <select_mode+0x2fac>)
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	429a      	cmp	r2, r3
 8004950:	dc78      	bgt.n	8004a44 <select_mode+0x2efc>
 8004952:	4b68      	ldr	r3, [pc, #416]	; (8004af4 <select_mode+0x2fac>)
 8004954:	68da      	ldr	r2, [r3, #12]
 8004956:	4b67      	ldr	r3, [pc, #412]	; (8004af4 <select_mode+0x2fac>)
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	429a      	cmp	r2, r3
 800495c:	dc72      	bgt.n	8004a44 <select_mode+0x2efc>
 800495e:	4b72      	ldr	r3, [pc, #456]	; (8004b28 <select_mode+0x2fe0>)
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	f083 0301 	eor.w	r3, r3, #1
 8004966:	b2db      	uxtb	r3, r3
 8004968:	2b00      	cmp	r3, #0
 800496a:	d06b      	beq.n	8004a44 <select_mode+0x2efc>
 800496c:	4b5e      	ldr	r3, [pc, #376]	; (8004ae8 <select_mode+0x2fa0>)
 800496e:	781b      	ldrb	r3, [r3, #0]
 8004970:	f083 0301 	eor.w	r3, r3, #1
 8004974:	b2db      	uxtb	r3, r3
 8004976:	2b00      	cmp	r3, #0
 8004978:	d064      	beq.n	8004a44 <select_mode+0x2efc>
			        	  l = false;
 800497a:	4b5c      	ldr	r3, [pc, #368]	; (8004aec <select_mode+0x2fa4>)
 800497c:	2200      	movs	r2, #0
 800497e:	701a      	strb	r2, [r3, #0]
			              sen_diff_l=(cali_sen_val[5]-cali_sen_val[4])+900;
 8004980:	4b5c      	ldr	r3, [pc, #368]	; (8004af4 <select_mode+0x2fac>)
 8004982:	695a      	ldr	r2, [r3, #20]
 8004984:	4b5b      	ldr	r3, [pc, #364]	; (8004af4 <select_mode+0x2fac>)
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	1ad3      	subs	r3, r2, r3
 800498a:	f503 7361 	add.w	r3, r3, #900	; 0x384
 800498e:	4a5b      	ldr	r2, [pc, #364]	; (8004afc <select_mode+0x2fb4>)
 8004990:	6013      	str	r3, [r2, #0]
			              integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8004992:	4b5a      	ldr	r3, [pc, #360]	; (8004afc <select_mode+0x2fb4>)
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004998:	4413      	add	r3, r2
 800499a:	4a59      	ldr	r2, [pc, #356]	; (8004b00 <select_mode+0x2fb8>)
 800499c:	6812      	ldr	r2, [r2, #0]
 800499e:	fb02 f303 	mul.w	r3, r2, r3
 80049a2:	0fda      	lsrs	r2, r3, #31
 80049a4:	4413      	add	r3, r2
 80049a6:	105b      	asrs	r3, r3, #1
 80049a8:	ee07 3a90 	vmov	s15, r3
 80049ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80049b0:	4b54      	ldr	r3, [pc, #336]	; (8004b04 <select_mode+0x2fbc>)
 80049b2:	edd3 7a00 	vldr	s15, [r3]
 80049b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80049ba:	4b53      	ldr	r3, [pc, #332]	; (8004b08 <select_mode+0x2fc0>)
 80049bc:	edd3 7a00 	vldr	s15, [r3]
 80049c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049c4:	4b4f      	ldr	r3, [pc, #316]	; (8004b04 <select_mode+0x2fbc>)
 80049c6:	edc3 7a00 	vstr	s15, [r3]
			              d = (sen_diff_l - pre_sen_diff_l)/ pre_id_cnt;
 80049ca:	4b4c      	ldr	r3, [pc, #304]	; (8004afc <select_mode+0x2fb4>)
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049d0:	1ad2      	subs	r2, r2, r3
 80049d2:	4b4b      	ldr	r3, [pc, #300]	; (8004b00 <select_mode+0x2fb8>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	fb92 f3f3 	sdiv	r3, r2, r3
 80049da:	ee07 3a90 	vmov	s15, r3
 80049de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049e2:	4b4a      	ldr	r3, [pc, #296]	; (8004b0c <select_mode+0x2fc4>)
 80049e4:	edc3 7a00 	vstr	s15, [r3]
			              contorol_l = (sen_diff_l*kp) + (d*kd) + (integral);
 80049e8:	4b44      	ldr	r3, [pc, #272]	; (8004afc <select_mode+0x2fb4>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	ee07 3a90 	vmov	s15, r3
 80049f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80049f4:	4b46      	ldr	r3, [pc, #280]	; (8004b10 <select_mode+0x2fc8>)
 80049f6:	edd3 7a00 	vldr	s15, [r3]
 80049fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80049fe:	4b43      	ldr	r3, [pc, #268]	; (8004b0c <select_mode+0x2fc4>)
 8004a00:	edd3 6a00 	vldr	s13, [r3]
 8004a04:	4b43      	ldr	r3, [pc, #268]	; (8004b14 <select_mode+0x2fcc>)
 8004a06:	edd3 7a00 	vldr	s15, [r3]
 8004a0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a0e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004a12:	4b3c      	ldr	r3, [pc, #240]	; (8004b04 <select_mode+0x2fbc>)
 8004a14:	edd3 7a00 	vldr	s15, [r3]
 8004a18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a1c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004a20:	ee17 2a90 	vmov	r2, s15
 8004a24:	4b41      	ldr	r3, [pc, #260]	; (8004b2c <select_mode+0x2fe4>)
 8004a26:	601a      	str	r2, [r3, #0]
			              target_spd_r = target_spd+contorol_l;
 8004a28:	4b3c      	ldr	r3, [pc, #240]	; (8004b1c <select_mode+0x2fd4>)
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	4b3f      	ldr	r3, [pc, #252]	; (8004b2c <select_mode+0x2fe4>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4413      	add	r3, r2
 8004a32:	4a3b      	ldr	r2, [pc, #236]	; (8004b20 <select_mode+0x2fd8>)
 8004a34:	6013      	str	r3, [r2, #0]
			              target_spd_l = target_spd-contorol_l;
 8004a36:	4b39      	ldr	r3, [pc, #228]	; (8004b1c <select_mode+0x2fd4>)
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	4b3c      	ldr	r3, [pc, #240]	; (8004b2c <select_mode+0x2fe4>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	4a38      	ldr	r2, [pc, #224]	; (8004b24 <select_mode+0x2fdc>)
 8004a42:	6013      	str	r3, [r2, #0]
			          if((cali_sen_val[4] < cali_sen_val[6]) && (cali_sen_val[4] <= cali_sen_val[5]) && (sen_out_flag == false) && (r == false)){
 8004a44:	4b2b      	ldr	r3, [pc, #172]	; (8004af4 <select_mode+0x2fac>)
 8004a46:	691a      	ldr	r2, [r3, #16]
 8004a48:	4b2a      	ldr	r3, [pc, #168]	; (8004af4 <select_mode+0x2fac>)
 8004a4a:	699b      	ldr	r3, [r3, #24]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	f280 80a2 	bge.w	8004b96 <select_mode+0x304e>
 8004a52:	4b28      	ldr	r3, [pc, #160]	; (8004af4 <select_mode+0x2fac>)
 8004a54:	691a      	ldr	r2, [r3, #16]
 8004a56:	4b27      	ldr	r3, [pc, #156]	; (8004af4 <select_mode+0x2fac>)
 8004a58:	695b      	ldr	r3, [r3, #20]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	f300 809b 	bgt.w	8004b96 <select_mode+0x304e>
 8004a60:	4b31      	ldr	r3, [pc, #196]	; (8004b28 <select_mode+0x2fe0>)
 8004a62:	781b      	ldrb	r3, [r3, #0]
 8004a64:	f083 0301 	eor.w	r3, r3, #1
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	f000 8093 	beq.w	8004b96 <select_mode+0x304e>
 8004a70:	4b1d      	ldr	r3, [pc, #116]	; (8004ae8 <select_mode+0x2fa0>)
 8004a72:	781b      	ldrb	r3, [r3, #0]
 8004a74:	f083 0301 	eor.w	r3, r3, #1
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	f000 808b 	beq.w	8004b96 <select_mode+0x304e>
			        	  l = true;
 8004a80:	4b1a      	ldr	r3, [pc, #104]	; (8004aec <select_mode+0x2fa4>)
 8004a82:	2201      	movs	r2, #1
 8004a84:	701a      	strb	r2, [r3, #0]
			              sen_diff_l=(cali_sen_val[6]-cali_sen_val[5])+2810;
 8004a86:	4b1b      	ldr	r3, [pc, #108]	; (8004af4 <select_mode+0x2fac>)
 8004a88:	699a      	ldr	r2, [r3, #24]
 8004a8a:	4b1a      	ldr	r3, [pc, #104]	; (8004af4 <select_mode+0x2fac>)
 8004a8c:	695b      	ldr	r3, [r3, #20]
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	f603 23fa 	addw	r3, r3, #2810	; 0xafa
 8004a94:	4a19      	ldr	r2, [pc, #100]	; (8004afc <select_mode+0x2fb4>)
 8004a96:	6013      	str	r3, [r2, #0]
			              integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8004a98:	4b18      	ldr	r3, [pc, #96]	; (8004afc <select_mode+0x2fb4>)
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a9e:	4413      	add	r3, r2
 8004aa0:	4a17      	ldr	r2, [pc, #92]	; (8004b00 <select_mode+0x2fb8>)
 8004aa2:	6812      	ldr	r2, [r2, #0]
 8004aa4:	fb02 f303 	mul.w	r3, r2, r3
 8004aa8:	0fda      	lsrs	r2, r3, #31
 8004aaa:	4413      	add	r3, r2
 8004aac:	105b      	asrs	r3, r3, #1
 8004aae:	ee07 3a90 	vmov	s15, r3
 8004ab2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004ab6:	4b13      	ldr	r3, [pc, #76]	; (8004b04 <select_mode+0x2fbc>)
 8004ab8:	edd3 7a00 	vldr	s15, [r3]
 8004abc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004ac0:	4b11      	ldr	r3, [pc, #68]	; (8004b08 <select_mode+0x2fc0>)
 8004ac2:	edd3 7a00 	vldr	s15, [r3]
 8004ac6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004aca:	4b0e      	ldr	r3, [pc, #56]	; (8004b04 <select_mode+0x2fbc>)
 8004acc:	edc3 7a00 	vstr	s15, [r3]
			              d = (sen_diff_l - pre_sen_diff_l)/ pre_id_cnt;
 8004ad0:	4b0a      	ldr	r3, [pc, #40]	; (8004afc <select_mode+0x2fb4>)
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ad6:	1ad2      	subs	r2, r2, r3
 8004ad8:	4b09      	ldr	r3, [pc, #36]	; (8004b00 <select_mode+0x2fb8>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	fb92 f3f3 	sdiv	r3, r2, r3
 8004ae0:	ee07 3a90 	vmov	s15, r3
 8004ae4:	e024      	b.n	8004b30 <select_mode+0x2fe8>
 8004ae6:	bf00      	nop
 8004ae8:	20000304 	.word	0x20000304
 8004aec:	20000303 	.word	0x20000303
 8004af0:	20000308 	.word	0x20000308
 8004af4:	20000260 	.word	0x20000260
 8004af8:	200002c8 	.word	0x200002c8
 8004afc:	200002cc 	.word	0x200002cc
 8004b00:	200002d8 	.word	0x200002d8
 8004b04:	200002e8 	.word	0x200002e8
 8004b08:	200002f8 	.word	0x200002f8
 8004b0c:	200002ec 	.word	0x200002ec
 8004b10:	200002f0 	.word	0x200002f0
 8004b14:	200002f4 	.word	0x200002f4
 8004b18:	200002e4 	.word	0x200002e4
 8004b1c:	200002c4 	.word	0x200002c4
 8004b20:	200002bc 	.word	0x200002bc
 8004b24:	200002c0 	.word	0x200002c0
 8004b28:	20000302 	.word	0x20000302
 8004b2c:	200002e0 	.word	0x200002e0
 8004b30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b34:	4ba4      	ldr	r3, [pc, #656]	; (8004dc8 <select_mode+0x3280>)
 8004b36:	edc3 7a00 	vstr	s15, [r3]
			              contorol_l = (sen_diff_l*kp) + (d*kd) + (integral);
 8004b3a:	4ba4      	ldr	r3, [pc, #656]	; (8004dcc <select_mode+0x3284>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	ee07 3a90 	vmov	s15, r3
 8004b42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004b46:	4ba2      	ldr	r3, [pc, #648]	; (8004dd0 <select_mode+0x3288>)
 8004b48:	edd3 7a00 	vldr	s15, [r3]
 8004b4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004b50:	4b9d      	ldr	r3, [pc, #628]	; (8004dc8 <select_mode+0x3280>)
 8004b52:	edd3 6a00 	vldr	s13, [r3]
 8004b56:	4b9f      	ldr	r3, [pc, #636]	; (8004dd4 <select_mode+0x328c>)
 8004b58:	edd3 7a00 	vldr	s15, [r3]
 8004b5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004b60:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004b64:	4b9c      	ldr	r3, [pc, #624]	; (8004dd8 <select_mode+0x3290>)
 8004b66:	edd3 7a00 	vldr	s15, [r3]
 8004b6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004b72:	ee17 2a90 	vmov	r2, s15
 8004b76:	4b99      	ldr	r3, [pc, #612]	; (8004ddc <select_mode+0x3294>)
 8004b78:	601a      	str	r2, [r3, #0]
			              target_spd_r = target_spd+contorol_l;
 8004b7a:	4b99      	ldr	r3, [pc, #612]	; (8004de0 <select_mode+0x3298>)
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	4b97      	ldr	r3, [pc, #604]	; (8004ddc <select_mode+0x3294>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4413      	add	r3, r2
 8004b84:	4a97      	ldr	r2, [pc, #604]	; (8004de4 <select_mode+0x329c>)
 8004b86:	6013      	str	r3, [r2, #0]
			              target_spd_l = target_spd-contorol_l;
 8004b88:	4b95      	ldr	r3, [pc, #596]	; (8004de0 <select_mode+0x3298>)
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	4b93      	ldr	r3, [pc, #588]	; (8004ddc <select_mode+0x3294>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	4a95      	ldr	r2, [pc, #596]	; (8004de8 <select_mode+0x32a0>)
 8004b94:	6013      	str	r3, [r2, #0]
			          if((cali_sen_val[5] < cali_sen_val[7]) && (cali_sen_val[5] <= cali_sen_val[6]) && (sen_out_flag == false) && (l == true) && (r == false)){
 8004b96:	4b95      	ldr	r3, [pc, #596]	; (8004dec <select_mode+0x32a4>)
 8004b98:	695a      	ldr	r2, [r3, #20]
 8004b9a:	4b94      	ldr	r3, [pc, #592]	; (8004dec <select_mode+0x32a4>)
 8004b9c:	69db      	ldr	r3, [r3, #28]
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	f280 8096 	bge.w	8004cd0 <select_mode+0x3188>
 8004ba4:	4b91      	ldr	r3, [pc, #580]	; (8004dec <select_mode+0x32a4>)
 8004ba6:	695a      	ldr	r2, [r3, #20]
 8004ba8:	4b90      	ldr	r3, [pc, #576]	; (8004dec <select_mode+0x32a4>)
 8004baa:	699b      	ldr	r3, [r3, #24]
 8004bac:	429a      	cmp	r2, r3
 8004bae:	f300 808f 	bgt.w	8004cd0 <select_mode+0x3188>
 8004bb2:	4b8f      	ldr	r3, [pc, #572]	; (8004df0 <select_mode+0x32a8>)
 8004bb4:	781b      	ldrb	r3, [r3, #0]
 8004bb6:	f083 0301 	eor.w	r3, r3, #1
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	f000 8087 	beq.w	8004cd0 <select_mode+0x3188>
 8004bc2:	4b8c      	ldr	r3, [pc, #560]	; (8004df4 <select_mode+0x32ac>)
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	f000 8082 	beq.w	8004cd0 <select_mode+0x3188>
 8004bcc:	4b8a      	ldr	r3, [pc, #552]	; (8004df8 <select_mode+0x32b0>)
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	f083 0301 	eor.w	r3, r3, #1
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d07a      	beq.n	8004cd0 <select_mode+0x3188>
			        	  if(line_val[3] == false && line_val[4] == false && line_val[5] == false){
 8004bda:	4b88      	ldr	r3, [pc, #544]	; (8004dfc <select_mode+0x32b4>)
 8004bdc:	78db      	ldrb	r3, [r3, #3]
 8004bde:	f083 0301 	eor.w	r3, r3, #1
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d073      	beq.n	8004cd0 <select_mode+0x3188>
 8004be8:	4b84      	ldr	r3, [pc, #528]	; (8004dfc <select_mode+0x32b4>)
 8004bea:	791b      	ldrb	r3, [r3, #4]
 8004bec:	f083 0301 	eor.w	r3, r3, #1
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d06c      	beq.n	8004cd0 <select_mode+0x3188>
 8004bf6:	4b81      	ldr	r3, [pc, #516]	; (8004dfc <select_mode+0x32b4>)
 8004bf8:	795b      	ldrb	r3, [r3, #5]
 8004bfa:	f083 0301 	eor.w	r3, r3, #1
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d065      	beq.n	8004cd0 <select_mode+0x3188>
				        	  l = true;
 8004c04:	4b7b      	ldr	r3, [pc, #492]	; (8004df4 <select_mode+0x32ac>)
 8004c06:	2201      	movs	r2, #1
 8004c08:	701a      	strb	r2, [r3, #0]
				        	  sen_diff_l=(cali_sen_val[7]-cali_sen_val[6])+4740;
 8004c0a:	4b78      	ldr	r3, [pc, #480]	; (8004dec <select_mode+0x32a4>)
 8004c0c:	69da      	ldr	r2, [r3, #28]
 8004c0e:	4b77      	ldr	r3, [pc, #476]	; (8004dec <select_mode+0x32a4>)
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	f503 5394 	add.w	r3, r3, #4736	; 0x1280
 8004c18:	3304      	adds	r3, #4
 8004c1a:	4a6c      	ldr	r2, [pc, #432]	; (8004dcc <select_mode+0x3284>)
 8004c1c:	6013      	str	r3, [r2, #0]
				              integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8004c1e:	4b6b      	ldr	r3, [pc, #428]	; (8004dcc <select_mode+0x3284>)
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c24:	4413      	add	r3, r2
 8004c26:	4a76      	ldr	r2, [pc, #472]	; (8004e00 <select_mode+0x32b8>)
 8004c28:	6812      	ldr	r2, [r2, #0]
 8004c2a:	fb02 f303 	mul.w	r3, r2, r3
 8004c2e:	0fda      	lsrs	r2, r3, #31
 8004c30:	4413      	add	r3, r2
 8004c32:	105b      	asrs	r3, r3, #1
 8004c34:	ee07 3a90 	vmov	s15, r3
 8004c38:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004c3c:	4b66      	ldr	r3, [pc, #408]	; (8004dd8 <select_mode+0x3290>)
 8004c3e:	edd3 7a00 	vldr	s15, [r3]
 8004c42:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004c46:	4b6f      	ldr	r3, [pc, #444]	; (8004e04 <select_mode+0x32bc>)
 8004c48:	edd3 7a00 	vldr	s15, [r3]
 8004c4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c50:	4b61      	ldr	r3, [pc, #388]	; (8004dd8 <select_mode+0x3290>)
 8004c52:	edc3 7a00 	vstr	s15, [r3]
				              d = (sen_diff_l - pre_sen_diff_l)/ pre_id_cnt;
 8004c56:	4b5d      	ldr	r3, [pc, #372]	; (8004dcc <select_mode+0x3284>)
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c5c:	1ad2      	subs	r2, r2, r3
 8004c5e:	4b68      	ldr	r3, [pc, #416]	; (8004e00 <select_mode+0x32b8>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	fb92 f3f3 	sdiv	r3, r2, r3
 8004c66:	ee07 3a90 	vmov	s15, r3
 8004c6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c6e:	4b56      	ldr	r3, [pc, #344]	; (8004dc8 <select_mode+0x3280>)
 8004c70:	edc3 7a00 	vstr	s15, [r3]
				              contorol_l = (sen_diff_l*kp) + (d*kd) + (integral);
 8004c74:	4b55      	ldr	r3, [pc, #340]	; (8004dcc <select_mode+0x3284>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	ee07 3a90 	vmov	s15, r3
 8004c7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004c80:	4b53      	ldr	r3, [pc, #332]	; (8004dd0 <select_mode+0x3288>)
 8004c82:	edd3 7a00 	vldr	s15, [r3]
 8004c86:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004c8a:	4b4f      	ldr	r3, [pc, #316]	; (8004dc8 <select_mode+0x3280>)
 8004c8c:	edd3 6a00 	vldr	s13, [r3]
 8004c90:	4b50      	ldr	r3, [pc, #320]	; (8004dd4 <select_mode+0x328c>)
 8004c92:	edd3 7a00 	vldr	s15, [r3]
 8004c96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004c9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004c9e:	4b4e      	ldr	r3, [pc, #312]	; (8004dd8 <select_mode+0x3290>)
 8004ca0:	edd3 7a00 	vldr	s15, [r3]
 8004ca4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ca8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004cac:	ee17 2a90 	vmov	r2, s15
 8004cb0:	4b4a      	ldr	r3, [pc, #296]	; (8004ddc <select_mode+0x3294>)
 8004cb2:	601a      	str	r2, [r3, #0]
				              target_spd_r = target_spd+contorol_l;
 8004cb4:	4b4a      	ldr	r3, [pc, #296]	; (8004de0 <select_mode+0x3298>)
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	4b48      	ldr	r3, [pc, #288]	; (8004ddc <select_mode+0x3294>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4413      	add	r3, r2
 8004cbe:	4a49      	ldr	r2, [pc, #292]	; (8004de4 <select_mode+0x329c>)
 8004cc0:	6013      	str	r3, [r2, #0]
				              target_spd_l = target_spd-contorol_l;
 8004cc2:	4b47      	ldr	r3, [pc, #284]	; (8004de0 <select_mode+0x3298>)
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	4b45      	ldr	r3, [pc, #276]	; (8004ddc <select_mode+0x3294>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	1ad3      	subs	r3, r2, r3
 8004ccc:	4a46      	ldr	r2, [pc, #280]	; (8004de8 <select_mode+0x32a0>)
 8004cce:	6013      	str	r3, [r2, #0]
			          LCD_dec_out( 2, 1, target_spd_l, 4 );         // [^Fx\
 8004cd0:	4b45      	ldr	r3, [pc, #276]	; (8004de8 <select_mode+0x32a0>)
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	2304      	movs	r3, #4
 8004cd6:	2101      	movs	r1, #1
 8004cd8:	2002      	movs	r0, #2
 8004cda:	f7fc fbc9 	bl	8001470 <LCD_dec_out>
			          LCD_dec_out( 2, 12, target_spd_r, 4 );        // [^EFx\
 8004cde:	4b41      	ldr	r3, [pc, #260]	; (8004de4 <select_mode+0x329c>)
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	2304      	movs	r3, #4
 8004ce4:	210c      	movs	r1, #12
 8004ce6:	2002      	movs	r0, #2
 8004ce8:	f7fc fbc2 	bl	8001470 <LCD_dec_out>
			          if(line_val[3] == false && line_val[4] == false && line_val[5] == false){
 8004cec:	4b43      	ldr	r3, [pc, #268]	; (8004dfc <select_mode+0x32b4>)
 8004cee:	78db      	ldrb	r3, [r3, #3]
 8004cf0:	f083 0301 	eor.w	r3, r3, #1
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d02a      	beq.n	8004d50 <select_mode+0x3208>
 8004cfa:	4b40      	ldr	r3, [pc, #256]	; (8004dfc <select_mode+0x32b4>)
 8004cfc:	791b      	ldrb	r3, [r3, #4]
 8004cfe:	f083 0301 	eor.w	r3, r3, #1
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d023      	beq.n	8004d50 <select_mode+0x3208>
 8004d08:	4b3c      	ldr	r3, [pc, #240]	; (8004dfc <select_mode+0x32b4>)
 8004d0a:	795b      	ldrb	r3, [r3, #5]
 8004d0c:	f083 0301 	eor.w	r3, r3, #1
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d01c      	beq.n	8004d50 <select_mode+0x3208>
			        	  if(line_val[1] == false && line_val[2] == false && line_val[6] == false && line_val[7] == false){
 8004d16:	4b39      	ldr	r3, [pc, #228]	; (8004dfc <select_mode+0x32b4>)
 8004d18:	785b      	ldrb	r3, [r3, #1]
 8004d1a:	f083 0301 	eor.w	r3, r3, #1
 8004d1e:	b2db      	uxtb	r3, r3
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d015      	beq.n	8004d50 <select_mode+0x3208>
 8004d24:	4b35      	ldr	r3, [pc, #212]	; (8004dfc <select_mode+0x32b4>)
 8004d26:	789b      	ldrb	r3, [r3, #2]
 8004d28:	f083 0301 	eor.w	r3, r3, #1
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d00e      	beq.n	8004d50 <select_mode+0x3208>
 8004d32:	4b32      	ldr	r3, [pc, #200]	; (8004dfc <select_mode+0x32b4>)
 8004d34:	799b      	ldrb	r3, [r3, #6]
 8004d36:	f083 0301 	eor.w	r3, r3, #1
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d007      	beq.n	8004d50 <select_mode+0x3208>
 8004d40:	4b2e      	ldr	r3, [pc, #184]	; (8004dfc <select_mode+0x32b4>)
 8004d42:	79db      	ldrb	r3, [r3, #7]
 8004d44:	f083 0301 	eor.w	r3, r3, #1
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	f040 809e 	bne.w	8004e8c <select_mode+0x3344>
			          if(line_val[3] == true && line_val[4] == true && line_val[5] == true)
 8004d50:	4b2a      	ldr	r3, [pc, #168]	; (8004dfc <select_mode+0x32b4>)
 8004d52:	78db      	ldrb	r3, [r3, #3]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d00a      	beq.n	8004d6e <select_mode+0x3226>
 8004d58:	4b28      	ldr	r3, [pc, #160]	; (8004dfc <select_mode+0x32b4>)
 8004d5a:	791b      	ldrb	r3, [r3, #4]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d006      	beq.n	8004d6e <select_mode+0x3226>
 8004d60:	4b26      	ldr	r3, [pc, #152]	; (8004dfc <select_mode+0x32b4>)
 8004d62:	795b      	ldrb	r3, [r3, #5]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d002      	beq.n	8004d6e <select_mode+0x3226>
			              cross_flg=true;
 8004d68:	4b27      	ldr	r3, [pc, #156]	; (8004e08 <select_mode+0x32c0>)
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	701a      	strb	r2, [r3, #0]
			          if(f==false && cali_sen_val[1] > 350){
 8004d6e:	4b27      	ldr	r3, [pc, #156]	; (8004e0c <select_mode+0x32c4>)
 8004d70:	781b      	ldrb	r3, [r3, #0]
 8004d72:	f083 0301 	eor.w	r3, r3, #1
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d00a      	beq.n	8004d92 <select_mode+0x324a>
 8004d7c:	4b1b      	ldr	r3, [pc, #108]	; (8004dec <select_mode+0x32a4>)
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8004d84:	dd05      	ble.n	8004d92 <select_mode+0x324a>
			              cross_flg=true;
 8004d86:	4b20      	ldr	r3, [pc, #128]	; (8004e08 <select_mode+0x32c0>)
 8004d88:	2201      	movs	r2, #1
 8004d8a:	701a      	strb	r2, [r3, #0]
			              f=true;
 8004d8c:	4b1f      	ldr	r3, [pc, #124]	; (8004e0c <select_mode+0x32c4>)
 8004d8e:	2201      	movs	r2, #1
 8004d90:	701a      	strb	r2, [r3, #0]
			          if(cross_cnt > 1400){
 8004d92:	4b1f      	ldr	r3, [pc, #124]	; (8004e10 <select_mode+0x32c8>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8004d9a:	dd08      	ble.n	8004dae <select_mode+0x3266>
			              cross_flg=false;
 8004d9c:	4b1a      	ldr	r3, [pc, #104]	; (8004e08 <select_mode+0x32c0>)
 8004d9e:	2200      	movs	r2, #0
 8004da0:	701a      	strb	r2, [r3, #0]
			              MARKER_R_cnt=0;
 8004da2:	4b1c      	ldr	r3, [pc, #112]	; (8004e14 <select_mode+0x32cc>)
 8004da4:	2200      	movs	r2, #0
 8004da6:	601a      	str	r2, [r3, #0]
			              cross_cnt=0;
 8004da8:	4b19      	ldr	r3, [pc, #100]	; (8004e10 <select_mode+0x32c8>)
 8004daa:	2200      	movs	r2, #0
 8004dac:	601a      	str	r2, [r3, #0]
			          if(cali_sen_val[1] > 350){
 8004dae:	4b0f      	ldr	r3, [pc, #60]	; (8004dec <select_mode+0x32a4>)
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8004db6:	dc48      	bgt.n	8004e4a <select_mode+0x3302>
			              if(10 < MARKER_R_cnt && MARKER_R_cnt < 50){
 8004db8:	4b16      	ldr	r3, [pc, #88]	; (8004e14 <select_mode+0x32cc>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2b0a      	cmp	r3, #10
 8004dbe:	dd3f      	ble.n	8004e40 <select_mode+0x32f8>
 8004dc0:	4b14      	ldr	r3, [pc, #80]	; (8004e14 <select_mode+0x32cc>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	e028      	b.n	8004e18 <select_mode+0x32d0>
 8004dc6:	bf00      	nop
 8004dc8:	200002ec 	.word	0x200002ec
 8004dcc:	200002cc 	.word	0x200002cc
 8004dd0:	200002f0 	.word	0x200002f0
 8004dd4:	200002f4 	.word	0x200002f4
 8004dd8:	200002e8 	.word	0x200002e8
 8004ddc:	200002e0 	.word	0x200002e0
 8004de0:	200002c4 	.word	0x200002c4
 8004de4:	200002bc 	.word	0x200002bc
 8004de8:	200002c0 	.word	0x200002c0
 8004dec:	20000260 	.word	0x20000260
 8004df0:	20000302 	.word	0x20000302
 8004df4:	20000303 	.word	0x20000303
 8004df8:	20000304 	.word	0x20000304
 8004dfc:	20000308 	.word	0x20000308
 8004e00:	200002d8 	.word	0x200002d8
 8004e04:	200002f8 	.word	0x200002f8
 8004e08:	200002fe 	.word	0x200002fe
 8004e0c:	200002fc 	.word	0x200002fc
 8004e10:	200002d0 	.word	0x200002d0
 8004e14:	200002dc 	.word	0x200002dc
 8004e18:	2b31      	cmp	r3, #49	; 0x31
 8004e1a:	dc11      	bgt.n	8004e40 <select_mode+0x32f8>
			                  MARKER_R_cnt=0;
 8004e1c:	4b9d      	ldr	r3, [pc, #628]	; (8005094 <select_mode+0x354c>)
 8004e1e:	2200      	movs	r2, #0
 8004e20:	601a      	str	r2, [r3, #0]
			                  if(cross_flg == false && f==true){
 8004e22:	4b9d      	ldr	r3, [pc, #628]	; (8005098 <select_mode+0x3550>)
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	f083 0301 	eor.w	r3, r3, #1
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d00b      	beq.n	8004e48 <select_mode+0x3300>
 8004e30:	4b9a      	ldr	r3, [pc, #616]	; (800509c <select_mode+0x3554>)
 8004e32:	781b      	ldrb	r3, [r3, #0]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d007      	beq.n	8004e48 <select_mode+0x3300>
			                      x=true;
 8004e38:	4b99      	ldr	r3, [pc, #612]	; (80050a0 <select_mode+0x3558>)
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	701a      	strb	r2, [r3, #0]
			                      break;
 8004e3e:	e026      	b.n	8004e8e <select_mode+0x3346>
			                  MARKER_R_cnt=0;
 8004e40:	4b94      	ldr	r3, [pc, #592]	; (8005094 <select_mode+0x354c>)
 8004e42:	2200      	movs	r2, #0
 8004e44:	601a      	str	r2, [r3, #0]
 8004e46:	e000      	b.n	8004e4a <select_mode+0x3302>
			                  if(cross_flg == false && f==true){
 8004e48:	bf00      	nop
			          for(int t=1;t<8;t++){
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	623b      	str	r3, [r7, #32]
 8004e4e:	e00b      	b.n	8004e68 <select_mode+0x3320>
			        	  pre_line_val[t] = line_val[t];  // ZT
 8004e50:	4a94      	ldr	r2, [pc, #592]	; (80050a4 <select_mode+0x355c>)
 8004e52:	6a3b      	ldr	r3, [r7, #32]
 8004e54:	4413      	add	r3, r2
 8004e56:	7819      	ldrb	r1, [r3, #0]
 8004e58:	4a93      	ldr	r2, [pc, #588]	; (80050a8 <select_mode+0x3560>)
 8004e5a:	6a3b      	ldr	r3, [r7, #32]
 8004e5c:	4413      	add	r3, r2
 8004e5e:	460a      	mov	r2, r1
 8004e60:	701a      	strb	r2, [r3, #0]
			          for(int t=1;t<8;t++){
 8004e62:	6a3b      	ldr	r3, [r7, #32]
 8004e64:	3301      	adds	r3, #1
 8004e66:	623b      	str	r3, [r7, #32]
 8004e68:	6a3b      	ldr	r3, [r7, #32]
 8004e6a:	2b07      	cmp	r3, #7
 8004e6c:	ddf0      	ble.n	8004e50 <select_mode+0x3308>
			          pre_sen_diff_l = sen_diff_l;
 8004e6e:	4b8f      	ldr	r3, [pc, #572]	; (80050ac <select_mode+0x3564>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	637b      	str	r3, [r7, #52]	; 0x34
			          pre_sen_diff_r = sen_diff_r;
 8004e74:	4b8e      	ldr	r3, [pc, #568]	; (80050b0 <select_mode+0x3568>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	633b      	str	r3, [r7, #48]	; 0x30
			      }while( HAL_GPIO_ReadPin(SW_MID_GPIO_Port, SW_MID_Pin) == SW_OFF );	// SW_MID
 8004e7a:	2110      	movs	r1, #16
 8004e7c:	488d      	ldr	r0, [pc, #564]	; (80050b4 <select_mode+0x356c>)
 8004e7e:	f003 f9c1 	bl	8008204 <HAL_GPIO_ReadPin>
 8004e82:	4603      	mov	r3, r0
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	f43f aa70 	beq.w	800436a <select_mode+0x2822>
 8004e8a:	e000      	b.n	8004e8e <select_mode+0x3346>
			        		  break;
 8004e8c:	bf00      	nop
			      HAL_Delay( 200 );                              // `^Oh~
 8004e8e:	20c8      	movs	r0, #200	; 0xc8
 8004e90:	f001 fdd2 	bl	8006a38 <HAL_Delay>
			      while( x == true && target_spd_l <= 110 && target_spd_r <=110 )
 8004e94:	e0db      	b.n	800504e <select_mode+0x3506>
			          if((cali_sen_val[5] < cali_sen_val[3]) && (cali_sen_val[5] < cali_sen_val[4])){
 8004e96:	4b88      	ldr	r3, [pc, #544]	; (80050b8 <select_mode+0x3570>)
 8004e98:	695a      	ldr	r2, [r3, #20]
 8004e9a:	4b87      	ldr	r3, [pc, #540]	; (80050b8 <select_mode+0x3570>)
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	da67      	bge.n	8004f72 <select_mode+0x342a>
 8004ea2:	4b85      	ldr	r3, [pc, #532]	; (80050b8 <select_mode+0x3570>)
 8004ea4:	695a      	ldr	r2, [r3, #20]
 8004ea6:	4b84      	ldr	r3, [pc, #528]	; (80050b8 <select_mode+0x3570>)
 8004ea8:	691b      	ldr	r3, [r3, #16]
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	da61      	bge.n	8004f72 <select_mode+0x342a>
			        	  sen_diff_r   = (cali_sen_val[4]-cali_sen_val[3])-900;
 8004eae:	4b82      	ldr	r3, [pc, #520]	; (80050b8 <select_mode+0x3570>)
 8004eb0:	691a      	ldr	r2, [r3, #16]
 8004eb2:	4b81      	ldr	r3, [pc, #516]	; (80050b8 <select_mode+0x3570>)
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	1ad3      	subs	r3, r2, r3
 8004eb8:	f5a3 7361 	sub.w	r3, r3, #900	; 0x384
 8004ebc:	4a7c      	ldr	r2, [pc, #496]	; (80050b0 <select_mode+0x3568>)
 8004ebe:	6013      	str	r3, [r2, #0]
			              integral     = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8004ec0:	4b7a      	ldr	r3, [pc, #488]	; (80050ac <select_mode+0x3564>)
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ec6:	4413      	add	r3, r2
 8004ec8:	4a7c      	ldr	r2, [pc, #496]	; (80050bc <select_mode+0x3574>)
 8004eca:	6812      	ldr	r2, [r2, #0]
 8004ecc:	fb02 f303 	mul.w	r3, r2, r3
 8004ed0:	0fda      	lsrs	r2, r3, #31
 8004ed2:	4413      	add	r3, r2
 8004ed4:	105b      	asrs	r3, r3, #1
 8004ed6:	ee07 3a90 	vmov	s15, r3
 8004eda:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004ede:	4b78      	ldr	r3, [pc, #480]	; (80050c0 <select_mode+0x3578>)
 8004ee0:	edd3 7a00 	vldr	s15, [r3]
 8004ee4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004ee8:	4b76      	ldr	r3, [pc, #472]	; (80050c4 <select_mode+0x357c>)
 8004eea:	edd3 7a00 	vldr	s15, [r3]
 8004eee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ef2:	4b73      	ldr	r3, [pc, #460]	; (80050c0 <select_mode+0x3578>)
 8004ef4:	edc3 7a00 	vstr	s15, [r3]
			              d = (sen_diff_r - pre_sen_diff_r)/ pre_id_cnt;
 8004ef8:	4b6d      	ldr	r3, [pc, #436]	; (80050b0 <select_mode+0x3568>)
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004efe:	1ad2      	subs	r2, r2, r3
 8004f00:	4b6e      	ldr	r3, [pc, #440]	; (80050bc <select_mode+0x3574>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	fb92 f3f3 	sdiv	r3, r2, r3
 8004f08:	ee07 3a90 	vmov	s15, r3
 8004f0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f10:	4b6d      	ldr	r3, [pc, #436]	; (80050c8 <select_mode+0x3580>)
 8004f12:	edc3 7a00 	vstr	s15, [r3]
			              contorol_r   = (sen_diff_r*kp) + (d*kd) + (integral);
 8004f16:	4b66      	ldr	r3, [pc, #408]	; (80050b0 <select_mode+0x3568>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	ee07 3a90 	vmov	s15, r3
 8004f1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004f22:	4b6a      	ldr	r3, [pc, #424]	; (80050cc <select_mode+0x3584>)
 8004f24:	edd3 7a00 	vldr	s15, [r3]
 8004f28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004f2c:	4b66      	ldr	r3, [pc, #408]	; (80050c8 <select_mode+0x3580>)
 8004f2e:	edd3 6a00 	vldr	s13, [r3]
 8004f32:	4b67      	ldr	r3, [pc, #412]	; (80050d0 <select_mode+0x3588>)
 8004f34:	edd3 7a00 	vldr	s15, [r3]
 8004f38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004f3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004f40:	4b5f      	ldr	r3, [pc, #380]	; (80050c0 <select_mode+0x3578>)
 8004f42:	edd3 7a00 	vldr	s15, [r3]
 8004f46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004f4e:	ee17 2a90 	vmov	r2, s15
 8004f52:	4b60      	ldr	r3, [pc, #384]	; (80050d4 <select_mode+0x358c>)
 8004f54:	601a      	str	r2, [r3, #0]
			              target_spd_r = target_spd+contorol_r;
 8004f56:	4b60      	ldr	r3, [pc, #384]	; (80050d8 <select_mode+0x3590>)
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	4b5e      	ldr	r3, [pc, #376]	; (80050d4 <select_mode+0x358c>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4413      	add	r3, r2
 8004f60:	4a5e      	ldr	r2, [pc, #376]	; (80050dc <select_mode+0x3594>)
 8004f62:	6013      	str	r3, [r2, #0]
			              target_spd_l = target_spd-contorol_r;
 8004f64:	4b5c      	ldr	r3, [pc, #368]	; (80050d8 <select_mode+0x3590>)
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	4b5a      	ldr	r3, [pc, #360]	; (80050d4 <select_mode+0x358c>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	1ad3      	subs	r3, r2, r3
 8004f6e:	4a5c      	ldr	r2, [pc, #368]	; (80050e0 <select_mode+0x3598>)
 8004f70:	6013      	str	r3, [r2, #0]
			          if((cali_sen_val[3] < cali_sen_val[5]) && (cali_sen_val[3] < cali_sen_val[4])){
 8004f72:	4b51      	ldr	r3, [pc, #324]	; (80050b8 <select_mode+0x3570>)
 8004f74:	68da      	ldr	r2, [r3, #12]
 8004f76:	4b50      	ldr	r3, [pc, #320]	; (80050b8 <select_mode+0x3570>)
 8004f78:	695b      	ldr	r3, [r3, #20]
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	da67      	bge.n	800504e <select_mode+0x3506>
 8004f7e:	4b4e      	ldr	r3, [pc, #312]	; (80050b8 <select_mode+0x3570>)
 8004f80:	68da      	ldr	r2, [r3, #12]
 8004f82:	4b4d      	ldr	r3, [pc, #308]	; (80050b8 <select_mode+0x3570>)
 8004f84:	691b      	ldr	r3, [r3, #16]
 8004f86:	429a      	cmp	r2, r3
 8004f88:	da61      	bge.n	800504e <select_mode+0x3506>
			              sen_diff_l=(cali_sen_val[5]-cali_sen_val[4])+900;
 8004f8a:	4b4b      	ldr	r3, [pc, #300]	; (80050b8 <select_mode+0x3570>)
 8004f8c:	695a      	ldr	r2, [r3, #20]
 8004f8e:	4b4a      	ldr	r3, [pc, #296]	; (80050b8 <select_mode+0x3570>)
 8004f90:	691b      	ldr	r3, [r3, #16]
 8004f92:	1ad3      	subs	r3, r2, r3
 8004f94:	f503 7361 	add.w	r3, r3, #900	; 0x384
 8004f98:	4a44      	ldr	r2, [pc, #272]	; (80050ac <select_mode+0x3564>)
 8004f9a:	6013      	str	r3, [r2, #0]
			              integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8004f9c:	4b43      	ldr	r3, [pc, #268]	; (80050ac <select_mode+0x3564>)
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fa2:	4413      	add	r3, r2
 8004fa4:	4a45      	ldr	r2, [pc, #276]	; (80050bc <select_mode+0x3574>)
 8004fa6:	6812      	ldr	r2, [r2, #0]
 8004fa8:	fb02 f303 	mul.w	r3, r2, r3
 8004fac:	0fda      	lsrs	r2, r3, #31
 8004fae:	4413      	add	r3, r2
 8004fb0:	105b      	asrs	r3, r3, #1
 8004fb2:	ee07 3a90 	vmov	s15, r3
 8004fb6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004fba:	4b41      	ldr	r3, [pc, #260]	; (80050c0 <select_mode+0x3578>)
 8004fbc:	edd3 7a00 	vldr	s15, [r3]
 8004fc0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004fc4:	4b3f      	ldr	r3, [pc, #252]	; (80050c4 <select_mode+0x357c>)
 8004fc6:	edd3 7a00 	vldr	s15, [r3]
 8004fca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fce:	4b3c      	ldr	r3, [pc, #240]	; (80050c0 <select_mode+0x3578>)
 8004fd0:	edc3 7a00 	vstr	s15, [r3]
			              d = (sen_diff_l - pre_sen_diff_l)/ pre_id_cnt;
 8004fd4:	4b35      	ldr	r3, [pc, #212]	; (80050ac <select_mode+0x3564>)
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fda:	1ad2      	subs	r2, r2, r3
 8004fdc:	4b37      	ldr	r3, [pc, #220]	; (80050bc <select_mode+0x3574>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	fb92 f3f3 	sdiv	r3, r2, r3
 8004fe4:	ee07 3a90 	vmov	s15, r3
 8004fe8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fec:	4b36      	ldr	r3, [pc, #216]	; (80050c8 <select_mode+0x3580>)
 8004fee:	edc3 7a00 	vstr	s15, [r3]
			              contorol_l = (sen_diff_l*kp) + (d*kd) + (integral);
 8004ff2:	4b2e      	ldr	r3, [pc, #184]	; (80050ac <select_mode+0x3564>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	ee07 3a90 	vmov	s15, r3
 8004ffa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004ffe:	4b33      	ldr	r3, [pc, #204]	; (80050cc <select_mode+0x3584>)
 8005000:	edd3 7a00 	vldr	s15, [r3]
 8005004:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005008:	4b2f      	ldr	r3, [pc, #188]	; (80050c8 <select_mode+0x3580>)
 800500a:	edd3 6a00 	vldr	s13, [r3]
 800500e:	4b30      	ldr	r3, [pc, #192]	; (80050d0 <select_mode+0x3588>)
 8005010:	edd3 7a00 	vldr	s15, [r3]
 8005014:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005018:	ee37 7a27 	vadd.f32	s14, s14, s15
 800501c:	4b28      	ldr	r3, [pc, #160]	; (80050c0 <select_mode+0x3578>)
 800501e:	edd3 7a00 	vldr	s15, [r3]
 8005022:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005026:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800502a:	ee17 2a90 	vmov	r2, s15
 800502e:	4b2d      	ldr	r3, [pc, #180]	; (80050e4 <select_mode+0x359c>)
 8005030:	601a      	str	r2, [r3, #0]
			              target_spd_r = target_spd+contorol_l;
 8005032:	4b29      	ldr	r3, [pc, #164]	; (80050d8 <select_mode+0x3590>)
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	4b2b      	ldr	r3, [pc, #172]	; (80050e4 <select_mode+0x359c>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4413      	add	r3, r2
 800503c:	4a27      	ldr	r2, [pc, #156]	; (80050dc <select_mode+0x3594>)
 800503e:	6013      	str	r3, [r2, #0]
			              target_spd_l = target_spd-contorol_l;
 8005040:	4b25      	ldr	r3, [pc, #148]	; (80050d8 <select_mode+0x3590>)
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	4b27      	ldr	r3, [pc, #156]	; (80050e4 <select_mode+0x359c>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	1ad3      	subs	r3, r2, r3
 800504a:	4a25      	ldr	r2, [pc, #148]	; (80050e0 <select_mode+0x3598>)
 800504c:	6013      	str	r3, [r2, #0]
			      while( x == true && target_spd_l <= 110 && target_spd_r <=110 )
 800504e:	4b14      	ldr	r3, [pc, #80]	; (80050a0 <select_mode+0x3558>)
 8005050:	781b      	ldrb	r3, [r3, #0]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d008      	beq.n	8005068 <select_mode+0x3520>
 8005056:	4b22      	ldr	r3, [pc, #136]	; (80050e0 <select_mode+0x3598>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	2b6e      	cmp	r3, #110	; 0x6e
 800505c:	dc04      	bgt.n	8005068 <select_mode+0x3520>
 800505e:	4b1f      	ldr	r3, [pc, #124]	; (80050dc <select_mode+0x3594>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	2b6e      	cmp	r3, #110	; 0x6e
 8005064:	f77f af17 	ble.w	8004e96 <select_mode+0x334e>
			      target_spd_r = 0;
 8005068:	4b1c      	ldr	r3, [pc, #112]	; (80050dc <select_mode+0x3594>)
 800506a:	2200      	movs	r2, #0
 800506c:	601a      	str	r2, [r3, #0]
			      target_spd_l = 0;
 800506e:	4b1c      	ldr	r3, [pc, #112]	; (80050e0 <select_mode+0x3598>)
 8005070:	2200      	movs	r2, #0
 8005072:	601a      	str	r2, [r3, #0]
			      while( mot_spd_l != 0 || mot_spd_r != 0 );    // S~
 8005074:	bf00      	nop
 8005076:	4b1c      	ldr	r3, [pc, #112]	; (80050e8 <select_mode+0x35a0>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1fb      	bne.n	8005076 <select_mode+0x352e>
 800507e:	4b1b      	ldr	r3, [pc, #108]	; (80050ec <select_mode+0x35a4>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d1f7      	bne.n	8005076 <select_mode+0x352e>
			      HAL_GPIO_WritePin(MOT_EN_GPIO_Port, MOT_EN_Pin, MOT_OFF);	// [^Disable
 8005086:	2200      	movs	r2, #0
 8005088:	2101      	movs	r1, #1
 800508a:	4819      	ldr	r0, [pc, #100]	; (80050f0 <select_mode+0x35a8>)
 800508c:	f003 f8d2 	bl	8008234 <HAL_GPIO_WritePin>
}
 8005090:	f000 bea3 	b.w	8005dda <select_mode+0x4292>
 8005094:	200002dc 	.word	0x200002dc
 8005098:	200002fe 	.word	0x200002fe
 800509c:	200002fc 	.word	0x200002fc
 80050a0:	200002fd 	.word	0x200002fd
 80050a4:	20000308 	.word	0x20000308
 80050a8:	20000310 	.word	0x20000310
 80050ac:	200002cc 	.word	0x200002cc
 80050b0:	200002c8 	.word	0x200002c8
 80050b4:	48000400 	.word	0x48000400
 80050b8:	20000260 	.word	0x20000260
 80050bc:	200002d8 	.word	0x200002d8
 80050c0:	200002e8 	.word	0x200002e8
 80050c4:	200002f8 	.word	0x200002f8
 80050c8:	200002ec 	.word	0x200002ec
 80050cc:	200002f0 	.word	0x200002f0
 80050d0:	200002f4 	.word	0x200002f4
 80050d4:	200002e4 	.word	0x200002e4
 80050d8:	200002c4 	.word	0x200002c4
 80050dc:	200002bc 	.word	0x200002bc
 80050e0:	200002c0 	.word	0x200002c0
 80050e4:	200002e0 	.word	0x200002e0
 80050e8:	200002b8 	.word	0x200002b8
 80050ec:	200002b4 	.word	0x200002b4
 80050f0:	48001400 	.word	0x48001400
	else if( mode == 5 ){
 80050f4:	4b57      	ldr	r3, [pc, #348]	; (8005254 <select_mode+0x370c>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	2b05      	cmp	r3, #5
 80050fa:	f040 866e 	bne.w	8005dda <select_mode+0x4292>
	if( mode_com == DISP ){  			// DISPwF[h^Cg\
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d10b      	bne.n	800511c <select_mode+0x35d4>
	  LCD_print( 1, 0, "5 : mitume pid  " );
 8005104:	4a54      	ldr	r2, [pc, #336]	; (8005258 <select_mode+0x3710>)
 8005106:	2100      	movs	r1, #0
 8005108:	2001      	movs	r0, #1
 800510a:	f7fc f8b7 	bl	800127c <LCD_print>
	  LCD_print( 2, 0, "                " );
 800510e:	4a53      	ldr	r2, [pc, #332]	; (800525c <select_mode+0x3714>)
 8005110:	2100      	movs	r1, #0
 8005112:	2002      	movs	r0, #2
 8005114:	f7fc f8b2 	bl	800127c <LCD_print>
}
 8005118:	f000 be5f 	b.w	8005dda <select_mode+0x4292>
	}else if( mode_com == EXEC ){		// EXECwF[hs
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2b01      	cmp	r3, #1
 8005120:	f040 865b 	bne.w	8005dda <select_mode+0x4292>
		LCD_clear(1);
 8005124:	2001      	movs	r0, #1
 8005126:	f7fc f923 	bl	8001370 <LCD_clear>
	      set_param5();                                  // p[^
 800512a:	f7fc fcd3 	bl	8001ad4 <set_param5>
	      LCD_print( 1, 0, " left      right" );
 800512e:	4a4c      	ldr	r2, [pc, #304]	; (8005260 <select_mode+0x3718>)
 8005130:	2100      	movs	r1, #0
 8005132:	2001      	movs	r0, #1
 8005134:	f7fc f8a2 	bl	800127c <LCD_print>
	      LCD_dec_out( 2, 6, target_spd, 4 );           // {x\
 8005138:	4b4a      	ldr	r3, [pc, #296]	; (8005264 <select_mode+0x371c>)
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	2304      	movs	r3, #4
 800513e:	2106      	movs	r1, #6
 8005140:	2002      	movs	r0, #2
 8005142:	f7fc f995 	bl	8001470 <LCD_dec_out>
	      HAL_GPIO_WritePin(MOT_EN_GPIO_Port, MOT_EN_Pin, MOT_ON);			// [^Enable
 8005146:	2201      	movs	r2, #1
 8005148:	2101      	movs	r1, #1
 800514a:	4847      	ldr	r0, [pc, #284]	; (8005268 <select_mode+0x3720>)
 800514c:	f003 f872 	bl	8008234 <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(MOT_R_DIR_GPIO_Port, MOT_R_DIR_Pin, MOT_R_FWD);	// E[^w : Oi
 8005150:	2200      	movs	r2, #0
 8005152:	2102      	movs	r1, #2
 8005154:	4844      	ldr	r0, [pc, #272]	; (8005268 <select_mode+0x3720>)
 8005156:	f003 f86d 	bl	8008234 <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(MOT_L_DIR_GPIO_Port, MOT_L_DIR_Pin, MOT_L_FWD);	// [^w : Oi
 800515a:	2201      	movs	r2, #1
 800515c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005160:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005164:	f003 f866 	bl	8008234 <HAL_GPIO_WritePin>
	      HAL_Delay(500);            // NX[v
 8005168:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800516c:	f001 fc64 	bl	8006a38 <HAL_Delay>
	      while( MOT_ACC<60 ){
 8005170:	e00f      	b.n	8005192 <select_mode+0x364a>
	          MOT_ACC++;
 8005172:	4b3e      	ldr	r3, [pc, #248]	; (800526c <select_mode+0x3724>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	3301      	adds	r3, #1
 8005178:	4a3c      	ldr	r2, [pc, #240]	; (800526c <select_mode+0x3724>)
 800517a:	6013      	str	r3, [r2, #0]
	          target_spd_r = target_spd;
 800517c:	4b39      	ldr	r3, [pc, #228]	; (8005264 <select_mode+0x371c>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a3b      	ldr	r2, [pc, #236]	; (8005270 <select_mode+0x3728>)
 8005182:	6013      	str	r3, [r2, #0]
	          target_spd_l = target_spd;
 8005184:	4b37      	ldr	r3, [pc, #220]	; (8005264 <select_mode+0x371c>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a3a      	ldr	r2, [pc, #232]	; (8005274 <select_mode+0x372c>)
 800518a:	6013      	str	r3, [r2, #0]
	          HAL_Delay(8);
 800518c:	2008      	movs	r0, #8
 800518e:	f001 fc53 	bl	8006a38 <HAL_Delay>
	      while( MOT_ACC<60 ){
 8005192:	4b36      	ldr	r3, [pc, #216]	; (800526c <select_mode+0x3724>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	2b3b      	cmp	r3, #59	; 0x3b
 8005198:	ddeb      	ble.n	8005172 <select_mode+0x362a>
	          sen_diff_l = 0;
 800519a:	4b37      	ldr	r3, [pc, #220]	; (8005278 <select_mode+0x3730>)
 800519c:	2200      	movs	r2, #0
 800519e:	601a      	str	r2, [r3, #0]
	          sen_diff_r = 0;
 80051a0:	4b36      	ldr	r3, [pc, #216]	; (800527c <select_mode+0x3734>)
 80051a2:	2200      	movs	r2, #0
 80051a4:	601a      	str	r2, [r3, #0]
	          kp = 0.65;
 80051a6:	4b36      	ldr	r3, [pc, #216]	; (8005280 <select_mode+0x3738>)
 80051a8:	4a36      	ldr	r2, [pc, #216]	; (8005284 <select_mode+0x373c>)
 80051aa:	601a      	str	r2, [r3, #0]
	          kd = 0.00015;
 80051ac:	4b36      	ldr	r3, [pc, #216]	; (8005288 <select_mode+0x3740>)
 80051ae:	4a37      	ldr	r2, [pc, #220]	; (800528c <select_mode+0x3744>)
 80051b0:	601a      	str	r2, [r3, #0]
	          ki = 0.0005;
 80051b2:	4b37      	ldr	r3, [pc, #220]	; (8005290 <select_mode+0x3748>)
 80051b4:	4a37      	ldr	r2, [pc, #220]	; (8005294 <select_mode+0x374c>)
 80051b6:	601a      	str	r2, [r3, #0]
	          for(int t=1;t<8;t++){
 80051b8:	2301      	movs	r3, #1
 80051ba:	617b      	str	r3, [r7, #20]
 80051bc:	e007      	b.n	80051ce <select_mode+0x3686>
					  line_val[t] = false;
 80051be:	4a36      	ldr	r2, [pc, #216]	; (8005298 <select_mode+0x3750>)
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	4413      	add	r3, r2
 80051c4:	2200      	movs	r2, #0
 80051c6:	701a      	strb	r2, [r3, #0]
	          for(int t=1;t<8;t++){
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	3301      	adds	r3, #1
 80051cc:	617b      	str	r3, [r7, #20]
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	2b07      	cmp	r3, #7
 80051d2:	ddf4      	ble.n	80051be <select_mode+0x3676>
	          for(int t=1;t<8;t++){
 80051d4:	2301      	movs	r3, #1
 80051d6:	613b      	str	r3, [r7, #16]
 80051d8:	e036      	b.n	8005248 <select_mode+0x3700>
	        	  cali_sen_val[t]=(sen_val[t]-sen_val_min[t])*1000/(sen_val_max[t]-sen_val_min[t]);
 80051da:	4a30      	ldr	r2, [pc, #192]	; (800529c <select_mode+0x3754>)
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80051e2:	492f      	ldr	r1, [pc, #188]	; (80052a0 <select_mode+0x3758>)
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80051ea:	1ad3      	subs	r3, r2, r3
 80051ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80051f0:	fb03 f202 	mul.w	r2, r3, r2
 80051f4:	492b      	ldr	r1, [pc, #172]	; (80052a4 <select_mode+0x375c>)
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80051fc:	4828      	ldr	r0, [pc, #160]	; (80052a0 <select_mode+0x3758>)
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8005204:	1acb      	subs	r3, r1, r3
 8005206:	fb92 f2f3 	sdiv	r2, r2, r3
 800520a:	4927      	ldr	r1, [pc, #156]	; (80052a8 <select_mode+0x3760>)
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	              if(cali_sen_val[t]>1000){
 8005212:	4a25      	ldr	r2, [pc, #148]	; (80052a8 <select_mode+0x3760>)
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800521a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800521e:	dd05      	ble.n	800522c <select_mode+0x36e4>
	            	  cali_sen_val[t] = 1000;
 8005220:	4a21      	ldr	r2, [pc, #132]	; (80052a8 <select_mode+0x3760>)
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005228:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	              if(cali_sen_val[t]<0){
 800522c:	4a1e      	ldr	r2, [pc, #120]	; (80052a8 <select_mode+0x3760>)
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005234:	2b00      	cmp	r3, #0
 8005236:	da04      	bge.n	8005242 <select_mode+0x36fa>
	            	  cali_sen_val[t] = 0;
 8005238:	4a1b      	ldr	r2, [pc, #108]	; (80052a8 <select_mode+0x3760>)
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	2100      	movs	r1, #0
 800523e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	          for(int t=1;t<8;t++){
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	3301      	adds	r3, #1
 8005246:	613b      	str	r3, [r7, #16]
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	2b07      	cmp	r3, #7
 800524c:	ddc5      	ble.n	80051da <select_mode+0x3692>
	          for(int t=1;t<8;t++){
 800524e:	2301      	movs	r3, #1
 8005250:	60fb      	str	r3, [r7, #12]
 8005252:	e03e      	b.n	80052d2 <select_mode+0x378a>
 8005254:	20000240 	.word	0x20000240
 8005258:	0800d65c 	.word	0x0800d65c
 800525c:	0800d5e0 	.word	0x0800d5e0
 8005260:	0800d60c 	.word	0x0800d60c
 8005264:	200002c4 	.word	0x200002c4
 8005268:	48001400 	.word	0x48001400
 800526c:	20000230 	.word	0x20000230
 8005270:	200002bc 	.word	0x200002bc
 8005274:	200002c0 	.word	0x200002c0
 8005278:	200002cc 	.word	0x200002cc
 800527c:	200002c8 	.word	0x200002c8
 8005280:	200002f0 	.word	0x200002f0
 8005284:	3f266666 	.word	0x3f266666
 8005288:	200002f4 	.word	0x200002f4
 800528c:	391d4952 	.word	0x391d4952
 8005290:	200002f8 	.word	0x200002f8
 8005294:	3a03126f 	.word	0x3a03126f
 8005298:	20000308 	.word	0x20000308
 800529c:	20000244 	.word	0x20000244
 80052a0:	2000027c 	.word	0x2000027c
 80052a4:	20000298 	.word	0x20000298
 80052a8:	20000260 	.word	0x20000260
				  if( cali_sen_val[t] > sen_val_min[t] + 250 )
 80052ac:	4aa4      	ldr	r2, [pc, #656]	; (8005540 <select_mode+0x39f8>)
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80052b4:	49a3      	ldr	r1, [pc, #652]	; (8005544 <select_mode+0x39fc>)
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80052bc:	33fa      	adds	r3, #250	; 0xfa
 80052be:	429a      	cmp	r2, r3
 80052c0:	dd04      	ble.n	80052cc <select_mode+0x3784>
					  line_val[t] = true;
 80052c2:	4aa1      	ldr	r2, [pc, #644]	; (8005548 <select_mode+0x3a00>)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	4413      	add	r3, r2
 80052c8:	2201      	movs	r2, #1
 80052ca:	701a      	strb	r2, [r3, #0]
	          for(int t=1;t<8;t++){
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	3301      	adds	r3, #1
 80052d0:	60fb      	str	r3, [r7, #12]
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2b07      	cmp	r3, #7
 80052d6:	dde9      	ble.n	80052ac <select_mode+0x3764>
	          if(id_flag == true)
 80052d8:	4b9c      	ldr	r3, [pc, #624]	; (800554c <select_mode+0x3a04>)
 80052da:	781b      	ldrb	r3, [r3, #0]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d002      	beq.n	80052e6 <select_mode+0x379e>
	              id_flag=false;
 80052e0:	4b9a      	ldr	r3, [pc, #616]	; (800554c <select_mode+0x3a04>)
 80052e2:	2200      	movs	r2, #0
 80052e4:	701a      	strb	r2, [r3, #0]
	          if(id_flag == false)
 80052e6:	4b99      	ldr	r3, [pc, #612]	; (800554c <select_mode+0x3a04>)
 80052e8:	781b      	ldrb	r3, [r3, #0]
 80052ea:	f083 0301 	eor.w	r3, r3, #1
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d002      	beq.n	80052fa <select_mode+0x37b2>
	              id_flag=true;
 80052f4:	4b95      	ldr	r3, [pc, #596]	; (800554c <select_mode+0x3a04>)
 80052f6:	2201      	movs	r2, #1
 80052f8:	701a      	strb	r2, [r3, #0]
	          if((cali_sen_val[3] <= cali_sen_val[5]) && (cali_sen_val[3] <= cali_sen_val[4]) && (sen_out_flag == false) && (r == false))
 80052fa:	4b91      	ldr	r3, [pc, #580]	; (8005540 <select_mode+0x39f8>)
 80052fc:	68da      	ldr	r2, [r3, #12]
 80052fe:	4b90      	ldr	r3, [pc, #576]	; (8005540 <select_mode+0x39f8>)
 8005300:	695b      	ldr	r3, [r3, #20]
 8005302:	429a      	cmp	r2, r3
 8005304:	dc16      	bgt.n	8005334 <select_mode+0x37ec>
 8005306:	4b8e      	ldr	r3, [pc, #568]	; (8005540 <select_mode+0x39f8>)
 8005308:	68da      	ldr	r2, [r3, #12]
 800530a:	4b8d      	ldr	r3, [pc, #564]	; (8005540 <select_mode+0x39f8>)
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	429a      	cmp	r2, r3
 8005310:	dc10      	bgt.n	8005334 <select_mode+0x37ec>
 8005312:	4b8f      	ldr	r3, [pc, #572]	; (8005550 <select_mode+0x3a08>)
 8005314:	781b      	ldrb	r3, [r3, #0]
 8005316:	f083 0301 	eor.w	r3, r3, #1
 800531a:	b2db      	uxtb	r3, r3
 800531c:	2b00      	cmp	r3, #0
 800531e:	d009      	beq.n	8005334 <select_mode+0x37ec>
 8005320:	4b8c      	ldr	r3, [pc, #560]	; (8005554 <select_mode+0x3a0c>)
 8005322:	781b      	ldrb	r3, [r3, #0]
 8005324:	f083 0301 	eor.w	r3, r3, #1
 8005328:	b2db      	uxtb	r3, r3
 800532a:	2b00      	cmp	r3, #0
 800532c:	d002      	beq.n	8005334 <select_mode+0x37ec>
	        	  l = false;
 800532e:	4b8a      	ldr	r3, [pc, #552]	; (8005558 <select_mode+0x3a10>)
 8005330:	2200      	movs	r2, #0
 8005332:	701a      	strb	r2, [r3, #0]
	          if((cali_sen_val[5] <= cali_sen_val[3]) && (cali_sen_val[5] <= cali_sen_val[4]) && (sen_out_flag == false) && (l == false)){
 8005334:	4b82      	ldr	r3, [pc, #520]	; (8005540 <select_mode+0x39f8>)
 8005336:	695a      	ldr	r2, [r3, #20]
 8005338:	4b81      	ldr	r3, [pc, #516]	; (8005540 <select_mode+0x39f8>)
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	429a      	cmp	r2, r3
 800533e:	dc78      	bgt.n	8005432 <select_mode+0x38ea>
 8005340:	4b7f      	ldr	r3, [pc, #508]	; (8005540 <select_mode+0x39f8>)
 8005342:	695a      	ldr	r2, [r3, #20]
 8005344:	4b7e      	ldr	r3, [pc, #504]	; (8005540 <select_mode+0x39f8>)
 8005346:	691b      	ldr	r3, [r3, #16]
 8005348:	429a      	cmp	r2, r3
 800534a:	dc72      	bgt.n	8005432 <select_mode+0x38ea>
 800534c:	4b80      	ldr	r3, [pc, #512]	; (8005550 <select_mode+0x3a08>)
 800534e:	781b      	ldrb	r3, [r3, #0]
 8005350:	f083 0301 	eor.w	r3, r3, #1
 8005354:	b2db      	uxtb	r3, r3
 8005356:	2b00      	cmp	r3, #0
 8005358:	d06b      	beq.n	8005432 <select_mode+0x38ea>
 800535a:	4b7f      	ldr	r3, [pc, #508]	; (8005558 <select_mode+0x3a10>)
 800535c:	781b      	ldrb	r3, [r3, #0]
 800535e:	f083 0301 	eor.w	r3, r3, #1
 8005362:	b2db      	uxtb	r3, r3
 8005364:	2b00      	cmp	r3, #0
 8005366:	d064      	beq.n	8005432 <select_mode+0x38ea>
	        	  r = false;
 8005368:	4b7a      	ldr	r3, [pc, #488]	; (8005554 <select_mode+0x3a0c>)
 800536a:	2200      	movs	r2, #0
 800536c:	701a      	strb	r2, [r3, #0]
	        	  sen_diff_r   = (cali_sen_val[4]-cali_sen_val[3])-900;
 800536e:	4b74      	ldr	r3, [pc, #464]	; (8005540 <select_mode+0x39f8>)
 8005370:	691a      	ldr	r2, [r3, #16]
 8005372:	4b73      	ldr	r3, [pc, #460]	; (8005540 <select_mode+0x39f8>)
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	1ad3      	subs	r3, r2, r3
 8005378:	f5a3 7361 	sub.w	r3, r3, #900	; 0x384
 800537c:	4a77      	ldr	r2, [pc, #476]	; (800555c <select_mode+0x3a14>)
 800537e:	6013      	str	r3, [r2, #0]
	              integral     = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8005380:	4b77      	ldr	r3, [pc, #476]	; (8005560 <select_mode+0x3a18>)
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	4413      	add	r3, r2
 8005388:	4a76      	ldr	r2, [pc, #472]	; (8005564 <select_mode+0x3a1c>)
 800538a:	6812      	ldr	r2, [r2, #0]
 800538c:	fb02 f303 	mul.w	r3, r2, r3
 8005390:	0fda      	lsrs	r2, r3, #31
 8005392:	4413      	add	r3, r2
 8005394:	105b      	asrs	r3, r3, #1
 8005396:	ee07 3a90 	vmov	s15, r3
 800539a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800539e:	4b72      	ldr	r3, [pc, #456]	; (8005568 <select_mode+0x3a20>)
 80053a0:	edd3 7a00 	vldr	s15, [r3]
 80053a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80053a8:	4b70      	ldr	r3, [pc, #448]	; (800556c <select_mode+0x3a24>)
 80053aa:	edd3 7a00 	vldr	s15, [r3]
 80053ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053b2:	4b6d      	ldr	r3, [pc, #436]	; (8005568 <select_mode+0x3a20>)
 80053b4:	edc3 7a00 	vstr	s15, [r3]
	              d = (sen_diff_r - pre_sen_diff_r)/ pre_id_cnt;
 80053b8:	4b68      	ldr	r3, [pc, #416]	; (800555c <select_mode+0x3a14>)
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	69bb      	ldr	r3, [r7, #24]
 80053be:	1ad2      	subs	r2, r2, r3
 80053c0:	4b68      	ldr	r3, [pc, #416]	; (8005564 <select_mode+0x3a1c>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	fb92 f3f3 	sdiv	r3, r2, r3
 80053c8:	ee07 3a90 	vmov	s15, r3
 80053cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80053d0:	4b67      	ldr	r3, [pc, #412]	; (8005570 <select_mode+0x3a28>)
 80053d2:	edc3 7a00 	vstr	s15, [r3]
	              contorol_r   = (sen_diff_r*kp) + (d*kd) + (integral);
 80053d6:	4b61      	ldr	r3, [pc, #388]	; (800555c <select_mode+0x3a14>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	ee07 3a90 	vmov	s15, r3
 80053de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80053e2:	4b64      	ldr	r3, [pc, #400]	; (8005574 <select_mode+0x3a2c>)
 80053e4:	edd3 7a00 	vldr	s15, [r3]
 80053e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80053ec:	4b60      	ldr	r3, [pc, #384]	; (8005570 <select_mode+0x3a28>)
 80053ee:	edd3 6a00 	vldr	s13, [r3]
 80053f2:	4b61      	ldr	r3, [pc, #388]	; (8005578 <select_mode+0x3a30>)
 80053f4:	edd3 7a00 	vldr	s15, [r3]
 80053f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80053fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005400:	4b59      	ldr	r3, [pc, #356]	; (8005568 <select_mode+0x3a20>)
 8005402:	edd3 7a00 	vldr	s15, [r3]
 8005406:	ee77 7a27 	vadd.f32	s15, s14, s15
 800540a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800540e:	ee17 2a90 	vmov	r2, s15
 8005412:	4b5a      	ldr	r3, [pc, #360]	; (800557c <select_mode+0x3a34>)
 8005414:	601a      	str	r2, [r3, #0]
	              target_spd_r = target_spd+contorol_r;
 8005416:	4b5a      	ldr	r3, [pc, #360]	; (8005580 <select_mode+0x3a38>)
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	4b58      	ldr	r3, [pc, #352]	; (800557c <select_mode+0x3a34>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4413      	add	r3, r2
 8005420:	4a58      	ldr	r2, [pc, #352]	; (8005584 <select_mode+0x3a3c>)
 8005422:	6013      	str	r3, [r2, #0]
	              target_spd_l = target_spd-contorol_r;
 8005424:	4b56      	ldr	r3, [pc, #344]	; (8005580 <select_mode+0x3a38>)
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	4b54      	ldr	r3, [pc, #336]	; (800557c <select_mode+0x3a34>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	4a56      	ldr	r2, [pc, #344]	; (8005588 <select_mode+0x3a40>)
 8005430:	6013      	str	r3, [r2, #0]
	          if((cali_sen_val[4] < cali_sen_val[2]) && (cali_sen_val[4] <= cali_sen_val[3]) && (sen_out_flag == false) && (l == false)){
 8005432:	4b43      	ldr	r3, [pc, #268]	; (8005540 <select_mode+0x39f8>)
 8005434:	691a      	ldr	r2, [r3, #16]
 8005436:	4b42      	ldr	r3, [pc, #264]	; (8005540 <select_mode+0x39f8>)
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	429a      	cmp	r2, r3
 800543c:	da78      	bge.n	8005530 <select_mode+0x39e8>
 800543e:	4b40      	ldr	r3, [pc, #256]	; (8005540 <select_mode+0x39f8>)
 8005440:	691a      	ldr	r2, [r3, #16]
 8005442:	4b3f      	ldr	r3, [pc, #252]	; (8005540 <select_mode+0x39f8>)
 8005444:	68db      	ldr	r3, [r3, #12]
 8005446:	429a      	cmp	r2, r3
 8005448:	dc72      	bgt.n	8005530 <select_mode+0x39e8>
 800544a:	4b41      	ldr	r3, [pc, #260]	; (8005550 <select_mode+0x3a08>)
 800544c:	781b      	ldrb	r3, [r3, #0]
 800544e:	f083 0301 	eor.w	r3, r3, #1
 8005452:	b2db      	uxtb	r3, r3
 8005454:	2b00      	cmp	r3, #0
 8005456:	d06b      	beq.n	8005530 <select_mode+0x39e8>
 8005458:	4b3f      	ldr	r3, [pc, #252]	; (8005558 <select_mode+0x3a10>)
 800545a:	781b      	ldrb	r3, [r3, #0]
 800545c:	f083 0301 	eor.w	r3, r3, #1
 8005460:	b2db      	uxtb	r3, r3
 8005462:	2b00      	cmp	r3, #0
 8005464:	d064      	beq.n	8005530 <select_mode+0x39e8>
	        	  r = true;
 8005466:	4b3b      	ldr	r3, [pc, #236]	; (8005554 <select_mode+0x3a0c>)
 8005468:	2201      	movs	r2, #1
 800546a:	701a      	strb	r2, [r3, #0]
	        	  sen_diff_r = (cali_sen_val[3]-cali_sen_val[2])-2810;
 800546c:	4b34      	ldr	r3, [pc, #208]	; (8005540 <select_mode+0x39f8>)
 800546e:	68da      	ldr	r2, [r3, #12]
 8005470:	4b33      	ldr	r3, [pc, #204]	; (8005540 <select_mode+0x39f8>)
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	f6a3 23fa 	subw	r3, r3, #2810	; 0xafa
 800547a:	4a38      	ldr	r2, [pc, #224]	; (800555c <select_mode+0x3a14>)
 800547c:	6013      	str	r3, [r2, #0]
	        	  integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 800547e:	4b38      	ldr	r3, [pc, #224]	; (8005560 <select_mode+0x3a18>)
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	69fb      	ldr	r3, [r7, #28]
 8005484:	4413      	add	r3, r2
 8005486:	4a37      	ldr	r2, [pc, #220]	; (8005564 <select_mode+0x3a1c>)
 8005488:	6812      	ldr	r2, [r2, #0]
 800548a:	fb02 f303 	mul.w	r3, r2, r3
 800548e:	0fda      	lsrs	r2, r3, #31
 8005490:	4413      	add	r3, r2
 8005492:	105b      	asrs	r3, r3, #1
 8005494:	ee07 3a90 	vmov	s15, r3
 8005498:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800549c:	4b32      	ldr	r3, [pc, #200]	; (8005568 <select_mode+0x3a20>)
 800549e:	edd3 7a00 	vldr	s15, [r3]
 80054a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80054a6:	4b31      	ldr	r3, [pc, #196]	; (800556c <select_mode+0x3a24>)
 80054a8:	edd3 7a00 	vldr	s15, [r3]
 80054ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054b0:	4b2d      	ldr	r3, [pc, #180]	; (8005568 <select_mode+0x3a20>)
 80054b2:	edc3 7a00 	vstr	s15, [r3]
	        	  d = (sen_diff_r - pre_sen_diff_r)/ pre_id_cnt;
 80054b6:	4b29      	ldr	r3, [pc, #164]	; (800555c <select_mode+0x3a14>)
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	69bb      	ldr	r3, [r7, #24]
 80054bc:	1ad2      	subs	r2, r2, r3
 80054be:	4b29      	ldr	r3, [pc, #164]	; (8005564 <select_mode+0x3a1c>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	fb92 f3f3 	sdiv	r3, r2, r3
 80054c6:	ee07 3a90 	vmov	s15, r3
 80054ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80054ce:	4b28      	ldr	r3, [pc, #160]	; (8005570 <select_mode+0x3a28>)
 80054d0:	edc3 7a00 	vstr	s15, [r3]
	        	  contorol_r = (sen_diff_r*kp) + (d*kd) + (integral);
 80054d4:	4b21      	ldr	r3, [pc, #132]	; (800555c <select_mode+0x3a14>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	ee07 3a90 	vmov	s15, r3
 80054dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80054e0:	4b24      	ldr	r3, [pc, #144]	; (8005574 <select_mode+0x3a2c>)
 80054e2:	edd3 7a00 	vldr	s15, [r3]
 80054e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80054ea:	4b21      	ldr	r3, [pc, #132]	; (8005570 <select_mode+0x3a28>)
 80054ec:	edd3 6a00 	vldr	s13, [r3]
 80054f0:	4b21      	ldr	r3, [pc, #132]	; (8005578 <select_mode+0x3a30>)
 80054f2:	edd3 7a00 	vldr	s15, [r3]
 80054f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80054fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80054fe:	4b1a      	ldr	r3, [pc, #104]	; (8005568 <select_mode+0x3a20>)
 8005500:	edd3 7a00 	vldr	s15, [r3]
 8005504:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005508:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800550c:	ee17 2a90 	vmov	r2, s15
 8005510:	4b1a      	ldr	r3, [pc, #104]	; (800557c <select_mode+0x3a34>)
 8005512:	601a      	str	r2, [r3, #0]
	        	  target_spd_r = target_spd+contorol_r;
 8005514:	4b1a      	ldr	r3, [pc, #104]	; (8005580 <select_mode+0x3a38>)
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	4b18      	ldr	r3, [pc, #96]	; (800557c <select_mode+0x3a34>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4413      	add	r3, r2
 800551e:	4a19      	ldr	r2, [pc, #100]	; (8005584 <select_mode+0x3a3c>)
 8005520:	6013      	str	r3, [r2, #0]
	        	  target_spd_l = target_spd-contorol_r;
 8005522:	4b17      	ldr	r3, [pc, #92]	; (8005580 <select_mode+0x3a38>)
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	4b15      	ldr	r3, [pc, #84]	; (800557c <select_mode+0x3a34>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	1ad3      	subs	r3, r2, r3
 800552c:	4a16      	ldr	r2, [pc, #88]	; (8005588 <select_mode+0x3a40>)
 800552e:	6013      	str	r3, [r2, #0]
	          if((cali_sen_val[3] < cali_sen_val[1]) && (cali_sen_val[3] <= cali_sen_val[2]) && (sen_out_flag == false) && (r == true) && (l == false)){
 8005530:	4b03      	ldr	r3, [pc, #12]	; (8005540 <select_mode+0x39f8>)
 8005532:	68da      	ldr	r2, [r3, #12]
 8005534:	4b02      	ldr	r3, [pc, #8]	; (8005540 <select_mode+0x39f8>)
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	429a      	cmp	r2, r3
 800553a:	f280 80bd 	bge.w	80056b8 <select_mode+0x3b70>
 800553e:	e025      	b.n	800558c <select_mode+0x3a44>
 8005540:	20000260 	.word	0x20000260
 8005544:	2000027c 	.word	0x2000027c
 8005548:	20000308 	.word	0x20000308
 800554c:	200002ff 	.word	0x200002ff
 8005550:	20000302 	.word	0x20000302
 8005554:	20000304 	.word	0x20000304
 8005558:	20000303 	.word	0x20000303
 800555c:	200002c8 	.word	0x200002c8
 8005560:	200002cc 	.word	0x200002cc
 8005564:	200002d8 	.word	0x200002d8
 8005568:	200002e8 	.word	0x200002e8
 800556c:	200002f8 	.word	0x200002f8
 8005570:	200002ec 	.word	0x200002ec
 8005574:	200002f0 	.word	0x200002f0
 8005578:	200002f4 	.word	0x200002f4
 800557c:	200002e4 	.word	0x200002e4
 8005580:	200002c4 	.word	0x200002c4
 8005584:	200002bc 	.word	0x200002bc
 8005588:	200002c0 	.word	0x200002c0
 800558c:	4ba9      	ldr	r3, [pc, #676]	; (8005834 <select_mode+0x3cec>)
 800558e:	68da      	ldr	r2, [r3, #12]
 8005590:	4ba8      	ldr	r3, [pc, #672]	; (8005834 <select_mode+0x3cec>)
 8005592:	689b      	ldr	r3, [r3, #8]
 8005594:	429a      	cmp	r2, r3
 8005596:	f300 808f 	bgt.w	80056b8 <select_mode+0x3b70>
 800559a:	4ba7      	ldr	r3, [pc, #668]	; (8005838 <select_mode+0x3cf0>)
 800559c:	781b      	ldrb	r3, [r3, #0]
 800559e:	f083 0301 	eor.w	r3, r3, #1
 80055a2:	b2db      	uxtb	r3, r3
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	f000 8087 	beq.w	80056b8 <select_mode+0x3b70>
 80055aa:	4ba4      	ldr	r3, [pc, #656]	; (800583c <select_mode+0x3cf4>)
 80055ac:	781b      	ldrb	r3, [r3, #0]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	f000 8082 	beq.w	80056b8 <select_mode+0x3b70>
 80055b4:	4ba2      	ldr	r3, [pc, #648]	; (8005840 <select_mode+0x3cf8>)
 80055b6:	781b      	ldrb	r3, [r3, #0]
 80055b8:	f083 0301 	eor.w	r3, r3, #1
 80055bc:	b2db      	uxtb	r3, r3
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d07a      	beq.n	80056b8 <select_mode+0x3b70>
	        	  if(line_val[3] == false && line_val[4] == false && line_val[5] == false){
 80055c2:	4ba0      	ldr	r3, [pc, #640]	; (8005844 <select_mode+0x3cfc>)
 80055c4:	78db      	ldrb	r3, [r3, #3]
 80055c6:	f083 0301 	eor.w	r3, r3, #1
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d073      	beq.n	80056b8 <select_mode+0x3b70>
 80055d0:	4b9c      	ldr	r3, [pc, #624]	; (8005844 <select_mode+0x3cfc>)
 80055d2:	791b      	ldrb	r3, [r3, #4]
 80055d4:	f083 0301 	eor.w	r3, r3, #1
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d06c      	beq.n	80056b8 <select_mode+0x3b70>
 80055de:	4b99      	ldr	r3, [pc, #612]	; (8005844 <select_mode+0x3cfc>)
 80055e0:	795b      	ldrb	r3, [r3, #5]
 80055e2:	f083 0301 	eor.w	r3, r3, #1
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d065      	beq.n	80056b8 <select_mode+0x3b70>
		        	  r = true;
 80055ec:	4b93      	ldr	r3, [pc, #588]	; (800583c <select_mode+0x3cf4>)
 80055ee:	2201      	movs	r2, #1
 80055f0:	701a      	strb	r2, [r3, #0]
		          	  sen_diff_r = (cali_sen_val[2]-cali_sen_val[1])-4740;
 80055f2:	4b90      	ldr	r3, [pc, #576]	; (8005834 <select_mode+0x3cec>)
 80055f4:	689a      	ldr	r2, [r3, #8]
 80055f6:	4b8f      	ldr	r3, [pc, #572]	; (8005834 <select_mode+0x3cec>)
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	1ad3      	subs	r3, r2, r3
 80055fc:	f5a3 5394 	sub.w	r3, r3, #4736	; 0x1280
 8005600:	3b04      	subs	r3, #4
 8005602:	4a91      	ldr	r2, [pc, #580]	; (8005848 <select_mode+0x3d00>)
 8005604:	6013      	str	r3, [r2, #0]
		        	  integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8005606:	4b91      	ldr	r3, [pc, #580]	; (800584c <select_mode+0x3d04>)
 8005608:	681a      	ldr	r2, [r3, #0]
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	4413      	add	r3, r2
 800560e:	4a90      	ldr	r2, [pc, #576]	; (8005850 <select_mode+0x3d08>)
 8005610:	6812      	ldr	r2, [r2, #0]
 8005612:	fb02 f303 	mul.w	r3, r2, r3
 8005616:	0fda      	lsrs	r2, r3, #31
 8005618:	4413      	add	r3, r2
 800561a:	105b      	asrs	r3, r3, #1
 800561c:	ee07 3a90 	vmov	s15, r3
 8005620:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005624:	4b8b      	ldr	r3, [pc, #556]	; (8005854 <select_mode+0x3d0c>)
 8005626:	edd3 7a00 	vldr	s15, [r3]
 800562a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800562e:	4b8a      	ldr	r3, [pc, #552]	; (8005858 <select_mode+0x3d10>)
 8005630:	edd3 7a00 	vldr	s15, [r3]
 8005634:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005638:	4b86      	ldr	r3, [pc, #536]	; (8005854 <select_mode+0x3d0c>)
 800563a:	edc3 7a00 	vstr	s15, [r3]
		        	  d = (sen_diff_r - pre_sen_diff_r)/ pre_id_cnt;
 800563e:	4b82      	ldr	r3, [pc, #520]	; (8005848 <select_mode+0x3d00>)
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	1ad2      	subs	r2, r2, r3
 8005646:	4b82      	ldr	r3, [pc, #520]	; (8005850 <select_mode+0x3d08>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	fb92 f3f3 	sdiv	r3, r2, r3
 800564e:	ee07 3a90 	vmov	s15, r3
 8005652:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005656:	4b81      	ldr	r3, [pc, #516]	; (800585c <select_mode+0x3d14>)
 8005658:	edc3 7a00 	vstr	s15, [r3]
		        	  contorol_r = (sen_diff_r*kp) + (d*kd) + (integral);
 800565c:	4b7a      	ldr	r3, [pc, #488]	; (8005848 <select_mode+0x3d00>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	ee07 3a90 	vmov	s15, r3
 8005664:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005668:	4b7d      	ldr	r3, [pc, #500]	; (8005860 <select_mode+0x3d18>)
 800566a:	edd3 7a00 	vldr	s15, [r3]
 800566e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005672:	4b7a      	ldr	r3, [pc, #488]	; (800585c <select_mode+0x3d14>)
 8005674:	edd3 6a00 	vldr	s13, [r3]
 8005678:	4b7a      	ldr	r3, [pc, #488]	; (8005864 <select_mode+0x3d1c>)
 800567a:	edd3 7a00 	vldr	s15, [r3]
 800567e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005682:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005686:	4b73      	ldr	r3, [pc, #460]	; (8005854 <select_mode+0x3d0c>)
 8005688:	edd3 7a00 	vldr	s15, [r3]
 800568c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005690:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005694:	ee17 2a90 	vmov	r2, s15
 8005698:	4b73      	ldr	r3, [pc, #460]	; (8005868 <select_mode+0x3d20>)
 800569a:	601a      	str	r2, [r3, #0]
		        	  target_spd_r = target_spd+contorol_r;
 800569c:	4b73      	ldr	r3, [pc, #460]	; (800586c <select_mode+0x3d24>)
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	4b71      	ldr	r3, [pc, #452]	; (8005868 <select_mode+0x3d20>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4413      	add	r3, r2
 80056a6:	4a72      	ldr	r2, [pc, #456]	; (8005870 <select_mode+0x3d28>)
 80056a8:	6013      	str	r3, [r2, #0]
		        	  target_spd_l = target_spd-contorol_r;
 80056aa:	4b70      	ldr	r3, [pc, #448]	; (800586c <select_mode+0x3d24>)
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	4b6e      	ldr	r3, [pc, #440]	; (8005868 <select_mode+0x3d20>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	1ad3      	subs	r3, r2, r3
 80056b4:	4a6f      	ldr	r2, [pc, #444]	; (8005874 <select_mode+0x3d2c>)
 80056b6:	6013      	str	r3, [r2, #0]
	          if((cali_sen_val[3] <= cali_sen_val[5]) && (cali_sen_val[3] <= cali_sen_val[4]) && (sen_out_flag == false) && (r == false)){
 80056b8:	4b5e      	ldr	r3, [pc, #376]	; (8005834 <select_mode+0x3cec>)
 80056ba:	68da      	ldr	r2, [r3, #12]
 80056bc:	4b5d      	ldr	r3, [pc, #372]	; (8005834 <select_mode+0x3cec>)
 80056be:	695b      	ldr	r3, [r3, #20]
 80056c0:	429a      	cmp	r2, r3
 80056c2:	dc78      	bgt.n	80057b6 <select_mode+0x3c6e>
 80056c4:	4b5b      	ldr	r3, [pc, #364]	; (8005834 <select_mode+0x3cec>)
 80056c6:	68da      	ldr	r2, [r3, #12]
 80056c8:	4b5a      	ldr	r3, [pc, #360]	; (8005834 <select_mode+0x3cec>)
 80056ca:	691b      	ldr	r3, [r3, #16]
 80056cc:	429a      	cmp	r2, r3
 80056ce:	dc72      	bgt.n	80057b6 <select_mode+0x3c6e>
 80056d0:	4b59      	ldr	r3, [pc, #356]	; (8005838 <select_mode+0x3cf0>)
 80056d2:	781b      	ldrb	r3, [r3, #0]
 80056d4:	f083 0301 	eor.w	r3, r3, #1
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d06b      	beq.n	80057b6 <select_mode+0x3c6e>
 80056de:	4b57      	ldr	r3, [pc, #348]	; (800583c <select_mode+0x3cf4>)
 80056e0:	781b      	ldrb	r3, [r3, #0]
 80056e2:	f083 0301 	eor.w	r3, r3, #1
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d064      	beq.n	80057b6 <select_mode+0x3c6e>
	        	  l = false;
 80056ec:	4b54      	ldr	r3, [pc, #336]	; (8005840 <select_mode+0x3cf8>)
 80056ee:	2200      	movs	r2, #0
 80056f0:	701a      	strb	r2, [r3, #0]
	              sen_diff_l=(cali_sen_val[5]-cali_sen_val[4])+900;
 80056f2:	4b50      	ldr	r3, [pc, #320]	; (8005834 <select_mode+0x3cec>)
 80056f4:	695a      	ldr	r2, [r3, #20]
 80056f6:	4b4f      	ldr	r3, [pc, #316]	; (8005834 <select_mode+0x3cec>)
 80056f8:	691b      	ldr	r3, [r3, #16]
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	f503 7361 	add.w	r3, r3, #900	; 0x384
 8005700:	4a52      	ldr	r2, [pc, #328]	; (800584c <select_mode+0x3d04>)
 8005702:	6013      	str	r3, [r2, #0]
	              integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8005704:	4b51      	ldr	r3, [pc, #324]	; (800584c <select_mode+0x3d04>)
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	69fb      	ldr	r3, [r7, #28]
 800570a:	4413      	add	r3, r2
 800570c:	4a50      	ldr	r2, [pc, #320]	; (8005850 <select_mode+0x3d08>)
 800570e:	6812      	ldr	r2, [r2, #0]
 8005710:	fb02 f303 	mul.w	r3, r2, r3
 8005714:	0fda      	lsrs	r2, r3, #31
 8005716:	4413      	add	r3, r2
 8005718:	105b      	asrs	r3, r3, #1
 800571a:	ee07 3a90 	vmov	s15, r3
 800571e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005722:	4b4c      	ldr	r3, [pc, #304]	; (8005854 <select_mode+0x3d0c>)
 8005724:	edd3 7a00 	vldr	s15, [r3]
 8005728:	ee37 7a27 	vadd.f32	s14, s14, s15
 800572c:	4b4a      	ldr	r3, [pc, #296]	; (8005858 <select_mode+0x3d10>)
 800572e:	edd3 7a00 	vldr	s15, [r3]
 8005732:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005736:	4b47      	ldr	r3, [pc, #284]	; (8005854 <select_mode+0x3d0c>)
 8005738:	edc3 7a00 	vstr	s15, [r3]
	              d = (sen_diff_l - pre_sen_diff_l)/ pre_id_cnt;
 800573c:	4b43      	ldr	r3, [pc, #268]	; (800584c <select_mode+0x3d04>)
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	69fb      	ldr	r3, [r7, #28]
 8005742:	1ad2      	subs	r2, r2, r3
 8005744:	4b42      	ldr	r3, [pc, #264]	; (8005850 <select_mode+0x3d08>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	fb92 f3f3 	sdiv	r3, r2, r3
 800574c:	ee07 3a90 	vmov	s15, r3
 8005750:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005754:	4b41      	ldr	r3, [pc, #260]	; (800585c <select_mode+0x3d14>)
 8005756:	edc3 7a00 	vstr	s15, [r3]
	              contorol_l = (sen_diff_l*kp) + (d*kd) + (integral);
 800575a:	4b3c      	ldr	r3, [pc, #240]	; (800584c <select_mode+0x3d04>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	ee07 3a90 	vmov	s15, r3
 8005762:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005766:	4b3e      	ldr	r3, [pc, #248]	; (8005860 <select_mode+0x3d18>)
 8005768:	edd3 7a00 	vldr	s15, [r3]
 800576c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005770:	4b3a      	ldr	r3, [pc, #232]	; (800585c <select_mode+0x3d14>)
 8005772:	edd3 6a00 	vldr	s13, [r3]
 8005776:	4b3b      	ldr	r3, [pc, #236]	; (8005864 <select_mode+0x3d1c>)
 8005778:	edd3 7a00 	vldr	s15, [r3]
 800577c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005780:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005784:	4b33      	ldr	r3, [pc, #204]	; (8005854 <select_mode+0x3d0c>)
 8005786:	edd3 7a00 	vldr	s15, [r3]
 800578a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800578e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005792:	ee17 2a90 	vmov	r2, s15
 8005796:	4b38      	ldr	r3, [pc, #224]	; (8005878 <select_mode+0x3d30>)
 8005798:	601a      	str	r2, [r3, #0]
	              target_spd_r = target_spd+contorol_l;
 800579a:	4b34      	ldr	r3, [pc, #208]	; (800586c <select_mode+0x3d24>)
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	4b36      	ldr	r3, [pc, #216]	; (8005878 <select_mode+0x3d30>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4413      	add	r3, r2
 80057a4:	4a32      	ldr	r2, [pc, #200]	; (8005870 <select_mode+0x3d28>)
 80057a6:	6013      	str	r3, [r2, #0]
	              target_spd_l = target_spd-contorol_l;
 80057a8:	4b30      	ldr	r3, [pc, #192]	; (800586c <select_mode+0x3d24>)
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	4b32      	ldr	r3, [pc, #200]	; (8005878 <select_mode+0x3d30>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	4a30      	ldr	r2, [pc, #192]	; (8005874 <select_mode+0x3d2c>)
 80057b4:	6013      	str	r3, [r2, #0]
	          if((cali_sen_val[4] < cali_sen_val[6]) && (cali_sen_val[4] <= cali_sen_val[5]) && (sen_out_flag == false) && (r == false)){
 80057b6:	4b1f      	ldr	r3, [pc, #124]	; (8005834 <select_mode+0x3cec>)
 80057b8:	691a      	ldr	r2, [r3, #16]
 80057ba:	4b1e      	ldr	r3, [pc, #120]	; (8005834 <select_mode+0x3cec>)
 80057bc:	699b      	ldr	r3, [r3, #24]
 80057be:	429a      	cmp	r2, r3
 80057c0:	f280 80a1 	bge.w	8005906 <select_mode+0x3dbe>
 80057c4:	4b1b      	ldr	r3, [pc, #108]	; (8005834 <select_mode+0x3cec>)
 80057c6:	691a      	ldr	r2, [r3, #16]
 80057c8:	4b1a      	ldr	r3, [pc, #104]	; (8005834 <select_mode+0x3cec>)
 80057ca:	695b      	ldr	r3, [r3, #20]
 80057cc:	429a      	cmp	r2, r3
 80057ce:	f300 809a 	bgt.w	8005906 <select_mode+0x3dbe>
 80057d2:	4b19      	ldr	r3, [pc, #100]	; (8005838 <select_mode+0x3cf0>)
 80057d4:	781b      	ldrb	r3, [r3, #0]
 80057d6:	f083 0301 	eor.w	r3, r3, #1
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	2b00      	cmp	r3, #0
 80057de:	f000 8092 	beq.w	8005906 <select_mode+0x3dbe>
 80057e2:	4b16      	ldr	r3, [pc, #88]	; (800583c <select_mode+0x3cf4>)
 80057e4:	781b      	ldrb	r3, [r3, #0]
 80057e6:	f083 0301 	eor.w	r3, r3, #1
 80057ea:	b2db      	uxtb	r3, r3
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f000 808a 	beq.w	8005906 <select_mode+0x3dbe>
	        	  l = true;
 80057f2:	4b13      	ldr	r3, [pc, #76]	; (8005840 <select_mode+0x3cf8>)
 80057f4:	2201      	movs	r2, #1
 80057f6:	701a      	strb	r2, [r3, #0]
	              sen_diff_l=(cali_sen_val[6]-cali_sen_val[5])+2810;
 80057f8:	4b0e      	ldr	r3, [pc, #56]	; (8005834 <select_mode+0x3cec>)
 80057fa:	699a      	ldr	r2, [r3, #24]
 80057fc:	4b0d      	ldr	r3, [pc, #52]	; (8005834 <select_mode+0x3cec>)
 80057fe:	695b      	ldr	r3, [r3, #20]
 8005800:	1ad3      	subs	r3, r2, r3
 8005802:	f603 23fa 	addw	r3, r3, #2810	; 0xafa
 8005806:	4a11      	ldr	r2, [pc, #68]	; (800584c <select_mode+0x3d04>)
 8005808:	6013      	str	r3, [r2, #0]
	              integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 800580a:	4b10      	ldr	r3, [pc, #64]	; (800584c <select_mode+0x3d04>)
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	4413      	add	r3, r2
 8005812:	4a0f      	ldr	r2, [pc, #60]	; (8005850 <select_mode+0x3d08>)
 8005814:	6812      	ldr	r2, [r2, #0]
 8005816:	fb02 f303 	mul.w	r3, r2, r3
 800581a:	0fda      	lsrs	r2, r3, #31
 800581c:	4413      	add	r3, r2
 800581e:	105b      	asrs	r3, r3, #1
 8005820:	ee07 3a90 	vmov	s15, r3
 8005824:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005828:	4b0a      	ldr	r3, [pc, #40]	; (8005854 <select_mode+0x3d0c>)
 800582a:	edd3 7a00 	vldr	s15, [r3]
 800582e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005832:	e023      	b.n	800587c <select_mode+0x3d34>
 8005834:	20000260 	.word	0x20000260
 8005838:	20000302 	.word	0x20000302
 800583c:	20000304 	.word	0x20000304
 8005840:	20000303 	.word	0x20000303
 8005844:	20000308 	.word	0x20000308
 8005848:	200002c8 	.word	0x200002c8
 800584c:	200002cc 	.word	0x200002cc
 8005850:	200002d8 	.word	0x200002d8
 8005854:	200002e8 	.word	0x200002e8
 8005858:	200002f8 	.word	0x200002f8
 800585c:	200002ec 	.word	0x200002ec
 8005860:	200002f0 	.word	0x200002f0
 8005864:	200002f4 	.word	0x200002f4
 8005868:	200002e4 	.word	0x200002e4
 800586c:	200002c4 	.word	0x200002c4
 8005870:	200002bc 	.word	0x200002bc
 8005874:	200002c0 	.word	0x200002c0
 8005878:	200002e0 	.word	0x200002e0
 800587c:	4ba6      	ldr	r3, [pc, #664]	; (8005b18 <select_mode+0x3fd0>)
 800587e:	edd3 7a00 	vldr	s15, [r3]
 8005882:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005886:	4ba5      	ldr	r3, [pc, #660]	; (8005b1c <select_mode+0x3fd4>)
 8005888:	edc3 7a00 	vstr	s15, [r3]
	              d = (sen_diff_l - pre_sen_diff_l)/ pre_id_cnt;
 800588c:	4ba4      	ldr	r3, [pc, #656]	; (8005b20 <select_mode+0x3fd8>)
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	69fb      	ldr	r3, [r7, #28]
 8005892:	1ad2      	subs	r2, r2, r3
 8005894:	4ba3      	ldr	r3, [pc, #652]	; (8005b24 <select_mode+0x3fdc>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	fb92 f3f3 	sdiv	r3, r2, r3
 800589c:	ee07 3a90 	vmov	s15, r3
 80058a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80058a4:	4ba0      	ldr	r3, [pc, #640]	; (8005b28 <select_mode+0x3fe0>)
 80058a6:	edc3 7a00 	vstr	s15, [r3]
	              contorol_l = (sen_diff_l*kp) + (d*kd) + (integral);
 80058aa:	4b9d      	ldr	r3, [pc, #628]	; (8005b20 <select_mode+0x3fd8>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	ee07 3a90 	vmov	s15, r3
 80058b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80058b6:	4b9d      	ldr	r3, [pc, #628]	; (8005b2c <select_mode+0x3fe4>)
 80058b8:	edd3 7a00 	vldr	s15, [r3]
 80058bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80058c0:	4b99      	ldr	r3, [pc, #612]	; (8005b28 <select_mode+0x3fe0>)
 80058c2:	edd3 6a00 	vldr	s13, [r3]
 80058c6:	4b9a      	ldr	r3, [pc, #616]	; (8005b30 <select_mode+0x3fe8>)
 80058c8:	edd3 7a00 	vldr	s15, [r3]
 80058cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80058d4:	4b91      	ldr	r3, [pc, #580]	; (8005b1c <select_mode+0x3fd4>)
 80058d6:	edd3 7a00 	vldr	s15, [r3]
 80058da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80058de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80058e2:	ee17 2a90 	vmov	r2, s15
 80058e6:	4b93      	ldr	r3, [pc, #588]	; (8005b34 <select_mode+0x3fec>)
 80058e8:	601a      	str	r2, [r3, #0]
	              target_spd_r = target_spd+contorol_l;
 80058ea:	4b93      	ldr	r3, [pc, #588]	; (8005b38 <select_mode+0x3ff0>)
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	4b91      	ldr	r3, [pc, #580]	; (8005b34 <select_mode+0x3fec>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4413      	add	r3, r2
 80058f4:	4a91      	ldr	r2, [pc, #580]	; (8005b3c <select_mode+0x3ff4>)
 80058f6:	6013      	str	r3, [r2, #0]
	              target_spd_l = target_spd-contorol_l;
 80058f8:	4b8f      	ldr	r3, [pc, #572]	; (8005b38 <select_mode+0x3ff0>)
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	4b8d      	ldr	r3, [pc, #564]	; (8005b34 <select_mode+0x3fec>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	1ad3      	subs	r3, r2, r3
 8005902:	4a8f      	ldr	r2, [pc, #572]	; (8005b40 <select_mode+0x3ff8>)
 8005904:	6013      	str	r3, [r2, #0]
	          if((cali_sen_val[5] < cali_sen_val[7]) && (cali_sen_val[5] <= cali_sen_val[6]) && (sen_out_flag == false) && (l == true) && (r == false)){
 8005906:	4b8f      	ldr	r3, [pc, #572]	; (8005b44 <select_mode+0x3ffc>)
 8005908:	695a      	ldr	r2, [r3, #20]
 800590a:	4b8e      	ldr	r3, [pc, #568]	; (8005b44 <select_mode+0x3ffc>)
 800590c:	69db      	ldr	r3, [r3, #28]
 800590e:	429a      	cmp	r2, r3
 8005910:	f280 8096 	bge.w	8005a40 <select_mode+0x3ef8>
 8005914:	4b8b      	ldr	r3, [pc, #556]	; (8005b44 <select_mode+0x3ffc>)
 8005916:	695a      	ldr	r2, [r3, #20]
 8005918:	4b8a      	ldr	r3, [pc, #552]	; (8005b44 <select_mode+0x3ffc>)
 800591a:	699b      	ldr	r3, [r3, #24]
 800591c:	429a      	cmp	r2, r3
 800591e:	f300 808f 	bgt.w	8005a40 <select_mode+0x3ef8>
 8005922:	4b89      	ldr	r3, [pc, #548]	; (8005b48 <select_mode+0x4000>)
 8005924:	781b      	ldrb	r3, [r3, #0]
 8005926:	f083 0301 	eor.w	r3, r3, #1
 800592a:	b2db      	uxtb	r3, r3
 800592c:	2b00      	cmp	r3, #0
 800592e:	f000 8087 	beq.w	8005a40 <select_mode+0x3ef8>
 8005932:	4b86      	ldr	r3, [pc, #536]	; (8005b4c <select_mode+0x4004>)
 8005934:	781b      	ldrb	r3, [r3, #0]
 8005936:	2b00      	cmp	r3, #0
 8005938:	f000 8082 	beq.w	8005a40 <select_mode+0x3ef8>
 800593c:	4b84      	ldr	r3, [pc, #528]	; (8005b50 <select_mode+0x4008>)
 800593e:	781b      	ldrb	r3, [r3, #0]
 8005940:	f083 0301 	eor.w	r3, r3, #1
 8005944:	b2db      	uxtb	r3, r3
 8005946:	2b00      	cmp	r3, #0
 8005948:	d07a      	beq.n	8005a40 <select_mode+0x3ef8>
	        	  if(line_val[3] == false && line_val[4] == false && line_val[5] == false){
 800594a:	4b82      	ldr	r3, [pc, #520]	; (8005b54 <select_mode+0x400c>)
 800594c:	78db      	ldrb	r3, [r3, #3]
 800594e:	f083 0301 	eor.w	r3, r3, #1
 8005952:	b2db      	uxtb	r3, r3
 8005954:	2b00      	cmp	r3, #0
 8005956:	d073      	beq.n	8005a40 <select_mode+0x3ef8>
 8005958:	4b7e      	ldr	r3, [pc, #504]	; (8005b54 <select_mode+0x400c>)
 800595a:	791b      	ldrb	r3, [r3, #4]
 800595c:	f083 0301 	eor.w	r3, r3, #1
 8005960:	b2db      	uxtb	r3, r3
 8005962:	2b00      	cmp	r3, #0
 8005964:	d06c      	beq.n	8005a40 <select_mode+0x3ef8>
 8005966:	4b7b      	ldr	r3, [pc, #492]	; (8005b54 <select_mode+0x400c>)
 8005968:	795b      	ldrb	r3, [r3, #5]
 800596a:	f083 0301 	eor.w	r3, r3, #1
 800596e:	b2db      	uxtb	r3, r3
 8005970:	2b00      	cmp	r3, #0
 8005972:	d065      	beq.n	8005a40 <select_mode+0x3ef8>
		        	  l = true;
 8005974:	4b75      	ldr	r3, [pc, #468]	; (8005b4c <select_mode+0x4004>)
 8005976:	2201      	movs	r2, #1
 8005978:	701a      	strb	r2, [r3, #0]
		        	  sen_diff_l=(cali_sen_val[7]-cali_sen_val[6])+4740;
 800597a:	4b72      	ldr	r3, [pc, #456]	; (8005b44 <select_mode+0x3ffc>)
 800597c:	69da      	ldr	r2, [r3, #28]
 800597e:	4b71      	ldr	r3, [pc, #452]	; (8005b44 <select_mode+0x3ffc>)
 8005980:	699b      	ldr	r3, [r3, #24]
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	f503 5394 	add.w	r3, r3, #4736	; 0x1280
 8005988:	3304      	adds	r3, #4
 800598a:	4a65      	ldr	r2, [pc, #404]	; (8005b20 <select_mode+0x3fd8>)
 800598c:	6013      	str	r3, [r2, #0]
		              integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 800598e:	4b64      	ldr	r3, [pc, #400]	; (8005b20 <select_mode+0x3fd8>)
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	4413      	add	r3, r2
 8005996:	4a63      	ldr	r2, [pc, #396]	; (8005b24 <select_mode+0x3fdc>)
 8005998:	6812      	ldr	r2, [r2, #0]
 800599a:	fb02 f303 	mul.w	r3, r2, r3
 800599e:	0fda      	lsrs	r2, r3, #31
 80059a0:	4413      	add	r3, r2
 80059a2:	105b      	asrs	r3, r3, #1
 80059a4:	ee07 3a90 	vmov	s15, r3
 80059a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80059ac:	4b5b      	ldr	r3, [pc, #364]	; (8005b1c <select_mode+0x3fd4>)
 80059ae:	edd3 7a00 	vldr	s15, [r3]
 80059b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80059b6:	4b58      	ldr	r3, [pc, #352]	; (8005b18 <select_mode+0x3fd0>)
 80059b8:	edd3 7a00 	vldr	s15, [r3]
 80059bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059c0:	4b56      	ldr	r3, [pc, #344]	; (8005b1c <select_mode+0x3fd4>)
 80059c2:	edc3 7a00 	vstr	s15, [r3]
		              d = (sen_diff_l - pre_sen_diff_l)/ pre_id_cnt;
 80059c6:	4b56      	ldr	r3, [pc, #344]	; (8005b20 <select_mode+0x3fd8>)
 80059c8:	681a      	ldr	r2, [r3, #0]
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	1ad2      	subs	r2, r2, r3
 80059ce:	4b55      	ldr	r3, [pc, #340]	; (8005b24 <select_mode+0x3fdc>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	fb92 f3f3 	sdiv	r3, r2, r3
 80059d6:	ee07 3a90 	vmov	s15, r3
 80059da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80059de:	4b52      	ldr	r3, [pc, #328]	; (8005b28 <select_mode+0x3fe0>)
 80059e0:	edc3 7a00 	vstr	s15, [r3]
		              contorol_l = (sen_diff_l*kp) + (d*kd) + (integral);
 80059e4:	4b4e      	ldr	r3, [pc, #312]	; (8005b20 <select_mode+0x3fd8>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	ee07 3a90 	vmov	s15, r3
 80059ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80059f0:	4b4e      	ldr	r3, [pc, #312]	; (8005b2c <select_mode+0x3fe4>)
 80059f2:	edd3 7a00 	vldr	s15, [r3]
 80059f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80059fa:	4b4b      	ldr	r3, [pc, #300]	; (8005b28 <select_mode+0x3fe0>)
 80059fc:	edd3 6a00 	vldr	s13, [r3]
 8005a00:	4b4b      	ldr	r3, [pc, #300]	; (8005b30 <select_mode+0x3fe8>)
 8005a02:	edd3 7a00 	vldr	s15, [r3]
 8005a06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a0e:	4b43      	ldr	r3, [pc, #268]	; (8005b1c <select_mode+0x3fd4>)
 8005a10:	edd3 7a00 	vldr	s15, [r3]
 8005a14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005a1c:	ee17 2a90 	vmov	r2, s15
 8005a20:	4b44      	ldr	r3, [pc, #272]	; (8005b34 <select_mode+0x3fec>)
 8005a22:	601a      	str	r2, [r3, #0]
		              target_spd_r = target_spd+contorol_l;
 8005a24:	4b44      	ldr	r3, [pc, #272]	; (8005b38 <select_mode+0x3ff0>)
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	4b42      	ldr	r3, [pc, #264]	; (8005b34 <select_mode+0x3fec>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4413      	add	r3, r2
 8005a2e:	4a43      	ldr	r2, [pc, #268]	; (8005b3c <select_mode+0x3ff4>)
 8005a30:	6013      	str	r3, [r2, #0]
		              target_spd_l = target_spd-contorol_l;
 8005a32:	4b41      	ldr	r3, [pc, #260]	; (8005b38 <select_mode+0x3ff0>)
 8005a34:	681a      	ldr	r2, [r3, #0]
 8005a36:	4b3f      	ldr	r3, [pc, #252]	; (8005b34 <select_mode+0x3fec>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	4a40      	ldr	r2, [pc, #256]	; (8005b40 <select_mode+0x3ff8>)
 8005a3e:	6013      	str	r3, [r2, #0]
	          LCD_dec_out( 2, 1, target_spd_l, 4 );         // [^Fx\
 8005a40:	4b3f      	ldr	r3, [pc, #252]	; (8005b40 <select_mode+0x3ff8>)
 8005a42:	681a      	ldr	r2, [r3, #0]
 8005a44:	2304      	movs	r3, #4
 8005a46:	2101      	movs	r1, #1
 8005a48:	2002      	movs	r0, #2
 8005a4a:	f7fb fd11 	bl	8001470 <LCD_dec_out>
	          LCD_dec_out( 2, 12, target_spd_r, 4 );        // [^EFx\
 8005a4e:	4b3b      	ldr	r3, [pc, #236]	; (8005b3c <select_mode+0x3ff4>)
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	2304      	movs	r3, #4
 8005a54:	210c      	movs	r1, #12
 8005a56:	2002      	movs	r0, #2
 8005a58:	f7fb fd0a 	bl	8001470 <LCD_dec_out>
	          if(line_val[3] == false && line_val[4] == false && line_val[5] == false){
 8005a5c:	4b3d      	ldr	r3, [pc, #244]	; (8005b54 <select_mode+0x400c>)
 8005a5e:	78db      	ldrb	r3, [r3, #3]
 8005a60:	f083 0301 	eor.w	r3, r3, #1
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d02a      	beq.n	8005ac0 <select_mode+0x3f78>
 8005a6a:	4b3a      	ldr	r3, [pc, #232]	; (8005b54 <select_mode+0x400c>)
 8005a6c:	791b      	ldrb	r3, [r3, #4]
 8005a6e:	f083 0301 	eor.w	r3, r3, #1
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d023      	beq.n	8005ac0 <select_mode+0x3f78>
 8005a78:	4b36      	ldr	r3, [pc, #216]	; (8005b54 <select_mode+0x400c>)
 8005a7a:	795b      	ldrb	r3, [r3, #5]
 8005a7c:	f083 0301 	eor.w	r3, r3, #1
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d01c      	beq.n	8005ac0 <select_mode+0x3f78>
	        	  if(line_val[1] == false && line_val[2] == false && line_val[6] == false && line_val[7] == false){
 8005a86:	4b33      	ldr	r3, [pc, #204]	; (8005b54 <select_mode+0x400c>)
 8005a88:	785b      	ldrb	r3, [r3, #1]
 8005a8a:	f083 0301 	eor.w	r3, r3, #1
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d015      	beq.n	8005ac0 <select_mode+0x3f78>
 8005a94:	4b2f      	ldr	r3, [pc, #188]	; (8005b54 <select_mode+0x400c>)
 8005a96:	789b      	ldrb	r3, [r3, #2]
 8005a98:	f083 0301 	eor.w	r3, r3, #1
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d00e      	beq.n	8005ac0 <select_mode+0x3f78>
 8005aa2:	4b2c      	ldr	r3, [pc, #176]	; (8005b54 <select_mode+0x400c>)
 8005aa4:	799b      	ldrb	r3, [r3, #6]
 8005aa6:	f083 0301 	eor.w	r3, r3, #1
 8005aaa:	b2db      	uxtb	r3, r3
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d007      	beq.n	8005ac0 <select_mode+0x3f78>
 8005ab0:	4b28      	ldr	r3, [pc, #160]	; (8005b54 <select_mode+0x400c>)
 8005ab2:	79db      	ldrb	r3, [r3, #7]
 8005ab4:	f083 0301 	eor.w	r3, r3, #1
 8005ab8:	b2db      	uxtb	r3, r3
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	f040 808b 	bne.w	8005bd6 <select_mode+0x408e>
	          if(line_val[3] == true && line_val[4] == true && line_val[5] == true)
 8005ac0:	4b24      	ldr	r3, [pc, #144]	; (8005b54 <select_mode+0x400c>)
 8005ac2:	78db      	ldrb	r3, [r3, #3]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d00a      	beq.n	8005ade <select_mode+0x3f96>
 8005ac8:	4b22      	ldr	r3, [pc, #136]	; (8005b54 <select_mode+0x400c>)
 8005aca:	791b      	ldrb	r3, [r3, #4]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d006      	beq.n	8005ade <select_mode+0x3f96>
 8005ad0:	4b20      	ldr	r3, [pc, #128]	; (8005b54 <select_mode+0x400c>)
 8005ad2:	795b      	ldrb	r3, [r3, #5]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d002      	beq.n	8005ade <select_mode+0x3f96>
	              cross_flg=true;
 8005ad8:	4b1f      	ldr	r3, [pc, #124]	; (8005b58 <select_mode+0x4010>)
 8005ada:	2201      	movs	r2, #1
 8005adc:	701a      	strb	r2, [r3, #0]
	          if(f==false && cali_sen_val[1] > 350){
 8005ade:	4b1f      	ldr	r3, [pc, #124]	; (8005b5c <select_mode+0x4014>)
 8005ae0:	781b      	ldrb	r3, [r3, #0]
 8005ae2:	f083 0301 	eor.w	r3, r3, #1
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d00a      	beq.n	8005b02 <select_mode+0x3fba>
 8005aec:	4b15      	ldr	r3, [pc, #84]	; (8005b44 <select_mode+0x3ffc>)
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8005af4:	dd05      	ble.n	8005b02 <select_mode+0x3fba>
	              cross_flg=true;
 8005af6:	4b18      	ldr	r3, [pc, #96]	; (8005b58 <select_mode+0x4010>)
 8005af8:	2201      	movs	r2, #1
 8005afa:	701a      	strb	r2, [r3, #0]
	              f=true;
 8005afc:	4b17      	ldr	r3, [pc, #92]	; (8005b5c <select_mode+0x4014>)
 8005afe:	2201      	movs	r2, #1
 8005b00:	701a      	strb	r2, [r3, #0]
	          if(cross_cnt > 3900){
 8005b02:	4b17      	ldr	r3, [pc, #92]	; (8005b60 <select_mode+0x4018>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f640 723c 	movw	r2, #3900	; 0xf3c
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	dd30      	ble.n	8005b70 <select_mode+0x4028>
	              cross_flg=false;
 8005b0e:	4b12      	ldr	r3, [pc, #72]	; (8005b58 <select_mode+0x4010>)
 8005b10:	2200      	movs	r2, #0
 8005b12:	701a      	strb	r2, [r3, #0]
 8005b14:	e026      	b.n	8005b64 <select_mode+0x401c>
 8005b16:	bf00      	nop
 8005b18:	200002f8 	.word	0x200002f8
 8005b1c:	200002e8 	.word	0x200002e8
 8005b20:	200002cc 	.word	0x200002cc
 8005b24:	200002d8 	.word	0x200002d8
 8005b28:	200002ec 	.word	0x200002ec
 8005b2c:	200002f0 	.word	0x200002f0
 8005b30:	200002f4 	.word	0x200002f4
 8005b34:	200002e0 	.word	0x200002e0
 8005b38:	200002c4 	.word	0x200002c4
 8005b3c:	200002bc 	.word	0x200002bc
 8005b40:	200002c0 	.word	0x200002c0
 8005b44:	20000260 	.word	0x20000260
 8005b48:	20000302 	.word	0x20000302
 8005b4c:	20000303 	.word	0x20000303
 8005b50:	20000304 	.word	0x20000304
 8005b54:	20000308 	.word	0x20000308
 8005b58:	200002fe 	.word	0x200002fe
 8005b5c:	200002fc 	.word	0x200002fc
 8005b60:	200002d0 	.word	0x200002d0
	              MARKER_R_cnt=0;
 8005b64:	4b9f      	ldr	r3, [pc, #636]	; (8005de4 <select_mode+0x429c>)
 8005b66:	2200      	movs	r2, #0
 8005b68:	601a      	str	r2, [r3, #0]
	              cross_cnt=0;
 8005b6a:	4b9f      	ldr	r3, [pc, #636]	; (8005de8 <select_mode+0x42a0>)
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	601a      	str	r2, [r3, #0]
	          if(cali_sen_val[1] > 350){
 8005b70:	4b9e      	ldr	r3, [pc, #632]	; (8005dec <select_mode+0x42a4>)
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8005b78:	dc1e      	bgt.n	8005bb8 <select_mode+0x4070>
	              if(30 < MARKER_R_cnt && MARKER_R_cnt < 70){
 8005b7a:	4b9a      	ldr	r3, [pc, #616]	; (8005de4 <select_mode+0x429c>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	2b1e      	cmp	r3, #30
 8005b80:	dd15      	ble.n	8005bae <select_mode+0x4066>
 8005b82:	4b98      	ldr	r3, [pc, #608]	; (8005de4 <select_mode+0x429c>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	2b45      	cmp	r3, #69	; 0x45
 8005b88:	dc11      	bgt.n	8005bae <select_mode+0x4066>
	                  MARKER_R_cnt=0;
 8005b8a:	4b96      	ldr	r3, [pc, #600]	; (8005de4 <select_mode+0x429c>)
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	601a      	str	r2, [r3, #0]
	                  if(cross_flg == false && f==1){
 8005b90:	4b97      	ldr	r3, [pc, #604]	; (8005df0 <select_mode+0x42a8>)
 8005b92:	781b      	ldrb	r3, [r3, #0]
 8005b94:	f083 0301 	eor.w	r3, r3, #1
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d00b      	beq.n	8005bb6 <select_mode+0x406e>
 8005b9e:	4b95      	ldr	r3, [pc, #596]	; (8005df4 <select_mode+0x42ac>)
 8005ba0:	781b      	ldrb	r3, [r3, #0]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d007      	beq.n	8005bb6 <select_mode+0x406e>
	                      x=true;
 8005ba6:	4b94      	ldr	r3, [pc, #592]	; (8005df8 <select_mode+0x42b0>)
 8005ba8:	2201      	movs	r2, #1
 8005baa:	701a      	strb	r2, [r3, #0]
	                      break;
 8005bac:	e014      	b.n	8005bd8 <select_mode+0x4090>
	                  MARKER_R_cnt=0;
 8005bae:	4b8d      	ldr	r3, [pc, #564]	; (8005de4 <select_mode+0x429c>)
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	601a      	str	r2, [r3, #0]
 8005bb4:	e000      	b.n	8005bb8 <select_mode+0x4070>
	                  if(cross_flg == false && f==1){
 8005bb6:	bf00      	nop
	          pre_sen_diff_l = sen_diff_l;
 8005bb8:	4b90      	ldr	r3, [pc, #576]	; (8005dfc <select_mode+0x42b4>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	61fb      	str	r3, [r7, #28]
	          pre_sen_diff_r = sen_diff_r;
 8005bbe:	4b90      	ldr	r3, [pc, #576]	; (8005e00 <select_mode+0x42b8>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	61bb      	str	r3, [r7, #24]
	      }while( HAL_GPIO_ReadPin(SW_MID_GPIO_Port, SW_MID_Pin) == SW_OFF );	// SW_MID
 8005bc4:	2110      	movs	r1, #16
 8005bc6:	488f      	ldr	r0, [pc, #572]	; (8005e04 <select_mode+0x42bc>)
 8005bc8:	f002 fb1c 	bl	8008204 <HAL_GPIO_ReadPin>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	2b01      	cmp	r3, #1
 8005bd0:	f43f aae3 	beq.w	800519a <select_mode+0x3652>
 8005bd4:	e000      	b.n	8005bd8 <select_mode+0x4090>
	        		  break;
 8005bd6:	bf00      	nop
	      HAL_Delay( 200 );                              // `^Oh~
 8005bd8:	20c8      	movs	r0, #200	; 0xc8
 8005bda:	f000 ff2d 	bl	8006a38 <HAL_Delay>
	      while( x == true && target_spd_l <= 110 && target_spd_r <=110 )
 8005bde:	e0db      	b.n	8005d98 <select_mode+0x4250>
	          if((cali_sen_val[5] < cali_sen_val[3]) && (cali_sen_val[5] < cali_sen_val[4])){
 8005be0:	4b82      	ldr	r3, [pc, #520]	; (8005dec <select_mode+0x42a4>)
 8005be2:	695a      	ldr	r2, [r3, #20]
 8005be4:	4b81      	ldr	r3, [pc, #516]	; (8005dec <select_mode+0x42a4>)
 8005be6:	68db      	ldr	r3, [r3, #12]
 8005be8:	429a      	cmp	r2, r3
 8005bea:	da67      	bge.n	8005cbc <select_mode+0x4174>
 8005bec:	4b7f      	ldr	r3, [pc, #508]	; (8005dec <select_mode+0x42a4>)
 8005bee:	695a      	ldr	r2, [r3, #20]
 8005bf0:	4b7e      	ldr	r3, [pc, #504]	; (8005dec <select_mode+0x42a4>)
 8005bf2:	691b      	ldr	r3, [r3, #16]
 8005bf4:	429a      	cmp	r2, r3
 8005bf6:	da61      	bge.n	8005cbc <select_mode+0x4174>
	        	  sen_diff_r   = (cali_sen_val[4]-cali_sen_val[3])-900;
 8005bf8:	4b7c      	ldr	r3, [pc, #496]	; (8005dec <select_mode+0x42a4>)
 8005bfa:	691a      	ldr	r2, [r3, #16]
 8005bfc:	4b7b      	ldr	r3, [pc, #492]	; (8005dec <select_mode+0x42a4>)
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	1ad3      	subs	r3, r2, r3
 8005c02:	f5a3 7361 	sub.w	r3, r3, #900	; 0x384
 8005c06:	4a7e      	ldr	r2, [pc, #504]	; (8005e00 <select_mode+0x42b8>)
 8005c08:	6013      	str	r3, [r2, #0]
	              integral     = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8005c0a:	4b7c      	ldr	r3, [pc, #496]	; (8005dfc <select_mode+0x42b4>)
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	69fb      	ldr	r3, [r7, #28]
 8005c10:	4413      	add	r3, r2
 8005c12:	4a7d      	ldr	r2, [pc, #500]	; (8005e08 <select_mode+0x42c0>)
 8005c14:	6812      	ldr	r2, [r2, #0]
 8005c16:	fb02 f303 	mul.w	r3, r2, r3
 8005c1a:	0fda      	lsrs	r2, r3, #31
 8005c1c:	4413      	add	r3, r2
 8005c1e:	105b      	asrs	r3, r3, #1
 8005c20:	ee07 3a90 	vmov	s15, r3
 8005c24:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005c28:	4b78      	ldr	r3, [pc, #480]	; (8005e0c <select_mode+0x42c4>)
 8005c2a:	edd3 7a00 	vldr	s15, [r3]
 8005c2e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005c32:	4b77      	ldr	r3, [pc, #476]	; (8005e10 <select_mode+0x42c8>)
 8005c34:	edd3 7a00 	vldr	s15, [r3]
 8005c38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c3c:	4b73      	ldr	r3, [pc, #460]	; (8005e0c <select_mode+0x42c4>)
 8005c3e:	edc3 7a00 	vstr	s15, [r3]
	              d = (sen_diff_r - pre_sen_diff_r)/ pre_id_cnt;
 8005c42:	4b6f      	ldr	r3, [pc, #444]	; (8005e00 <select_mode+0x42b8>)
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	69bb      	ldr	r3, [r7, #24]
 8005c48:	1ad2      	subs	r2, r2, r3
 8005c4a:	4b6f      	ldr	r3, [pc, #444]	; (8005e08 <select_mode+0x42c0>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	fb92 f3f3 	sdiv	r3, r2, r3
 8005c52:	ee07 3a90 	vmov	s15, r3
 8005c56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c5a:	4b6e      	ldr	r3, [pc, #440]	; (8005e14 <select_mode+0x42cc>)
 8005c5c:	edc3 7a00 	vstr	s15, [r3]
	              contorol_r   = (sen_diff_r*kp) + (d*kd) + (integral);
 8005c60:	4b67      	ldr	r3, [pc, #412]	; (8005e00 <select_mode+0x42b8>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	ee07 3a90 	vmov	s15, r3
 8005c68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005c6c:	4b6a      	ldr	r3, [pc, #424]	; (8005e18 <select_mode+0x42d0>)
 8005c6e:	edd3 7a00 	vldr	s15, [r3]
 8005c72:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005c76:	4b67      	ldr	r3, [pc, #412]	; (8005e14 <select_mode+0x42cc>)
 8005c78:	edd3 6a00 	vldr	s13, [r3]
 8005c7c:	4b67      	ldr	r3, [pc, #412]	; (8005e1c <select_mode+0x42d4>)
 8005c7e:	edd3 7a00 	vldr	s15, [r3]
 8005c82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c86:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005c8a:	4b60      	ldr	r3, [pc, #384]	; (8005e0c <select_mode+0x42c4>)
 8005c8c:	edd3 7a00 	vldr	s15, [r3]
 8005c90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005c98:	ee17 2a90 	vmov	r2, s15
 8005c9c:	4b60      	ldr	r3, [pc, #384]	; (8005e20 <select_mode+0x42d8>)
 8005c9e:	601a      	str	r2, [r3, #0]
	              target_spd_r = target_spd+contorol_r;
 8005ca0:	4b60      	ldr	r3, [pc, #384]	; (8005e24 <select_mode+0x42dc>)
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	4b5e      	ldr	r3, [pc, #376]	; (8005e20 <select_mode+0x42d8>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4413      	add	r3, r2
 8005caa:	4a5f      	ldr	r2, [pc, #380]	; (8005e28 <select_mode+0x42e0>)
 8005cac:	6013      	str	r3, [r2, #0]
	              target_spd_l = target_spd-contorol_r;
 8005cae:	4b5d      	ldr	r3, [pc, #372]	; (8005e24 <select_mode+0x42dc>)
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	4b5b      	ldr	r3, [pc, #364]	; (8005e20 <select_mode+0x42d8>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	1ad3      	subs	r3, r2, r3
 8005cb8:	4a5c      	ldr	r2, [pc, #368]	; (8005e2c <select_mode+0x42e4>)
 8005cba:	6013      	str	r3, [r2, #0]
	          if((cali_sen_val[3] < cali_sen_val[5]) && (cali_sen_val[3] < cali_sen_val[4])){
 8005cbc:	4b4b      	ldr	r3, [pc, #300]	; (8005dec <select_mode+0x42a4>)
 8005cbe:	68da      	ldr	r2, [r3, #12]
 8005cc0:	4b4a      	ldr	r3, [pc, #296]	; (8005dec <select_mode+0x42a4>)
 8005cc2:	695b      	ldr	r3, [r3, #20]
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	da67      	bge.n	8005d98 <select_mode+0x4250>
 8005cc8:	4b48      	ldr	r3, [pc, #288]	; (8005dec <select_mode+0x42a4>)
 8005cca:	68da      	ldr	r2, [r3, #12]
 8005ccc:	4b47      	ldr	r3, [pc, #284]	; (8005dec <select_mode+0x42a4>)
 8005cce:	691b      	ldr	r3, [r3, #16]
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	da61      	bge.n	8005d98 <select_mode+0x4250>
	              sen_diff_l=(cali_sen_val[5]-cali_sen_val[4])+900;
 8005cd4:	4b45      	ldr	r3, [pc, #276]	; (8005dec <select_mode+0x42a4>)
 8005cd6:	695a      	ldr	r2, [r3, #20]
 8005cd8:	4b44      	ldr	r3, [pc, #272]	; (8005dec <select_mode+0x42a4>)
 8005cda:	691b      	ldr	r3, [r3, #16]
 8005cdc:	1ad3      	subs	r3, r2, r3
 8005cde:	f503 7361 	add.w	r3, r3, #900	; 0x384
 8005ce2:	4a46      	ldr	r2, [pc, #280]	; (8005dfc <select_mode+0x42b4>)
 8005ce4:	6013      	str	r3, [r2, #0]
	              integral = (integral+(pre_sen_diff_l + sen_diff_l) * pre_id_cnt/2)*ki;
 8005ce6:	4b45      	ldr	r3, [pc, #276]	; (8005dfc <select_mode+0x42b4>)
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	69fb      	ldr	r3, [r7, #28]
 8005cec:	4413      	add	r3, r2
 8005cee:	4a46      	ldr	r2, [pc, #280]	; (8005e08 <select_mode+0x42c0>)
 8005cf0:	6812      	ldr	r2, [r2, #0]
 8005cf2:	fb02 f303 	mul.w	r3, r2, r3
 8005cf6:	0fda      	lsrs	r2, r3, #31
 8005cf8:	4413      	add	r3, r2
 8005cfa:	105b      	asrs	r3, r3, #1
 8005cfc:	ee07 3a90 	vmov	s15, r3
 8005d00:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005d04:	4b41      	ldr	r3, [pc, #260]	; (8005e0c <select_mode+0x42c4>)
 8005d06:	edd3 7a00 	vldr	s15, [r3]
 8005d0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d0e:	4b40      	ldr	r3, [pc, #256]	; (8005e10 <select_mode+0x42c8>)
 8005d10:	edd3 7a00 	vldr	s15, [r3]
 8005d14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d18:	4b3c      	ldr	r3, [pc, #240]	; (8005e0c <select_mode+0x42c4>)
 8005d1a:	edc3 7a00 	vstr	s15, [r3]
	              d = (sen_diff_l - pre_sen_diff_l)/ pre_id_cnt;
 8005d1e:	4b37      	ldr	r3, [pc, #220]	; (8005dfc <select_mode+0x42b4>)
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	69fb      	ldr	r3, [r7, #28]
 8005d24:	1ad2      	subs	r2, r2, r3
 8005d26:	4b38      	ldr	r3, [pc, #224]	; (8005e08 <select_mode+0x42c0>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	fb92 f3f3 	sdiv	r3, r2, r3
 8005d2e:	ee07 3a90 	vmov	s15, r3
 8005d32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005d36:	4b37      	ldr	r3, [pc, #220]	; (8005e14 <select_mode+0x42cc>)
 8005d38:	edc3 7a00 	vstr	s15, [r3]
	              contorol_l = (sen_diff_l*kp) + (d*kd) + (integral);
 8005d3c:	4b2f      	ldr	r3, [pc, #188]	; (8005dfc <select_mode+0x42b4>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	ee07 3a90 	vmov	s15, r3
 8005d44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005d48:	4b33      	ldr	r3, [pc, #204]	; (8005e18 <select_mode+0x42d0>)
 8005d4a:	edd3 7a00 	vldr	s15, [r3]
 8005d4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d52:	4b30      	ldr	r3, [pc, #192]	; (8005e14 <select_mode+0x42cc>)
 8005d54:	edd3 6a00 	vldr	s13, [r3]
 8005d58:	4b30      	ldr	r3, [pc, #192]	; (8005e1c <select_mode+0x42d4>)
 8005d5a:	edd3 7a00 	vldr	s15, [r3]
 8005d5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d62:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d66:	4b29      	ldr	r3, [pc, #164]	; (8005e0c <select_mode+0x42c4>)
 8005d68:	edd3 7a00 	vldr	s15, [r3]
 8005d6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005d74:	ee17 2a90 	vmov	r2, s15
 8005d78:	4b2d      	ldr	r3, [pc, #180]	; (8005e30 <select_mode+0x42e8>)
 8005d7a:	601a      	str	r2, [r3, #0]
	              target_spd_r = target_spd+contorol_l;
 8005d7c:	4b29      	ldr	r3, [pc, #164]	; (8005e24 <select_mode+0x42dc>)
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	4b2b      	ldr	r3, [pc, #172]	; (8005e30 <select_mode+0x42e8>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4413      	add	r3, r2
 8005d86:	4a28      	ldr	r2, [pc, #160]	; (8005e28 <select_mode+0x42e0>)
 8005d88:	6013      	str	r3, [r2, #0]
	              target_spd_l = target_spd-contorol_l;
 8005d8a:	4b26      	ldr	r3, [pc, #152]	; (8005e24 <select_mode+0x42dc>)
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	4b28      	ldr	r3, [pc, #160]	; (8005e30 <select_mode+0x42e8>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	1ad3      	subs	r3, r2, r3
 8005d94:	4a25      	ldr	r2, [pc, #148]	; (8005e2c <select_mode+0x42e4>)
 8005d96:	6013      	str	r3, [r2, #0]
	      while( x == true && target_spd_l <= 110 && target_spd_r <=110 )
 8005d98:	4b17      	ldr	r3, [pc, #92]	; (8005df8 <select_mode+0x42b0>)
 8005d9a:	781b      	ldrb	r3, [r3, #0]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d008      	beq.n	8005db2 <select_mode+0x426a>
 8005da0:	4b22      	ldr	r3, [pc, #136]	; (8005e2c <select_mode+0x42e4>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	2b6e      	cmp	r3, #110	; 0x6e
 8005da6:	dc04      	bgt.n	8005db2 <select_mode+0x426a>
 8005da8:	4b1f      	ldr	r3, [pc, #124]	; (8005e28 <select_mode+0x42e0>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	2b6e      	cmp	r3, #110	; 0x6e
 8005dae:	f77f af17 	ble.w	8005be0 <select_mode+0x4098>
	      target_spd_r = 0;
 8005db2:	4b1d      	ldr	r3, [pc, #116]	; (8005e28 <select_mode+0x42e0>)
 8005db4:	2200      	movs	r2, #0
 8005db6:	601a      	str	r2, [r3, #0]
	      target_spd_l = 0;
 8005db8:	4b1c      	ldr	r3, [pc, #112]	; (8005e2c <select_mode+0x42e4>)
 8005dba:	2200      	movs	r2, #0
 8005dbc:	601a      	str	r2, [r3, #0]
	      while( mot_spd_l != 0 || mot_spd_r != 0 );    // S~
 8005dbe:	bf00      	nop
 8005dc0:	4b1c      	ldr	r3, [pc, #112]	; (8005e34 <select_mode+0x42ec>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d1fb      	bne.n	8005dc0 <select_mode+0x4278>
 8005dc8:	4b1b      	ldr	r3, [pc, #108]	; (8005e38 <select_mode+0x42f0>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d1f7      	bne.n	8005dc0 <select_mode+0x4278>
	      HAL_GPIO_WritePin(MOT_EN_GPIO_Port, MOT_EN_Pin, MOT_OFF);	// [^Disable
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	2101      	movs	r1, #1
 8005dd4:	4819      	ldr	r0, [pc, #100]	; (8005e3c <select_mode+0x42f4>)
 8005dd6:	f002 fa2d 	bl	8008234 <HAL_GPIO_WritePin>
}
 8005dda:	bf00      	nop
 8005ddc:	3790      	adds	r7, #144	; 0x90
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}
 8005de2:	bf00      	nop
 8005de4:	200002dc 	.word	0x200002dc
 8005de8:	200002d0 	.word	0x200002d0
 8005dec:	20000260 	.word	0x20000260
 8005df0:	200002fe 	.word	0x200002fe
 8005df4:	200002fc 	.word	0x200002fc
 8005df8:	200002fd 	.word	0x200002fd
 8005dfc:	200002cc 	.word	0x200002cc
 8005e00:	200002c8 	.word	0x200002c8
 8005e04:	48000400 	.word	0x48000400
 8005e08:	200002d8 	.word	0x200002d8
 8005e0c:	200002e8 	.word	0x200002e8
 8005e10:	200002f8 	.word	0x200002f8
 8005e14:	200002ec 	.word	0x200002ec
 8005e18:	200002f0 	.word	0x200002f0
 8005e1c:	200002f4 	.word	0x200002f4
 8005e20:	200002e4 	.word	0x200002e4
 8005e24:	200002c4 	.word	0x200002c4
 8005e28:	200002bc 	.word	0x200002bc
 8005e2c:	200002c0 	.word	0x200002c0
 8005e30:	200002e0 	.word	0x200002e0
 8005e34:	200002b8 	.word	0x200002b8
 8005e38:	200002b4 	.word	0x200002b4
 8005e3c:	48001400 	.word	0x48001400

08005e40 <HAL_TIM_PeriodElapsedCallback>:

//==============================================================================
// TIM : Timer R[obN
//==============================================================================
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  // TIM6 : 1KHz = 1ms
  if(htim == &htim6){					// TIM6
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	4a58      	ldr	r2, [pc, #352]	; (8005fac <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	f040 80a8 	bne.w	8005fa2 <HAL_TIM_PeriodElapsedCallback+0x162>
		int dev_l = 0, dev_r = 0;
 8005e52:	2300      	movs	r3, #0
 8005e54:	60fb      	str	r3, [r7, #12]
 8005e56:	2300      	movs	r3, #0
 8005e58:	60bb      	str	r3, [r7, #8]
		// JE^[XV
		tick_count++;
 8005e5a:	4b55      	ldr	r3, [pc, #340]	; (8005fb0 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	3301      	adds	r3, #1
 8005e60:	4a53      	ldr	r2, [pc, #332]	; (8005fb0 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8005e62:	6013      	str	r3, [r2, #0]
		if(tick_count == 1000){							// tick_count1000NA
 8005e64:	4b52      	ldr	r3, [pc, #328]	; (8005fb0 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005e6c:	d107      	bne.n	8005e7e <HAL_TIM_PeriodElapsedCallback+0x3e>
			tick_count = 0;
 8005e6e:	4b50      	ldr	r3, [pc, #320]	; (8005fb0 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8005e70:	2200      	movs	r2, #0
 8005e72:	601a      	str	r2, [r3, #0]
			time_count++;
 8005e74:	4b4f      	ldr	r3, [pc, #316]	; (8005fb4 <HAL_TIM_PeriodElapsedCallback+0x174>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	3301      	adds	r3, #1
 8005e7a:	4a4e      	ldr	r2, [pc, #312]	; (8005fb4 <HAL_TIM_PeriodElapsedCallback+0x174>)
 8005e7c:	6013      	str	r3, [r2, #0]
		}
		if( sen_val[1] > 400 )
 8005e7e:	4b4e      	ldr	r3, [pc, #312]	; (8005fb8 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8005e86:	dd04      	ble.n	8005e92 <HAL_TIM_PeriodElapsedCallback+0x52>
		    MARKER_R_cnt++;
 8005e88:	4b4c      	ldr	r3, [pc, #304]	; (8005fbc <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	3301      	adds	r3, #1
 8005e8e:	4a4b      	ldr	r2, [pc, #300]	; (8005fbc <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8005e90:	6013      	str	r3, [r2, #0]
		if( cross_flg == true )
 8005e92:	4b4b      	ldr	r3, [pc, #300]	; (8005fc0 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8005e94:	781b      	ldrb	r3, [r3, #0]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d004      	beq.n	8005ea4 <HAL_TIM_PeriodElapsedCallback+0x64>
		    cross_cnt++;
 8005e9a:	4b4a      	ldr	r3, [pc, #296]	; (8005fc4 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	3301      	adds	r3, #1
 8005ea0:	4a48      	ldr	r2, [pc, #288]	; (8005fc4 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8005ea2:	6013      	str	r3, [r2, #0]
		if( id_flag == true )
 8005ea4:	4b48      	ldr	r3, [pc, #288]	; (8005fc8 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8005ea6:	781b      	ldrb	r3, [r3, #0]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d004      	beq.n	8005eb6 <HAL_TIM_PeriodElapsedCallback+0x76>
		    id_cnt++;
 8005eac:	4b47      	ldr	r3, [pc, #284]	; (8005fcc <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	4a46      	ldr	r2, [pc, #280]	; (8005fcc <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8005eb4:	6013      	str	r3, [r2, #0]
		if( id_flag == false ){
 8005eb6:	4b44      	ldr	r3, [pc, #272]	; (8005fc8 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8005eb8:	781b      	ldrb	r3, [r3, #0]
 8005eba:	f083 0301 	eor.w	r3, r3, #1
 8005ebe:	b2db      	uxtb	r3, r3
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d006      	beq.n	8005ed2 <HAL_TIM_PeriodElapsedCallback+0x92>
		    pre_id_cnt=id_cnt;
 8005ec4:	4b41      	ldr	r3, [pc, #260]	; (8005fcc <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a41      	ldr	r2, [pc, #260]	; (8005fd0 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8005eca:	6013      	str	r3, [r2, #0]
		    id_cnt=0;
 8005ecc:	4b3f      	ldr	r3, [pc, #252]	; (8005fcc <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8005ece:	2200      	movs	r2, #0
 8005ed0:	601a      	str	r2, [r3, #0]
		}


		switch( tick_count % 2 ){						// ^XN
 8005ed2:	4b37      	ldr	r3, [pc, #220]	; (8005fb0 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	f003 0301 	and.w	r3, r3, #1
 8005edc:	bfb8      	it	lt
 8005ede:	425b      	neglt	r3, r3
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d002      	beq.n	8005eea <HAL_TIM_PeriodElapsedCallback+0xaa>
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	d003      	beq.n	8005ef0 <HAL_TIM_PeriodElapsedCallback+0xb0>
	                // E[^w
	                mot_r_drive();						// xmot_spd_rE[^
	                mot_l_drive();						// xmot_spd_l[^
	                break;

	        default:break;
 8005ee8:	e05c      	b.n	8005fa4 <HAL_TIM_PeriodElapsedCallback+0x164>
			case 0:	LCD_disp();							// LCD1XV
 8005eea:	f7fb f9ef 	bl	80012cc <LCD_disp>
					break;
 8005eee:	e059      	b.n	8005fa4 <HAL_TIM_PeriodElapsedCallback+0x164>
					dev_r = target_spd_r - mot_spd_r;	// Wx
 8005ef0:	4b38      	ldr	r3, [pc, #224]	; (8005fd4 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	4b38      	ldr	r3, [pc, #224]	; (8005fd8 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	1ad3      	subs	r3, r2, r3
 8005efa:	60bb      	str	r3, [r7, #8]
					if( dev_r > 0 )						// xs
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	dd07      	ble.n	8005f12 <HAL_TIM_PeriodElapsedCallback+0xd2>
						mot_spd_r += MOT_ACC;
 8005f02:	4b35      	ldr	r3, [pc, #212]	; (8005fd8 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	4b35      	ldr	r3, [pc, #212]	; (8005fdc <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4413      	add	r3, r2
 8005f0c:	4a32      	ldr	r2, [pc, #200]	; (8005fd8 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8005f0e:	6013      	str	r3, [r2, #0]
 8005f10:	e009      	b.n	8005f26 <HAL_TIM_PeriodElapsedCallback+0xe6>
					else if( dev_r < 0 )				// x
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	da06      	bge.n	8005f26 <HAL_TIM_PeriodElapsedCallback+0xe6>
						mot_spd_r -= MOT_ACC;
 8005f18:	4b2f      	ldr	r3, [pc, #188]	; (8005fd8 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	4b2f      	ldr	r3, [pc, #188]	; (8005fdc <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	1ad3      	subs	r3, r2, r3
 8005f22:	4a2d      	ldr	r2, [pc, #180]	; (8005fd8 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8005f24:	6013      	str	r3, [r2, #0]
					dev_l = target_spd_l - mot_spd_l;	// Wx
 8005f26:	4b2e      	ldr	r3, [pc, #184]	; (8005fe0 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	4b2e      	ldr	r3, [pc, #184]	; (8005fe4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	1ad3      	subs	r3, r2, r3
 8005f30:	60fb      	str	r3, [r7, #12]
					if( dev_l > 0 )						// xs
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	dd07      	ble.n	8005f48 <HAL_TIM_PeriodElapsedCallback+0x108>
						mot_spd_l += MOT_ACC;
 8005f38:	4b2a      	ldr	r3, [pc, #168]	; (8005fe4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	4b27      	ldr	r3, [pc, #156]	; (8005fdc <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4413      	add	r3, r2
 8005f42:	4a28      	ldr	r2, [pc, #160]	; (8005fe4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8005f44:	6013      	str	r3, [r2, #0]
 8005f46:	e009      	b.n	8005f5c <HAL_TIM_PeriodElapsedCallback+0x11c>
					else if( dev_l < 0 )				// x
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	da06      	bge.n	8005f5c <HAL_TIM_PeriodElapsedCallback+0x11c>
						mot_spd_l -= MOT_ACC;
 8005f4e:	4b25      	ldr	r3, [pc, #148]	; (8005fe4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	4b22      	ldr	r3, [pc, #136]	; (8005fdc <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	1ad3      	subs	r3, r2, r3
 8005f58:	4a22      	ldr	r2, [pc, #136]	; (8005fe4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8005f5a:	6013      	str	r3, [r2, #0]
	                if( mot_spd_r < MOT_SPD_INIT ){		// E[^xNx
 8005f5c:	4b1e      	ldr	r3, [pc, #120]	; (8005fd8 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	2b63      	cmp	r3, #99	; 0x63
 8005f62:	dc0a      	bgt.n	8005f7a <HAL_TIM_PeriodElapsedCallback+0x13a>
	                    if( target_spd_r == 0 )			// Wx0x0
 8005f64:	4b1b      	ldr	r3, [pc, #108]	; (8005fd4 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d103      	bne.n	8005f74 <HAL_TIM_PeriodElapsedCallback+0x134>
	                        mot_spd_r = 0;
 8005f6c:	4b1a      	ldr	r3, [pc, #104]	; (8005fd8 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8005f6e:	2200      	movs	r2, #0
 8005f70:	601a      	str	r2, [r3, #0]
 8005f72:	e002      	b.n	8005f7a <HAL_TIM_PeriodElapsedCallback+0x13a>
	                        mot_spd_r = MOT_SPD_INIT;
 8005f74:	4b18      	ldr	r3, [pc, #96]	; (8005fd8 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8005f76:	2264      	movs	r2, #100	; 0x64
 8005f78:	601a      	str	r2, [r3, #0]
	                if( mot_spd_l < MOT_SPD_INIT ){		// [^xNx
 8005f7a:	4b1a      	ldr	r3, [pc, #104]	; (8005fe4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2b63      	cmp	r3, #99	; 0x63
 8005f80:	dc0a      	bgt.n	8005f98 <HAL_TIM_PeriodElapsedCallback+0x158>
	                    if( target_spd_l == 0 )			// Wx0x0
 8005f82:	4b17      	ldr	r3, [pc, #92]	; (8005fe0 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d103      	bne.n	8005f92 <HAL_TIM_PeriodElapsedCallback+0x152>
	                        mot_spd_l = 0;
 8005f8a:	4b16      	ldr	r3, [pc, #88]	; (8005fe4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	601a      	str	r2, [r3, #0]
 8005f90:	e002      	b.n	8005f98 <HAL_TIM_PeriodElapsedCallback+0x158>
	                        mot_spd_l = MOT_SPD_INIT;
 8005f92:	4b14      	ldr	r3, [pc, #80]	; (8005fe4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8005f94:	2264      	movs	r2, #100	; 0x64
 8005f96:	601a      	str	r2, [r3, #0]
	                mot_r_drive();						// xmot_spd_rE[^
 8005f98:	f000 f866 	bl	8006068 <mot_r_drive>
	                mot_l_drive();						// xmot_spd_l[^
 8005f9c:	f000 f88e 	bl	80060bc <mot_l_drive>
	                break;
 8005fa0:	e000      	b.n	8005fa4 <HAL_TIM_PeriodElapsedCallback+0x164>
		}
	}
 8005fa2:	bf00      	nop
}
 8005fa4:	bf00      	nop
 8005fa6:	3710      	adds	r7, #16
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	200003c4 	.word	0x200003c4
 8005fb0:	20000234 	.word	0x20000234
 8005fb4:	20000238 	.word	0x20000238
 8005fb8:	20000244 	.word	0x20000244
 8005fbc:	200002dc 	.word	0x200002dc
 8005fc0:	200002fe 	.word	0x200002fe
 8005fc4:	200002d0 	.word	0x200002d0
 8005fc8:	200002ff 	.word	0x200002ff
 8005fcc:	200002d4 	.word	0x200002d4
 8005fd0:	200002d8 	.word	0x200002d8
 8005fd4:	200002bc 	.word	0x200002bc
 8005fd8:	200002b4 	.word	0x200002b4
 8005fdc:	20000230 	.word	0x20000230
 8005fe0:	200002c0 	.word	0x200002c0
 8005fe4:	200002b8 	.word	0x200002b8

08005fe8 <HAL_ADC_ConvCpltCallback>:
//==============================================================================
// ADC1&2 : DMA-ADCR[obN
//==============================================================================
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)		// DMAIo
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b083      	sub	sp, #12
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
	if( hadc == &hadc1 ){
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	4a18      	ldr	r2, [pc, #96]	; (8006054 <HAL_ADC_ConvCpltCallback+0x6c>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d10e      	bne.n	8006016 <HAL_ADC_ConvCpltCallback+0x2e>
		sen_val[1] = adc1_val[0];    	// E[ZTl	    ~@~@~@~@~@~@Z
 8005ff8:	4b17      	ldr	r3, [pc, #92]	; (8006058 <HAL_ADC_ConvCpltCallback+0x70>)
 8005ffa:	881b      	ldrh	r3, [r3, #0]
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	4b17      	ldr	r3, [pc, #92]	; (800605c <HAL_ADC_ConvCpltCallback+0x74>)
 8006000:	605a      	str	r2, [r3, #4]
		sen_val[2] = adc1_val[1];   	// E2ZTl	~@~@~@~@~@Z@~
 8006002:	4b15      	ldr	r3, [pc, #84]	; (8006058 <HAL_ADC_ConvCpltCallback+0x70>)
 8006004:	885b      	ldrh	r3, [r3, #2]
 8006006:	461a      	mov	r2, r3
 8006008:	4b14      	ldr	r3, [pc, #80]	; (800605c <HAL_ADC_ConvCpltCallback+0x74>)
 800600a:	609a      	str	r2, [r3, #8]
		sen_val[3] = adc1_val[2];   	// EZTl	~@~@~@~@Z@~@~
 800600c:	4b12      	ldr	r3, [pc, #72]	; (8006058 <HAL_ADC_ConvCpltCallback+0x70>)
 800600e:	889b      	ldrh	r3, [r3, #4]
 8006010:	461a      	mov	r2, r3
 8006012:	4b12      	ldr	r3, [pc, #72]	; (800605c <HAL_ADC_ConvCpltCallback+0x74>)
 8006014:	60da      	str	r2, [r3, #12]
	}
	if( hadc == &hadc2 ){
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	4a11      	ldr	r2, [pc, #68]	; (8006060 <HAL_ADC_ConvCpltCallback+0x78>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d113      	bne.n	8006046 <HAL_ADC_ConvCpltCallback+0x5e>
		sen_val[4] = adc2_val[0];    	// ZTl	    ~@~@~@Z@~@~@~
 800601e:	4b11      	ldr	r3, [pc, #68]	; (8006064 <HAL_ADC_ConvCpltCallback+0x7c>)
 8006020:	881b      	ldrh	r3, [r3, #0]
 8006022:	461a      	mov	r2, r3
 8006024:	4b0d      	ldr	r3, [pc, #52]	; (800605c <HAL_ADC_ConvCpltCallback+0x74>)
 8006026:	611a      	str	r2, [r3, #16]
		sen_val[5] = adc2_val[1];   	// ZTl	~@~@Z@~@~@~@~
 8006028:	4b0e      	ldr	r3, [pc, #56]	; (8006064 <HAL_ADC_ConvCpltCallback+0x7c>)
 800602a:	885b      	ldrh	r3, [r3, #2]
 800602c:	461a      	mov	r2, r3
 800602e:	4b0b      	ldr	r3, [pc, #44]	; (800605c <HAL_ADC_ConvCpltCallback+0x74>)
 8006030:	615a      	str	r2, [r3, #20]
		sen_val[6] = adc2_val[2];   	// 2ZTl	~@Z@~@~@~@~@~
 8006032:	4b0c      	ldr	r3, [pc, #48]	; (8006064 <HAL_ADC_ConvCpltCallback+0x7c>)
 8006034:	889b      	ldrh	r3, [r3, #4]
 8006036:	461a      	mov	r2, r3
 8006038:	4b08      	ldr	r3, [pc, #32]	; (800605c <HAL_ADC_ConvCpltCallback+0x74>)
 800603a:	619a      	str	r2, [r3, #24]
		sen_val[7] = adc2_val[3];   	// [ZTl   	Z@~@~@~@~@~@~
 800603c:	4b09      	ldr	r3, [pc, #36]	; (8006064 <HAL_ADC_ConvCpltCallback+0x7c>)
 800603e:	88db      	ldrh	r3, [r3, #6]
 8006040:	461a      	mov	r2, r3
 8006042:	4b06      	ldr	r3, [pc, #24]	; (800605c <HAL_ADC_ConvCpltCallback+0x74>)
 8006044:	61da      	str	r2, [r3, #28]
	}
}
 8006046:	bf00      	nop
 8006048:	370c      	adds	r7, #12
 800604a:	46bd      	mov	sp, r7
 800604c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006050:	4770      	bx	lr
 8006052:	bf00      	nop
 8006054:	2000008c 	.word	0x2000008c
 8006058:	20000318 	.word	0x20000318
 800605c:	20000244 	.word	0x20000244
 8006060:	200000dc 	.word	0x200000dc
 8006064:	20000320 	.word	0x20000320

08006068 <mot_r_drive>:

//==============================================================================
// [^ : E[^ : xmot_spd_r
//==============================================================================
void mot_r_drive( void )
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b082      	sub	sp, #8
 800606c:	af00      	add	r7, sp, #0
    if( mot_spd_r <= 0 ){
 800606e:	4b11      	ldr	r3, [pc, #68]	; (80060b4 <mot_r_drive+0x4c>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	2b00      	cmp	r3, #0
 8006074:	dc04      	bgt.n	8006080 <mot_r_drive+0x18>
        // [^~w
    	HAL_TIM_PWM_Stop_IT( &htim3, TIM_CHANNEL_4 );			// E[^OFF
 8006076:	210c      	movs	r1, #12
 8006078:	480f      	ldr	r0, [pc, #60]	; (80060b8 <mot_r_drive+0x50>)
 800607a:	f004 fb3f 	bl	800a6fc <HAL_TIM_PWM_Stop_IT>
        //  = APB1(64MHz) / CounterPeriod(1000) / prescaler(mot_spd) - 1
        __HAL_TIM_SET_PRESCALER(&htim3, pwm_period);			// prescaler
        __HAL_TIM_SET_COMPARE( &htim3, TIM_CHANNEL_4, 500-1);	// duty
        HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);				// TIM3 ^C}X^[g
    }
}
 800607e:	e014      	b.n	80060aa <mot_r_drive+0x42>
    	int pwm_period = 64000 / mot_spd_r - 1;					// prescalervZ
 8006080:	4b0c      	ldr	r3, [pc, #48]	; (80060b4 <mot_r_drive+0x4c>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8006088:	fb92 f3f3 	sdiv	r3, r2, r3
 800608c:	3b01      	subs	r3, #1
 800608e:	607b      	str	r3, [r7, #4]
        __HAL_TIM_SET_PRESCALER(&htim3, pwm_period);			// prescaler
 8006090:	4b09      	ldr	r3, [pc, #36]	; (80060b8 <mot_r_drive+0x50>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	687a      	ldr	r2, [r7, #4]
 8006096:	629a      	str	r2, [r3, #40]	; 0x28
        __HAL_TIM_SET_COMPARE( &htim3, TIM_CHANNEL_4, 500-1);	// duty
 8006098:	4b07      	ldr	r3, [pc, #28]	; (80060b8 <mot_r_drive+0x50>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f240 12f3 	movw	r2, #499	; 0x1f3
 80060a0:	641a      	str	r2, [r3, #64]	; 0x40
        HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);				// TIM3 ^C}X^[g
 80060a2:	210c      	movs	r1, #12
 80060a4:	4804      	ldr	r0, [pc, #16]	; (80060b8 <mot_r_drive+0x50>)
 80060a6:	f004 f9af 	bl	800a408 <HAL_TIM_PWM_Start>
}
 80060aa:	bf00      	nop
 80060ac:	3708      	adds	r7, #8
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}
 80060b2:	bf00      	nop
 80060b4:	200002b4 	.word	0x200002b4
 80060b8:	20000378 	.word	0x20000378

080060bc <mot_l_drive>:

//==============================================================================
// [^ : [^ : xmot_spd_l
//==============================================================================
void mot_l_drive( void )
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b082      	sub	sp, #8
 80060c0:	af00      	add	r7, sp, #0
    if( mot_spd_l <= 0 ){
 80060c2:	4b11      	ldr	r3, [pc, #68]	; (8006108 <mot_l_drive+0x4c>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	dc04      	bgt.n	80060d4 <mot_l_drive+0x18>
        // [^~w
    	HAL_TIM_PWM_Stop_IT( &htim2, TIM_CHANNEL_3 );			// [^OFF
 80060ca:	2108      	movs	r1, #8
 80060cc:	480f      	ldr	r0, [pc, #60]	; (800610c <mot_l_drive+0x50>)
 80060ce:	f004 fb15 	bl	800a6fc <HAL_TIM_PWM_Stop_IT>
        //  = APB1(64MHz) / CounterPeriod(1000) / prescaler(mot_spd) - 1
        __HAL_TIM_SET_PRESCALER(&htim2, pwm_period);			// prescaler
        __HAL_TIM_SET_COMPARE( &htim2, TIM_CHANNEL_3, 500-1);	// duty
        HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);				// TIM2 ^C}X^[g
    }
}
 80060d2:	e014      	b.n	80060fe <mot_l_drive+0x42>
    	int pwm_period = 64000 / mot_spd_l - 1;					// prescalervZ
 80060d4:	4b0c      	ldr	r3, [pc, #48]	; (8006108 <mot_l_drive+0x4c>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 80060dc:	fb92 f3f3 	sdiv	r3, r2, r3
 80060e0:	3b01      	subs	r3, #1
 80060e2:	607b      	str	r3, [r7, #4]
        __HAL_TIM_SET_PRESCALER(&htim2, pwm_period);			// prescaler
 80060e4:	4b09      	ldr	r3, [pc, #36]	; (800610c <mot_l_drive+0x50>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	687a      	ldr	r2, [r7, #4]
 80060ea:	629a      	str	r2, [r3, #40]	; 0x28
        __HAL_TIM_SET_COMPARE( &htim2, TIM_CHANNEL_3, 500-1);	// duty
 80060ec:	4b07      	ldr	r3, [pc, #28]	; (800610c <mot_l_drive+0x50>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f240 12f3 	movw	r2, #499	; 0x1f3
 80060f4:	63da      	str	r2, [r3, #60]	; 0x3c
        HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);				// TIM2 ^C}X^[g
 80060f6:	2108      	movs	r1, #8
 80060f8:	4804      	ldr	r0, [pc, #16]	; (800610c <mot_l_drive+0x50>)
 80060fa:	f004 f985 	bl	800a408 <HAL_TIM_PWM_Start>
}
 80060fe:	bf00      	nop
 8006100:	3708      	adds	r7, #8
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
 8006106:	bf00      	nop
 8006108:	200002b8 	.word	0x200002b8
 800610c:	2000032c 	.word	0x2000032c

08006110 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006110:	b480      	push	{r7}
 8006112:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006114:	b672      	cpsid	i
}
 8006116:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006118:	e7fe      	b.n	8006118 <Error_Handler+0x8>
	...

0800611c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800611c:	b480      	push	{r7}
 800611e:	b083      	sub	sp, #12
 8006120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006122:	4b0f      	ldr	r3, [pc, #60]	; (8006160 <HAL_MspInit+0x44>)
 8006124:	699b      	ldr	r3, [r3, #24]
 8006126:	4a0e      	ldr	r2, [pc, #56]	; (8006160 <HAL_MspInit+0x44>)
 8006128:	f043 0301 	orr.w	r3, r3, #1
 800612c:	6193      	str	r3, [r2, #24]
 800612e:	4b0c      	ldr	r3, [pc, #48]	; (8006160 <HAL_MspInit+0x44>)
 8006130:	699b      	ldr	r3, [r3, #24]
 8006132:	f003 0301 	and.w	r3, r3, #1
 8006136:	607b      	str	r3, [r7, #4]
 8006138:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800613a:	4b09      	ldr	r3, [pc, #36]	; (8006160 <HAL_MspInit+0x44>)
 800613c:	69db      	ldr	r3, [r3, #28]
 800613e:	4a08      	ldr	r2, [pc, #32]	; (8006160 <HAL_MspInit+0x44>)
 8006140:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006144:	61d3      	str	r3, [r2, #28]
 8006146:	4b06      	ldr	r3, [pc, #24]	; (8006160 <HAL_MspInit+0x44>)
 8006148:	69db      	ldr	r3, [r3, #28]
 800614a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800614e:	603b      	str	r3, [r7, #0]
 8006150:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006152:	bf00      	nop
 8006154:	370c      	adds	r7, #12
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr
 800615e:	bf00      	nop
 8006160:	40021000 	.word	0x40021000

08006164 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006164:	b480      	push	{r7}
 8006166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006168:	e7fe      	b.n	8006168 <NMI_Handler+0x4>

0800616a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800616a:	b480      	push	{r7}
 800616c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800616e:	e7fe      	b.n	800616e <HardFault_Handler+0x4>

08006170 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006170:	b480      	push	{r7}
 8006172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006174:	e7fe      	b.n	8006174 <MemManage_Handler+0x4>

08006176 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006176:	b480      	push	{r7}
 8006178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800617a:	e7fe      	b.n	800617a <BusFault_Handler+0x4>

0800617c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800617c:	b480      	push	{r7}
 800617e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006180:	e7fe      	b.n	8006180 <UsageFault_Handler+0x4>

08006182 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006182:	b480      	push	{r7}
 8006184:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006186:	bf00      	nop
 8006188:	46bd      	mov	sp, r7
 800618a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618e:	4770      	bx	lr

08006190 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006190:	b480      	push	{r7}
 8006192:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006194:	bf00      	nop
 8006196:	46bd      	mov	sp, r7
 8006198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619c:	4770      	bx	lr

0800619e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800619e:	b480      	push	{r7}
 80061a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80061a2:	bf00      	nop
 80061a4:	46bd      	mov	sp, r7
 80061a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061aa:	4770      	bx	lr

080061ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80061b0:	f000 fc22 	bl	80069f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80061b4:	bf00      	nop
 80061b6:	bd80      	pop	{r7, pc}

080061b8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80061bc:	4802      	ldr	r0, [pc, #8]	; (80061c8 <DMA1_Channel1_IRQHandler+0x10>)
 80061be:	f001 fdbe 	bl	8007d3e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80061c2:	bf00      	nop
 80061c4:	bd80      	pop	{r7, pc}
 80061c6:	bf00      	nop
 80061c8:	2000012c 	.word	0x2000012c

080061cc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80061d0:	4802      	ldr	r0, [pc, #8]	; (80061dc <DMA1_Channel2_IRQHandler+0x10>)
 80061d2:	f001 fdb4 	bl	8007d3e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80061d6:	bf00      	nop
 80061d8:	bd80      	pop	{r7, pc}
 80061da:	bf00      	nop
 80061dc:	20000170 	.word	0x20000170

080061e0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80061e4:	4802      	ldr	r0, [pc, #8]	; (80061f0 <TIM2_IRQHandler+0x10>)
 80061e6:	f004 fb65 	bl	800a8b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80061ea:	bf00      	nop
 80061ec:	bd80      	pop	{r7, pc}
 80061ee:	bf00      	nop
 80061f0:	2000032c 	.word	0x2000032c

080061f4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80061f8:	4802      	ldr	r0, [pc, #8]	; (8006204 <TIM3_IRQHandler+0x10>)
 80061fa:	f004 fb5b 	bl	800a8b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80061fe:	bf00      	nop
 8006200:	bd80      	pop	{r7, pc}
 8006202:	bf00      	nop
 8006204:	20000378 	.word	0x20000378

08006208 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800620c:	4802      	ldr	r0, [pc, #8]	; (8006218 <TIM6_DAC1_IRQHandler+0x10>)
 800620e:	f004 fb51 	bl	800a8b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 8006212:	bf00      	nop
 8006214:	bd80      	pop	{r7, pc}
 8006216:	bf00      	nop
 8006218:	200003c4 	.word	0x200003c4

0800621c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b086      	sub	sp, #24
 8006220:	af00      	add	r7, sp, #0
 8006222:	60f8      	str	r0, [r7, #12]
 8006224:	60b9      	str	r1, [r7, #8]
 8006226:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006228:	2300      	movs	r3, #0
 800622a:	617b      	str	r3, [r7, #20]
 800622c:	e00a      	b.n	8006244 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800622e:	f3af 8000 	nop.w
 8006232:	4601      	mov	r1, r0
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	1c5a      	adds	r2, r3, #1
 8006238:	60ba      	str	r2, [r7, #8]
 800623a:	b2ca      	uxtb	r2, r1
 800623c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	3301      	adds	r3, #1
 8006242:	617b      	str	r3, [r7, #20]
 8006244:	697a      	ldr	r2, [r7, #20]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	429a      	cmp	r2, r3
 800624a:	dbf0      	blt.n	800622e <_read+0x12>
  }

  return len;
 800624c:	687b      	ldr	r3, [r7, #4]
}
 800624e:	4618      	mov	r0, r3
 8006250:	3718      	adds	r7, #24
 8006252:	46bd      	mov	sp, r7
 8006254:	bd80      	pop	{r7, pc}

08006256 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006256:	b580      	push	{r7, lr}
 8006258:	b086      	sub	sp, #24
 800625a:	af00      	add	r7, sp, #0
 800625c:	60f8      	str	r0, [r7, #12]
 800625e:	60b9      	str	r1, [r7, #8]
 8006260:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006262:	2300      	movs	r3, #0
 8006264:	617b      	str	r3, [r7, #20]
 8006266:	e009      	b.n	800627c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	1c5a      	adds	r2, r3, #1
 800626c:	60ba      	str	r2, [r7, #8]
 800626e:	781b      	ldrb	r3, [r3, #0]
 8006270:	4618      	mov	r0, r3
 8006272:	f7fb f9fb 	bl	800166c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	3301      	adds	r3, #1
 800627a:	617b      	str	r3, [r7, #20]
 800627c:	697a      	ldr	r2, [r7, #20]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	429a      	cmp	r2, r3
 8006282:	dbf1      	blt.n	8006268 <_write+0x12>
  }
  return len;
 8006284:	687b      	ldr	r3, [r7, #4]
}
 8006286:	4618      	mov	r0, r3
 8006288:	3718      	adds	r7, #24
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}

0800628e <_close>:

int _close(int file)
{
 800628e:	b480      	push	{r7}
 8006290:	b083      	sub	sp, #12
 8006292:	af00      	add	r7, sp, #0
 8006294:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8006296:	f04f 33ff 	mov.w	r3, #4294967295
}
 800629a:	4618      	mov	r0, r3
 800629c:	370c      	adds	r7, #12
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr

080062a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80062a6:	b480      	push	{r7}
 80062a8:	b083      	sub	sp, #12
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	6078      	str	r0, [r7, #4]
 80062ae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80062b6:	605a      	str	r2, [r3, #4]
  return 0;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	370c      	adds	r7, #12
 80062be:	46bd      	mov	sp, r7
 80062c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c4:	4770      	bx	lr

080062c6 <_lseek>:
  (void)file;
  return 1;
}

int _lseek(int file, int ptr, int dir)
{
 80062c6:	b480      	push	{r7}
 80062c8:	b085      	sub	sp, #20
 80062ca:	af00      	add	r7, sp, #0
 80062cc:	60f8      	str	r0, [r7, #12]
 80062ce:	60b9      	str	r1, [r7, #8]
 80062d0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80062d2:	2300      	movs	r3, #0
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3714      	adds	r7, #20
 80062d8:	46bd      	mov	sp, r7
 80062da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062de:	4770      	bx	lr

080062e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b086      	sub	sp, #24
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80062e8:	4a14      	ldr	r2, [pc, #80]	; (800633c <_sbrk+0x5c>)
 80062ea:	4b15      	ldr	r3, [pc, #84]	; (8006340 <_sbrk+0x60>)
 80062ec:	1ad3      	subs	r3, r2, r3
 80062ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80062f4:	4b13      	ldr	r3, [pc, #76]	; (8006344 <_sbrk+0x64>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d102      	bne.n	8006302 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80062fc:	4b11      	ldr	r3, [pc, #68]	; (8006344 <_sbrk+0x64>)
 80062fe:	4a12      	ldr	r2, [pc, #72]	; (8006348 <_sbrk+0x68>)
 8006300:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006302:	4b10      	ldr	r3, [pc, #64]	; (8006344 <_sbrk+0x64>)
 8006304:	681a      	ldr	r2, [r3, #0]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	4413      	add	r3, r2
 800630a:	693a      	ldr	r2, [r7, #16]
 800630c:	429a      	cmp	r2, r3
 800630e:	d207      	bcs.n	8006320 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006310:	f005 fd98 	bl	800be44 <__errno>
 8006314:	4603      	mov	r3, r0
 8006316:	220c      	movs	r2, #12
 8006318:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800631a:	f04f 33ff 	mov.w	r3, #4294967295
 800631e:	e009      	b.n	8006334 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006320:	4b08      	ldr	r3, [pc, #32]	; (8006344 <_sbrk+0x64>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006326:	4b07      	ldr	r3, [pc, #28]	; (8006344 <_sbrk+0x64>)
 8006328:	681a      	ldr	r2, [r3, #0]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	4413      	add	r3, r2
 800632e:	4a05      	ldr	r2, [pc, #20]	; (8006344 <_sbrk+0x64>)
 8006330:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006332:	68fb      	ldr	r3, [r7, #12]
}
 8006334:	4618      	mov	r0, r3
 8006336:	3718      	adds	r7, #24
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}
 800633c:	20003000 	.word	0x20003000
 8006340:	00000400 	.word	0x00000400
 8006344:	20000328 	.word	0x20000328
 8006348:	200004f8 	.word	0x200004f8

0800634c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800634c:	b480      	push	{r7}
 800634e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006350:	4b06      	ldr	r3, [pc, #24]	; (800636c <SystemInit+0x20>)
 8006352:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006356:	4a05      	ldr	r2, [pc, #20]	; (800636c <SystemInit+0x20>)
 8006358:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800635c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006360:	bf00      	nop
 8006362:	46bd      	mov	sp, r7
 8006364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006368:	4770      	bx	lr
 800636a:	bf00      	nop
 800636c:	e000ed00 	.word	0xe000ed00

08006370 <MX_TIM2_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim16;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b08a      	sub	sp, #40	; 0x28
 8006374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006376:	f107 031c 	add.w	r3, r7, #28
 800637a:	2200      	movs	r2, #0
 800637c:	601a      	str	r2, [r3, #0]
 800637e:	605a      	str	r2, [r3, #4]
 8006380:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006382:	463b      	mov	r3, r7
 8006384:	2200      	movs	r2, #0
 8006386:	601a      	str	r2, [r3, #0]
 8006388:	605a      	str	r2, [r3, #4]
 800638a:	609a      	str	r2, [r3, #8]
 800638c:	60da      	str	r2, [r3, #12]
 800638e:	611a      	str	r2, [r3, #16]
 8006390:	615a      	str	r2, [r3, #20]
 8006392:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8006394:	4b22      	ldr	r3, [pc, #136]	; (8006420 <MX_TIM2_Init+0xb0>)
 8006396:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800639a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64-1;
 800639c:	4b20      	ldr	r3, [pc, #128]	; (8006420 <MX_TIM2_Init+0xb0>)
 800639e:	223f      	movs	r2, #63	; 0x3f
 80063a0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80063a2:	4b1f      	ldr	r3, [pc, #124]	; (8006420 <MX_TIM2_Init+0xb0>)
 80063a4:	2200      	movs	r2, #0
 80063a6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80063a8:	4b1d      	ldr	r3, [pc, #116]	; (8006420 <MX_TIM2_Init+0xb0>)
 80063aa:	f240 32e7 	movw	r2, #999	; 0x3e7
 80063ae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80063b0:	4b1b      	ldr	r3, [pc, #108]	; (8006420 <MX_TIM2_Init+0xb0>)
 80063b2:	2200      	movs	r2, #0
 80063b4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80063b6:	4b1a      	ldr	r3, [pc, #104]	; (8006420 <MX_TIM2_Init+0xb0>)
 80063b8:	2200      	movs	r2, #0
 80063ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80063bc:	4818      	ldr	r0, [pc, #96]	; (8006420 <MX_TIM2_Init+0xb0>)
 80063be:	f003 ffcb 	bl	800a358 <HAL_TIM_PWM_Init>
 80063c2:	4603      	mov	r3, r0
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d001      	beq.n	80063cc <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80063c8:	f7ff fea2 	bl	8006110 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80063cc:	2300      	movs	r3, #0
 80063ce:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80063d0:	2300      	movs	r3, #0
 80063d2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80063d4:	f107 031c 	add.w	r3, r7, #28
 80063d8:	4619      	mov	r1, r3
 80063da:	4811      	ldr	r0, [pc, #68]	; (8006420 <MX_TIM2_Init+0xb0>)
 80063dc:	f005 f80a 	bl	800b3f4 <HAL_TIMEx_MasterConfigSynchronization>
 80063e0:	4603      	mov	r3, r0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d001      	beq.n	80063ea <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80063e6:	f7ff fe93 	bl	8006110 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80063ea:	2360      	movs	r3, #96	; 0x60
 80063ec:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80063ee:	2300      	movs	r3, #0
 80063f0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80063f2:	2300      	movs	r3, #0
 80063f4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80063f6:	2300      	movs	r3, #0
 80063f8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80063fa:	463b      	mov	r3, r7
 80063fc:	2208      	movs	r2, #8
 80063fe:	4619      	mov	r1, r3
 8006400:	4807      	ldr	r0, [pc, #28]	; (8006420 <MX_TIM2_Init+0xb0>)
 8006402:	f004 fb77 	bl	800aaf4 <HAL_TIM_PWM_ConfigChannel>
 8006406:	4603      	mov	r3, r0
 8006408:	2b00      	cmp	r3, #0
 800640a:	d001      	beq.n	8006410 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 800640c:	f7ff fe80 	bl	8006110 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8006410:	4803      	ldr	r0, [pc, #12]	; (8006420 <MX_TIM2_Init+0xb0>)
 8006412:	f000 f98b 	bl	800672c <HAL_TIM_MspPostInit>

}
 8006416:	bf00      	nop
 8006418:	3728      	adds	r7, #40	; 0x28
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}
 800641e:	bf00      	nop
 8006420:	2000032c 	.word	0x2000032c

08006424 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b08a      	sub	sp, #40	; 0x28
 8006428:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800642a:	f107 031c 	add.w	r3, r7, #28
 800642e:	2200      	movs	r2, #0
 8006430:	601a      	str	r2, [r3, #0]
 8006432:	605a      	str	r2, [r3, #4]
 8006434:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006436:	463b      	mov	r3, r7
 8006438:	2200      	movs	r2, #0
 800643a:	601a      	str	r2, [r3, #0]
 800643c:	605a      	str	r2, [r3, #4]
 800643e:	609a      	str	r2, [r3, #8]
 8006440:	60da      	str	r2, [r3, #12]
 8006442:	611a      	str	r2, [r3, #16]
 8006444:	615a      	str	r2, [r3, #20]
 8006446:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006448:	4b21      	ldr	r3, [pc, #132]	; (80064d0 <MX_TIM3_Init+0xac>)
 800644a:	4a22      	ldr	r2, [pc, #136]	; (80064d4 <MX_TIM3_Init+0xb0>)
 800644c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64-1;
 800644e:	4b20      	ldr	r3, [pc, #128]	; (80064d0 <MX_TIM3_Init+0xac>)
 8006450:	223f      	movs	r2, #63	; 0x3f
 8006452:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006454:	4b1e      	ldr	r3, [pc, #120]	; (80064d0 <MX_TIM3_Init+0xac>)
 8006456:	2200      	movs	r2, #0
 8006458:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 800645a:	4b1d      	ldr	r3, [pc, #116]	; (80064d0 <MX_TIM3_Init+0xac>)
 800645c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006460:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006462:	4b1b      	ldr	r3, [pc, #108]	; (80064d0 <MX_TIM3_Init+0xac>)
 8006464:	2200      	movs	r2, #0
 8006466:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006468:	4b19      	ldr	r3, [pc, #100]	; (80064d0 <MX_TIM3_Init+0xac>)
 800646a:	2200      	movs	r2, #0
 800646c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800646e:	4818      	ldr	r0, [pc, #96]	; (80064d0 <MX_TIM3_Init+0xac>)
 8006470:	f003 ff72 	bl	800a358 <HAL_TIM_PWM_Init>
 8006474:	4603      	mov	r3, r0
 8006476:	2b00      	cmp	r3, #0
 8006478:	d001      	beq.n	800647e <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800647a:	f7ff fe49 	bl	8006110 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800647e:	2300      	movs	r3, #0
 8006480:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006482:	2300      	movs	r3, #0
 8006484:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006486:	f107 031c 	add.w	r3, r7, #28
 800648a:	4619      	mov	r1, r3
 800648c:	4810      	ldr	r0, [pc, #64]	; (80064d0 <MX_TIM3_Init+0xac>)
 800648e:	f004 ffb1 	bl	800b3f4 <HAL_TIMEx_MasterConfigSynchronization>
 8006492:	4603      	mov	r3, r0
 8006494:	2b00      	cmp	r3, #0
 8006496:	d001      	beq.n	800649c <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8006498:	f7ff fe3a 	bl	8006110 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800649c:	2360      	movs	r3, #96	; 0x60
 800649e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80064a0:	2300      	movs	r3, #0
 80064a2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80064a4:	2300      	movs	r3, #0
 80064a6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80064a8:	2300      	movs	r3, #0
 80064aa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80064ac:	463b      	mov	r3, r7
 80064ae:	220c      	movs	r2, #12
 80064b0:	4619      	mov	r1, r3
 80064b2:	4807      	ldr	r0, [pc, #28]	; (80064d0 <MX_TIM3_Init+0xac>)
 80064b4:	f004 fb1e 	bl	800aaf4 <HAL_TIM_PWM_ConfigChannel>
 80064b8:	4603      	mov	r3, r0
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d001      	beq.n	80064c2 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80064be:	f7ff fe27 	bl	8006110 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80064c2:	4803      	ldr	r0, [pc, #12]	; (80064d0 <MX_TIM3_Init+0xac>)
 80064c4:	f000 f932 	bl	800672c <HAL_TIM_MspPostInit>

}
 80064c8:	bf00      	nop
 80064ca:	3728      	adds	r7, #40	; 0x28
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}
 80064d0:	20000378 	.word	0x20000378
 80064d4:	40000400 	.word	0x40000400

080064d8 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b084      	sub	sp, #16
 80064dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80064de:	1d3b      	adds	r3, r7, #4
 80064e0:	2200      	movs	r2, #0
 80064e2:	601a      	str	r2, [r3, #0]
 80064e4:	605a      	str	r2, [r3, #4]
 80064e6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80064e8:	4b14      	ldr	r3, [pc, #80]	; (800653c <MX_TIM6_Init+0x64>)
 80064ea:	4a15      	ldr	r2, [pc, #84]	; (8006540 <MX_TIM6_Init+0x68>)
 80064ec:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 64-1;
 80064ee:	4b13      	ldr	r3, [pc, #76]	; (800653c <MX_TIM6_Init+0x64>)
 80064f0:	223f      	movs	r2, #63	; 0x3f
 80064f2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80064f4:	4b11      	ldr	r3, [pc, #68]	; (800653c <MX_TIM6_Init+0x64>)
 80064f6:	2200      	movs	r2, #0
 80064f8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 80064fa:	4b10      	ldr	r3, [pc, #64]	; (800653c <MX_TIM6_Init+0x64>)
 80064fc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006500:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006502:	4b0e      	ldr	r3, [pc, #56]	; (800653c <MX_TIM6_Init+0x64>)
 8006504:	2200      	movs	r2, #0
 8006506:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8006508:	480c      	ldr	r0, [pc, #48]	; (800653c <MX_TIM6_Init+0x64>)
 800650a:	f003 fe71 	bl	800a1f0 <HAL_TIM_Base_Init>
 800650e:	4603      	mov	r3, r0
 8006510:	2b00      	cmp	r3, #0
 8006512:	d001      	beq.n	8006518 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8006514:	f7ff fdfc 	bl	8006110 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006518:	2300      	movs	r3, #0
 800651a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800651c:	2300      	movs	r3, #0
 800651e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8006520:	1d3b      	adds	r3, r7, #4
 8006522:	4619      	mov	r1, r3
 8006524:	4805      	ldr	r0, [pc, #20]	; (800653c <MX_TIM6_Init+0x64>)
 8006526:	f004 ff65 	bl	800b3f4 <HAL_TIMEx_MasterConfigSynchronization>
 800652a:	4603      	mov	r3, r0
 800652c:	2b00      	cmp	r3, #0
 800652e:	d001      	beq.n	8006534 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8006530:	f7ff fdee 	bl	8006110 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8006534:	bf00      	nop
 8006536:	3710      	adds	r7, #16
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}
 800653c:	200003c4 	.word	0x200003c4
 8006540:	40001000 	.word	0x40001000

08006544 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b092      	sub	sp, #72	; 0x48
 8006548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800654a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800654e:	2200      	movs	r2, #0
 8006550:	601a      	str	r2, [r3, #0]
 8006552:	605a      	str	r2, [r3, #4]
 8006554:	609a      	str	r2, [r3, #8]
 8006556:	60da      	str	r2, [r3, #12]
 8006558:	611a      	str	r2, [r3, #16]
 800655a:	615a      	str	r2, [r3, #20]
 800655c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800655e:	463b      	mov	r3, r7
 8006560:	222c      	movs	r2, #44	; 0x2c
 8006562:	2100      	movs	r1, #0
 8006564:	4618      	mov	r0, r3
 8006566:	f005 fc97 	bl	800be98 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800656a:	4b31      	ldr	r3, [pc, #196]	; (8006630 <MX_TIM16_Init+0xec>)
 800656c:	4a31      	ldr	r2, [pc, #196]	; (8006634 <MX_TIM16_Init+0xf0>)
 800656e:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 64-1;
 8006570:	4b2f      	ldr	r3, [pc, #188]	; (8006630 <MX_TIM16_Init+0xec>)
 8006572:	223f      	movs	r2, #63	; 0x3f
 8006574:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006576:	4b2e      	ldr	r3, [pc, #184]	; (8006630 <MX_TIM16_Init+0xec>)
 8006578:	2200      	movs	r2, #0
 800657a:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1000-1;
 800657c:	4b2c      	ldr	r3, [pc, #176]	; (8006630 <MX_TIM16_Init+0xec>)
 800657e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006582:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006584:	4b2a      	ldr	r3, [pc, #168]	; (8006630 <MX_TIM16_Init+0xec>)
 8006586:	2200      	movs	r2, #0
 8006588:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800658a:	4b29      	ldr	r3, [pc, #164]	; (8006630 <MX_TIM16_Init+0xec>)
 800658c:	2200      	movs	r2, #0
 800658e:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006590:	4b27      	ldr	r3, [pc, #156]	; (8006630 <MX_TIM16_Init+0xec>)
 8006592:	2200      	movs	r2, #0
 8006594:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8006596:	4826      	ldr	r0, [pc, #152]	; (8006630 <MX_TIM16_Init+0xec>)
 8006598:	f003 fe2a 	bl	800a1f0 <HAL_TIM_Base_Init>
 800659c:	4603      	mov	r3, r0
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d001      	beq.n	80065a6 <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 80065a2:	f7ff fdb5 	bl	8006110 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 80065a6:	4822      	ldr	r0, [pc, #136]	; (8006630 <MX_TIM16_Init+0xec>)
 80065a8:	f003 fed6 	bl	800a358 <HAL_TIM_PWM_Init>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d001      	beq.n	80065b6 <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 80065b2:	f7ff fdad 	bl	8006110 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80065b6:	2360      	movs	r3, #96	; 0x60
 80065b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 80065ba:	2300      	movs	r3, #0
 80065bc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80065be:	2300      	movs	r3, #0
 80065c0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80065c2:	2300      	movs	r3, #0
 80065c4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80065c6:	2300      	movs	r3, #0
 80065c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80065ca:	2300      	movs	r3, #0
 80065cc:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80065ce:	2300      	movs	r3, #0
 80065d0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80065d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80065d6:	2200      	movs	r2, #0
 80065d8:	4619      	mov	r1, r3
 80065da:	4815      	ldr	r0, [pc, #84]	; (8006630 <MX_TIM16_Init+0xec>)
 80065dc:	f004 fa8a 	bl	800aaf4 <HAL_TIM_PWM_ConfigChannel>
 80065e0:	4603      	mov	r3, r0
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d001      	beq.n	80065ea <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 80065e6:	f7ff fd93 	bl	8006110 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80065ea:	2300      	movs	r3, #0
 80065ec:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80065ee:	2300      	movs	r3, #0
 80065f0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80065f2:	2300      	movs	r3, #0
 80065f4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80065f6:	2300      	movs	r3, #0
 80065f8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80065fa:	2300      	movs	r3, #0
 80065fc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80065fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006602:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8006604:	2300      	movs	r3, #0
 8006606:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006608:	2300      	movs	r3, #0
 800660a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 800660c:	463b      	mov	r3, r7
 800660e:	4619      	mov	r1, r3
 8006610:	4807      	ldr	r0, [pc, #28]	; (8006630 <MX_TIM16_Init+0xec>)
 8006612:	f004 ff5d 	bl	800b4d0 <HAL_TIMEx_ConfigBreakDeadTime>
 8006616:	4603      	mov	r3, r0
 8006618:	2b00      	cmp	r3, #0
 800661a:	d001      	beq.n	8006620 <MX_TIM16_Init+0xdc>
  {
    Error_Handler();
 800661c:	f7ff fd78 	bl	8006110 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8006620:	4803      	ldr	r0, [pc, #12]	; (8006630 <MX_TIM16_Init+0xec>)
 8006622:	f000 f883 	bl	800672c <HAL_TIM_MspPostInit>

}
 8006626:	bf00      	nop
 8006628:	3748      	adds	r7, #72	; 0x48
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
 800662e:	bf00      	nop
 8006630:	20000410 	.word	0x20000410
 8006634:	40014400 	.word	0x40014400

08006638 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b084      	sub	sp, #16
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006648:	d114      	bne.n	8006674 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800664a:	4b19      	ldr	r3, [pc, #100]	; (80066b0 <HAL_TIM_PWM_MspInit+0x78>)
 800664c:	69db      	ldr	r3, [r3, #28]
 800664e:	4a18      	ldr	r2, [pc, #96]	; (80066b0 <HAL_TIM_PWM_MspInit+0x78>)
 8006650:	f043 0301 	orr.w	r3, r3, #1
 8006654:	61d3      	str	r3, [r2, #28]
 8006656:	4b16      	ldr	r3, [pc, #88]	; (80066b0 <HAL_TIM_PWM_MspInit+0x78>)
 8006658:	69db      	ldr	r3, [r3, #28]
 800665a:	f003 0301 	and.w	r3, r3, #1
 800665e:	60fb      	str	r3, [r7, #12]
 8006660:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8006662:	2200      	movs	r2, #0
 8006664:	2100      	movs	r1, #0
 8006666:	201c      	movs	r0, #28
 8006668:	f001 fa8d 	bl	8007b86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800666c:	201c      	movs	r0, #28
 800666e:	f001 faa6 	bl	8007bbe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8006672:	e018      	b.n	80066a6 <HAL_TIM_PWM_MspInit+0x6e>
  else if(tim_pwmHandle->Instance==TIM3)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a0e      	ldr	r2, [pc, #56]	; (80066b4 <HAL_TIM_PWM_MspInit+0x7c>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d113      	bne.n	80066a6 <HAL_TIM_PWM_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800667e:	4b0c      	ldr	r3, [pc, #48]	; (80066b0 <HAL_TIM_PWM_MspInit+0x78>)
 8006680:	69db      	ldr	r3, [r3, #28]
 8006682:	4a0b      	ldr	r2, [pc, #44]	; (80066b0 <HAL_TIM_PWM_MspInit+0x78>)
 8006684:	f043 0302 	orr.w	r3, r3, #2
 8006688:	61d3      	str	r3, [r2, #28]
 800668a:	4b09      	ldr	r3, [pc, #36]	; (80066b0 <HAL_TIM_PWM_MspInit+0x78>)
 800668c:	69db      	ldr	r3, [r3, #28]
 800668e:	f003 0302 	and.w	r3, r3, #2
 8006692:	60bb      	str	r3, [r7, #8]
 8006694:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8006696:	2200      	movs	r2, #0
 8006698:	2100      	movs	r1, #0
 800669a:	201d      	movs	r0, #29
 800669c:	f001 fa73 	bl	8007b86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80066a0:	201d      	movs	r0, #29
 80066a2:	f001 fa8c 	bl	8007bbe <HAL_NVIC_EnableIRQ>
}
 80066a6:	bf00      	nop
 80066a8:	3710      	adds	r7, #16
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
 80066ae:	bf00      	nop
 80066b0:	40021000 	.word	0x40021000
 80066b4:	40000400 	.word	0x40000400

080066b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b084      	sub	sp, #16
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a16      	ldr	r2, [pc, #88]	; (8006720 <HAL_TIM_Base_MspInit+0x68>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d114      	bne.n	80066f4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80066ca:	4b16      	ldr	r3, [pc, #88]	; (8006724 <HAL_TIM_Base_MspInit+0x6c>)
 80066cc:	69db      	ldr	r3, [r3, #28]
 80066ce:	4a15      	ldr	r2, [pc, #84]	; (8006724 <HAL_TIM_Base_MspInit+0x6c>)
 80066d0:	f043 0310 	orr.w	r3, r3, #16
 80066d4:	61d3      	str	r3, [r2, #28]
 80066d6:	4b13      	ldr	r3, [pc, #76]	; (8006724 <HAL_TIM_Base_MspInit+0x6c>)
 80066d8:	69db      	ldr	r3, [r3, #28]
 80066da:	f003 0310 	and.w	r3, r3, #16
 80066de:	60fb      	str	r3, [r7, #12]
 80066e0:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 80066e2:	2200      	movs	r2, #0
 80066e4:	2100      	movs	r1, #0
 80066e6:	2036      	movs	r0, #54	; 0x36
 80066e8:	f001 fa4d 	bl	8007b86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 80066ec:	2036      	movs	r0, #54	; 0x36
 80066ee:	f001 fa66 	bl	8007bbe <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM16_CLK_ENABLE();
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 80066f2:	e010      	b.n	8006716 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM16)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4a0b      	ldr	r2, [pc, #44]	; (8006728 <HAL_TIM_Base_MspInit+0x70>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d10b      	bne.n	8006716 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80066fe:	4b09      	ldr	r3, [pc, #36]	; (8006724 <HAL_TIM_Base_MspInit+0x6c>)
 8006700:	699b      	ldr	r3, [r3, #24]
 8006702:	4a08      	ldr	r2, [pc, #32]	; (8006724 <HAL_TIM_Base_MspInit+0x6c>)
 8006704:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006708:	6193      	str	r3, [r2, #24]
 800670a:	4b06      	ldr	r3, [pc, #24]	; (8006724 <HAL_TIM_Base_MspInit+0x6c>)
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006712:	60bb      	str	r3, [r7, #8]
 8006714:	68bb      	ldr	r3, [r7, #8]
}
 8006716:	bf00      	nop
 8006718:	3710      	adds	r7, #16
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
 800671e:	bf00      	nop
 8006720:	40001000 	.word	0x40001000
 8006724:	40021000 	.word	0x40021000
 8006728:	40014400 	.word	0x40014400

0800672c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b08a      	sub	sp, #40	; 0x28
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006734:	f107 0314 	add.w	r3, r7, #20
 8006738:	2200      	movs	r2, #0
 800673a:	601a      	str	r2, [r3, #0]
 800673c:	605a      	str	r2, [r3, #4]
 800673e:	609a      	str	r2, [r3, #8]
 8006740:	60da      	str	r2, [r3, #12]
 8006742:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800674c:	d11e      	bne.n	800678c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800674e:	4b34      	ldr	r3, [pc, #208]	; (8006820 <HAL_TIM_MspPostInit+0xf4>)
 8006750:	695b      	ldr	r3, [r3, #20]
 8006752:	4a33      	ldr	r2, [pc, #204]	; (8006820 <HAL_TIM_MspPostInit+0xf4>)
 8006754:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006758:	6153      	str	r3, [r2, #20]
 800675a:	4b31      	ldr	r3, [pc, #196]	; (8006820 <HAL_TIM_MspPostInit+0xf4>)
 800675c:	695b      	ldr	r3, [r3, #20]
 800675e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006762:	613b      	str	r3, [r7, #16]
 8006764:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA9     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = MOT_L_PWM_Pin;
 8006766:	f44f 7300 	mov.w	r3, #512	; 0x200
 800676a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800676c:	2302      	movs	r3, #2
 800676e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006770:	2300      	movs	r3, #0
 8006772:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006774:	2300      	movs	r3, #0
 8006776:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 8006778:	230a      	movs	r3, #10
 800677a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOT_L_PWM_GPIO_Port, &GPIO_InitStruct);
 800677c:	f107 0314 	add.w	r3, r7, #20
 8006780:	4619      	mov	r1, r3
 8006782:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006786:	f001 fbcb 	bl	8007f20 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 800678a:	e044      	b.n	8006816 <HAL_TIM_MspPostInit+0xea>
  else if(timHandle->Instance==TIM3)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a24      	ldr	r2, [pc, #144]	; (8006824 <HAL_TIM_MspPostInit+0xf8>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d11c      	bne.n	80067d0 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006796:	4b22      	ldr	r3, [pc, #136]	; (8006820 <HAL_TIM_MspPostInit+0xf4>)
 8006798:	695b      	ldr	r3, [r3, #20]
 800679a:	4a21      	ldr	r2, [pc, #132]	; (8006820 <HAL_TIM_MspPostInit+0xf4>)
 800679c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80067a0:	6153      	str	r3, [r2, #20]
 80067a2:	4b1f      	ldr	r3, [pc, #124]	; (8006820 <HAL_TIM_MspPostInit+0xf4>)
 80067a4:	695b      	ldr	r3, [r3, #20]
 80067a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80067aa:	60fb      	str	r3, [r7, #12]
 80067ac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MOT_R_PWM_Pin;
 80067ae:	2302      	movs	r3, #2
 80067b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067b2:	2302      	movs	r3, #2
 80067b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067b6:	2300      	movs	r3, #0
 80067b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80067ba:	2300      	movs	r3, #0
 80067bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80067be:	2302      	movs	r3, #2
 80067c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOT_R_PWM_GPIO_Port, &GPIO_InitStruct);
 80067c2:	f107 0314 	add.w	r3, r7, #20
 80067c6:	4619      	mov	r1, r3
 80067c8:	4817      	ldr	r0, [pc, #92]	; (8006828 <HAL_TIM_MspPostInit+0xfc>)
 80067ca:	f001 fba9 	bl	8007f20 <HAL_GPIO_Init>
}
 80067ce:	e022      	b.n	8006816 <HAL_TIM_MspPostInit+0xea>
  else if(timHandle->Instance==TIM16)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a15      	ldr	r2, [pc, #84]	; (800682c <HAL_TIM_MspPostInit+0x100>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d11d      	bne.n	8006816 <HAL_TIM_MspPostInit+0xea>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80067da:	4b11      	ldr	r3, [pc, #68]	; (8006820 <HAL_TIM_MspPostInit+0xf4>)
 80067dc:	695b      	ldr	r3, [r3, #20]
 80067de:	4a10      	ldr	r2, [pc, #64]	; (8006820 <HAL_TIM_MspPostInit+0xf4>)
 80067e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80067e4:	6153      	str	r3, [r2, #20]
 80067e6:	4b0e      	ldr	r3, [pc, #56]	; (8006820 <HAL_TIM_MspPostInit+0xf4>)
 80067e8:	695b      	ldr	r3, [r3, #20]
 80067ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067ee:	60bb      	str	r3, [r7, #8]
 80067f0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80067f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80067f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067f8:	2302      	movs	r3, #2
 80067fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067fc:	2300      	movs	r3, #0
 80067fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006800:	2300      	movs	r3, #0
 8006802:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8006804:	2301      	movs	r3, #1
 8006806:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006808:	f107 0314 	add.w	r3, r7, #20
 800680c:	4619      	mov	r1, r3
 800680e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006812:	f001 fb85 	bl	8007f20 <HAL_GPIO_Init>
}
 8006816:	bf00      	nop
 8006818:	3728      	adds	r7, #40	; 0x28
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}
 800681e:	bf00      	nop
 8006820:	40021000 	.word	0x40021000
 8006824:	40000400 	.word	0x40000400
 8006828:	48000400 	.word	0x48000400
 800682c:	40014400 	.word	0x40014400

08006830 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006834:	4b14      	ldr	r3, [pc, #80]	; (8006888 <MX_USART2_UART_Init+0x58>)
 8006836:	4a15      	ldr	r2, [pc, #84]	; (800688c <MX_USART2_UART_Init+0x5c>)
 8006838:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800683a:	4b13      	ldr	r3, [pc, #76]	; (8006888 <MX_USART2_UART_Init+0x58>)
 800683c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8006840:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006842:	4b11      	ldr	r3, [pc, #68]	; (8006888 <MX_USART2_UART_Init+0x58>)
 8006844:	2200      	movs	r2, #0
 8006846:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006848:	4b0f      	ldr	r3, [pc, #60]	; (8006888 <MX_USART2_UART_Init+0x58>)
 800684a:	2200      	movs	r2, #0
 800684c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800684e:	4b0e      	ldr	r3, [pc, #56]	; (8006888 <MX_USART2_UART_Init+0x58>)
 8006850:	2200      	movs	r2, #0
 8006852:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006854:	4b0c      	ldr	r3, [pc, #48]	; (8006888 <MX_USART2_UART_Init+0x58>)
 8006856:	220c      	movs	r2, #12
 8006858:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800685a:	4b0b      	ldr	r3, [pc, #44]	; (8006888 <MX_USART2_UART_Init+0x58>)
 800685c:	2200      	movs	r2, #0
 800685e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006860:	4b09      	ldr	r3, [pc, #36]	; (8006888 <MX_USART2_UART_Init+0x58>)
 8006862:	2200      	movs	r2, #0
 8006864:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006866:	4b08      	ldr	r3, [pc, #32]	; (8006888 <MX_USART2_UART_Init+0x58>)
 8006868:	2200      	movs	r2, #0
 800686a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800686c:	4b06      	ldr	r3, [pc, #24]	; (8006888 <MX_USART2_UART_Init+0x58>)
 800686e:	2200      	movs	r2, #0
 8006870:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006872:	4805      	ldr	r0, [pc, #20]	; (8006888 <MX_USART2_UART_Init+0x58>)
 8006874:	f004 fec2 	bl	800b5fc <HAL_UART_Init>
 8006878:	4603      	mov	r3, r0
 800687a:	2b00      	cmp	r3, #0
 800687c:	d001      	beq.n	8006882 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800687e:	f7ff fc47 	bl	8006110 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006882:	bf00      	nop
 8006884:	bd80      	pop	{r7, pc}
 8006886:	bf00      	nop
 8006888:	2000045c 	.word	0x2000045c
 800688c:	40004400 	.word	0x40004400

08006890 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b08a      	sub	sp, #40	; 0x28
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006898:	f107 0314 	add.w	r3, r7, #20
 800689c:	2200      	movs	r2, #0
 800689e:	601a      	str	r2, [r3, #0]
 80068a0:	605a      	str	r2, [r3, #4]
 80068a2:	609a      	str	r2, [r3, #8]
 80068a4:	60da      	str	r2, [r3, #12]
 80068a6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a18      	ldr	r2, [pc, #96]	; (8006910 <HAL_UART_MspInit+0x80>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d129      	bne.n	8006906 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80068b2:	4b18      	ldr	r3, [pc, #96]	; (8006914 <HAL_UART_MspInit+0x84>)
 80068b4:	69db      	ldr	r3, [r3, #28]
 80068b6:	4a17      	ldr	r2, [pc, #92]	; (8006914 <HAL_UART_MspInit+0x84>)
 80068b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80068bc:	61d3      	str	r3, [r2, #28]
 80068be:	4b15      	ldr	r3, [pc, #84]	; (8006914 <HAL_UART_MspInit+0x84>)
 80068c0:	69db      	ldr	r3, [r3, #28]
 80068c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068c6:	613b      	str	r3, [r7, #16]
 80068c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80068ca:	4b12      	ldr	r3, [pc, #72]	; (8006914 <HAL_UART_MspInit+0x84>)
 80068cc:	695b      	ldr	r3, [r3, #20]
 80068ce:	4a11      	ldr	r2, [pc, #68]	; (8006914 <HAL_UART_MspInit+0x84>)
 80068d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80068d4:	6153      	str	r3, [r2, #20]
 80068d6:	4b0f      	ldr	r3, [pc, #60]	; (8006914 <HAL_UART_MspInit+0x84>)
 80068d8:	695b      	ldr	r3, [r3, #20]
 80068da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068de:	60fb      	str	r3, [r7, #12]
 80068e0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 80068e2:	f248 0304 	movw	r3, #32772	; 0x8004
 80068e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80068e8:	2302      	movs	r3, #2
 80068ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068ec:	2300      	movs	r3, #0
 80068ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80068f0:	2303      	movs	r3, #3
 80068f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80068f4:	2307      	movs	r3, #7
 80068f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80068f8:	f107 0314 	add.w	r3, r7, #20
 80068fc:	4619      	mov	r1, r3
 80068fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006902:	f001 fb0d 	bl	8007f20 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8006906:	bf00      	nop
 8006908:	3728      	adds	r7, #40	; 0x28
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}
 800690e:	bf00      	nop
 8006910:	40004400 	.word	0x40004400
 8006914:	40021000 	.word	0x40021000

08006918 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006918:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006950 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800691c:	f7ff fd16 	bl	800634c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006920:	480c      	ldr	r0, [pc, #48]	; (8006954 <LoopForever+0x6>)
  ldr r1, =_edata
 8006922:	490d      	ldr	r1, [pc, #52]	; (8006958 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006924:	4a0d      	ldr	r2, [pc, #52]	; (800695c <LoopForever+0xe>)
  movs r3, #0
 8006926:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006928:	e002      	b.n	8006930 <LoopCopyDataInit>

0800692a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800692a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800692c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800692e:	3304      	adds	r3, #4

08006930 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006930:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006932:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006934:	d3f9      	bcc.n	800692a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006936:	4a0a      	ldr	r2, [pc, #40]	; (8006960 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006938:	4c0a      	ldr	r4, [pc, #40]	; (8006964 <LoopForever+0x16>)
  movs r3, #0
 800693a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800693c:	e001      	b.n	8006942 <LoopFillZerobss>

0800693e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800693e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006940:	3204      	adds	r2, #4

08006942 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006942:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006944:	d3fb      	bcc.n	800693e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006946:	f005 fa83 	bl	800be50 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800694a:	f7fa fea1 	bl	8001690 <main>

0800694e <LoopForever>:

LoopForever:
    b LoopForever
 800694e:	e7fe      	b.n	800694e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006950:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8006954:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006958:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800695c:	0800d748 	.word	0x0800d748
  ldr r2, =_sbss
 8006960:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8006964:	200004f8 	.word	0x200004f8

08006968 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006968:	e7fe      	b.n	8006968 <ADC1_2_IRQHandler>
	...

0800696c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006970:	4b08      	ldr	r3, [pc, #32]	; (8006994 <HAL_Init+0x28>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a07      	ldr	r2, [pc, #28]	; (8006994 <HAL_Init+0x28>)
 8006976:	f043 0310 	orr.w	r3, r3, #16
 800697a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800697c:	2003      	movs	r0, #3
 800697e:	f001 f8f7 	bl	8007b70 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006982:	2000      	movs	r0, #0
 8006984:	f000 f808 	bl	8006998 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006988:	f7ff fbc8 	bl	800611c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800698c:	2300      	movs	r3, #0
}
 800698e:	4618      	mov	r0, r3
 8006990:	bd80      	pop	{r7, pc}
 8006992:	bf00      	nop
 8006994:	40022000 	.word	0x40022000

08006998 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b082      	sub	sp, #8
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80069a0:	4b12      	ldr	r3, [pc, #72]	; (80069ec <HAL_InitTick+0x54>)
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	4b12      	ldr	r3, [pc, #72]	; (80069f0 <HAL_InitTick+0x58>)
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	4619      	mov	r1, r3
 80069aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80069ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80069b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80069b6:	4618      	mov	r0, r3
 80069b8:	f001 f90f 	bl	8007bda <HAL_SYSTICK_Config>
 80069bc:	4603      	mov	r3, r0
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d001      	beq.n	80069c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80069c2:	2301      	movs	r3, #1
 80069c4:	e00e      	b.n	80069e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2b0f      	cmp	r3, #15
 80069ca:	d80a      	bhi.n	80069e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80069cc:	2200      	movs	r2, #0
 80069ce:	6879      	ldr	r1, [r7, #4]
 80069d0:	f04f 30ff 	mov.w	r0, #4294967295
 80069d4:	f001 f8d7 	bl	8007b86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80069d8:	4a06      	ldr	r2, [pc, #24]	; (80069f4 <HAL_InitTick+0x5c>)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80069de:	2300      	movs	r3, #0
 80069e0:	e000      	b.n	80069e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80069e2:	2301      	movs	r3, #1
}
 80069e4:	4618      	mov	r0, r3
 80069e6:	3708      	adds	r7, #8
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}
 80069ec:	20000000 	.word	0x20000000
 80069f0:	20000008 	.word	0x20000008
 80069f4:	20000004 	.word	0x20000004

080069f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80069f8:	b480      	push	{r7}
 80069fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80069fc:	4b06      	ldr	r3, [pc, #24]	; (8006a18 <HAL_IncTick+0x20>)
 80069fe:	781b      	ldrb	r3, [r3, #0]
 8006a00:	461a      	mov	r2, r3
 8006a02:	4b06      	ldr	r3, [pc, #24]	; (8006a1c <HAL_IncTick+0x24>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4413      	add	r3, r2
 8006a08:	4a04      	ldr	r2, [pc, #16]	; (8006a1c <HAL_IncTick+0x24>)
 8006a0a:	6013      	str	r3, [r2, #0]
}
 8006a0c:	bf00      	nop
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr
 8006a16:	bf00      	nop
 8006a18:	20000008 	.word	0x20000008
 8006a1c:	200004e4 	.word	0x200004e4

08006a20 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006a20:	b480      	push	{r7}
 8006a22:	af00      	add	r7, sp, #0
  return uwTick;  
 8006a24:	4b03      	ldr	r3, [pc, #12]	; (8006a34 <HAL_GetTick+0x14>)
 8006a26:	681b      	ldr	r3, [r3, #0]
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr
 8006a32:	bf00      	nop
 8006a34:	200004e4 	.word	0x200004e4

08006a38 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b084      	sub	sp, #16
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006a40:	f7ff ffee 	bl	8006a20 <HAL_GetTick>
 8006a44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a50:	d005      	beq.n	8006a5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006a52:	4b0a      	ldr	r3, [pc, #40]	; (8006a7c <HAL_Delay+0x44>)
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	461a      	mov	r2, r3
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	4413      	add	r3, r2
 8006a5c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8006a5e:	bf00      	nop
 8006a60:	f7ff ffde 	bl	8006a20 <HAL_GetTick>
 8006a64:	4602      	mov	r2, r0
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	1ad3      	subs	r3, r2, r3
 8006a6a:	68fa      	ldr	r2, [r7, #12]
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d8f7      	bhi.n	8006a60 <HAL_Delay+0x28>
  {
  }
}
 8006a70:	bf00      	nop
 8006a72:	bf00      	nop
 8006a74:	3710      	adds	r7, #16
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	20000008 	.word	0x20000008

08006a80 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b083      	sub	sp, #12
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006a88:	bf00      	nop
 8006a8a:	370c      	adds	r7, #12
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr

08006a94 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b083      	sub	sp, #12
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006a9c:	bf00      	nop
 8006a9e:	370c      	adds	r7, #12
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa6:	4770      	bx	lr

08006aa8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b09a      	sub	sp, #104	; 0x68
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8006aba:	2300      	movs	r3, #0
 8006abc:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d101      	bne.n	8006ac8 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	e172      	b.n	8006dae <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	691b      	ldr	r3, [r3, #16]
 8006acc:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ad2:	f003 0310 	and.w	r3, r3, #16
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d176      	bne.n	8006bc8 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d152      	bne.n	8006b88 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2200      	movs	r2, #0
 8006aec:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2200      	movs	r2, #0
 8006af2:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2200      	movs	r2, #0
 8006af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f7fa f969 	bl	8000dd4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d13b      	bne.n	8006b88 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f000 fef7 	bl	8007904 <ADC_Disable>
 8006b16:	4603      	mov	r3, r0
 8006b18:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b20:	f003 0310 	and.w	r3, r3, #16
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d12f      	bne.n	8006b88 <HAL_ADC_Init+0xe0>
 8006b28:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d12b      	bne.n	8006b88 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b34:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006b38:	f023 0302 	bic.w	r3, r3, #2
 8006b3c:	f043 0202 	orr.w	r2, r3, #2
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	689a      	ldr	r2, [r3, #8]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006b52:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	689a      	ldr	r2, [r3, #8]
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006b62:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006b64:	4b94      	ldr	r3, [pc, #592]	; (8006db8 <HAL_ADC_Init+0x310>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a94      	ldr	r2, [pc, #592]	; (8006dbc <HAL_ADC_Init+0x314>)
 8006b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b6e:	0c9a      	lsrs	r2, r3, #18
 8006b70:	4613      	mov	r3, r2
 8006b72:	009b      	lsls	r3, r3, #2
 8006b74:	4413      	add	r3, r2
 8006b76:	005b      	lsls	r3, r3, #1
 8006b78:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006b7a:	e002      	b.n	8006b82 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	3b01      	subs	r3, #1
 8006b80:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d1f9      	bne.n	8006b7c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	689b      	ldr	r3, [r3, #8]
 8006b8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d007      	beq.n	8006ba6 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8006ba0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006ba4:	d110      	bne.n	8006bc8 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006baa:	f023 0312 	bic.w	r3, r3, #18
 8006bae:	f043 0210 	orr.w	r2, r3, #16
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bba:	f043 0201 	orr.w	r2, r3, #1
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bcc:	f003 0310 	and.w	r3, r3, #16
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	f040 80df 	bne.w	8006d94 <HAL_ADC_Init+0x2ec>
 8006bd6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	f040 80da 	bne.w	8006d94 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	f040 80d2 	bne.w	8006d94 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bf4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8006bf8:	f043 0202 	orr.w	r2, r3, #2
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006c00:	4b6f      	ldr	r3, [pc, #444]	; (8006dc0 <HAL_ADC_Init+0x318>)
 8006c02:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006c0c:	d102      	bne.n	8006c14 <HAL_ADC_Init+0x16c>
 8006c0e:	4b6d      	ldr	r3, [pc, #436]	; (8006dc4 <HAL_ADC_Init+0x31c>)
 8006c10:	60fb      	str	r3, [r7, #12]
 8006c12:	e002      	b.n	8006c1a <HAL_ADC_Init+0x172>
 8006c14:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006c18:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	689b      	ldr	r3, [r3, #8]
 8006c20:	f003 0303 	and.w	r3, r3, #3
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d108      	bne.n	8006c3a <HAL_ADC_Init+0x192>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f003 0301 	and.w	r3, r3, #1
 8006c32:	2b01      	cmp	r3, #1
 8006c34:	d101      	bne.n	8006c3a <HAL_ADC_Init+0x192>
 8006c36:	2301      	movs	r3, #1
 8006c38:	e000      	b.n	8006c3c <HAL_ADC_Init+0x194>
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d11c      	bne.n	8006c7a <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8006c40:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d010      	beq.n	8006c68 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	689b      	ldr	r3, [r3, #8]
 8006c4a:	f003 0303 	and.w	r3, r3, #3
 8006c4e:	2b01      	cmp	r3, #1
 8006c50:	d107      	bne.n	8006c62 <HAL_ADC_Init+0x1ba>
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f003 0301 	and.w	r3, r3, #1
 8006c5a:	2b01      	cmp	r3, #1
 8006c5c:	d101      	bne.n	8006c62 <HAL_ADC_Init+0x1ba>
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e000      	b.n	8006c64 <HAL_ADC_Init+0x1bc>
 8006c62:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d108      	bne.n	8006c7a <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8006c68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c6a:	689b      	ldr	r3, [r3, #8]
 8006c6c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	685b      	ldr	r3, [r3, #4]
 8006c74:	431a      	orrs	r2, r3
 8006c76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c78:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	7e5b      	ldrb	r3, [r3, #25]
 8006c7e:	035b      	lsls	r3, r3, #13
 8006c80:	687a      	ldr	r2, [r7, #4]
 8006c82:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006c84:	2a01      	cmp	r2, #1
 8006c86:	d002      	beq.n	8006c8e <HAL_ADC_Init+0x1e6>
 8006c88:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006c8c:	e000      	b.n	8006c90 <HAL_ADC_Init+0x1e8>
 8006c8e:	2200      	movs	r2, #0
 8006c90:	431a      	orrs	r2, r3
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	68db      	ldr	r3, [r3, #12]
 8006c96:	431a      	orrs	r2, r3
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006caa:	2b01      	cmp	r3, #1
 8006cac:	d11b      	bne.n	8006ce6 <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	7e5b      	ldrb	r3, [r3, #25]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d109      	bne.n	8006cca <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cba:	3b01      	subs	r3, #1
 8006cbc:	045a      	lsls	r2, r3, #17
 8006cbe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006cc6:	663b      	str	r3, [r7, #96]	; 0x60
 8006cc8:	e00d      	b.n	8006ce6 <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cce:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006cd2:	f043 0220 	orr.w	r2, r3, #32
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cde:	f043 0201 	orr.w	r2, r3, #1
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d007      	beq.n	8006cfe <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006cfa:	4313      	orrs	r3, r2
 8006cfc:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	f003 030c 	and.w	r3, r3, #12
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d114      	bne.n	8006d36 <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	68db      	ldr	r3, [r3, #12]
 8006d12:	687a      	ldr	r2, [r7, #4]
 8006d14:	6812      	ldr	r2, [r2, #0]
 8006d16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d1a:	f023 0302 	bic.w	r3, r3, #2
 8006d1e:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	7e1b      	ldrb	r3, [r3, #24]
 8006d24:	039a      	lsls	r2, r3, #14
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006d2c:	005b      	lsls	r3, r3, #1
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006d32:	4313      	orrs	r3, r2
 8006d34:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	68da      	ldr	r2, [r3, #12]
 8006d3c:	4b22      	ldr	r3, [pc, #136]	; (8006dc8 <HAL_ADC_Init+0x320>)
 8006d3e:	4013      	ands	r3, r2
 8006d40:	687a      	ldr	r2, [r7, #4]
 8006d42:	6812      	ldr	r2, [r2, #0]
 8006d44:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8006d46:	430b      	orrs	r3, r1
 8006d48:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	691b      	ldr	r3, [r3, #16]
 8006d4e:	2b01      	cmp	r3, #1
 8006d50:	d10c      	bne.n	8006d6c <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d58:	f023 010f 	bic.w	r1, r3, #15
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	69db      	ldr	r3, [r3, #28]
 8006d60:	1e5a      	subs	r2, r3, #1
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	430a      	orrs	r2, r1
 8006d68:	631a      	str	r2, [r3, #48]	; 0x30
 8006d6a:	e007      	b.n	8006d7c <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f022 020f 	bic.w	r2, r2, #15
 8006d7a:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d86:	f023 0303 	bic.w	r3, r3, #3
 8006d8a:	f043 0201 	orr.w	r2, r3, #1
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	641a      	str	r2, [r3, #64]	; 0x40
 8006d92:	e00a      	b.n	8006daa <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d98:	f023 0312 	bic.w	r3, r3, #18
 8006d9c:	f043 0210 	orr.w	r2, r3, #16
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8006da4:	2301      	movs	r3, #1
 8006da6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8006daa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3768      	adds	r7, #104	; 0x68
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}
 8006db6:	bf00      	nop
 8006db8:	20000000 	.word	0x20000000
 8006dbc:	431bde83 	.word	0x431bde83
 8006dc0:	50000300 	.word	0x50000300
 8006dc4:	50000100 	.word	0x50000100
 8006dc8:	fff0c007 	.word	0xfff0c007

08006dcc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b086      	sub	sp, #24
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	60f8      	str	r0, [r7, #12]
 8006dd4:	60b9      	str	r1, [r7, #8]
 8006dd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	f003 0304 	and.w	r3, r3, #4
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	f040 80b9 	bne.w	8006f5e <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006df2:	2b01      	cmp	r3, #1
 8006df4:	d101      	bne.n	8006dfa <HAL_ADC_Start_DMA+0x2e>
 8006df6:	2302      	movs	r3, #2
 8006df8:	e0b4      	b.n	8006f64 <HAL_ADC_Start_DMA+0x198>
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2201      	movs	r2, #1
 8006dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8006e02:	4b5a      	ldr	r3, [pc, #360]	; (8006f6c <HAL_ADC_Start_DMA+0x1a0>)
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	f003 031f 	and.w	r3, r3, #31
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	f040 80a0 	bne.w	8006f50 <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8006e10:	68f8      	ldr	r0, [r7, #12]
 8006e12:	f000 fd13 	bl	800783c <ADC_Enable>
 8006e16:	4603      	mov	r3, r0
 8006e18:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8006e1a:	7dfb      	ldrb	r3, [r7, #23]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	f040 8092 	bne.w	8006f46 <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e26:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006e2a:	f023 0301 	bic.w	r3, r3, #1
 8006e2e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8006e36:	4b4d      	ldr	r3, [pc, #308]	; (8006f6c <HAL_ADC_Start_DMA+0x1a0>)
 8006e38:	689b      	ldr	r3, [r3, #8]
 8006e3a:	f003 031f 	and.w	r3, r3, #31
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d004      	beq.n	8006e4c <HAL_ADC_Start_DMA+0x80>
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006e4a:	d115      	bne.n	8006e78 <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e50:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	68db      	ldr	r3, [r3, #12]
 8006e5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d027      	beq.n	8006eb6 <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e6a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006e6e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8006e76:	e01e      	b.n	8006eb6 <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e7c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006e8c:	d004      	beq.n	8006e98 <HAL_ADC_Start_DMA+0xcc>
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a37      	ldr	r2, [pc, #220]	; (8006f70 <HAL_ADC_Start_DMA+0x1a4>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d10e      	bne.n	8006eb6 <HAL_ADC_Start_DMA+0xea>
 8006e98:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006e9c:	68db      	ldr	r3, [r3, #12]
 8006e9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d007      	beq.n	8006eb6 <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eaa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006eae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006ebe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ec2:	d106      	bne.n	8006ed2 <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ec8:	f023 0206 	bic.w	r2, r3, #6
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	645a      	str	r2, [r3, #68]	; 0x44
 8006ed0:	e002      	b.n	8006ed8 <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2200      	movs	r2, #0
 8006edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ee4:	4a23      	ldr	r2, [pc, #140]	; (8006f74 <HAL_ADC_Start_DMA+0x1a8>)
 8006ee6:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eec:	4a22      	ldr	r2, [pc, #136]	; (8006f78 <HAL_ADC_Start_DMA+0x1ac>)
 8006eee:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ef4:	4a21      	ldr	r2, [pc, #132]	; (8006f7c <HAL_ADC_Start_DMA+0x1b0>)
 8006ef6:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	221c      	movs	r2, #28
 8006efe:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	685a      	ldr	r2, [r3, #4]
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f042 0210 	orr.w	r2, r2, #16
 8006f0e:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	68da      	ldr	r2, [r3, #12]
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f042 0201 	orr.w	r2, r2, #1
 8006f1e:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	3340      	adds	r3, #64	; 0x40
 8006f2a:	4619      	mov	r1, r3
 8006f2c:	68ba      	ldr	r2, [r7, #8]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f000 fea6 	bl	8007c80 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	689a      	ldr	r2, [r3, #8]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f042 0204 	orr.w	r2, r2, #4
 8006f42:	609a      	str	r2, [r3, #8]
 8006f44:	e00d      	b.n	8006f62 <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006f4e:	e008      	b.n	8006f62 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2200      	movs	r2, #0
 8006f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006f5c:	e001      	b.n	8006f62 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006f5e:	2302      	movs	r3, #2
 8006f60:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8006f62:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3718      	adds	r7, #24
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}
 8006f6c:	50000300 	.word	0x50000300
 8006f70:	50000100 	.word	0x50000100
 8006f74:	08007771 	.word	0x08007771
 8006f78:	080077eb 	.word	0x080077eb
 8006f7c:	08007807 	.word	0x08007807

08006f80 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b084      	sub	sp, #16
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
 8006f88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f94:	2b01      	cmp	r3, #1
 8006f96:	d101      	bne.n	8006f9c <HAL_ADCEx_Calibration_Start+0x1c>
 8006f98:	2302      	movs	r3, #2
 8006f9a:	e05f      	b.n	800705c <HAL_ADCEx_Calibration_Start+0xdc>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	f000 fcad 	bl	8007904 <ADC_Disable>
 8006faa:	4603      	mov	r3, r0
 8006fac:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8006fae:	7bfb      	ldrb	r3, [r7, #15]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d14e      	bne.n	8007052 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	689a      	ldr	r2, [r3, #8]
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8006fc8:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d107      	bne.n	8006fe0 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	689a      	ldr	r2, [r3, #8]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006fde:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	689a      	ldr	r2, [r3, #8]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006fee:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8006ff0:	f7ff fd16 	bl	8006a20 <HAL_GetTick>
 8006ff4:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8006ff6:	e01c      	b.n	8007032 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8006ff8:	f7ff fd12 	bl	8006a20 <HAL_GetTick>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	1ad3      	subs	r3, r2, r3
 8007002:	2b0a      	cmp	r3, #10
 8007004:	d915      	bls.n	8007032 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007010:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007014:	d10d      	bne.n	8007032 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800701a:	f023 0312 	bic.w	r3, r3, #18
 800701e:	f043 0210 	orr.w	r2, r3, #16
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800702e:	2301      	movs	r3, #1
 8007030:	e014      	b.n	800705c <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800703c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007040:	d0da      	beq.n	8006ff8 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007046:	f023 0303 	bic.w	r3, r3, #3
 800704a:	f043 0201 	orr.w	r2, r3, #1
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800705a:	7bfb      	ldrb	r3, [r7, #15]
}
 800705c:	4618      	mov	r0, r3
 800705e:	3710      	adds	r7, #16
 8007060:	46bd      	mov	sp, r7
 8007062:	bd80      	pop	{r7, pc}

08007064 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8007064:	b480      	push	{r7}
 8007066:	b09b      	sub	sp, #108	; 0x6c
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
 800706c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800706e:	2300      	movs	r3, #0
 8007070:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8007074:	2300      	movs	r3, #0
 8007076:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800707e:	2b01      	cmp	r3, #1
 8007080:	d101      	bne.n	8007086 <HAL_ADC_ConfigChannel+0x22>
 8007082:	2302      	movs	r3, #2
 8007084:	e2a4      	b.n	80075d0 <HAL_ADC_ConfigChannel+0x56c>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2201      	movs	r2, #1
 800708a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	f003 0304 	and.w	r3, r3, #4
 8007098:	2b00      	cmp	r3, #0
 800709a:	f040 8288 	bne.w	80075ae <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	2b04      	cmp	r3, #4
 80070a4:	d81c      	bhi.n	80070e0 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	685a      	ldr	r2, [r3, #4]
 80070b0:	4613      	mov	r3, r2
 80070b2:	005b      	lsls	r3, r3, #1
 80070b4:	4413      	add	r3, r2
 80070b6:	005b      	lsls	r3, r3, #1
 80070b8:	461a      	mov	r2, r3
 80070ba:	231f      	movs	r3, #31
 80070bc:	4093      	lsls	r3, r2
 80070be:	43db      	mvns	r3, r3
 80070c0:	4019      	ands	r1, r3
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	6818      	ldr	r0, [r3, #0]
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	685a      	ldr	r2, [r3, #4]
 80070ca:	4613      	mov	r3, r2
 80070cc:	005b      	lsls	r3, r3, #1
 80070ce:	4413      	add	r3, r2
 80070d0:	005b      	lsls	r3, r3, #1
 80070d2:	fa00 f203 	lsl.w	r2, r0, r3
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	430a      	orrs	r2, r1
 80070dc:	631a      	str	r2, [r3, #48]	; 0x30
 80070de:	e063      	b.n	80071a8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	2b09      	cmp	r3, #9
 80070e6:	d81e      	bhi.n	8007126 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	685a      	ldr	r2, [r3, #4]
 80070f2:	4613      	mov	r3, r2
 80070f4:	005b      	lsls	r3, r3, #1
 80070f6:	4413      	add	r3, r2
 80070f8:	005b      	lsls	r3, r3, #1
 80070fa:	3b1e      	subs	r3, #30
 80070fc:	221f      	movs	r2, #31
 80070fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007102:	43db      	mvns	r3, r3
 8007104:	4019      	ands	r1, r3
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	6818      	ldr	r0, [r3, #0]
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	685a      	ldr	r2, [r3, #4]
 800710e:	4613      	mov	r3, r2
 8007110:	005b      	lsls	r3, r3, #1
 8007112:	4413      	add	r3, r2
 8007114:	005b      	lsls	r3, r3, #1
 8007116:	3b1e      	subs	r3, #30
 8007118:	fa00 f203 	lsl.w	r2, r0, r3
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	430a      	orrs	r2, r1
 8007122:	635a      	str	r2, [r3, #52]	; 0x34
 8007124:	e040      	b.n	80071a8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	2b0e      	cmp	r3, #14
 800712c:	d81e      	bhi.n	800716c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	685a      	ldr	r2, [r3, #4]
 8007138:	4613      	mov	r3, r2
 800713a:	005b      	lsls	r3, r3, #1
 800713c:	4413      	add	r3, r2
 800713e:	005b      	lsls	r3, r3, #1
 8007140:	3b3c      	subs	r3, #60	; 0x3c
 8007142:	221f      	movs	r2, #31
 8007144:	fa02 f303 	lsl.w	r3, r2, r3
 8007148:	43db      	mvns	r3, r3
 800714a:	4019      	ands	r1, r3
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	6818      	ldr	r0, [r3, #0]
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	685a      	ldr	r2, [r3, #4]
 8007154:	4613      	mov	r3, r2
 8007156:	005b      	lsls	r3, r3, #1
 8007158:	4413      	add	r3, r2
 800715a:	005b      	lsls	r3, r3, #1
 800715c:	3b3c      	subs	r3, #60	; 0x3c
 800715e:	fa00 f203 	lsl.w	r2, r0, r3
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	430a      	orrs	r2, r1
 8007168:	639a      	str	r2, [r3, #56]	; 0x38
 800716a:	e01d      	b.n	80071a8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	685a      	ldr	r2, [r3, #4]
 8007176:	4613      	mov	r3, r2
 8007178:	005b      	lsls	r3, r3, #1
 800717a:	4413      	add	r3, r2
 800717c:	005b      	lsls	r3, r3, #1
 800717e:	3b5a      	subs	r3, #90	; 0x5a
 8007180:	221f      	movs	r2, #31
 8007182:	fa02 f303 	lsl.w	r3, r2, r3
 8007186:	43db      	mvns	r3, r3
 8007188:	4019      	ands	r1, r3
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	6818      	ldr	r0, [r3, #0]
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	685a      	ldr	r2, [r3, #4]
 8007192:	4613      	mov	r3, r2
 8007194:	005b      	lsls	r3, r3, #1
 8007196:	4413      	add	r3, r2
 8007198:	005b      	lsls	r3, r3, #1
 800719a:	3b5a      	subs	r3, #90	; 0x5a
 800719c:	fa00 f203 	lsl.w	r2, r0, r3
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	430a      	orrs	r2, r1
 80071a6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	689b      	ldr	r3, [r3, #8]
 80071ae:	f003 030c 	and.w	r3, r3, #12
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	f040 80e5 	bne.w	8007382 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	2b09      	cmp	r3, #9
 80071be:	d91c      	bls.n	80071fa <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	6999      	ldr	r1, [r3, #24]
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	681a      	ldr	r2, [r3, #0]
 80071ca:	4613      	mov	r3, r2
 80071cc:	005b      	lsls	r3, r3, #1
 80071ce:	4413      	add	r3, r2
 80071d0:	3b1e      	subs	r3, #30
 80071d2:	2207      	movs	r2, #7
 80071d4:	fa02 f303 	lsl.w	r3, r2, r3
 80071d8:	43db      	mvns	r3, r3
 80071da:	4019      	ands	r1, r3
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	6898      	ldr	r0, [r3, #8]
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	4613      	mov	r3, r2
 80071e6:	005b      	lsls	r3, r3, #1
 80071e8:	4413      	add	r3, r2
 80071ea:	3b1e      	subs	r3, #30
 80071ec:	fa00 f203 	lsl.w	r2, r0, r3
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	430a      	orrs	r2, r1
 80071f6:	619a      	str	r2, [r3, #24]
 80071f8:	e019      	b.n	800722e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	6959      	ldr	r1, [r3, #20]
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	681a      	ldr	r2, [r3, #0]
 8007204:	4613      	mov	r3, r2
 8007206:	005b      	lsls	r3, r3, #1
 8007208:	4413      	add	r3, r2
 800720a:	2207      	movs	r2, #7
 800720c:	fa02 f303 	lsl.w	r3, r2, r3
 8007210:	43db      	mvns	r3, r3
 8007212:	4019      	ands	r1, r3
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	6898      	ldr	r0, [r3, #8]
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	681a      	ldr	r2, [r3, #0]
 800721c:	4613      	mov	r3, r2
 800721e:	005b      	lsls	r3, r3, #1
 8007220:	4413      	add	r3, r2
 8007222:	fa00 f203 	lsl.w	r2, r0, r3
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	430a      	orrs	r2, r1
 800722c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	695a      	ldr	r2, [r3, #20]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	68db      	ldr	r3, [r3, #12]
 8007238:	08db      	lsrs	r3, r3, #3
 800723a:	f003 0303 	and.w	r3, r3, #3
 800723e:	005b      	lsls	r3, r3, #1
 8007240:	fa02 f303 	lsl.w	r3, r2, r3
 8007244:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	691b      	ldr	r3, [r3, #16]
 800724a:	3b01      	subs	r3, #1
 800724c:	2b03      	cmp	r3, #3
 800724e:	d84f      	bhi.n	80072f0 <HAL_ADC_ConfigChannel+0x28c>
 8007250:	a201      	add	r2, pc, #4	; (adr r2, 8007258 <HAL_ADC_ConfigChannel+0x1f4>)
 8007252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007256:	bf00      	nop
 8007258:	08007269 	.word	0x08007269
 800725c:	0800728b 	.word	0x0800728b
 8007260:	080072ad 	.word	0x080072ad
 8007264:	080072cf 	.word	0x080072cf
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800726e:	4b94      	ldr	r3, [pc, #592]	; (80074c0 <HAL_ADC_ConfigChannel+0x45c>)
 8007270:	4013      	ands	r3, r2
 8007272:	683a      	ldr	r2, [r7, #0]
 8007274:	6812      	ldr	r2, [r2, #0]
 8007276:	0691      	lsls	r1, r2, #26
 8007278:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800727a:	430a      	orrs	r2, r1
 800727c:	431a      	orrs	r2, r3
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8007286:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8007288:	e07e      	b.n	8007388 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8007290:	4b8b      	ldr	r3, [pc, #556]	; (80074c0 <HAL_ADC_ConfigChannel+0x45c>)
 8007292:	4013      	ands	r3, r2
 8007294:	683a      	ldr	r2, [r7, #0]
 8007296:	6812      	ldr	r2, [r2, #0]
 8007298:	0691      	lsls	r1, r2, #26
 800729a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800729c:	430a      	orrs	r2, r1
 800729e:	431a      	orrs	r2, r3
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80072a8:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80072aa:	e06d      	b.n	8007388 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80072b2:	4b83      	ldr	r3, [pc, #524]	; (80074c0 <HAL_ADC_ConfigChannel+0x45c>)
 80072b4:	4013      	ands	r3, r2
 80072b6:	683a      	ldr	r2, [r7, #0]
 80072b8:	6812      	ldr	r2, [r2, #0]
 80072ba:	0691      	lsls	r1, r2, #26
 80072bc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80072be:	430a      	orrs	r2, r1
 80072c0:	431a      	orrs	r2, r3
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80072ca:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80072cc:	e05c      	b.n	8007388 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80072d4:	4b7a      	ldr	r3, [pc, #488]	; (80074c0 <HAL_ADC_ConfigChannel+0x45c>)
 80072d6:	4013      	ands	r3, r2
 80072d8:	683a      	ldr	r2, [r7, #0]
 80072da:	6812      	ldr	r2, [r2, #0]
 80072dc:	0691      	lsls	r1, r2, #26
 80072de:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80072e0:	430a      	orrs	r2, r1
 80072e2:	431a      	orrs	r2, r3
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80072ec:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80072ee:	e04b      	b.n	8007388 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80072f6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	069b      	lsls	r3, r3, #26
 8007300:	429a      	cmp	r2, r3
 8007302:	d107      	bne.n	8007314 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8007312:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800731a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	069b      	lsls	r3, r3, #26
 8007324:	429a      	cmp	r2, r3
 8007326:	d107      	bne.n	8007338 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8007336:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800733e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	069b      	lsls	r3, r3, #26
 8007348:	429a      	cmp	r2, r3
 800734a:	d107      	bne.n	800735c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800735a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007362:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	069b      	lsls	r3, r3, #26
 800736c:	429a      	cmp	r2, r3
 800736e:	d10a      	bne.n	8007386 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800737e:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8007380:	e001      	b.n	8007386 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8007382:	bf00      	nop
 8007384:	e000      	b.n	8007388 <HAL_ADC_ConfigChannel+0x324>
      break;
 8007386:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	f003 0303 	and.w	r3, r3, #3
 8007392:	2b01      	cmp	r3, #1
 8007394:	d108      	bne.n	80073a8 <HAL_ADC_ConfigChannel+0x344>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f003 0301 	and.w	r3, r3, #1
 80073a0:	2b01      	cmp	r3, #1
 80073a2:	d101      	bne.n	80073a8 <HAL_ADC_ConfigChannel+0x344>
 80073a4:	2301      	movs	r3, #1
 80073a6:	e000      	b.n	80073aa <HAL_ADC_ConfigChannel+0x346>
 80073a8:	2300      	movs	r3, #0
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	f040 810a 	bne.w	80075c4 <HAL_ADC_ConfigChannel+0x560>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	68db      	ldr	r3, [r3, #12]
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d00f      	beq.n	80073d8 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	2201      	movs	r2, #1
 80073c6:	fa02 f303 	lsl.w	r3, r2, r3
 80073ca:	43da      	mvns	r2, r3
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	400a      	ands	r2, r1
 80073d2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80073d6:	e049      	b.n	800746c <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	2201      	movs	r2, #1
 80073e6:	409a      	lsls	r2, r3
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	430a      	orrs	r2, r1
 80073ee:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	2b09      	cmp	r3, #9
 80073f8:	d91c      	bls.n	8007434 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	6999      	ldr	r1, [r3, #24]
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	681a      	ldr	r2, [r3, #0]
 8007404:	4613      	mov	r3, r2
 8007406:	005b      	lsls	r3, r3, #1
 8007408:	4413      	add	r3, r2
 800740a:	3b1b      	subs	r3, #27
 800740c:	2207      	movs	r2, #7
 800740e:	fa02 f303 	lsl.w	r3, r2, r3
 8007412:	43db      	mvns	r3, r3
 8007414:	4019      	ands	r1, r3
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	6898      	ldr	r0, [r3, #8]
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	681a      	ldr	r2, [r3, #0]
 800741e:	4613      	mov	r3, r2
 8007420:	005b      	lsls	r3, r3, #1
 8007422:	4413      	add	r3, r2
 8007424:	3b1b      	subs	r3, #27
 8007426:	fa00 f203 	lsl.w	r2, r0, r3
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	430a      	orrs	r2, r1
 8007430:	619a      	str	r2, [r3, #24]
 8007432:	e01b      	b.n	800746c <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	6959      	ldr	r1, [r3, #20]
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	1c5a      	adds	r2, r3, #1
 8007440:	4613      	mov	r3, r2
 8007442:	005b      	lsls	r3, r3, #1
 8007444:	4413      	add	r3, r2
 8007446:	2207      	movs	r2, #7
 8007448:	fa02 f303 	lsl.w	r3, r2, r3
 800744c:	43db      	mvns	r3, r3
 800744e:	4019      	ands	r1, r3
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	6898      	ldr	r0, [r3, #8]
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	1c5a      	adds	r2, r3, #1
 800745a:	4613      	mov	r3, r2
 800745c:	005b      	lsls	r3, r3, #1
 800745e:	4413      	add	r3, r2
 8007460:	fa00 f203 	lsl.w	r2, r0, r3
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	430a      	orrs	r2, r1
 800746a:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800746c:	4b15      	ldr	r3, [pc, #84]	; (80074c4 <HAL_ADC_ConfigChannel+0x460>)
 800746e:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	2b10      	cmp	r3, #16
 8007476:	d105      	bne.n	8007484 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8007478:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8007480:	2b00      	cmp	r3, #0
 8007482:	d015      	beq.n	80074b0 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8007488:	2b11      	cmp	r3, #17
 800748a:	d105      	bne.n	8007498 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800748c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800748e:	689b      	ldr	r3, [r3, #8]
 8007490:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8007494:	2b00      	cmp	r3, #0
 8007496:	d00b      	beq.n	80074b0 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800749c:	2b12      	cmp	r3, #18
 800749e:	f040 8091 	bne.w	80075c4 <HAL_ADC_ConfigChannel+0x560>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80074a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80074a4:	689b      	ldr	r3, [r3, #8]
 80074a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	f040 808a 	bne.w	80075c4 <HAL_ADC_ConfigChannel+0x560>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80074b8:	d108      	bne.n	80074cc <HAL_ADC_ConfigChannel+0x468>
 80074ba:	4b03      	ldr	r3, [pc, #12]	; (80074c8 <HAL_ADC_ConfigChannel+0x464>)
 80074bc:	60fb      	str	r3, [r7, #12]
 80074be:	e008      	b.n	80074d2 <HAL_ADC_ConfigChannel+0x46e>
 80074c0:	83fff000 	.word	0x83fff000
 80074c4:	50000300 	.word	0x50000300
 80074c8:	50000100 	.word	0x50000100
 80074cc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80074d0:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	f003 0303 	and.w	r3, r3, #3
 80074dc:	2b01      	cmp	r3, #1
 80074de:	d108      	bne.n	80074f2 <HAL_ADC_ConfigChannel+0x48e>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f003 0301 	and.w	r3, r3, #1
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d101      	bne.n	80074f2 <HAL_ADC_ConfigChannel+0x48e>
 80074ee:	2301      	movs	r3, #1
 80074f0:	e000      	b.n	80074f4 <HAL_ADC_ConfigChannel+0x490>
 80074f2:	2300      	movs	r3, #0
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d150      	bne.n	800759a <HAL_ADC_ConfigChannel+0x536>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80074f8:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d010      	beq.n	8007520 <HAL_ADC_ConfigChannel+0x4bc>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	689b      	ldr	r3, [r3, #8]
 8007502:	f003 0303 	and.w	r3, r3, #3
 8007506:	2b01      	cmp	r3, #1
 8007508:	d107      	bne.n	800751a <HAL_ADC_ConfigChannel+0x4b6>
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f003 0301 	and.w	r3, r3, #1
 8007512:	2b01      	cmp	r3, #1
 8007514:	d101      	bne.n	800751a <HAL_ADC_ConfigChannel+0x4b6>
 8007516:	2301      	movs	r3, #1
 8007518:	e000      	b.n	800751c <HAL_ADC_ConfigChannel+0x4b8>
 800751a:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800751c:	2b00      	cmp	r3, #0
 800751e:	d13c      	bne.n	800759a <HAL_ADC_ConfigChannel+0x536>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	2b10      	cmp	r3, #16
 8007526:	d11d      	bne.n	8007564 <HAL_ADC_ConfigChannel+0x500>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007530:	d118      	bne.n	8007564 <HAL_ADC_ConfigChannel+0x500>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8007532:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007534:	689b      	ldr	r3, [r3, #8]
 8007536:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800753a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800753c:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800753e:	4b27      	ldr	r3, [pc, #156]	; (80075dc <HAL_ADC_ConfigChannel+0x578>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4a27      	ldr	r2, [pc, #156]	; (80075e0 <HAL_ADC_ConfigChannel+0x57c>)
 8007544:	fba2 2303 	umull	r2, r3, r2, r3
 8007548:	0c9a      	lsrs	r2, r3, #18
 800754a:	4613      	mov	r3, r2
 800754c:	009b      	lsls	r3, r3, #2
 800754e:	4413      	add	r3, r2
 8007550:	005b      	lsls	r3, r3, #1
 8007552:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8007554:	e002      	b.n	800755c <HAL_ADC_ConfigChannel+0x4f8>
          {
            wait_loop_index--;
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	3b01      	subs	r3, #1
 800755a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d1f9      	bne.n	8007556 <HAL_ADC_ConfigChannel+0x4f2>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8007562:	e02e      	b.n	80075c2 <HAL_ADC_ConfigChannel+0x55e>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	2b11      	cmp	r3, #17
 800756a:	d10b      	bne.n	8007584 <HAL_ADC_ConfigChannel+0x520>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007574:	d106      	bne.n	8007584 <HAL_ADC_ConfigChannel+0x520>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8007576:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007578:	689b      	ldr	r3, [r3, #8]
 800757a:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800757e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007580:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8007582:	e01e      	b.n	80075c2 <HAL_ADC_ConfigChannel+0x55e>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	2b12      	cmp	r3, #18
 800758a:	d11a      	bne.n	80075c2 <HAL_ADC_ConfigChannel+0x55e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800758c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800758e:	689b      	ldr	r3, [r3, #8]
 8007590:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8007594:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007596:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8007598:	e013      	b.n	80075c2 <HAL_ADC_ConfigChannel+0x55e>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800759e:	f043 0220 	orr.w	r2, r3, #32
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80075a6:	2301      	movs	r3, #1
 80075a8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80075ac:	e00a      	b.n	80075c4 <HAL_ADC_ConfigChannel+0x560>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075b2:	f043 0220 	orr.w	r2, r3, #32
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80075ba:	2301      	movs	r3, #1
 80075bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80075c0:	e000      	b.n	80075c4 <HAL_ADC_ConfigChannel+0x560>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80075c2:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2200      	movs	r2, #0
 80075c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80075cc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	376c      	adds	r7, #108	; 0x6c
 80075d4:	46bd      	mov	sp, r7
 80075d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075da:	4770      	bx	lr
 80075dc:	20000000 	.word	0x20000000
 80075e0:	431bde83 	.word	0x431bde83

080075e4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b099      	sub	sp, #100	; 0x64
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
 80075ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80075ee:	2300      	movs	r3, #0
 80075f0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80075fc:	d102      	bne.n	8007604 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80075fe:	4b5a      	ldr	r3, [pc, #360]	; (8007768 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8007600:	60bb      	str	r3, [r7, #8]
 8007602:	e002      	b.n	800760a <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8007604:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8007608:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d101      	bne.n	8007614 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8007610:	2301      	movs	r3, #1
 8007612:	e0a2      	b.n	800775a <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800761a:	2b01      	cmp	r3, #1
 800761c:	d101      	bne.n	8007622 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800761e:	2302      	movs	r3, #2
 8007620:	e09b      	b.n	800775a <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2201      	movs	r2, #1
 8007626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	689b      	ldr	r3, [r3, #8]
 8007630:	f003 0304 	and.w	r3, r3, #4
 8007634:	2b00      	cmp	r3, #0
 8007636:	d17f      	bne.n	8007738 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	689b      	ldr	r3, [r3, #8]
 800763c:	f003 0304 	and.w	r3, r3, #4
 8007640:	2b00      	cmp	r3, #0
 8007642:	d179      	bne.n	8007738 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007644:	4b49      	ldr	r3, [pc, #292]	; (800776c <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8007646:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d040      	beq.n	80076d2 <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8007650:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007652:	689b      	ldr	r3, [r3, #8]
 8007654:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	6859      	ldr	r1, [r3, #4]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007662:	035b      	lsls	r3, r3, #13
 8007664:	430b      	orrs	r3, r1
 8007666:	431a      	orrs	r2, r3
 8007668:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800766a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	689b      	ldr	r3, [r3, #8]
 8007672:	f003 0303 	and.w	r3, r3, #3
 8007676:	2b01      	cmp	r3, #1
 8007678:	d108      	bne.n	800768c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f003 0301 	and.w	r3, r3, #1
 8007684:	2b01      	cmp	r3, #1
 8007686:	d101      	bne.n	800768c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8007688:	2301      	movs	r3, #1
 800768a:	e000      	b.n	800768e <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 800768c:	2300      	movs	r3, #0
 800768e:	2b00      	cmp	r3, #0
 8007690:	d15c      	bne.n	800774c <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	f003 0303 	and.w	r3, r3, #3
 800769a:	2b01      	cmp	r3, #1
 800769c:	d107      	bne.n	80076ae <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f003 0301 	and.w	r3, r3, #1
 80076a6:	2b01      	cmp	r3, #1
 80076a8:	d101      	bne.n	80076ae <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80076aa:	2301      	movs	r3, #1
 80076ac:	e000      	b.n	80076b0 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 80076ae:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d14b      	bne.n	800774c <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80076b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80076bc:	f023 030f 	bic.w	r3, r3, #15
 80076c0:	683a      	ldr	r2, [r7, #0]
 80076c2:	6811      	ldr	r1, [r2, #0]
 80076c4:	683a      	ldr	r2, [r7, #0]
 80076c6:	6892      	ldr	r2, [r2, #8]
 80076c8:	430a      	orrs	r2, r1
 80076ca:	431a      	orrs	r2, r3
 80076cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80076ce:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80076d0:	e03c      	b.n	800774c <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80076d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80076da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80076dc:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	689b      	ldr	r3, [r3, #8]
 80076e4:	f003 0303 	and.w	r3, r3, #3
 80076e8:	2b01      	cmp	r3, #1
 80076ea:	d108      	bne.n	80076fe <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f003 0301 	and.w	r3, r3, #1
 80076f6:	2b01      	cmp	r3, #1
 80076f8:	d101      	bne.n	80076fe <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 80076fa:	2301      	movs	r3, #1
 80076fc:	e000      	b.n	8007700 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 80076fe:	2300      	movs	r3, #0
 8007700:	2b00      	cmp	r3, #0
 8007702:	d123      	bne.n	800774c <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	689b      	ldr	r3, [r3, #8]
 8007708:	f003 0303 	and.w	r3, r3, #3
 800770c:	2b01      	cmp	r3, #1
 800770e:	d107      	bne.n	8007720 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f003 0301 	and.w	r3, r3, #1
 8007718:	2b01      	cmp	r3, #1
 800771a:	d101      	bne.n	8007720 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 800771c:	2301      	movs	r3, #1
 800771e:	e000      	b.n	8007722 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8007720:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8007722:	2b00      	cmp	r3, #0
 8007724:	d112      	bne.n	800774c <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8007726:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007728:	689b      	ldr	r3, [r3, #8]
 800772a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800772e:	f023 030f 	bic.w	r3, r3, #15
 8007732:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007734:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8007736:	e009      	b.n	800774c <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800773c:	f043 0220 	orr.w	r2, r3, #32
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8007744:	2301      	movs	r3, #1
 8007746:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800774a:	e000      	b.n	800774e <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800774c:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2200      	movs	r2, #0
 8007752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8007756:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 800775a:	4618      	mov	r0, r3
 800775c:	3764      	adds	r7, #100	; 0x64
 800775e:	46bd      	mov	sp, r7
 8007760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007764:	4770      	bx	lr
 8007766:	bf00      	nop
 8007768:	50000100 	.word	0x50000100
 800776c:	50000300 	.word	0x50000300

08007770 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b084      	sub	sp, #16
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800777c:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007782:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007786:	2b00      	cmp	r3, #0
 8007788:	d126      	bne.n	80077d8 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800778e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	68db      	ldr	r3, [r3, #12]
 800779c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d115      	bne.n	80077d0 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d111      	bne.n	80077d0 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d105      	bne.n	80077d0 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077c8:	f043 0201 	orr.w	r2, r3, #1
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80077d0:	68f8      	ldr	r0, [r7, #12]
 80077d2:	f7fe fc09 	bl	8005fe8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80077d6:	e004      	b.n	80077e2 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	4798      	blx	r3
}
 80077e2:	bf00      	nop
 80077e4:	3710      	adds	r7, #16
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}

080077ea <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80077ea:	b580      	push	{r7, lr}
 80077ec:	b084      	sub	sp, #16
 80077ee:	af00      	add	r7, sp, #0
 80077f0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077f6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80077f8:	68f8      	ldr	r0, [r7, #12]
 80077fa:	f7ff f941 	bl	8006a80 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 80077fe:	bf00      	nop
 8007800:	3710      	adds	r7, #16
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}

08007806 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8007806:	b580      	push	{r7, lr}
 8007808:	b084      	sub	sp, #16
 800780a:	af00      	add	r7, sp, #0
 800780c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007812:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007818:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007824:	f043 0204 	orr.w	r2, r3, #4
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800782c:	68f8      	ldr	r0, [r7, #12]
 800782e:	f7ff f931 	bl	8006a94 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007832:	bf00      	nop
 8007834:	3710      	adds	r7, #16
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}
	...

0800783c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b084      	sub	sp, #16
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007844:	2300      	movs	r3, #0
 8007846:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	689b      	ldr	r3, [r3, #8]
 800784e:	f003 0303 	and.w	r3, r3, #3
 8007852:	2b01      	cmp	r3, #1
 8007854:	d108      	bne.n	8007868 <ADC_Enable+0x2c>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f003 0301 	and.w	r3, r3, #1
 8007860:	2b01      	cmp	r3, #1
 8007862:	d101      	bne.n	8007868 <ADC_Enable+0x2c>
 8007864:	2301      	movs	r3, #1
 8007866:	e000      	b.n	800786a <ADC_Enable+0x2e>
 8007868:	2300      	movs	r3, #0
 800786a:	2b00      	cmp	r3, #0
 800786c:	d143      	bne.n	80078f6 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	689a      	ldr	r2, [r3, #8]
 8007874:	4b22      	ldr	r3, [pc, #136]	; (8007900 <ADC_Enable+0xc4>)
 8007876:	4013      	ands	r3, r2
 8007878:	2b00      	cmp	r3, #0
 800787a:	d00d      	beq.n	8007898 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007880:	f043 0210 	orr.w	r2, r3, #16
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800788c:	f043 0201 	orr.w	r2, r3, #1
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8007894:	2301      	movs	r3, #1
 8007896:	e02f      	b.n	80078f8 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	689a      	ldr	r2, [r3, #8]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f042 0201 	orr.w	r2, r2, #1
 80078a6:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80078a8:	f7ff f8ba 	bl	8006a20 <HAL_GetTick>
 80078ac:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80078ae:	e01b      	b.n	80078e8 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80078b0:	f7ff f8b6 	bl	8006a20 <HAL_GetTick>
 80078b4:	4602      	mov	r2, r0
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	1ad3      	subs	r3, r2, r3
 80078ba:	2b02      	cmp	r3, #2
 80078bc:	d914      	bls.n	80078e8 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f003 0301 	and.w	r3, r3, #1
 80078c8:	2b01      	cmp	r3, #1
 80078ca:	d00d      	beq.n	80078e8 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078d0:	f043 0210 	orr.w	r2, r3, #16
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078dc:	f043 0201 	orr.w	r2, r3, #1
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80078e4:	2301      	movs	r3, #1
 80078e6:	e007      	b.n	80078f8 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f003 0301 	and.w	r3, r3, #1
 80078f2:	2b01      	cmp	r3, #1
 80078f4:	d1dc      	bne.n	80078b0 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80078f6:	2300      	movs	r3, #0
}
 80078f8:	4618      	mov	r0, r3
 80078fa:	3710      	adds	r7, #16
 80078fc:	46bd      	mov	sp, r7
 80078fe:	bd80      	pop	{r7, pc}
 8007900:	8000003f 	.word	0x8000003f

08007904 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b084      	sub	sp, #16
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800790c:	2300      	movs	r3, #0
 800790e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	f003 0303 	and.w	r3, r3, #3
 800791a:	2b01      	cmp	r3, #1
 800791c:	d108      	bne.n	8007930 <ADC_Disable+0x2c>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f003 0301 	and.w	r3, r3, #1
 8007928:	2b01      	cmp	r3, #1
 800792a:	d101      	bne.n	8007930 <ADC_Disable+0x2c>
 800792c:	2301      	movs	r3, #1
 800792e:	e000      	b.n	8007932 <ADC_Disable+0x2e>
 8007930:	2300      	movs	r3, #0
 8007932:	2b00      	cmp	r3, #0
 8007934:	d047      	beq.n	80079c6 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	689b      	ldr	r3, [r3, #8]
 800793c:	f003 030d 	and.w	r3, r3, #13
 8007940:	2b01      	cmp	r3, #1
 8007942:	d10f      	bne.n	8007964 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	689a      	ldr	r2, [r3, #8]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f042 0202 	orr.w	r2, r2, #2
 8007952:	609a      	str	r2, [r3, #8]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	2203      	movs	r2, #3
 800795a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 800795c:	f7ff f860 	bl	8006a20 <HAL_GetTick>
 8007960:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8007962:	e029      	b.n	80079b8 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007968:	f043 0210 	orr.w	r2, r3, #16
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007974:	f043 0201 	orr.w	r2, r3, #1
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 800797c:	2301      	movs	r3, #1
 800797e:	e023      	b.n	80079c8 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007980:	f7ff f84e 	bl	8006a20 <HAL_GetTick>
 8007984:	4602      	mov	r2, r0
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	1ad3      	subs	r3, r2, r3
 800798a:	2b02      	cmp	r3, #2
 800798c:	d914      	bls.n	80079b8 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	689b      	ldr	r3, [r3, #8]
 8007994:	f003 0301 	and.w	r3, r3, #1
 8007998:	2b01      	cmp	r3, #1
 800799a:	d10d      	bne.n	80079b8 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079a0:	f043 0210 	orr.w	r2, r3, #16
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079ac:	f043 0201 	orr.w	r2, r3, #1
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80079b4:	2301      	movs	r3, #1
 80079b6:	e007      	b.n	80079c8 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	f003 0301 	and.w	r3, r3, #1
 80079c2:	2b01      	cmp	r3, #1
 80079c4:	d0dc      	beq.n	8007980 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80079c6:	2300      	movs	r3, #0
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3710      	adds	r7, #16
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}

080079d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b085      	sub	sp, #20
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f003 0307 	and.w	r3, r3, #7
 80079de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80079e0:	4b0c      	ldr	r3, [pc, #48]	; (8007a14 <__NVIC_SetPriorityGrouping+0x44>)
 80079e2:	68db      	ldr	r3, [r3, #12]
 80079e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80079e6:	68ba      	ldr	r2, [r7, #8]
 80079e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80079ec:	4013      	ands	r3, r2
 80079ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80079f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80079fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007a00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007a02:	4a04      	ldr	r2, [pc, #16]	; (8007a14 <__NVIC_SetPriorityGrouping+0x44>)
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	60d3      	str	r3, [r2, #12]
}
 8007a08:	bf00      	nop
 8007a0a:	3714      	adds	r7, #20
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a12:	4770      	bx	lr
 8007a14:	e000ed00 	.word	0xe000ed00

08007a18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007a1c:	4b04      	ldr	r3, [pc, #16]	; (8007a30 <__NVIC_GetPriorityGrouping+0x18>)
 8007a1e:	68db      	ldr	r3, [r3, #12]
 8007a20:	0a1b      	lsrs	r3, r3, #8
 8007a22:	f003 0307 	and.w	r3, r3, #7
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr
 8007a30:	e000ed00 	.word	0xe000ed00

08007a34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007a34:	b480      	push	{r7}
 8007a36:	b083      	sub	sp, #12
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	db0b      	blt.n	8007a5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007a46:	79fb      	ldrb	r3, [r7, #7]
 8007a48:	f003 021f 	and.w	r2, r3, #31
 8007a4c:	4907      	ldr	r1, [pc, #28]	; (8007a6c <__NVIC_EnableIRQ+0x38>)
 8007a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a52:	095b      	lsrs	r3, r3, #5
 8007a54:	2001      	movs	r0, #1
 8007a56:	fa00 f202 	lsl.w	r2, r0, r2
 8007a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007a5e:	bf00      	nop
 8007a60:	370c      	adds	r7, #12
 8007a62:	46bd      	mov	sp, r7
 8007a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a68:	4770      	bx	lr
 8007a6a:	bf00      	nop
 8007a6c:	e000e100 	.word	0xe000e100

08007a70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007a70:	b480      	push	{r7}
 8007a72:	b083      	sub	sp, #12
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	4603      	mov	r3, r0
 8007a78:	6039      	str	r1, [r7, #0]
 8007a7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	db0a      	blt.n	8007a9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	b2da      	uxtb	r2, r3
 8007a88:	490c      	ldr	r1, [pc, #48]	; (8007abc <__NVIC_SetPriority+0x4c>)
 8007a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a8e:	0112      	lsls	r2, r2, #4
 8007a90:	b2d2      	uxtb	r2, r2
 8007a92:	440b      	add	r3, r1
 8007a94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007a98:	e00a      	b.n	8007ab0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	b2da      	uxtb	r2, r3
 8007a9e:	4908      	ldr	r1, [pc, #32]	; (8007ac0 <__NVIC_SetPriority+0x50>)
 8007aa0:	79fb      	ldrb	r3, [r7, #7]
 8007aa2:	f003 030f 	and.w	r3, r3, #15
 8007aa6:	3b04      	subs	r3, #4
 8007aa8:	0112      	lsls	r2, r2, #4
 8007aaa:	b2d2      	uxtb	r2, r2
 8007aac:	440b      	add	r3, r1
 8007aae:	761a      	strb	r2, [r3, #24]
}
 8007ab0:	bf00      	nop
 8007ab2:	370c      	adds	r7, #12
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aba:	4770      	bx	lr
 8007abc:	e000e100 	.word	0xe000e100
 8007ac0:	e000ed00 	.word	0xe000ed00

08007ac4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b089      	sub	sp, #36	; 0x24
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	60f8      	str	r0, [r7, #12]
 8007acc:	60b9      	str	r1, [r7, #8]
 8007ace:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f003 0307 	and.w	r3, r3, #7
 8007ad6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007ad8:	69fb      	ldr	r3, [r7, #28]
 8007ada:	f1c3 0307 	rsb	r3, r3, #7
 8007ade:	2b04      	cmp	r3, #4
 8007ae0:	bf28      	it	cs
 8007ae2:	2304      	movcs	r3, #4
 8007ae4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007ae6:	69fb      	ldr	r3, [r7, #28]
 8007ae8:	3304      	adds	r3, #4
 8007aea:	2b06      	cmp	r3, #6
 8007aec:	d902      	bls.n	8007af4 <NVIC_EncodePriority+0x30>
 8007aee:	69fb      	ldr	r3, [r7, #28]
 8007af0:	3b03      	subs	r3, #3
 8007af2:	e000      	b.n	8007af6 <NVIC_EncodePriority+0x32>
 8007af4:	2300      	movs	r3, #0
 8007af6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007af8:	f04f 32ff 	mov.w	r2, #4294967295
 8007afc:	69bb      	ldr	r3, [r7, #24]
 8007afe:	fa02 f303 	lsl.w	r3, r2, r3
 8007b02:	43da      	mvns	r2, r3
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	401a      	ands	r2, r3
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007b0c:	f04f 31ff 	mov.w	r1, #4294967295
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	fa01 f303 	lsl.w	r3, r1, r3
 8007b16:	43d9      	mvns	r1, r3
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007b1c:	4313      	orrs	r3, r2
         );
}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	3724      	adds	r7, #36	; 0x24
 8007b22:	46bd      	mov	sp, r7
 8007b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b28:	4770      	bx	lr
	...

08007b2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b082      	sub	sp, #8
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	3b01      	subs	r3, #1
 8007b38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007b3c:	d301      	bcc.n	8007b42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007b3e:	2301      	movs	r3, #1
 8007b40:	e00f      	b.n	8007b62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007b42:	4a0a      	ldr	r2, [pc, #40]	; (8007b6c <SysTick_Config+0x40>)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	3b01      	subs	r3, #1
 8007b48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007b4a:	210f      	movs	r1, #15
 8007b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8007b50:	f7ff ff8e 	bl	8007a70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007b54:	4b05      	ldr	r3, [pc, #20]	; (8007b6c <SysTick_Config+0x40>)
 8007b56:	2200      	movs	r2, #0
 8007b58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007b5a:	4b04      	ldr	r3, [pc, #16]	; (8007b6c <SysTick_Config+0x40>)
 8007b5c:	2207      	movs	r2, #7
 8007b5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007b60:	2300      	movs	r3, #0
}
 8007b62:	4618      	mov	r0, r3
 8007b64:	3708      	adds	r7, #8
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}
 8007b6a:	bf00      	nop
 8007b6c:	e000e010 	.word	0xe000e010

08007b70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b082      	sub	sp, #8
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f7ff ff29 	bl	80079d0 <__NVIC_SetPriorityGrouping>
}
 8007b7e:	bf00      	nop
 8007b80:	3708      	adds	r7, #8
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}

08007b86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007b86:	b580      	push	{r7, lr}
 8007b88:	b086      	sub	sp, #24
 8007b8a:	af00      	add	r7, sp, #0
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	60b9      	str	r1, [r7, #8]
 8007b90:	607a      	str	r2, [r7, #4]
 8007b92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007b94:	2300      	movs	r3, #0
 8007b96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007b98:	f7ff ff3e 	bl	8007a18 <__NVIC_GetPriorityGrouping>
 8007b9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007b9e:	687a      	ldr	r2, [r7, #4]
 8007ba0:	68b9      	ldr	r1, [r7, #8]
 8007ba2:	6978      	ldr	r0, [r7, #20]
 8007ba4:	f7ff ff8e 	bl	8007ac4 <NVIC_EncodePriority>
 8007ba8:	4602      	mov	r2, r0
 8007baa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007bae:	4611      	mov	r1, r2
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f7ff ff5d 	bl	8007a70 <__NVIC_SetPriority>
}
 8007bb6:	bf00      	nop
 8007bb8:	3718      	adds	r7, #24
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}

08007bbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007bbe:	b580      	push	{r7, lr}
 8007bc0:	b082      	sub	sp, #8
 8007bc2:	af00      	add	r7, sp, #0
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007bcc:	4618      	mov	r0, r3
 8007bce:	f7ff ff31 	bl	8007a34 <__NVIC_EnableIRQ>
}
 8007bd2:	bf00      	nop
 8007bd4:	3708      	adds	r7, #8
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bd80      	pop	{r7, pc}

08007bda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007bda:	b580      	push	{r7, lr}
 8007bdc:	b082      	sub	sp, #8
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f7ff ffa2 	bl	8007b2c <SysTick_Config>
 8007be8:	4603      	mov	r3, r0
}
 8007bea:	4618      	mov	r0, r3
 8007bec:	3708      	adds	r7, #8
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}

08007bf2 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8007bf2:	b580      	push	{r7, lr}
 8007bf4:	b084      	sub	sp, #16
 8007bf6:	af00      	add	r7, sp, #0
 8007bf8:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d101      	bne.n	8007c08 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8007c04:	2301      	movs	r3, #1
 8007c06:	e037      	b.n	8007c78 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2202      	movs	r2, #2
 8007c0c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8007c1e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8007c22:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8007c2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	68db      	ldr	r3, [r3, #12]
 8007c32:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007c38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	695b      	ldr	r3, [r3, #20]
 8007c3e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007c44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	69db      	ldr	r3, [r3, #28]
 8007c4a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007c4c:	68fa      	ldr	r2, [r7, #12]
 8007c4e:	4313      	orrs	r3, r2
 8007c50:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	68fa      	ldr	r2, [r7, #12]
 8007c58:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f000 f940 	bl	8007ee0 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2200      	movs	r2, #0
 8007c64:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2201      	movs	r2, #1
 8007c6a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2200      	movs	r2, #0
 8007c72:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8007c76:	2300      	movs	r3, #0
}  
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3710      	adds	r7, #16
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}

08007c80 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b086      	sub	sp, #24
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	60f8      	str	r0, [r7, #12]
 8007c88:	60b9      	str	r1, [r7, #8]
 8007c8a:	607a      	str	r2, [r7, #4]
 8007c8c:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007c98:	2b01      	cmp	r3, #1
 8007c9a:	d101      	bne.n	8007ca0 <HAL_DMA_Start_IT+0x20>
 8007c9c:	2302      	movs	r3, #2
 8007c9e:	e04a      	b.n	8007d36 <HAL_DMA_Start_IT+0xb6>
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8007cae:	2b01      	cmp	r3, #1
 8007cb0:	d13a      	bne.n	8007d28 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	2202      	movs	r2, #2
 8007cb6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	681a      	ldr	r2, [r3, #0]
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f022 0201 	bic.w	r2, r2, #1
 8007cce:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	687a      	ldr	r2, [r7, #4]
 8007cd4:	68b9      	ldr	r1, [r7, #8]
 8007cd6:	68f8      	ldr	r0, [r7, #12]
 8007cd8:	f000 f8d4 	bl	8007e84 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d008      	beq.n	8007cf6 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	681a      	ldr	r2, [r3, #0]
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f042 020e 	orr.w	r2, r2, #14
 8007cf2:	601a      	str	r2, [r3, #0]
 8007cf4:	e00f      	b.n	8007d16 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	681a      	ldr	r2, [r3, #0]
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f042 020a 	orr.w	r2, r2, #10
 8007d04:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f022 0204 	bic.w	r2, r2, #4
 8007d14:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f042 0201 	orr.w	r2, r2, #1
 8007d24:	601a      	str	r2, [r3, #0]
 8007d26:	e005      	b.n	8007d34 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8007d30:	2302      	movs	r3, #2
 8007d32:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8007d34:	7dfb      	ldrb	r3, [r7, #23]
} 
 8007d36:	4618      	mov	r0, r3
 8007d38:	3718      	adds	r7, #24
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}

08007d3e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007d3e:	b580      	push	{r7, lr}
 8007d40:	b084      	sub	sp, #16
 8007d42:	af00      	add	r7, sp, #0
 8007d44:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d5a:	2204      	movs	r2, #4
 8007d5c:	409a      	lsls	r2, r3
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	4013      	ands	r3, r2
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d024      	beq.n	8007db0 <HAL_DMA_IRQHandler+0x72>
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	f003 0304 	and.w	r3, r3, #4
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d01f      	beq.n	8007db0 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f003 0320 	and.w	r3, r3, #32
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d107      	bne.n	8007d8e <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	681a      	ldr	r2, [r3, #0]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f022 0204 	bic.w	r2, r2, #4
 8007d8c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d96:	2104      	movs	r1, #4
 8007d98:	fa01 f202 	lsl.w	r2, r1, r2
 8007d9c:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d06a      	beq.n	8007e7c <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8007dae:	e065      	b.n	8007e7c <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007db4:	2202      	movs	r2, #2
 8007db6:	409a      	lsls	r2, r3
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	4013      	ands	r3, r2
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d02c      	beq.n	8007e1a <HAL_DMA_IRQHandler+0xdc>
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	f003 0302 	and.w	r3, r3, #2
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d027      	beq.n	8007e1a <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f003 0320 	and.w	r3, r3, #32
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d10b      	bne.n	8007df0 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	681a      	ldr	r2, [r3, #0]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f022 020a 	bic.w	r2, r2, #10
 8007de6:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2201      	movs	r2, #1
 8007dec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007df8:	2102      	movs	r1, #2
 8007dfa:	fa01 f202 	lsl.w	r2, r1, r2
 8007dfe:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2200      	movs	r2, #0
 8007e04:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d035      	beq.n	8007e7c <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e14:	6878      	ldr	r0, [r7, #4]
 8007e16:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8007e18:	e030      	b.n	8007e7c <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e1e:	2208      	movs	r2, #8
 8007e20:	409a      	lsls	r2, r3
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	4013      	ands	r3, r2
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d028      	beq.n	8007e7c <HAL_DMA_IRQHandler+0x13e>
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	f003 0308 	and.w	r3, r3, #8
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d023      	beq.n	8007e7c <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	681a      	ldr	r2, [r3, #0]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f022 020e 	bic.w	r2, r2, #14
 8007e42:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e4c:	2101      	movs	r1, #1
 8007e4e:	fa01 f202 	lsl.w	r2, r1, r2
 8007e52:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2201      	movs	r2, #1
 8007e58:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2201      	movs	r2, #1
 8007e5e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2200      	movs	r2, #0
 8007e66:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d004      	beq.n	8007e7c <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	4798      	blx	r3
    }
  }
}  
 8007e7a:	e7ff      	b.n	8007e7c <HAL_DMA_IRQHandler+0x13e>
 8007e7c:	bf00      	nop
 8007e7e:	3710      	adds	r7, #16
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}

08007e84 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b085      	sub	sp, #20
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	60f8      	str	r0, [r7, #12]
 8007e8c:	60b9      	str	r1, [r7, #8]
 8007e8e:	607a      	str	r2, [r7, #4]
 8007e90:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e9a:	2101      	movs	r1, #1
 8007e9c:	fa01 f202 	lsl.w	r2, r1, r2
 8007ea0:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	683a      	ldr	r2, [r7, #0]
 8007ea8:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	2b10      	cmp	r3, #16
 8007eb0:	d108      	bne.n	8007ec4 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	687a      	ldr	r2, [r7, #4]
 8007eb8:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	68ba      	ldr	r2, [r7, #8]
 8007ec0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007ec2:	e007      	b.n	8007ed4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	68ba      	ldr	r2, [r7, #8]
 8007eca:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	687a      	ldr	r2, [r7, #4]
 8007ed2:	60da      	str	r2, [r3, #12]
}
 8007ed4:	bf00      	nop
 8007ed6:	3714      	adds	r7, #20
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ede:	4770      	bx	lr

08007ee0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007ee0:	b480      	push	{r7}
 8007ee2:	b083      	sub	sp, #12
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	461a      	mov	r2, r3
 8007eee:	4b09      	ldr	r3, [pc, #36]	; (8007f14 <DMA_CalcBaseAndBitshift+0x34>)
 8007ef0:	4413      	add	r3, r2
 8007ef2:	4a09      	ldr	r2, [pc, #36]	; (8007f18 <DMA_CalcBaseAndBitshift+0x38>)
 8007ef4:	fba2 2303 	umull	r2, r3, r2, r3
 8007ef8:	091b      	lsrs	r3, r3, #4
 8007efa:	009a      	lsls	r2, r3, #2
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	4a06      	ldr	r2, [pc, #24]	; (8007f1c <DMA_CalcBaseAndBitshift+0x3c>)
 8007f04:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8007f06:	bf00      	nop
 8007f08:	370c      	adds	r7, #12
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f10:	4770      	bx	lr
 8007f12:	bf00      	nop
 8007f14:	bffdfff8 	.word	0xbffdfff8
 8007f18:	cccccccd 	.word	0xcccccccd
 8007f1c:	40020000 	.word	0x40020000

08007f20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007f20:	b480      	push	{r7}
 8007f22:	b087      	sub	sp, #28
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
 8007f28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007f2e:	e14e      	b.n	80081ce <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	681a      	ldr	r2, [r3, #0]
 8007f34:	2101      	movs	r1, #1
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	fa01 f303 	lsl.w	r3, r1, r3
 8007f3c:	4013      	ands	r3, r2
 8007f3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	f000 8140 	beq.w	80081c8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	685b      	ldr	r3, [r3, #4]
 8007f4c:	f003 0303 	and.w	r3, r3, #3
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d005      	beq.n	8007f60 <HAL_GPIO_Init+0x40>
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	f003 0303 	and.w	r3, r3, #3
 8007f5c:	2b02      	cmp	r3, #2
 8007f5e:	d130      	bne.n	8007fc2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	689b      	ldr	r3, [r3, #8]
 8007f64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8007f66:	697b      	ldr	r3, [r7, #20]
 8007f68:	005b      	lsls	r3, r3, #1
 8007f6a:	2203      	movs	r2, #3
 8007f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f70:	43db      	mvns	r3, r3
 8007f72:	693a      	ldr	r2, [r7, #16]
 8007f74:	4013      	ands	r3, r2
 8007f76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	68da      	ldr	r2, [r3, #12]
 8007f7c:	697b      	ldr	r3, [r7, #20]
 8007f7e:	005b      	lsls	r3, r3, #1
 8007f80:	fa02 f303 	lsl.w	r3, r2, r3
 8007f84:	693a      	ldr	r2, [r7, #16]
 8007f86:	4313      	orrs	r3, r2
 8007f88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	693a      	ldr	r2, [r7, #16]
 8007f8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007f96:	2201      	movs	r2, #1
 8007f98:	697b      	ldr	r3, [r7, #20]
 8007f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8007f9e:	43db      	mvns	r3, r3
 8007fa0:	693a      	ldr	r2, [r7, #16]
 8007fa2:	4013      	ands	r3, r2
 8007fa4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	685b      	ldr	r3, [r3, #4]
 8007faa:	091b      	lsrs	r3, r3, #4
 8007fac:	f003 0201 	and.w	r2, r3, #1
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8007fb6:	693a      	ldr	r2, [r7, #16]
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	693a      	ldr	r2, [r7, #16]
 8007fc0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	685b      	ldr	r3, [r3, #4]
 8007fc6:	f003 0303 	and.w	r3, r3, #3
 8007fca:	2b03      	cmp	r3, #3
 8007fcc:	d017      	beq.n	8007ffe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	68db      	ldr	r3, [r3, #12]
 8007fd2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	005b      	lsls	r3, r3, #1
 8007fd8:	2203      	movs	r2, #3
 8007fda:	fa02 f303 	lsl.w	r3, r2, r3
 8007fde:	43db      	mvns	r3, r3
 8007fe0:	693a      	ldr	r2, [r7, #16]
 8007fe2:	4013      	ands	r3, r2
 8007fe4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	689a      	ldr	r2, [r3, #8]
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	005b      	lsls	r3, r3, #1
 8007fee:	fa02 f303 	lsl.w	r3, r2, r3
 8007ff2:	693a      	ldr	r2, [r7, #16]
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	693a      	ldr	r2, [r7, #16]
 8007ffc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	685b      	ldr	r3, [r3, #4]
 8008002:	f003 0303 	and.w	r3, r3, #3
 8008006:	2b02      	cmp	r3, #2
 8008008:	d123      	bne.n	8008052 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	08da      	lsrs	r2, r3, #3
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	3208      	adds	r2, #8
 8008012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008016:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	f003 0307 	and.w	r3, r3, #7
 800801e:	009b      	lsls	r3, r3, #2
 8008020:	220f      	movs	r2, #15
 8008022:	fa02 f303 	lsl.w	r3, r2, r3
 8008026:	43db      	mvns	r3, r3
 8008028:	693a      	ldr	r2, [r7, #16]
 800802a:	4013      	ands	r3, r2
 800802c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	691a      	ldr	r2, [r3, #16]
 8008032:	697b      	ldr	r3, [r7, #20]
 8008034:	f003 0307 	and.w	r3, r3, #7
 8008038:	009b      	lsls	r3, r3, #2
 800803a:	fa02 f303 	lsl.w	r3, r2, r3
 800803e:	693a      	ldr	r2, [r7, #16]
 8008040:	4313      	orrs	r3, r2
 8008042:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008044:	697b      	ldr	r3, [r7, #20]
 8008046:	08da      	lsrs	r2, r3, #3
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	3208      	adds	r2, #8
 800804c:	6939      	ldr	r1, [r7, #16]
 800804e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8008058:	697b      	ldr	r3, [r7, #20]
 800805a:	005b      	lsls	r3, r3, #1
 800805c:	2203      	movs	r2, #3
 800805e:	fa02 f303 	lsl.w	r3, r2, r3
 8008062:	43db      	mvns	r3, r3
 8008064:	693a      	ldr	r2, [r7, #16]
 8008066:	4013      	ands	r3, r2
 8008068:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	685b      	ldr	r3, [r3, #4]
 800806e:	f003 0203 	and.w	r2, r3, #3
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	005b      	lsls	r3, r3, #1
 8008076:	fa02 f303 	lsl.w	r3, r2, r3
 800807a:	693a      	ldr	r2, [r7, #16]
 800807c:	4313      	orrs	r3, r2
 800807e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	693a      	ldr	r2, [r7, #16]
 8008084:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800808e:	2b00      	cmp	r3, #0
 8008090:	f000 809a 	beq.w	80081c8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008094:	4b55      	ldr	r3, [pc, #340]	; (80081ec <HAL_GPIO_Init+0x2cc>)
 8008096:	699b      	ldr	r3, [r3, #24]
 8008098:	4a54      	ldr	r2, [pc, #336]	; (80081ec <HAL_GPIO_Init+0x2cc>)
 800809a:	f043 0301 	orr.w	r3, r3, #1
 800809e:	6193      	str	r3, [r2, #24]
 80080a0:	4b52      	ldr	r3, [pc, #328]	; (80081ec <HAL_GPIO_Init+0x2cc>)
 80080a2:	699b      	ldr	r3, [r3, #24]
 80080a4:	f003 0301 	and.w	r3, r3, #1
 80080a8:	60bb      	str	r3, [r7, #8]
 80080aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80080ac:	4a50      	ldr	r2, [pc, #320]	; (80081f0 <HAL_GPIO_Init+0x2d0>)
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	089b      	lsrs	r3, r3, #2
 80080b2:	3302      	adds	r3, #2
 80080b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80080b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80080ba:	697b      	ldr	r3, [r7, #20]
 80080bc:	f003 0303 	and.w	r3, r3, #3
 80080c0:	009b      	lsls	r3, r3, #2
 80080c2:	220f      	movs	r2, #15
 80080c4:	fa02 f303 	lsl.w	r3, r2, r3
 80080c8:	43db      	mvns	r3, r3
 80080ca:	693a      	ldr	r2, [r7, #16]
 80080cc:	4013      	ands	r3, r2
 80080ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80080d6:	d013      	beq.n	8008100 <HAL_GPIO_Init+0x1e0>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	4a46      	ldr	r2, [pc, #280]	; (80081f4 <HAL_GPIO_Init+0x2d4>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d00d      	beq.n	80080fc <HAL_GPIO_Init+0x1dc>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	4a45      	ldr	r2, [pc, #276]	; (80081f8 <HAL_GPIO_Init+0x2d8>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d007      	beq.n	80080f8 <HAL_GPIO_Init+0x1d8>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	4a44      	ldr	r2, [pc, #272]	; (80081fc <HAL_GPIO_Init+0x2dc>)
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d101      	bne.n	80080f4 <HAL_GPIO_Init+0x1d4>
 80080f0:	2303      	movs	r3, #3
 80080f2:	e006      	b.n	8008102 <HAL_GPIO_Init+0x1e2>
 80080f4:	2305      	movs	r3, #5
 80080f6:	e004      	b.n	8008102 <HAL_GPIO_Init+0x1e2>
 80080f8:	2302      	movs	r3, #2
 80080fa:	e002      	b.n	8008102 <HAL_GPIO_Init+0x1e2>
 80080fc:	2301      	movs	r3, #1
 80080fe:	e000      	b.n	8008102 <HAL_GPIO_Init+0x1e2>
 8008100:	2300      	movs	r3, #0
 8008102:	697a      	ldr	r2, [r7, #20]
 8008104:	f002 0203 	and.w	r2, r2, #3
 8008108:	0092      	lsls	r2, r2, #2
 800810a:	4093      	lsls	r3, r2
 800810c:	693a      	ldr	r2, [r7, #16]
 800810e:	4313      	orrs	r3, r2
 8008110:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8008112:	4937      	ldr	r1, [pc, #220]	; (80081f0 <HAL_GPIO_Init+0x2d0>)
 8008114:	697b      	ldr	r3, [r7, #20]
 8008116:	089b      	lsrs	r3, r3, #2
 8008118:	3302      	adds	r3, #2
 800811a:	693a      	ldr	r2, [r7, #16]
 800811c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008120:	4b37      	ldr	r3, [pc, #220]	; (8008200 <HAL_GPIO_Init+0x2e0>)
 8008122:	689b      	ldr	r3, [r3, #8]
 8008124:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	43db      	mvns	r3, r3
 800812a:	693a      	ldr	r2, [r7, #16]
 800812c:	4013      	ands	r3, r2
 800812e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	685b      	ldr	r3, [r3, #4]
 8008134:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008138:	2b00      	cmp	r3, #0
 800813a:	d003      	beq.n	8008144 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800813c:	693a      	ldr	r2, [r7, #16]
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	4313      	orrs	r3, r2
 8008142:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8008144:	4a2e      	ldr	r2, [pc, #184]	; (8008200 <HAL_GPIO_Init+0x2e0>)
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800814a:	4b2d      	ldr	r3, [pc, #180]	; (8008200 <HAL_GPIO_Init+0x2e0>)
 800814c:	68db      	ldr	r3, [r3, #12]
 800814e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	43db      	mvns	r3, r3
 8008154:	693a      	ldr	r2, [r7, #16]
 8008156:	4013      	ands	r3, r2
 8008158:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	685b      	ldr	r3, [r3, #4]
 800815e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008162:	2b00      	cmp	r3, #0
 8008164:	d003      	beq.n	800816e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8008166:	693a      	ldr	r2, [r7, #16]
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	4313      	orrs	r3, r2
 800816c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800816e:	4a24      	ldr	r2, [pc, #144]	; (8008200 <HAL_GPIO_Init+0x2e0>)
 8008170:	693b      	ldr	r3, [r7, #16]
 8008172:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008174:	4b22      	ldr	r3, [pc, #136]	; (8008200 <HAL_GPIO_Init+0x2e0>)
 8008176:	685b      	ldr	r3, [r3, #4]
 8008178:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	43db      	mvns	r3, r3
 800817e:	693a      	ldr	r2, [r7, #16]
 8008180:	4013      	ands	r3, r2
 8008182:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800818c:	2b00      	cmp	r3, #0
 800818e:	d003      	beq.n	8008198 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8008190:	693a      	ldr	r2, [r7, #16]
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	4313      	orrs	r3, r2
 8008196:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8008198:	4a19      	ldr	r2, [pc, #100]	; (8008200 <HAL_GPIO_Init+0x2e0>)
 800819a:	693b      	ldr	r3, [r7, #16]
 800819c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800819e:	4b18      	ldr	r3, [pc, #96]	; (8008200 <HAL_GPIO_Init+0x2e0>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	43db      	mvns	r3, r3
 80081a8:	693a      	ldr	r2, [r7, #16]
 80081aa:	4013      	ands	r3, r2
 80081ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d003      	beq.n	80081c2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80081ba:	693a      	ldr	r2, [r7, #16]
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	4313      	orrs	r3, r2
 80081c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80081c2:	4a0f      	ldr	r2, [pc, #60]	; (8008200 <HAL_GPIO_Init+0x2e0>)
 80081c4:	693b      	ldr	r3, [r7, #16]
 80081c6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80081c8:	697b      	ldr	r3, [r7, #20]
 80081ca:	3301      	adds	r3, #1
 80081cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	681a      	ldr	r2, [r3, #0]
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	fa22 f303 	lsr.w	r3, r2, r3
 80081d8:	2b00      	cmp	r3, #0
 80081da:	f47f aea9 	bne.w	8007f30 <HAL_GPIO_Init+0x10>
  }
}
 80081de:	bf00      	nop
 80081e0:	bf00      	nop
 80081e2:	371c      	adds	r7, #28
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr
 80081ec:	40021000 	.word	0x40021000
 80081f0:	40010000 	.word	0x40010000
 80081f4:	48000400 	.word	0x48000400
 80081f8:	48000800 	.word	0x48000800
 80081fc:	48000c00 	.word	0x48000c00
 8008200:	40010400 	.word	0x40010400

08008204 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008204:	b480      	push	{r7}
 8008206:	b085      	sub	sp, #20
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
 800820c:	460b      	mov	r3, r1
 800820e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	691a      	ldr	r2, [r3, #16]
 8008214:	887b      	ldrh	r3, [r7, #2]
 8008216:	4013      	ands	r3, r2
 8008218:	2b00      	cmp	r3, #0
 800821a:	d002      	beq.n	8008222 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800821c:	2301      	movs	r3, #1
 800821e:	73fb      	strb	r3, [r7, #15]
 8008220:	e001      	b.n	8008226 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008222:	2300      	movs	r3, #0
 8008224:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008226:	7bfb      	ldrb	r3, [r7, #15]
}
 8008228:	4618      	mov	r0, r3
 800822a:	3714      	adds	r7, #20
 800822c:	46bd      	mov	sp, r7
 800822e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008232:	4770      	bx	lr

08008234 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008234:	b480      	push	{r7}
 8008236:	b083      	sub	sp, #12
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
 800823c:	460b      	mov	r3, r1
 800823e:	807b      	strh	r3, [r7, #2]
 8008240:	4613      	mov	r3, r2
 8008242:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008244:	787b      	ldrb	r3, [r7, #1]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d003      	beq.n	8008252 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800824a:	887a      	ldrh	r2, [r7, #2]
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008250:	e002      	b.n	8008258 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008252:	887a      	ldrh	r2, [r7, #2]
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008258:	bf00      	nop
 800825a:	370c      	adds	r7, #12
 800825c:	46bd      	mov	sp, r7
 800825e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008262:	4770      	bx	lr

08008264 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b082      	sub	sp, #8
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d101      	bne.n	8008276 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008272:	2301      	movs	r3, #1
 8008274:	e081      	b.n	800837a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800827c:	b2db      	uxtb	r3, r3
 800827e:	2b00      	cmp	r3, #0
 8008280:	d106      	bne.n	8008290 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2200      	movs	r2, #0
 8008286:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f7f8 ff96 	bl	80011bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2224      	movs	r2, #36	; 0x24
 8008294:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	681a      	ldr	r2, [r3, #0]
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f022 0201 	bic.w	r2, r2, #1
 80082a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	685a      	ldr	r2, [r3, #4]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80082b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	689a      	ldr	r2, [r3, #8]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80082c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	68db      	ldr	r3, [r3, #12]
 80082ca:	2b01      	cmp	r3, #1
 80082cc:	d107      	bne.n	80082de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	689a      	ldr	r2, [r3, #8]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80082da:	609a      	str	r2, [r3, #8]
 80082dc:	e006      	b.n	80082ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	689a      	ldr	r2, [r3, #8]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80082ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	68db      	ldr	r3, [r3, #12]
 80082f0:	2b02      	cmp	r3, #2
 80082f2:	d104      	bne.n	80082fe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80082fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	687a      	ldr	r2, [r7, #4]
 8008306:	6812      	ldr	r2, [r2, #0]
 8008308:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800830c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008310:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	68da      	ldr	r2, [r3, #12]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008320:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	691a      	ldr	r2, [r3, #16]
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	695b      	ldr	r3, [r3, #20]
 800832a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	699b      	ldr	r3, [r3, #24]
 8008332:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	430a      	orrs	r2, r1
 800833a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	69d9      	ldr	r1, [r3, #28]
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6a1a      	ldr	r2, [r3, #32]
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	430a      	orrs	r2, r1
 800834a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	681a      	ldr	r2, [r3, #0]
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f042 0201 	orr.w	r2, r2, #1
 800835a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2200      	movs	r2, #0
 8008360:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2220      	movs	r2, #32
 8008366:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2200      	movs	r2, #0
 800836e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2200      	movs	r2, #0
 8008374:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008378:	2300      	movs	r3, #0
}
 800837a:	4618      	mov	r0, r3
 800837c:	3708      	adds	r7, #8
 800837e:	46bd      	mov	sp, r7
 8008380:	bd80      	pop	{r7, pc}
	...

08008384 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b088      	sub	sp, #32
 8008388:	af02      	add	r7, sp, #8
 800838a:	60f8      	str	r0, [r7, #12]
 800838c:	607a      	str	r2, [r7, #4]
 800838e:	461a      	mov	r2, r3
 8008390:	460b      	mov	r3, r1
 8008392:	817b      	strh	r3, [r7, #10]
 8008394:	4613      	mov	r3, r2
 8008396:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800839e:	b2db      	uxtb	r3, r3
 80083a0:	2b20      	cmp	r3, #32
 80083a2:	f040 80da 	bne.w	800855a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80083ac:	2b01      	cmp	r3, #1
 80083ae:	d101      	bne.n	80083b4 <HAL_I2C_Master_Transmit+0x30>
 80083b0:	2302      	movs	r3, #2
 80083b2:	e0d3      	b.n	800855c <HAL_I2C_Master_Transmit+0x1d8>
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80083bc:	f7fe fb30 	bl	8006a20 <HAL_GetTick>
 80083c0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	9300      	str	r3, [sp, #0]
 80083c6:	2319      	movs	r3, #25
 80083c8:	2201      	movs	r2, #1
 80083ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80083ce:	68f8      	ldr	r0, [r7, #12]
 80083d0:	f000 f8f0 	bl	80085b4 <I2C_WaitOnFlagUntilTimeout>
 80083d4:	4603      	mov	r3, r0
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d001      	beq.n	80083de <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80083da:	2301      	movs	r3, #1
 80083dc:	e0be      	b.n	800855c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2221      	movs	r2, #33	; 0x21
 80083e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	2210      	movs	r2, #16
 80083ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	2200      	movs	r2, #0
 80083f2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	687a      	ldr	r2, [r7, #4]
 80083f8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	893a      	ldrh	r2, [r7, #8]
 80083fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	2200      	movs	r2, #0
 8008404:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800840a:	b29b      	uxth	r3, r3
 800840c:	2bff      	cmp	r3, #255	; 0xff
 800840e:	d90e      	bls.n	800842e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	22ff      	movs	r2, #255	; 0xff
 8008414:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800841a:	b2da      	uxtb	r2, r3
 800841c:	8979      	ldrh	r1, [r7, #10]
 800841e:	4b51      	ldr	r3, [pc, #324]	; (8008564 <HAL_I2C_Master_Transmit+0x1e0>)
 8008420:	9300      	str	r3, [sp, #0]
 8008422:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008426:	68f8      	ldr	r0, [r7, #12]
 8008428:	f000 fa7e 	bl	8008928 <I2C_TransferConfig>
 800842c:	e06c      	b.n	8008508 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008432:	b29a      	uxth	r2, r3
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800843c:	b2da      	uxtb	r2, r3
 800843e:	8979      	ldrh	r1, [r7, #10]
 8008440:	4b48      	ldr	r3, [pc, #288]	; (8008564 <HAL_I2C_Master_Transmit+0x1e0>)
 8008442:	9300      	str	r3, [sp, #0]
 8008444:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008448:	68f8      	ldr	r0, [r7, #12]
 800844a:	f000 fa6d 	bl	8008928 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800844e:	e05b      	b.n	8008508 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008450:	697a      	ldr	r2, [r7, #20]
 8008452:	6a39      	ldr	r1, [r7, #32]
 8008454:	68f8      	ldr	r0, [r7, #12]
 8008456:	f000 f8fc 	bl	8008652 <I2C_WaitOnTXISFlagUntilTimeout>
 800845a:	4603      	mov	r3, r0
 800845c:	2b00      	cmp	r3, #0
 800845e:	d001      	beq.n	8008464 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8008460:	2301      	movs	r3, #1
 8008462:	e07b      	b.n	800855c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008468:	781a      	ldrb	r2, [r3, #0]
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008474:	1c5a      	adds	r2, r3, #1
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800847e:	b29b      	uxth	r3, r3
 8008480:	3b01      	subs	r3, #1
 8008482:	b29a      	uxth	r2, r3
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800848c:	3b01      	subs	r3, #1
 800848e:	b29a      	uxth	r2, r3
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008498:	b29b      	uxth	r3, r3
 800849a:	2b00      	cmp	r3, #0
 800849c:	d034      	beq.n	8008508 <HAL_I2C_Master_Transmit+0x184>
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d130      	bne.n	8008508 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80084a6:	697b      	ldr	r3, [r7, #20]
 80084a8:	9300      	str	r3, [sp, #0]
 80084aa:	6a3b      	ldr	r3, [r7, #32]
 80084ac:	2200      	movs	r2, #0
 80084ae:	2180      	movs	r1, #128	; 0x80
 80084b0:	68f8      	ldr	r0, [r7, #12]
 80084b2:	f000 f87f 	bl	80085b4 <I2C_WaitOnFlagUntilTimeout>
 80084b6:	4603      	mov	r3, r0
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d001      	beq.n	80084c0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80084bc:	2301      	movs	r3, #1
 80084be:	e04d      	b.n	800855c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084c4:	b29b      	uxth	r3, r3
 80084c6:	2bff      	cmp	r3, #255	; 0xff
 80084c8:	d90e      	bls.n	80084e8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	22ff      	movs	r2, #255	; 0xff
 80084ce:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084d4:	b2da      	uxtb	r2, r3
 80084d6:	8979      	ldrh	r1, [r7, #10]
 80084d8:	2300      	movs	r3, #0
 80084da:	9300      	str	r3, [sp, #0]
 80084dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80084e0:	68f8      	ldr	r0, [r7, #12]
 80084e2:	f000 fa21 	bl	8008928 <I2C_TransferConfig>
 80084e6:	e00f      	b.n	8008508 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084ec:	b29a      	uxth	r2, r3
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084f6:	b2da      	uxtb	r2, r3
 80084f8:	8979      	ldrh	r1, [r7, #10]
 80084fa:	2300      	movs	r3, #0
 80084fc:	9300      	str	r3, [sp, #0]
 80084fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008502:	68f8      	ldr	r0, [r7, #12]
 8008504:	f000 fa10 	bl	8008928 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800850c:	b29b      	uxth	r3, r3
 800850e:	2b00      	cmp	r3, #0
 8008510:	d19e      	bne.n	8008450 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008512:	697a      	ldr	r2, [r7, #20]
 8008514:	6a39      	ldr	r1, [r7, #32]
 8008516:	68f8      	ldr	r0, [r7, #12]
 8008518:	f000 f8e2 	bl	80086e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800851c:	4603      	mov	r3, r0
 800851e:	2b00      	cmp	r3, #0
 8008520:	d001      	beq.n	8008526 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8008522:	2301      	movs	r3, #1
 8008524:	e01a      	b.n	800855c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	2220      	movs	r2, #32
 800852c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	6859      	ldr	r1, [r3, #4]
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681a      	ldr	r2, [r3, #0]
 8008538:	4b0b      	ldr	r3, [pc, #44]	; (8008568 <HAL_I2C_Master_Transmit+0x1e4>)
 800853a:	400b      	ands	r3, r1
 800853c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	2220      	movs	r2, #32
 8008542:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	2200      	movs	r2, #0
 800854a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2200      	movs	r2, #0
 8008552:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008556:	2300      	movs	r3, #0
 8008558:	e000      	b.n	800855c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800855a:	2302      	movs	r3, #2
  }
}
 800855c:	4618      	mov	r0, r3
 800855e:	3718      	adds	r7, #24
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}
 8008564:	80002000 	.word	0x80002000
 8008568:	fe00e800 	.word	0xfe00e800

0800856c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800856c:	b480      	push	{r7}
 800856e:	b083      	sub	sp, #12
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	699b      	ldr	r3, [r3, #24]
 800857a:	f003 0302 	and.w	r3, r3, #2
 800857e:	2b02      	cmp	r3, #2
 8008580:	d103      	bne.n	800858a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	2200      	movs	r2, #0
 8008588:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	699b      	ldr	r3, [r3, #24]
 8008590:	f003 0301 	and.w	r3, r3, #1
 8008594:	2b01      	cmp	r3, #1
 8008596:	d007      	beq.n	80085a8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	699a      	ldr	r2, [r3, #24]
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f042 0201 	orr.w	r2, r2, #1
 80085a6:	619a      	str	r2, [r3, #24]
  }
}
 80085a8:	bf00      	nop
 80085aa:	370c      	adds	r7, #12
 80085ac:	46bd      	mov	sp, r7
 80085ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b2:	4770      	bx	lr

080085b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b084      	sub	sp, #16
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	60f8      	str	r0, [r7, #12]
 80085bc:	60b9      	str	r1, [r7, #8]
 80085be:	603b      	str	r3, [r7, #0]
 80085c0:	4613      	mov	r3, r2
 80085c2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80085c4:	e031      	b.n	800862a <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085cc:	d02d      	beq.n	800862a <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085ce:	f7fe fa27 	bl	8006a20 <HAL_GetTick>
 80085d2:	4602      	mov	r2, r0
 80085d4:	69bb      	ldr	r3, [r7, #24]
 80085d6:	1ad3      	subs	r3, r2, r3
 80085d8:	683a      	ldr	r2, [r7, #0]
 80085da:	429a      	cmp	r2, r3
 80085dc:	d302      	bcc.n	80085e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d122      	bne.n	800862a <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	699a      	ldr	r2, [r3, #24]
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	4013      	ands	r3, r2
 80085ee:	68ba      	ldr	r2, [r7, #8]
 80085f0:	429a      	cmp	r2, r3
 80085f2:	bf0c      	ite	eq
 80085f4:	2301      	moveq	r3, #1
 80085f6:	2300      	movne	r3, #0
 80085f8:	b2db      	uxtb	r3, r3
 80085fa:	461a      	mov	r2, r3
 80085fc:	79fb      	ldrb	r3, [r7, #7]
 80085fe:	429a      	cmp	r2, r3
 8008600:	d113      	bne.n	800862a <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008606:	f043 0220 	orr.w	r2, r3, #32
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	2220      	movs	r2, #32
 8008612:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	2200      	movs	r2, #0
 800861a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	2200      	movs	r2, #0
 8008622:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8008626:	2301      	movs	r3, #1
 8008628:	e00f      	b.n	800864a <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	699a      	ldr	r2, [r3, #24]
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	4013      	ands	r3, r2
 8008634:	68ba      	ldr	r2, [r7, #8]
 8008636:	429a      	cmp	r2, r3
 8008638:	bf0c      	ite	eq
 800863a:	2301      	moveq	r3, #1
 800863c:	2300      	movne	r3, #0
 800863e:	b2db      	uxtb	r3, r3
 8008640:	461a      	mov	r2, r3
 8008642:	79fb      	ldrb	r3, [r7, #7]
 8008644:	429a      	cmp	r2, r3
 8008646:	d0be      	beq.n	80085c6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008648:	2300      	movs	r3, #0
}
 800864a:	4618      	mov	r0, r3
 800864c:	3710      	adds	r7, #16
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}

08008652 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008652:	b580      	push	{r7, lr}
 8008654:	b084      	sub	sp, #16
 8008656:	af00      	add	r7, sp, #0
 8008658:	60f8      	str	r0, [r7, #12]
 800865a:	60b9      	str	r1, [r7, #8]
 800865c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800865e:	e033      	b.n	80086c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008660:	687a      	ldr	r2, [r7, #4]
 8008662:	68b9      	ldr	r1, [r7, #8]
 8008664:	68f8      	ldr	r0, [r7, #12]
 8008666:	f000 f87f 	bl	8008768 <I2C_IsErrorOccurred>
 800866a:	4603      	mov	r3, r0
 800866c:	2b00      	cmp	r3, #0
 800866e:	d001      	beq.n	8008674 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008670:	2301      	movs	r3, #1
 8008672:	e031      	b.n	80086d8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800867a:	d025      	beq.n	80086c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800867c:	f7fe f9d0 	bl	8006a20 <HAL_GetTick>
 8008680:	4602      	mov	r2, r0
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	1ad3      	subs	r3, r2, r3
 8008686:	68ba      	ldr	r2, [r7, #8]
 8008688:	429a      	cmp	r2, r3
 800868a:	d302      	bcc.n	8008692 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d11a      	bne.n	80086c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	699b      	ldr	r3, [r3, #24]
 8008698:	f003 0302 	and.w	r3, r3, #2
 800869c:	2b02      	cmp	r3, #2
 800869e:	d013      	beq.n	80086c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086a4:	f043 0220 	orr.w	r2, r3, #32
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	2220      	movs	r2, #32
 80086b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2200      	movs	r2, #0
 80086b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	2200      	movs	r2, #0
 80086c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80086c4:	2301      	movs	r3, #1
 80086c6:	e007      	b.n	80086d8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	699b      	ldr	r3, [r3, #24]
 80086ce:	f003 0302 	and.w	r3, r3, #2
 80086d2:	2b02      	cmp	r3, #2
 80086d4:	d1c4      	bne.n	8008660 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80086d6:	2300      	movs	r3, #0
}
 80086d8:	4618      	mov	r0, r3
 80086da:	3710      	adds	r7, #16
 80086dc:	46bd      	mov	sp, r7
 80086de:	bd80      	pop	{r7, pc}

080086e0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b084      	sub	sp, #16
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	60f8      	str	r0, [r7, #12]
 80086e8:	60b9      	str	r1, [r7, #8]
 80086ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80086ec:	e02f      	b.n	800874e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80086ee:	687a      	ldr	r2, [r7, #4]
 80086f0:	68b9      	ldr	r1, [r7, #8]
 80086f2:	68f8      	ldr	r0, [r7, #12]
 80086f4:	f000 f838 	bl	8008768 <I2C_IsErrorOccurred>
 80086f8:	4603      	mov	r3, r0
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d001      	beq.n	8008702 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80086fe:	2301      	movs	r3, #1
 8008700:	e02d      	b.n	800875e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008702:	f7fe f98d 	bl	8006a20 <HAL_GetTick>
 8008706:	4602      	mov	r2, r0
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	1ad3      	subs	r3, r2, r3
 800870c:	68ba      	ldr	r2, [r7, #8]
 800870e:	429a      	cmp	r2, r3
 8008710:	d302      	bcc.n	8008718 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d11a      	bne.n	800874e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	699b      	ldr	r3, [r3, #24]
 800871e:	f003 0320 	and.w	r3, r3, #32
 8008722:	2b20      	cmp	r3, #32
 8008724:	d013      	beq.n	800874e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800872a:	f043 0220 	orr.w	r2, r3, #32
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	2220      	movs	r2, #32
 8008736:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	2200      	movs	r2, #0
 800873e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	2200      	movs	r2, #0
 8008746:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800874a:	2301      	movs	r3, #1
 800874c:	e007      	b.n	800875e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	699b      	ldr	r3, [r3, #24]
 8008754:	f003 0320 	and.w	r3, r3, #32
 8008758:	2b20      	cmp	r3, #32
 800875a:	d1c8      	bne.n	80086ee <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800875c:	2300      	movs	r3, #0
}
 800875e:	4618      	mov	r0, r3
 8008760:	3710      	adds	r7, #16
 8008762:	46bd      	mov	sp, r7
 8008764:	bd80      	pop	{r7, pc}
	...

08008768 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b08a      	sub	sp, #40	; 0x28
 800876c:	af00      	add	r7, sp, #0
 800876e:	60f8      	str	r0, [r7, #12]
 8008770:	60b9      	str	r1, [r7, #8]
 8008772:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008774:	2300      	movs	r3, #0
 8008776:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	699b      	ldr	r3, [r3, #24]
 8008780:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008782:	2300      	movs	r3, #0
 8008784:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800878a:	69bb      	ldr	r3, [r7, #24]
 800878c:	f003 0310 	and.w	r3, r3, #16
 8008790:	2b00      	cmp	r3, #0
 8008792:	d068      	beq.n	8008866 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	2210      	movs	r2, #16
 800879a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800879c:	e049      	b.n	8008832 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800879e:	68bb      	ldr	r3, [r7, #8]
 80087a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087a4:	d045      	beq.n	8008832 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80087a6:	f7fe f93b 	bl	8006a20 <HAL_GetTick>
 80087aa:	4602      	mov	r2, r0
 80087ac:	69fb      	ldr	r3, [r7, #28]
 80087ae:	1ad3      	subs	r3, r2, r3
 80087b0:	68ba      	ldr	r2, [r7, #8]
 80087b2:	429a      	cmp	r2, r3
 80087b4:	d302      	bcc.n	80087bc <I2C_IsErrorOccurred+0x54>
 80087b6:	68bb      	ldr	r3, [r7, #8]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d13a      	bne.n	8008832 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80087c6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80087ce:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	699b      	ldr	r3, [r3, #24]
 80087d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80087da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80087de:	d121      	bne.n	8008824 <I2C_IsErrorOccurred+0xbc>
 80087e0:	697b      	ldr	r3, [r7, #20]
 80087e2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80087e6:	d01d      	beq.n	8008824 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80087e8:	7cfb      	ldrb	r3, [r7, #19]
 80087ea:	2b20      	cmp	r3, #32
 80087ec:	d01a      	beq.n	8008824 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	685a      	ldr	r2, [r3, #4]
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80087fc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80087fe:	f7fe f90f 	bl	8006a20 <HAL_GetTick>
 8008802:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008804:	e00e      	b.n	8008824 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008806:	f7fe f90b 	bl	8006a20 <HAL_GetTick>
 800880a:	4602      	mov	r2, r0
 800880c:	69fb      	ldr	r3, [r7, #28]
 800880e:	1ad3      	subs	r3, r2, r3
 8008810:	2b19      	cmp	r3, #25
 8008812:	d907      	bls.n	8008824 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8008814:	6a3b      	ldr	r3, [r7, #32]
 8008816:	f043 0320 	orr.w	r3, r3, #32
 800881a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800881c:	2301      	movs	r3, #1
 800881e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8008822:	e006      	b.n	8008832 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	699b      	ldr	r3, [r3, #24]
 800882a:	f003 0320 	and.w	r3, r3, #32
 800882e:	2b20      	cmp	r3, #32
 8008830:	d1e9      	bne.n	8008806 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	699b      	ldr	r3, [r3, #24]
 8008838:	f003 0320 	and.w	r3, r3, #32
 800883c:	2b20      	cmp	r3, #32
 800883e:	d003      	beq.n	8008848 <I2C_IsErrorOccurred+0xe0>
 8008840:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008844:	2b00      	cmp	r3, #0
 8008846:	d0aa      	beq.n	800879e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008848:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800884c:	2b00      	cmp	r3, #0
 800884e:	d103      	bne.n	8008858 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	2220      	movs	r2, #32
 8008856:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008858:	6a3b      	ldr	r3, [r7, #32]
 800885a:	f043 0304 	orr.w	r3, r3, #4
 800885e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008860:	2301      	movs	r3, #1
 8008862:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	699b      	ldr	r3, [r3, #24]
 800886c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800886e:	69bb      	ldr	r3, [r7, #24]
 8008870:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008874:	2b00      	cmp	r3, #0
 8008876:	d00b      	beq.n	8008890 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008878:	6a3b      	ldr	r3, [r7, #32]
 800887a:	f043 0301 	orr.w	r3, r3, #1
 800887e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008888:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800888a:	2301      	movs	r3, #1
 800888c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008890:	69bb      	ldr	r3, [r7, #24]
 8008892:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008896:	2b00      	cmp	r3, #0
 8008898:	d00b      	beq.n	80088b2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800889a:	6a3b      	ldr	r3, [r7, #32]
 800889c:	f043 0308 	orr.w	r3, r3, #8
 80088a0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80088aa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80088ac:	2301      	movs	r3, #1
 80088ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80088b2:	69bb      	ldr	r3, [r7, #24]
 80088b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d00b      	beq.n	80088d4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80088bc:	6a3b      	ldr	r3, [r7, #32]
 80088be:	f043 0302 	orr.w	r3, r3, #2
 80088c2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80088cc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80088ce:	2301      	movs	r3, #1
 80088d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80088d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d01c      	beq.n	8008916 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80088dc:	68f8      	ldr	r0, [r7, #12]
 80088de:	f7ff fe45 	bl	800856c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	6859      	ldr	r1, [r3, #4]
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681a      	ldr	r2, [r3, #0]
 80088ec:	4b0d      	ldr	r3, [pc, #52]	; (8008924 <I2C_IsErrorOccurred+0x1bc>)
 80088ee:	400b      	ands	r3, r1
 80088f0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80088f6:	6a3b      	ldr	r3, [r7, #32]
 80088f8:	431a      	orrs	r2, r3
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	2220      	movs	r2, #32
 8008902:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2200      	movs	r2, #0
 800890a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	2200      	movs	r2, #0
 8008912:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8008916:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800891a:	4618      	mov	r0, r3
 800891c:	3728      	adds	r7, #40	; 0x28
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}
 8008922:	bf00      	nop
 8008924:	fe00e800 	.word	0xfe00e800

08008928 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008928:	b480      	push	{r7}
 800892a:	b087      	sub	sp, #28
 800892c:	af00      	add	r7, sp, #0
 800892e:	60f8      	str	r0, [r7, #12]
 8008930:	607b      	str	r3, [r7, #4]
 8008932:	460b      	mov	r3, r1
 8008934:	817b      	strh	r3, [r7, #10]
 8008936:	4613      	mov	r3, r2
 8008938:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800893a:	897b      	ldrh	r3, [r7, #10]
 800893c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008940:	7a7b      	ldrb	r3, [r7, #9]
 8008942:	041b      	lsls	r3, r3, #16
 8008944:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008948:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800894e:	6a3b      	ldr	r3, [r7, #32]
 8008950:	4313      	orrs	r3, r2
 8008952:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008956:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	685a      	ldr	r2, [r3, #4]
 800895e:	6a3b      	ldr	r3, [r7, #32]
 8008960:	0d5b      	lsrs	r3, r3, #21
 8008962:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8008966:	4b08      	ldr	r3, [pc, #32]	; (8008988 <I2C_TransferConfig+0x60>)
 8008968:	430b      	orrs	r3, r1
 800896a:	43db      	mvns	r3, r3
 800896c:	ea02 0103 	and.w	r1, r2, r3
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	697a      	ldr	r2, [r7, #20]
 8008976:	430a      	orrs	r2, r1
 8008978:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800897a:	bf00      	nop
 800897c:	371c      	adds	r7, #28
 800897e:	46bd      	mov	sp, r7
 8008980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008984:	4770      	bx	lr
 8008986:	bf00      	nop
 8008988:	03ff63ff 	.word	0x03ff63ff

0800898c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800898c:	b480      	push	{r7}
 800898e:	b083      	sub	sp, #12
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
 8008994:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800899c:	b2db      	uxtb	r3, r3
 800899e:	2b20      	cmp	r3, #32
 80089a0:	d138      	bne.n	8008a14 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80089a8:	2b01      	cmp	r3, #1
 80089aa:	d101      	bne.n	80089b0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80089ac:	2302      	movs	r3, #2
 80089ae:	e032      	b.n	8008a16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2201      	movs	r2, #1
 80089b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2224      	movs	r2, #36	; 0x24
 80089bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	681a      	ldr	r2, [r3, #0]
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	f022 0201 	bic.w	r2, r2, #1
 80089ce:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	681a      	ldr	r2, [r3, #0]
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80089de:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	6819      	ldr	r1, [r3, #0]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	683a      	ldr	r2, [r7, #0]
 80089ec:	430a      	orrs	r2, r1
 80089ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	681a      	ldr	r2, [r3, #0]
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f042 0201 	orr.w	r2, r2, #1
 80089fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2220      	movs	r2, #32
 8008a04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008a10:	2300      	movs	r3, #0
 8008a12:	e000      	b.n	8008a16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008a14:	2302      	movs	r3, #2
  }
}
 8008a16:	4618      	mov	r0, r3
 8008a18:	370c      	adds	r7, #12
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a20:	4770      	bx	lr

08008a22 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008a22:	b480      	push	{r7}
 8008a24:	b085      	sub	sp, #20
 8008a26:	af00      	add	r7, sp, #0
 8008a28:	6078      	str	r0, [r7, #4]
 8008a2a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008a32:	b2db      	uxtb	r3, r3
 8008a34:	2b20      	cmp	r3, #32
 8008a36:	d139      	bne.n	8008aac <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008a3e:	2b01      	cmp	r3, #1
 8008a40:	d101      	bne.n	8008a46 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008a42:	2302      	movs	r3, #2
 8008a44:	e033      	b.n	8008aae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2201      	movs	r2, #1
 8008a4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2224      	movs	r2, #36	; 0x24
 8008a52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	681a      	ldr	r2, [r3, #0]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f022 0201 	bic.w	r2, r2, #1
 8008a64:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008a74:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	021b      	lsls	r3, r3, #8
 8008a7a:	68fa      	ldr	r2, [r7, #12]
 8008a7c:	4313      	orrs	r3, r2
 8008a7e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	68fa      	ldr	r2, [r7, #12]
 8008a86:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	681a      	ldr	r2, [r3, #0]
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f042 0201 	orr.w	r2, r2, #1
 8008a96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2220      	movs	r2, #32
 8008a9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	e000      	b.n	8008aae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008aac:	2302      	movs	r3, #2
  }
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3714      	adds	r7, #20
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab8:	4770      	bx	lr
	...

08008abc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8008ac2:	af00      	add	r7, sp, #0
 8008ac4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008ac8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008acc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008ace:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008ad2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d102      	bne.n	8008ae2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8008adc:	2301      	movs	r3, #1
 8008ade:	f001 b823 	b.w	8009b28 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008ae2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008ae6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f003 0301 	and.w	r3, r3, #1
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	f000 817d 	beq.w	8008df2 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8008af8:	4bbc      	ldr	r3, [pc, #752]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008afa:	685b      	ldr	r3, [r3, #4]
 8008afc:	f003 030c 	and.w	r3, r3, #12
 8008b00:	2b04      	cmp	r3, #4
 8008b02:	d00c      	beq.n	8008b1e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8008b04:	4bb9      	ldr	r3, [pc, #740]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008b06:	685b      	ldr	r3, [r3, #4]
 8008b08:	f003 030c 	and.w	r3, r3, #12
 8008b0c:	2b08      	cmp	r3, #8
 8008b0e:	d15c      	bne.n	8008bca <HAL_RCC_OscConfig+0x10e>
 8008b10:	4bb6      	ldr	r3, [pc, #728]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008b12:	685b      	ldr	r3, [r3, #4]
 8008b14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008b18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b1c:	d155      	bne.n	8008bca <HAL_RCC_OscConfig+0x10e>
 8008b1e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008b22:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b26:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8008b2a:	fa93 f3a3 	rbit	r3, r3
 8008b2e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8008b32:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008b36:	fab3 f383 	clz	r3, r3
 8008b3a:	b2db      	uxtb	r3, r3
 8008b3c:	095b      	lsrs	r3, r3, #5
 8008b3e:	b2db      	uxtb	r3, r3
 8008b40:	f043 0301 	orr.w	r3, r3, #1
 8008b44:	b2db      	uxtb	r3, r3
 8008b46:	2b01      	cmp	r3, #1
 8008b48:	d102      	bne.n	8008b50 <HAL_RCC_OscConfig+0x94>
 8008b4a:	4ba8      	ldr	r3, [pc, #672]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	e015      	b.n	8008b7c <HAL_RCC_OscConfig+0xc0>
 8008b50:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008b54:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b58:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8008b5c:	fa93 f3a3 	rbit	r3, r3
 8008b60:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8008b64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008b68:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8008b6c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8008b70:	fa93 f3a3 	rbit	r3, r3
 8008b74:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8008b78:	4b9c      	ldr	r3, [pc, #624]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b7c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008b80:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8008b84:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8008b88:	fa92 f2a2 	rbit	r2, r2
 8008b8c:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8008b90:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8008b94:	fab2 f282 	clz	r2, r2
 8008b98:	b2d2      	uxtb	r2, r2
 8008b9a:	f042 0220 	orr.w	r2, r2, #32
 8008b9e:	b2d2      	uxtb	r2, r2
 8008ba0:	f002 021f 	and.w	r2, r2, #31
 8008ba4:	2101      	movs	r1, #1
 8008ba6:	fa01 f202 	lsl.w	r2, r1, r2
 8008baa:	4013      	ands	r3, r2
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	f000 811f 	beq.w	8008df0 <HAL_RCC_OscConfig+0x334>
 8008bb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008bb6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	685b      	ldr	r3, [r3, #4]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	f040 8116 	bne.w	8008df0 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	f000 bfaf 	b.w	8009b28 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008bca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008bce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	685b      	ldr	r3, [r3, #4]
 8008bd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008bda:	d106      	bne.n	8008bea <HAL_RCC_OscConfig+0x12e>
 8008bdc:	4b83      	ldr	r3, [pc, #524]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	4a82      	ldr	r2, [pc, #520]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008be2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008be6:	6013      	str	r3, [r2, #0]
 8008be8:	e036      	b.n	8008c58 <HAL_RCC_OscConfig+0x19c>
 8008bea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008bee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	685b      	ldr	r3, [r3, #4]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d10c      	bne.n	8008c14 <HAL_RCC_OscConfig+0x158>
 8008bfa:	4b7c      	ldr	r3, [pc, #496]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	4a7b      	ldr	r2, [pc, #492]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008c00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c04:	6013      	str	r3, [r2, #0]
 8008c06:	4b79      	ldr	r3, [pc, #484]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	4a78      	ldr	r2, [pc, #480]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008c0c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008c10:	6013      	str	r3, [r2, #0]
 8008c12:	e021      	b.n	8008c58 <HAL_RCC_OscConfig+0x19c>
 8008c14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008c18:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	685b      	ldr	r3, [r3, #4]
 8008c20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008c24:	d10c      	bne.n	8008c40 <HAL_RCC_OscConfig+0x184>
 8008c26:	4b71      	ldr	r3, [pc, #452]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a70      	ldr	r2, [pc, #448]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008c2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008c30:	6013      	str	r3, [r2, #0]
 8008c32:	4b6e      	ldr	r3, [pc, #440]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4a6d      	ldr	r2, [pc, #436]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008c38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008c3c:	6013      	str	r3, [r2, #0]
 8008c3e:	e00b      	b.n	8008c58 <HAL_RCC_OscConfig+0x19c>
 8008c40:	4b6a      	ldr	r3, [pc, #424]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	4a69      	ldr	r2, [pc, #420]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008c46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c4a:	6013      	str	r3, [r2, #0]
 8008c4c:	4b67      	ldr	r3, [pc, #412]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	4a66      	ldr	r2, [pc, #408]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008c52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008c56:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8008c58:	4b64      	ldr	r3, [pc, #400]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c5c:	f023 020f 	bic.w	r2, r3, #15
 8008c60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008c64:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	689b      	ldr	r3, [r3, #8]
 8008c6c:	495f      	ldr	r1, [pc, #380]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008c6e:	4313      	orrs	r3, r2
 8008c70:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008c72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008c76:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	685b      	ldr	r3, [r3, #4]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d059      	beq.n	8008d36 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c82:	f7fd fecd 	bl	8006a20 <HAL_GetTick>
 8008c86:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008c8a:	e00a      	b.n	8008ca2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008c8c:	f7fd fec8 	bl	8006a20 <HAL_GetTick>
 8008c90:	4602      	mov	r2, r0
 8008c92:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8008c96:	1ad3      	subs	r3, r2, r3
 8008c98:	2b64      	cmp	r3, #100	; 0x64
 8008c9a:	d902      	bls.n	8008ca2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8008c9c:	2303      	movs	r3, #3
 8008c9e:	f000 bf43 	b.w	8009b28 <HAL_RCC_OscConfig+0x106c>
 8008ca2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008ca6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008caa:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8008cae:	fa93 f3a3 	rbit	r3, r3
 8008cb2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8008cb6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008cba:	fab3 f383 	clz	r3, r3
 8008cbe:	b2db      	uxtb	r3, r3
 8008cc0:	095b      	lsrs	r3, r3, #5
 8008cc2:	b2db      	uxtb	r3, r3
 8008cc4:	f043 0301 	orr.w	r3, r3, #1
 8008cc8:	b2db      	uxtb	r3, r3
 8008cca:	2b01      	cmp	r3, #1
 8008ccc:	d102      	bne.n	8008cd4 <HAL_RCC_OscConfig+0x218>
 8008cce:	4b47      	ldr	r3, [pc, #284]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	e015      	b.n	8008d00 <HAL_RCC_OscConfig+0x244>
 8008cd4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008cd8:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008cdc:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8008ce0:	fa93 f3a3 	rbit	r3, r3
 8008ce4:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8008ce8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008cec:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8008cf0:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8008cf4:	fa93 f3a3 	rbit	r3, r3
 8008cf8:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8008cfc:	4b3b      	ldr	r3, [pc, #236]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d00:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008d04:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8008d08:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8008d0c:	fa92 f2a2 	rbit	r2, r2
 8008d10:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8008d14:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8008d18:	fab2 f282 	clz	r2, r2
 8008d1c:	b2d2      	uxtb	r2, r2
 8008d1e:	f042 0220 	orr.w	r2, r2, #32
 8008d22:	b2d2      	uxtb	r2, r2
 8008d24:	f002 021f 	and.w	r2, r2, #31
 8008d28:	2101      	movs	r1, #1
 8008d2a:	fa01 f202 	lsl.w	r2, r1, r2
 8008d2e:	4013      	ands	r3, r2
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d0ab      	beq.n	8008c8c <HAL_RCC_OscConfig+0x1d0>
 8008d34:	e05d      	b.n	8008df2 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d36:	f7fd fe73 	bl	8006a20 <HAL_GetTick>
 8008d3a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008d3e:	e00a      	b.n	8008d56 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008d40:	f7fd fe6e 	bl	8006a20 <HAL_GetTick>
 8008d44:	4602      	mov	r2, r0
 8008d46:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8008d4a:	1ad3      	subs	r3, r2, r3
 8008d4c:	2b64      	cmp	r3, #100	; 0x64
 8008d4e:	d902      	bls.n	8008d56 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8008d50:	2303      	movs	r3, #3
 8008d52:	f000 bee9 	b.w	8009b28 <HAL_RCC_OscConfig+0x106c>
 8008d56:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008d5a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d5e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8008d62:	fa93 f3a3 	rbit	r3, r3
 8008d66:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8008d6a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008d6e:	fab3 f383 	clz	r3, r3
 8008d72:	b2db      	uxtb	r3, r3
 8008d74:	095b      	lsrs	r3, r3, #5
 8008d76:	b2db      	uxtb	r3, r3
 8008d78:	f043 0301 	orr.w	r3, r3, #1
 8008d7c:	b2db      	uxtb	r3, r3
 8008d7e:	2b01      	cmp	r3, #1
 8008d80:	d102      	bne.n	8008d88 <HAL_RCC_OscConfig+0x2cc>
 8008d82:	4b1a      	ldr	r3, [pc, #104]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	e015      	b.n	8008db4 <HAL_RCC_OscConfig+0x2f8>
 8008d88:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008d8c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d90:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8008d94:	fa93 f3a3 	rbit	r3, r3
 8008d98:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8008d9c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008da0:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8008da4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8008da8:	fa93 f3a3 	rbit	r3, r3
 8008dac:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8008db0:	4b0e      	ldr	r3, [pc, #56]	; (8008dec <HAL_RCC_OscConfig+0x330>)
 8008db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008db4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008db8:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8008dbc:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8008dc0:	fa92 f2a2 	rbit	r2, r2
 8008dc4:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8008dc8:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8008dcc:	fab2 f282 	clz	r2, r2
 8008dd0:	b2d2      	uxtb	r2, r2
 8008dd2:	f042 0220 	orr.w	r2, r2, #32
 8008dd6:	b2d2      	uxtb	r2, r2
 8008dd8:	f002 021f 	and.w	r2, r2, #31
 8008ddc:	2101      	movs	r1, #1
 8008dde:	fa01 f202 	lsl.w	r2, r1, r2
 8008de2:	4013      	ands	r3, r2
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d1ab      	bne.n	8008d40 <HAL_RCC_OscConfig+0x284>
 8008de8:	e003      	b.n	8008df2 <HAL_RCC_OscConfig+0x336>
 8008dea:	bf00      	nop
 8008dec:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008df0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008df2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008df6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f003 0302 	and.w	r3, r3, #2
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	f000 817d 	beq.w	8009102 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8008e08:	4ba6      	ldr	r3, [pc, #664]	; (80090a4 <HAL_RCC_OscConfig+0x5e8>)
 8008e0a:	685b      	ldr	r3, [r3, #4]
 8008e0c:	f003 030c 	and.w	r3, r3, #12
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d00b      	beq.n	8008e2c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8008e14:	4ba3      	ldr	r3, [pc, #652]	; (80090a4 <HAL_RCC_OscConfig+0x5e8>)
 8008e16:	685b      	ldr	r3, [r3, #4]
 8008e18:	f003 030c 	and.w	r3, r3, #12
 8008e1c:	2b08      	cmp	r3, #8
 8008e1e:	d172      	bne.n	8008f06 <HAL_RCC_OscConfig+0x44a>
 8008e20:	4ba0      	ldr	r3, [pc, #640]	; (80090a4 <HAL_RCC_OscConfig+0x5e8>)
 8008e22:	685b      	ldr	r3, [r3, #4]
 8008e24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d16c      	bne.n	8008f06 <HAL_RCC_OscConfig+0x44a>
 8008e2c:	2302      	movs	r3, #2
 8008e2e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e32:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8008e36:	fa93 f3a3 	rbit	r3, r3
 8008e3a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8008e3e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008e42:	fab3 f383 	clz	r3, r3
 8008e46:	b2db      	uxtb	r3, r3
 8008e48:	095b      	lsrs	r3, r3, #5
 8008e4a:	b2db      	uxtb	r3, r3
 8008e4c:	f043 0301 	orr.w	r3, r3, #1
 8008e50:	b2db      	uxtb	r3, r3
 8008e52:	2b01      	cmp	r3, #1
 8008e54:	d102      	bne.n	8008e5c <HAL_RCC_OscConfig+0x3a0>
 8008e56:	4b93      	ldr	r3, [pc, #588]	; (80090a4 <HAL_RCC_OscConfig+0x5e8>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	e013      	b.n	8008e84 <HAL_RCC_OscConfig+0x3c8>
 8008e5c:	2302      	movs	r3, #2
 8008e5e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e62:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8008e66:	fa93 f3a3 	rbit	r3, r3
 8008e6a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8008e6e:	2302      	movs	r3, #2
 8008e70:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8008e74:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8008e78:	fa93 f3a3 	rbit	r3, r3
 8008e7c:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8008e80:	4b88      	ldr	r3, [pc, #544]	; (80090a4 <HAL_RCC_OscConfig+0x5e8>)
 8008e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e84:	2202      	movs	r2, #2
 8008e86:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8008e8a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8008e8e:	fa92 f2a2 	rbit	r2, r2
 8008e92:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8008e96:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8008e9a:	fab2 f282 	clz	r2, r2
 8008e9e:	b2d2      	uxtb	r2, r2
 8008ea0:	f042 0220 	orr.w	r2, r2, #32
 8008ea4:	b2d2      	uxtb	r2, r2
 8008ea6:	f002 021f 	and.w	r2, r2, #31
 8008eaa:	2101      	movs	r1, #1
 8008eac:	fa01 f202 	lsl.w	r2, r1, r2
 8008eb0:	4013      	ands	r3, r2
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d00a      	beq.n	8008ecc <HAL_RCC_OscConfig+0x410>
 8008eb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008eba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	691b      	ldr	r3, [r3, #16]
 8008ec2:	2b01      	cmp	r3, #1
 8008ec4:	d002      	beq.n	8008ecc <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	f000 be2e 	b.w	8009b28 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008ecc:	4b75      	ldr	r3, [pc, #468]	; (80090a4 <HAL_RCC_OscConfig+0x5e8>)
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008ed4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008ed8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	695b      	ldr	r3, [r3, #20]
 8008ee0:	21f8      	movs	r1, #248	; 0xf8
 8008ee2:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ee6:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8008eea:	fa91 f1a1 	rbit	r1, r1
 8008eee:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8008ef2:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8008ef6:	fab1 f181 	clz	r1, r1
 8008efa:	b2c9      	uxtb	r1, r1
 8008efc:	408b      	lsls	r3, r1
 8008efe:	4969      	ldr	r1, [pc, #420]	; (80090a4 <HAL_RCC_OscConfig+0x5e8>)
 8008f00:	4313      	orrs	r3, r2
 8008f02:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008f04:	e0fd      	b.n	8009102 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008f06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008f0a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	691b      	ldr	r3, [r3, #16]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	f000 8088 	beq.w	8009028 <HAL_RCC_OscConfig+0x56c>
 8008f18:	2301      	movs	r3, #1
 8008f1a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008f1e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8008f22:	fa93 f3a3 	rbit	r3, r3
 8008f26:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8008f2a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008f2e:	fab3 f383 	clz	r3, r3
 8008f32:	b2db      	uxtb	r3, r3
 8008f34:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8008f38:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8008f3c:	009b      	lsls	r3, r3, #2
 8008f3e:	461a      	mov	r2, r3
 8008f40:	2301      	movs	r3, #1
 8008f42:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008f44:	f7fd fd6c 	bl	8006a20 <HAL_GetTick>
 8008f48:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008f4c:	e00a      	b.n	8008f64 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008f4e:	f7fd fd67 	bl	8006a20 <HAL_GetTick>
 8008f52:	4602      	mov	r2, r0
 8008f54:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8008f58:	1ad3      	subs	r3, r2, r3
 8008f5a:	2b02      	cmp	r3, #2
 8008f5c:	d902      	bls.n	8008f64 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8008f5e:	2303      	movs	r3, #3
 8008f60:	f000 bde2 	b.w	8009b28 <HAL_RCC_OscConfig+0x106c>
 8008f64:	2302      	movs	r3, #2
 8008f66:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008f6a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8008f6e:	fa93 f3a3 	rbit	r3, r3
 8008f72:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8008f76:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008f7a:	fab3 f383 	clz	r3, r3
 8008f7e:	b2db      	uxtb	r3, r3
 8008f80:	095b      	lsrs	r3, r3, #5
 8008f82:	b2db      	uxtb	r3, r3
 8008f84:	f043 0301 	orr.w	r3, r3, #1
 8008f88:	b2db      	uxtb	r3, r3
 8008f8a:	2b01      	cmp	r3, #1
 8008f8c:	d102      	bne.n	8008f94 <HAL_RCC_OscConfig+0x4d8>
 8008f8e:	4b45      	ldr	r3, [pc, #276]	; (80090a4 <HAL_RCC_OscConfig+0x5e8>)
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	e013      	b.n	8008fbc <HAL_RCC_OscConfig+0x500>
 8008f94:	2302      	movs	r3, #2
 8008f96:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008f9a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8008f9e:	fa93 f3a3 	rbit	r3, r3
 8008fa2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8008fa6:	2302      	movs	r3, #2
 8008fa8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8008fac:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8008fb0:	fa93 f3a3 	rbit	r3, r3
 8008fb4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8008fb8:	4b3a      	ldr	r3, [pc, #232]	; (80090a4 <HAL_RCC_OscConfig+0x5e8>)
 8008fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fbc:	2202      	movs	r2, #2
 8008fbe:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8008fc2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8008fc6:	fa92 f2a2 	rbit	r2, r2
 8008fca:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8008fce:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8008fd2:	fab2 f282 	clz	r2, r2
 8008fd6:	b2d2      	uxtb	r2, r2
 8008fd8:	f042 0220 	orr.w	r2, r2, #32
 8008fdc:	b2d2      	uxtb	r2, r2
 8008fde:	f002 021f 	and.w	r2, r2, #31
 8008fe2:	2101      	movs	r1, #1
 8008fe4:	fa01 f202 	lsl.w	r2, r1, r2
 8008fe8:	4013      	ands	r3, r2
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d0af      	beq.n	8008f4e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008fee:	4b2d      	ldr	r3, [pc, #180]	; (80090a4 <HAL_RCC_OscConfig+0x5e8>)
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008ff6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8008ffa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	695b      	ldr	r3, [r3, #20]
 8009002:	21f8      	movs	r1, #248	; 0xf8
 8009004:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009008:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800900c:	fa91 f1a1 	rbit	r1, r1
 8009010:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8009014:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8009018:	fab1 f181 	clz	r1, r1
 800901c:	b2c9      	uxtb	r1, r1
 800901e:	408b      	lsls	r3, r1
 8009020:	4920      	ldr	r1, [pc, #128]	; (80090a4 <HAL_RCC_OscConfig+0x5e8>)
 8009022:	4313      	orrs	r3, r2
 8009024:	600b      	str	r3, [r1, #0]
 8009026:	e06c      	b.n	8009102 <HAL_RCC_OscConfig+0x646>
 8009028:	2301      	movs	r3, #1
 800902a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800902e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8009032:	fa93 f3a3 	rbit	r3, r3
 8009036:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800903a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800903e:	fab3 f383 	clz	r3, r3
 8009042:	b2db      	uxtb	r3, r3
 8009044:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8009048:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800904c:	009b      	lsls	r3, r3, #2
 800904e:	461a      	mov	r2, r3
 8009050:	2300      	movs	r3, #0
 8009052:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009054:	f7fd fce4 	bl	8006a20 <HAL_GetTick>
 8009058:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800905c:	e00a      	b.n	8009074 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800905e:	f7fd fcdf 	bl	8006a20 <HAL_GetTick>
 8009062:	4602      	mov	r2, r0
 8009064:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009068:	1ad3      	subs	r3, r2, r3
 800906a:	2b02      	cmp	r3, #2
 800906c:	d902      	bls.n	8009074 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800906e:	2303      	movs	r3, #3
 8009070:	f000 bd5a 	b.w	8009b28 <HAL_RCC_OscConfig+0x106c>
 8009074:	2302      	movs	r3, #2
 8009076:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800907a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800907e:	fa93 f3a3 	rbit	r3, r3
 8009082:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8009086:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800908a:	fab3 f383 	clz	r3, r3
 800908e:	b2db      	uxtb	r3, r3
 8009090:	095b      	lsrs	r3, r3, #5
 8009092:	b2db      	uxtb	r3, r3
 8009094:	f043 0301 	orr.w	r3, r3, #1
 8009098:	b2db      	uxtb	r3, r3
 800909a:	2b01      	cmp	r3, #1
 800909c:	d104      	bne.n	80090a8 <HAL_RCC_OscConfig+0x5ec>
 800909e:	4b01      	ldr	r3, [pc, #4]	; (80090a4 <HAL_RCC_OscConfig+0x5e8>)
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	e015      	b.n	80090d0 <HAL_RCC_OscConfig+0x614>
 80090a4:	40021000 	.word	0x40021000
 80090a8:	2302      	movs	r3, #2
 80090aa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80090ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80090b2:	fa93 f3a3 	rbit	r3, r3
 80090b6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80090ba:	2302      	movs	r3, #2
 80090bc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80090c0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80090c4:	fa93 f3a3 	rbit	r3, r3
 80090c8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80090cc:	4bc8      	ldr	r3, [pc, #800]	; (80093f0 <HAL_RCC_OscConfig+0x934>)
 80090ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090d0:	2202      	movs	r2, #2
 80090d2:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80090d6:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80090da:	fa92 f2a2 	rbit	r2, r2
 80090de:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80090e2:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80090e6:	fab2 f282 	clz	r2, r2
 80090ea:	b2d2      	uxtb	r2, r2
 80090ec:	f042 0220 	orr.w	r2, r2, #32
 80090f0:	b2d2      	uxtb	r2, r2
 80090f2:	f002 021f 	and.w	r2, r2, #31
 80090f6:	2101      	movs	r1, #1
 80090f8:	fa01 f202 	lsl.w	r2, r1, r2
 80090fc:	4013      	ands	r3, r2
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d1ad      	bne.n	800905e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009102:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009106:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f003 0308 	and.w	r3, r3, #8
 8009112:	2b00      	cmp	r3, #0
 8009114:	f000 8110 	beq.w	8009338 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009118:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800911c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	699b      	ldr	r3, [r3, #24]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d079      	beq.n	800921c <HAL_RCC_OscConfig+0x760>
 8009128:	2301      	movs	r3, #1
 800912a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800912e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8009132:	fa93 f3a3 	rbit	r3, r3
 8009136:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800913a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800913e:	fab3 f383 	clz	r3, r3
 8009142:	b2db      	uxtb	r3, r3
 8009144:	461a      	mov	r2, r3
 8009146:	4bab      	ldr	r3, [pc, #684]	; (80093f4 <HAL_RCC_OscConfig+0x938>)
 8009148:	4413      	add	r3, r2
 800914a:	009b      	lsls	r3, r3, #2
 800914c:	461a      	mov	r2, r3
 800914e:	2301      	movs	r3, #1
 8009150:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009152:	f7fd fc65 	bl	8006a20 <HAL_GetTick>
 8009156:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800915a:	e00a      	b.n	8009172 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800915c:	f7fd fc60 	bl	8006a20 <HAL_GetTick>
 8009160:	4602      	mov	r2, r0
 8009162:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009166:	1ad3      	subs	r3, r2, r3
 8009168:	2b02      	cmp	r3, #2
 800916a:	d902      	bls.n	8009172 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 800916c:	2303      	movs	r3, #3
 800916e:	f000 bcdb 	b.w	8009b28 <HAL_RCC_OscConfig+0x106c>
 8009172:	2302      	movs	r3, #2
 8009174:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009178:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800917c:	fa93 f3a3 	rbit	r3, r3
 8009180:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009184:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009188:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800918c:	2202      	movs	r2, #2
 800918e:	601a      	str	r2, [r3, #0]
 8009190:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009194:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	fa93 f2a3 	rbit	r2, r3
 800919e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80091a2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80091a6:	601a      	str	r2, [r3, #0]
 80091a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80091ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80091b0:	2202      	movs	r2, #2
 80091b2:	601a      	str	r2, [r3, #0]
 80091b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80091b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	fa93 f2a3 	rbit	r2, r3
 80091c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80091c6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80091ca:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80091cc:	4b88      	ldr	r3, [pc, #544]	; (80093f0 <HAL_RCC_OscConfig+0x934>)
 80091ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80091d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80091d4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80091d8:	2102      	movs	r1, #2
 80091da:	6019      	str	r1, [r3, #0]
 80091dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80091e0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	fa93 f1a3 	rbit	r1, r3
 80091ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80091ee:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80091f2:	6019      	str	r1, [r3, #0]
  return result;
 80091f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80091f8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	fab3 f383 	clz	r3, r3
 8009202:	b2db      	uxtb	r3, r3
 8009204:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8009208:	b2db      	uxtb	r3, r3
 800920a:	f003 031f 	and.w	r3, r3, #31
 800920e:	2101      	movs	r1, #1
 8009210:	fa01 f303 	lsl.w	r3, r1, r3
 8009214:	4013      	ands	r3, r2
 8009216:	2b00      	cmp	r3, #0
 8009218:	d0a0      	beq.n	800915c <HAL_RCC_OscConfig+0x6a0>
 800921a:	e08d      	b.n	8009338 <HAL_RCC_OscConfig+0x87c>
 800921c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009220:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8009224:	2201      	movs	r2, #1
 8009226:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009228:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800922c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	fa93 f2a3 	rbit	r2, r3
 8009236:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800923a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800923e:	601a      	str	r2, [r3, #0]
  return result;
 8009240:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009244:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8009248:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800924a:	fab3 f383 	clz	r3, r3
 800924e:	b2db      	uxtb	r3, r3
 8009250:	461a      	mov	r2, r3
 8009252:	4b68      	ldr	r3, [pc, #416]	; (80093f4 <HAL_RCC_OscConfig+0x938>)
 8009254:	4413      	add	r3, r2
 8009256:	009b      	lsls	r3, r3, #2
 8009258:	461a      	mov	r2, r3
 800925a:	2300      	movs	r3, #0
 800925c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800925e:	f7fd fbdf 	bl	8006a20 <HAL_GetTick>
 8009262:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009266:	e00a      	b.n	800927e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009268:	f7fd fbda 	bl	8006a20 <HAL_GetTick>
 800926c:	4602      	mov	r2, r0
 800926e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009272:	1ad3      	subs	r3, r2, r3
 8009274:	2b02      	cmp	r3, #2
 8009276:	d902      	bls.n	800927e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8009278:	2303      	movs	r3, #3
 800927a:	f000 bc55 	b.w	8009b28 <HAL_RCC_OscConfig+0x106c>
 800927e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009282:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8009286:	2202      	movs	r2, #2
 8009288:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800928a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800928e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	fa93 f2a3 	rbit	r2, r3
 8009298:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800929c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80092a0:	601a      	str	r2, [r3, #0]
 80092a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80092a6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80092aa:	2202      	movs	r2, #2
 80092ac:	601a      	str	r2, [r3, #0]
 80092ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80092b2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	fa93 f2a3 	rbit	r2, r3
 80092bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80092c0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80092c4:	601a      	str	r2, [r3, #0]
 80092c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80092ca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80092ce:	2202      	movs	r2, #2
 80092d0:	601a      	str	r2, [r3, #0]
 80092d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80092d6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	fa93 f2a3 	rbit	r2, r3
 80092e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80092e4:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80092e8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80092ea:	4b41      	ldr	r3, [pc, #260]	; (80093f0 <HAL_RCC_OscConfig+0x934>)
 80092ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80092ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80092f2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80092f6:	2102      	movs	r1, #2
 80092f8:	6019      	str	r1, [r3, #0]
 80092fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80092fe:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	fa93 f1a3 	rbit	r1, r3
 8009308:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800930c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8009310:	6019      	str	r1, [r3, #0]
  return result;
 8009312:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009316:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	fab3 f383 	clz	r3, r3
 8009320:	b2db      	uxtb	r3, r3
 8009322:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8009326:	b2db      	uxtb	r3, r3
 8009328:	f003 031f 	and.w	r3, r3, #31
 800932c:	2101      	movs	r1, #1
 800932e:	fa01 f303 	lsl.w	r3, r1, r3
 8009332:	4013      	ands	r3, r2
 8009334:	2b00      	cmp	r3, #0
 8009336:	d197      	bne.n	8009268 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009338:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800933c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	f003 0304 	and.w	r3, r3, #4
 8009348:	2b00      	cmp	r3, #0
 800934a:	f000 81a1 	beq.w	8009690 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800934e:	2300      	movs	r3, #0
 8009350:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009354:	4b26      	ldr	r3, [pc, #152]	; (80093f0 <HAL_RCC_OscConfig+0x934>)
 8009356:	69db      	ldr	r3, [r3, #28]
 8009358:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800935c:	2b00      	cmp	r3, #0
 800935e:	d116      	bne.n	800938e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009360:	4b23      	ldr	r3, [pc, #140]	; (80093f0 <HAL_RCC_OscConfig+0x934>)
 8009362:	69db      	ldr	r3, [r3, #28]
 8009364:	4a22      	ldr	r2, [pc, #136]	; (80093f0 <HAL_RCC_OscConfig+0x934>)
 8009366:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800936a:	61d3      	str	r3, [r2, #28]
 800936c:	4b20      	ldr	r3, [pc, #128]	; (80093f0 <HAL_RCC_OscConfig+0x934>)
 800936e:	69db      	ldr	r3, [r3, #28]
 8009370:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8009374:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009378:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800937c:	601a      	str	r2, [r3, #0]
 800937e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009382:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8009386:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8009388:	2301      	movs	r3, #1
 800938a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800938e:	4b1a      	ldr	r3, [pc, #104]	; (80093f8 <HAL_RCC_OscConfig+0x93c>)
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009396:	2b00      	cmp	r3, #0
 8009398:	d11a      	bne.n	80093d0 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800939a:	4b17      	ldr	r3, [pc, #92]	; (80093f8 <HAL_RCC_OscConfig+0x93c>)
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	4a16      	ldr	r2, [pc, #88]	; (80093f8 <HAL_RCC_OscConfig+0x93c>)
 80093a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80093a4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80093a6:	f7fd fb3b 	bl	8006a20 <HAL_GetTick>
 80093aa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80093ae:	e009      	b.n	80093c4 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80093b0:	f7fd fb36 	bl	8006a20 <HAL_GetTick>
 80093b4:	4602      	mov	r2, r0
 80093b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80093ba:	1ad3      	subs	r3, r2, r3
 80093bc:	2b64      	cmp	r3, #100	; 0x64
 80093be:	d901      	bls.n	80093c4 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80093c0:	2303      	movs	r3, #3
 80093c2:	e3b1      	b.n	8009b28 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80093c4:	4b0c      	ldr	r3, [pc, #48]	; (80093f8 <HAL_RCC_OscConfig+0x93c>)
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d0ef      	beq.n	80093b0 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80093d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80093d4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	68db      	ldr	r3, [r3, #12]
 80093dc:	2b01      	cmp	r3, #1
 80093de:	d10d      	bne.n	80093fc <HAL_RCC_OscConfig+0x940>
 80093e0:	4b03      	ldr	r3, [pc, #12]	; (80093f0 <HAL_RCC_OscConfig+0x934>)
 80093e2:	6a1b      	ldr	r3, [r3, #32]
 80093e4:	4a02      	ldr	r2, [pc, #8]	; (80093f0 <HAL_RCC_OscConfig+0x934>)
 80093e6:	f043 0301 	orr.w	r3, r3, #1
 80093ea:	6213      	str	r3, [r2, #32]
 80093ec:	e03c      	b.n	8009468 <HAL_RCC_OscConfig+0x9ac>
 80093ee:	bf00      	nop
 80093f0:	40021000 	.word	0x40021000
 80093f4:	10908120 	.word	0x10908120
 80093f8:	40007000 	.word	0x40007000
 80093fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009400:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	68db      	ldr	r3, [r3, #12]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d10c      	bne.n	8009426 <HAL_RCC_OscConfig+0x96a>
 800940c:	4bc1      	ldr	r3, [pc, #772]	; (8009714 <HAL_RCC_OscConfig+0xc58>)
 800940e:	6a1b      	ldr	r3, [r3, #32]
 8009410:	4ac0      	ldr	r2, [pc, #768]	; (8009714 <HAL_RCC_OscConfig+0xc58>)
 8009412:	f023 0301 	bic.w	r3, r3, #1
 8009416:	6213      	str	r3, [r2, #32]
 8009418:	4bbe      	ldr	r3, [pc, #760]	; (8009714 <HAL_RCC_OscConfig+0xc58>)
 800941a:	6a1b      	ldr	r3, [r3, #32]
 800941c:	4abd      	ldr	r2, [pc, #756]	; (8009714 <HAL_RCC_OscConfig+0xc58>)
 800941e:	f023 0304 	bic.w	r3, r3, #4
 8009422:	6213      	str	r3, [r2, #32]
 8009424:	e020      	b.n	8009468 <HAL_RCC_OscConfig+0x9ac>
 8009426:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800942a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	68db      	ldr	r3, [r3, #12]
 8009432:	2b05      	cmp	r3, #5
 8009434:	d10c      	bne.n	8009450 <HAL_RCC_OscConfig+0x994>
 8009436:	4bb7      	ldr	r3, [pc, #732]	; (8009714 <HAL_RCC_OscConfig+0xc58>)
 8009438:	6a1b      	ldr	r3, [r3, #32]
 800943a:	4ab6      	ldr	r2, [pc, #728]	; (8009714 <HAL_RCC_OscConfig+0xc58>)
 800943c:	f043 0304 	orr.w	r3, r3, #4
 8009440:	6213      	str	r3, [r2, #32]
 8009442:	4bb4      	ldr	r3, [pc, #720]	; (8009714 <HAL_RCC_OscConfig+0xc58>)
 8009444:	6a1b      	ldr	r3, [r3, #32]
 8009446:	4ab3      	ldr	r2, [pc, #716]	; (8009714 <HAL_RCC_OscConfig+0xc58>)
 8009448:	f043 0301 	orr.w	r3, r3, #1
 800944c:	6213      	str	r3, [r2, #32]
 800944e:	e00b      	b.n	8009468 <HAL_RCC_OscConfig+0x9ac>
 8009450:	4bb0      	ldr	r3, [pc, #704]	; (8009714 <HAL_RCC_OscConfig+0xc58>)
 8009452:	6a1b      	ldr	r3, [r3, #32]
 8009454:	4aaf      	ldr	r2, [pc, #700]	; (8009714 <HAL_RCC_OscConfig+0xc58>)
 8009456:	f023 0301 	bic.w	r3, r3, #1
 800945a:	6213      	str	r3, [r2, #32]
 800945c:	4bad      	ldr	r3, [pc, #692]	; (8009714 <HAL_RCC_OscConfig+0xc58>)
 800945e:	6a1b      	ldr	r3, [r3, #32]
 8009460:	4aac      	ldr	r2, [pc, #688]	; (8009714 <HAL_RCC_OscConfig+0xc58>)
 8009462:	f023 0304 	bic.w	r3, r3, #4
 8009466:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009468:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800946c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	68db      	ldr	r3, [r3, #12]
 8009474:	2b00      	cmp	r3, #0
 8009476:	f000 8081 	beq.w	800957c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800947a:	f7fd fad1 	bl	8006a20 <HAL_GetTick>
 800947e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009482:	e00b      	b.n	800949c <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009484:	f7fd facc 	bl	8006a20 <HAL_GetTick>
 8009488:	4602      	mov	r2, r0
 800948a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800948e:	1ad3      	subs	r3, r2, r3
 8009490:	f241 3288 	movw	r2, #5000	; 0x1388
 8009494:	4293      	cmp	r3, r2
 8009496:	d901      	bls.n	800949c <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8009498:	2303      	movs	r3, #3
 800949a:	e345      	b.n	8009b28 <HAL_RCC_OscConfig+0x106c>
 800949c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80094a0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80094a4:	2202      	movs	r2, #2
 80094a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80094a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80094ac:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	fa93 f2a3 	rbit	r2, r3
 80094b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80094ba:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80094be:	601a      	str	r2, [r3, #0]
 80094c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80094c4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80094c8:	2202      	movs	r2, #2
 80094ca:	601a      	str	r2, [r3, #0]
 80094cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80094d0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	fa93 f2a3 	rbit	r2, r3
 80094da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80094de:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80094e2:	601a      	str	r2, [r3, #0]
  return result;
 80094e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80094e8:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80094ec:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80094ee:	fab3 f383 	clz	r3, r3
 80094f2:	b2db      	uxtb	r3, r3
 80094f4:	095b      	lsrs	r3, r3, #5
 80094f6:	b2db      	uxtb	r3, r3
 80094f8:	f043 0302 	orr.w	r3, r3, #2
 80094fc:	b2db      	uxtb	r3, r3
 80094fe:	2b02      	cmp	r3, #2
 8009500:	d102      	bne.n	8009508 <HAL_RCC_OscConfig+0xa4c>
 8009502:	4b84      	ldr	r3, [pc, #528]	; (8009714 <HAL_RCC_OscConfig+0xc58>)
 8009504:	6a1b      	ldr	r3, [r3, #32]
 8009506:	e013      	b.n	8009530 <HAL_RCC_OscConfig+0xa74>
 8009508:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800950c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8009510:	2202      	movs	r2, #2
 8009512:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009514:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009518:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	fa93 f2a3 	rbit	r2, r3
 8009522:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009526:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800952a:	601a      	str	r2, [r3, #0]
 800952c:	4b79      	ldr	r3, [pc, #484]	; (8009714 <HAL_RCC_OscConfig+0xc58>)
 800952e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009530:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009534:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8009538:	2102      	movs	r1, #2
 800953a:	6011      	str	r1, [r2, #0]
 800953c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009540:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8009544:	6812      	ldr	r2, [r2, #0]
 8009546:	fa92 f1a2 	rbit	r1, r2
 800954a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800954e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8009552:	6011      	str	r1, [r2, #0]
  return result;
 8009554:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009558:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800955c:	6812      	ldr	r2, [r2, #0]
 800955e:	fab2 f282 	clz	r2, r2
 8009562:	b2d2      	uxtb	r2, r2
 8009564:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009568:	b2d2      	uxtb	r2, r2
 800956a:	f002 021f 	and.w	r2, r2, #31
 800956e:	2101      	movs	r1, #1
 8009570:	fa01 f202 	lsl.w	r2, r1, r2
 8009574:	4013      	ands	r3, r2
 8009576:	2b00      	cmp	r3, #0
 8009578:	d084      	beq.n	8009484 <HAL_RCC_OscConfig+0x9c8>
 800957a:	e07f      	b.n	800967c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800957c:	f7fd fa50 	bl	8006a20 <HAL_GetTick>
 8009580:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009584:	e00b      	b.n	800959e <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009586:	f7fd fa4b 	bl	8006a20 <HAL_GetTick>
 800958a:	4602      	mov	r2, r0
 800958c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009590:	1ad3      	subs	r3, r2, r3
 8009592:	f241 3288 	movw	r2, #5000	; 0x1388
 8009596:	4293      	cmp	r3, r2
 8009598:	d901      	bls.n	800959e <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800959a:	2303      	movs	r3, #3
 800959c:	e2c4      	b.n	8009b28 <HAL_RCC_OscConfig+0x106c>
 800959e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80095a2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80095a6:	2202      	movs	r2, #2
 80095a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80095aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80095ae:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	fa93 f2a3 	rbit	r2, r3
 80095b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80095bc:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80095c0:	601a      	str	r2, [r3, #0]
 80095c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80095c6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80095ca:	2202      	movs	r2, #2
 80095cc:	601a      	str	r2, [r3, #0]
 80095ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80095d2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	fa93 f2a3 	rbit	r2, r3
 80095dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80095e0:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80095e4:	601a      	str	r2, [r3, #0]
  return result;
 80095e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80095ea:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80095ee:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80095f0:	fab3 f383 	clz	r3, r3
 80095f4:	b2db      	uxtb	r3, r3
 80095f6:	095b      	lsrs	r3, r3, #5
 80095f8:	b2db      	uxtb	r3, r3
 80095fa:	f043 0302 	orr.w	r3, r3, #2
 80095fe:	b2db      	uxtb	r3, r3
 8009600:	2b02      	cmp	r3, #2
 8009602:	d102      	bne.n	800960a <HAL_RCC_OscConfig+0xb4e>
 8009604:	4b43      	ldr	r3, [pc, #268]	; (8009714 <HAL_RCC_OscConfig+0xc58>)
 8009606:	6a1b      	ldr	r3, [r3, #32]
 8009608:	e013      	b.n	8009632 <HAL_RCC_OscConfig+0xb76>
 800960a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800960e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8009612:	2202      	movs	r2, #2
 8009614:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009616:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800961a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	fa93 f2a3 	rbit	r2, r3
 8009624:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009628:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 800962c:	601a      	str	r2, [r3, #0]
 800962e:	4b39      	ldr	r3, [pc, #228]	; (8009714 <HAL_RCC_OscConfig+0xc58>)
 8009630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009632:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009636:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800963a:	2102      	movs	r1, #2
 800963c:	6011      	str	r1, [r2, #0]
 800963e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009642:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8009646:	6812      	ldr	r2, [r2, #0]
 8009648:	fa92 f1a2 	rbit	r1, r2
 800964c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009650:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8009654:	6011      	str	r1, [r2, #0]
  return result;
 8009656:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800965a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800965e:	6812      	ldr	r2, [r2, #0]
 8009660:	fab2 f282 	clz	r2, r2
 8009664:	b2d2      	uxtb	r2, r2
 8009666:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800966a:	b2d2      	uxtb	r2, r2
 800966c:	f002 021f 	and.w	r2, r2, #31
 8009670:	2101      	movs	r1, #1
 8009672:	fa01 f202 	lsl.w	r2, r1, r2
 8009676:	4013      	ands	r3, r2
 8009678:	2b00      	cmp	r3, #0
 800967a:	d184      	bne.n	8009586 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800967c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8009680:	2b01      	cmp	r3, #1
 8009682:	d105      	bne.n	8009690 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009684:	4b23      	ldr	r3, [pc, #140]	; (8009714 <HAL_RCC_OscConfig+0xc58>)
 8009686:	69db      	ldr	r3, [r3, #28]
 8009688:	4a22      	ldr	r2, [pc, #136]	; (8009714 <HAL_RCC_OscConfig+0xc58>)
 800968a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800968e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009690:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009694:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	69db      	ldr	r3, [r3, #28]
 800969c:	2b00      	cmp	r3, #0
 800969e:	f000 8242 	beq.w	8009b26 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80096a2:	4b1c      	ldr	r3, [pc, #112]	; (8009714 <HAL_RCC_OscConfig+0xc58>)
 80096a4:	685b      	ldr	r3, [r3, #4]
 80096a6:	f003 030c 	and.w	r3, r3, #12
 80096aa:	2b08      	cmp	r3, #8
 80096ac:	f000 8213 	beq.w	8009ad6 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80096b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80096b4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	69db      	ldr	r3, [r3, #28]
 80096bc:	2b02      	cmp	r3, #2
 80096be:	f040 8162 	bne.w	8009986 <HAL_RCC_OscConfig+0xeca>
 80096c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80096c6:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80096ca:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80096ce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80096d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80096d4:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	fa93 f2a3 	rbit	r2, r3
 80096de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80096e2:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80096e6:	601a      	str	r2, [r3, #0]
  return result;
 80096e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80096ec:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80096f0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80096f2:	fab3 f383 	clz	r3, r3
 80096f6:	b2db      	uxtb	r3, r3
 80096f8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80096fc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8009700:	009b      	lsls	r3, r3, #2
 8009702:	461a      	mov	r2, r3
 8009704:	2300      	movs	r3, #0
 8009706:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009708:	f7fd f98a 	bl	8006a20 <HAL_GetTick>
 800970c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009710:	e00c      	b.n	800972c <HAL_RCC_OscConfig+0xc70>
 8009712:	bf00      	nop
 8009714:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009718:	f7fd f982 	bl	8006a20 <HAL_GetTick>
 800971c:	4602      	mov	r2, r0
 800971e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009722:	1ad3      	subs	r3, r2, r3
 8009724:	2b02      	cmp	r3, #2
 8009726:	d901      	bls.n	800972c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8009728:	2303      	movs	r3, #3
 800972a:	e1fd      	b.n	8009b28 <HAL_RCC_OscConfig+0x106c>
 800972c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009730:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8009734:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009738:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800973a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800973e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	fa93 f2a3 	rbit	r2, r3
 8009748:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800974c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8009750:	601a      	str	r2, [r3, #0]
  return result;
 8009752:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009756:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800975a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800975c:	fab3 f383 	clz	r3, r3
 8009760:	b2db      	uxtb	r3, r3
 8009762:	095b      	lsrs	r3, r3, #5
 8009764:	b2db      	uxtb	r3, r3
 8009766:	f043 0301 	orr.w	r3, r3, #1
 800976a:	b2db      	uxtb	r3, r3
 800976c:	2b01      	cmp	r3, #1
 800976e:	d102      	bne.n	8009776 <HAL_RCC_OscConfig+0xcba>
 8009770:	4bb0      	ldr	r3, [pc, #704]	; (8009a34 <HAL_RCC_OscConfig+0xf78>)
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	e027      	b.n	80097c6 <HAL_RCC_OscConfig+0xd0a>
 8009776:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800977a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800977e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009782:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009784:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009788:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	fa93 f2a3 	rbit	r2, r3
 8009792:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009796:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800979a:	601a      	str	r2, [r3, #0]
 800979c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80097a0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80097a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80097a8:	601a      	str	r2, [r3, #0]
 80097aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80097ae:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	fa93 f2a3 	rbit	r2, r3
 80097b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80097bc:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80097c0:	601a      	str	r2, [r3, #0]
 80097c2:	4b9c      	ldr	r3, [pc, #624]	; (8009a34 <HAL_RCC_OscConfig+0xf78>)
 80097c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80097ca:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80097ce:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80097d2:	6011      	str	r1, [r2, #0]
 80097d4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80097d8:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80097dc:	6812      	ldr	r2, [r2, #0]
 80097de:	fa92 f1a2 	rbit	r1, r2
 80097e2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80097e6:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80097ea:	6011      	str	r1, [r2, #0]
  return result;
 80097ec:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80097f0:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80097f4:	6812      	ldr	r2, [r2, #0]
 80097f6:	fab2 f282 	clz	r2, r2
 80097fa:	b2d2      	uxtb	r2, r2
 80097fc:	f042 0220 	orr.w	r2, r2, #32
 8009800:	b2d2      	uxtb	r2, r2
 8009802:	f002 021f 	and.w	r2, r2, #31
 8009806:	2101      	movs	r1, #1
 8009808:	fa01 f202 	lsl.w	r2, r1, r2
 800980c:	4013      	ands	r3, r2
 800980e:	2b00      	cmp	r3, #0
 8009810:	d182      	bne.n	8009718 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009812:	4b88      	ldr	r3, [pc, #544]	; (8009a34 <HAL_RCC_OscConfig+0xf78>)
 8009814:	685b      	ldr	r3, [r3, #4]
 8009816:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800981a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800981e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8009826:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800982a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	6a1b      	ldr	r3, [r3, #32]
 8009832:	430b      	orrs	r3, r1
 8009834:	497f      	ldr	r1, [pc, #508]	; (8009a34 <HAL_RCC_OscConfig+0xf78>)
 8009836:	4313      	orrs	r3, r2
 8009838:	604b      	str	r3, [r1, #4]
 800983a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800983e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8009842:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009846:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009848:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800984c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	fa93 f2a3 	rbit	r2, r3
 8009856:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800985a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800985e:	601a      	str	r2, [r3, #0]
  return result;
 8009860:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009864:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8009868:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800986a:	fab3 f383 	clz	r3, r3
 800986e:	b2db      	uxtb	r3, r3
 8009870:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8009874:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8009878:	009b      	lsls	r3, r3, #2
 800987a:	461a      	mov	r2, r3
 800987c:	2301      	movs	r3, #1
 800987e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009880:	f7fd f8ce 	bl	8006a20 <HAL_GetTick>
 8009884:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009888:	e009      	b.n	800989e <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800988a:	f7fd f8c9 	bl	8006a20 <HAL_GetTick>
 800988e:	4602      	mov	r2, r0
 8009890:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8009894:	1ad3      	subs	r3, r2, r3
 8009896:	2b02      	cmp	r3, #2
 8009898:	d901      	bls.n	800989e <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800989a:	2303      	movs	r3, #3
 800989c:	e144      	b.n	8009b28 <HAL_RCC_OscConfig+0x106c>
 800989e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80098a2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80098a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80098aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80098ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80098b0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	fa93 f2a3 	rbit	r2, r3
 80098ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80098be:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80098c2:	601a      	str	r2, [r3, #0]
  return result;
 80098c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80098c8:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80098cc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80098ce:	fab3 f383 	clz	r3, r3
 80098d2:	b2db      	uxtb	r3, r3
 80098d4:	095b      	lsrs	r3, r3, #5
 80098d6:	b2db      	uxtb	r3, r3
 80098d8:	f043 0301 	orr.w	r3, r3, #1
 80098dc:	b2db      	uxtb	r3, r3
 80098de:	2b01      	cmp	r3, #1
 80098e0:	d102      	bne.n	80098e8 <HAL_RCC_OscConfig+0xe2c>
 80098e2:	4b54      	ldr	r3, [pc, #336]	; (8009a34 <HAL_RCC_OscConfig+0xf78>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	e027      	b.n	8009938 <HAL_RCC_OscConfig+0xe7c>
 80098e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80098ec:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80098f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80098f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80098f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80098fa:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	fa93 f2a3 	rbit	r2, r3
 8009904:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009908:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800990c:	601a      	str	r2, [r3, #0]
 800990e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009912:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8009916:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800991a:	601a      	str	r2, [r3, #0]
 800991c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009920:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	fa93 f2a3 	rbit	r2, r3
 800992a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800992e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8009932:	601a      	str	r2, [r3, #0]
 8009934:	4b3f      	ldr	r3, [pc, #252]	; (8009a34 <HAL_RCC_OscConfig+0xf78>)
 8009936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009938:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800993c:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8009940:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8009944:	6011      	str	r1, [r2, #0]
 8009946:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800994a:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800994e:	6812      	ldr	r2, [r2, #0]
 8009950:	fa92 f1a2 	rbit	r1, r2
 8009954:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009958:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800995c:	6011      	str	r1, [r2, #0]
  return result;
 800995e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009962:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8009966:	6812      	ldr	r2, [r2, #0]
 8009968:	fab2 f282 	clz	r2, r2
 800996c:	b2d2      	uxtb	r2, r2
 800996e:	f042 0220 	orr.w	r2, r2, #32
 8009972:	b2d2      	uxtb	r2, r2
 8009974:	f002 021f 	and.w	r2, r2, #31
 8009978:	2101      	movs	r1, #1
 800997a:	fa01 f202 	lsl.w	r2, r1, r2
 800997e:	4013      	ands	r3, r2
 8009980:	2b00      	cmp	r3, #0
 8009982:	d082      	beq.n	800988a <HAL_RCC_OscConfig+0xdce>
 8009984:	e0cf      	b.n	8009b26 <HAL_RCC_OscConfig+0x106a>
 8009986:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800998a:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800998e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009992:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009994:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009998:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	fa93 f2a3 	rbit	r2, r3
 80099a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80099a6:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80099aa:	601a      	str	r2, [r3, #0]
  return result;
 80099ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80099b0:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80099b4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80099b6:	fab3 f383 	clz	r3, r3
 80099ba:	b2db      	uxtb	r3, r3
 80099bc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80099c0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80099c4:	009b      	lsls	r3, r3, #2
 80099c6:	461a      	mov	r2, r3
 80099c8:	2300      	movs	r3, #0
 80099ca:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80099cc:	f7fd f828 	bl	8006a20 <HAL_GetTick>
 80099d0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80099d4:	e009      	b.n	80099ea <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80099d6:	f7fd f823 	bl	8006a20 <HAL_GetTick>
 80099da:	4602      	mov	r2, r0
 80099dc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80099e0:	1ad3      	subs	r3, r2, r3
 80099e2:	2b02      	cmp	r3, #2
 80099e4:	d901      	bls.n	80099ea <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80099e6:	2303      	movs	r3, #3
 80099e8:	e09e      	b.n	8009b28 <HAL_RCC_OscConfig+0x106c>
 80099ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80099ee:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80099f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80099f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80099f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80099fc:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	fa93 f2a3 	rbit	r2, r3
 8009a06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009a0a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8009a0e:	601a      	str	r2, [r3, #0]
  return result;
 8009a10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009a14:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8009a18:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009a1a:	fab3 f383 	clz	r3, r3
 8009a1e:	b2db      	uxtb	r3, r3
 8009a20:	095b      	lsrs	r3, r3, #5
 8009a22:	b2db      	uxtb	r3, r3
 8009a24:	f043 0301 	orr.w	r3, r3, #1
 8009a28:	b2db      	uxtb	r3, r3
 8009a2a:	2b01      	cmp	r3, #1
 8009a2c:	d104      	bne.n	8009a38 <HAL_RCC_OscConfig+0xf7c>
 8009a2e:	4b01      	ldr	r3, [pc, #4]	; (8009a34 <HAL_RCC_OscConfig+0xf78>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	e029      	b.n	8009a88 <HAL_RCC_OscConfig+0xfcc>
 8009a34:	40021000 	.word	0x40021000
 8009a38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009a3c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8009a40:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009a44:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009a4a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	fa93 f2a3 	rbit	r2, r3
 8009a54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009a58:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8009a5c:	601a      	str	r2, [r3, #0]
 8009a5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009a62:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8009a66:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009a6a:	601a      	str	r2, [r3, #0]
 8009a6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009a70:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	fa93 f2a3 	rbit	r2, r3
 8009a7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009a7e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8009a82:	601a      	str	r2, [r3, #0]
 8009a84:	4b2b      	ldr	r3, [pc, #172]	; (8009b34 <HAL_RCC_OscConfig+0x1078>)
 8009a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a88:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009a8c:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8009a90:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8009a94:	6011      	str	r1, [r2, #0]
 8009a96:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009a9a:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8009a9e:	6812      	ldr	r2, [r2, #0]
 8009aa0:	fa92 f1a2 	rbit	r1, r2
 8009aa4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009aa8:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8009aac:	6011      	str	r1, [r2, #0]
  return result;
 8009aae:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8009ab2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8009ab6:	6812      	ldr	r2, [r2, #0]
 8009ab8:	fab2 f282 	clz	r2, r2
 8009abc:	b2d2      	uxtb	r2, r2
 8009abe:	f042 0220 	orr.w	r2, r2, #32
 8009ac2:	b2d2      	uxtb	r2, r2
 8009ac4:	f002 021f 	and.w	r2, r2, #31
 8009ac8:	2101      	movs	r1, #1
 8009aca:	fa01 f202 	lsl.w	r2, r1, r2
 8009ace:	4013      	ands	r3, r2
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d180      	bne.n	80099d6 <HAL_RCC_OscConfig+0xf1a>
 8009ad4:	e027      	b.n	8009b26 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009ad6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009ada:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	69db      	ldr	r3, [r3, #28]
 8009ae2:	2b01      	cmp	r3, #1
 8009ae4:	d101      	bne.n	8009aea <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8009ae6:	2301      	movs	r3, #1
 8009ae8:	e01e      	b.n	8009b28 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8009aea:	4b12      	ldr	r3, [pc, #72]	; (8009b34 <HAL_RCC_OscConfig+0x1078>)
 8009aec:	685b      	ldr	r3, [r3, #4]
 8009aee:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8009af2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8009af6:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8009afa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009afe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	6a1b      	ldr	r3, [r3, #32]
 8009b06:	429a      	cmp	r2, r3
 8009b08:	d10b      	bne.n	8009b22 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8009b0a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8009b0e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8009b12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8009b16:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8009b1e:	429a      	cmp	r2, r3
 8009b20:	d001      	beq.n	8009b26 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8009b22:	2301      	movs	r3, #1
 8009b24:	e000      	b.n	8009b28 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8009b26:	2300      	movs	r3, #0
}
 8009b28:	4618      	mov	r0, r3
 8009b2a:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	bd80      	pop	{r7, pc}
 8009b32:	bf00      	nop
 8009b34:	40021000 	.word	0x40021000

08009b38 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b09e      	sub	sp, #120	; 0x78
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
 8009b40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8009b42:	2300      	movs	r3, #0
 8009b44:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d101      	bne.n	8009b50 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009b4c:	2301      	movs	r3, #1
 8009b4e:	e162      	b.n	8009e16 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009b50:	4b90      	ldr	r3, [pc, #576]	; (8009d94 <HAL_RCC_ClockConfig+0x25c>)
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	f003 0307 	and.w	r3, r3, #7
 8009b58:	683a      	ldr	r2, [r7, #0]
 8009b5a:	429a      	cmp	r2, r3
 8009b5c:	d910      	bls.n	8009b80 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009b5e:	4b8d      	ldr	r3, [pc, #564]	; (8009d94 <HAL_RCC_ClockConfig+0x25c>)
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	f023 0207 	bic.w	r2, r3, #7
 8009b66:	498b      	ldr	r1, [pc, #556]	; (8009d94 <HAL_RCC_ClockConfig+0x25c>)
 8009b68:	683b      	ldr	r3, [r7, #0]
 8009b6a:	4313      	orrs	r3, r2
 8009b6c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009b6e:	4b89      	ldr	r3, [pc, #548]	; (8009d94 <HAL_RCC_ClockConfig+0x25c>)
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f003 0307 	and.w	r3, r3, #7
 8009b76:	683a      	ldr	r2, [r7, #0]
 8009b78:	429a      	cmp	r2, r3
 8009b7a:	d001      	beq.n	8009b80 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	e14a      	b.n	8009e16 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	f003 0302 	and.w	r3, r3, #2
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d008      	beq.n	8009b9e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009b8c:	4b82      	ldr	r3, [pc, #520]	; (8009d98 <HAL_RCC_ClockConfig+0x260>)
 8009b8e:	685b      	ldr	r3, [r3, #4]
 8009b90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	689b      	ldr	r3, [r3, #8]
 8009b98:	497f      	ldr	r1, [pc, #508]	; (8009d98 <HAL_RCC_ClockConfig+0x260>)
 8009b9a:	4313      	orrs	r3, r2
 8009b9c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	f003 0301 	and.w	r3, r3, #1
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	f000 80dc 	beq.w	8009d64 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	685b      	ldr	r3, [r3, #4]
 8009bb0:	2b01      	cmp	r3, #1
 8009bb2:	d13c      	bne.n	8009c2e <HAL_RCC_ClockConfig+0xf6>
 8009bb4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009bb8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009bba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009bbc:	fa93 f3a3 	rbit	r3, r3
 8009bc0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8009bc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009bc4:	fab3 f383 	clz	r3, r3
 8009bc8:	b2db      	uxtb	r3, r3
 8009bca:	095b      	lsrs	r3, r3, #5
 8009bcc:	b2db      	uxtb	r3, r3
 8009bce:	f043 0301 	orr.w	r3, r3, #1
 8009bd2:	b2db      	uxtb	r3, r3
 8009bd4:	2b01      	cmp	r3, #1
 8009bd6:	d102      	bne.n	8009bde <HAL_RCC_ClockConfig+0xa6>
 8009bd8:	4b6f      	ldr	r3, [pc, #444]	; (8009d98 <HAL_RCC_ClockConfig+0x260>)
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	e00f      	b.n	8009bfe <HAL_RCC_ClockConfig+0xc6>
 8009bde:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009be2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009be4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009be6:	fa93 f3a3 	rbit	r3, r3
 8009bea:	667b      	str	r3, [r7, #100]	; 0x64
 8009bec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009bf0:	663b      	str	r3, [r7, #96]	; 0x60
 8009bf2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009bf4:	fa93 f3a3 	rbit	r3, r3
 8009bf8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009bfa:	4b67      	ldr	r3, [pc, #412]	; (8009d98 <HAL_RCC_ClockConfig+0x260>)
 8009bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bfe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8009c02:	65ba      	str	r2, [r7, #88]	; 0x58
 8009c04:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009c06:	fa92 f2a2 	rbit	r2, r2
 8009c0a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8009c0c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009c0e:	fab2 f282 	clz	r2, r2
 8009c12:	b2d2      	uxtb	r2, r2
 8009c14:	f042 0220 	orr.w	r2, r2, #32
 8009c18:	b2d2      	uxtb	r2, r2
 8009c1a:	f002 021f 	and.w	r2, r2, #31
 8009c1e:	2101      	movs	r1, #1
 8009c20:	fa01 f202 	lsl.w	r2, r1, r2
 8009c24:	4013      	ands	r3, r2
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d17b      	bne.n	8009d22 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8009c2a:	2301      	movs	r3, #1
 8009c2c:	e0f3      	b.n	8009e16 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	685b      	ldr	r3, [r3, #4]
 8009c32:	2b02      	cmp	r3, #2
 8009c34:	d13c      	bne.n	8009cb0 <HAL_RCC_ClockConfig+0x178>
 8009c36:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009c3a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009c3e:	fa93 f3a3 	rbit	r3, r3
 8009c42:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8009c44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009c46:	fab3 f383 	clz	r3, r3
 8009c4a:	b2db      	uxtb	r3, r3
 8009c4c:	095b      	lsrs	r3, r3, #5
 8009c4e:	b2db      	uxtb	r3, r3
 8009c50:	f043 0301 	orr.w	r3, r3, #1
 8009c54:	b2db      	uxtb	r3, r3
 8009c56:	2b01      	cmp	r3, #1
 8009c58:	d102      	bne.n	8009c60 <HAL_RCC_ClockConfig+0x128>
 8009c5a:	4b4f      	ldr	r3, [pc, #316]	; (8009d98 <HAL_RCC_ClockConfig+0x260>)
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	e00f      	b.n	8009c80 <HAL_RCC_ClockConfig+0x148>
 8009c60:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009c64:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c68:	fa93 f3a3 	rbit	r3, r3
 8009c6c:	647b      	str	r3, [r7, #68]	; 0x44
 8009c6e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009c72:	643b      	str	r3, [r7, #64]	; 0x40
 8009c74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c76:	fa93 f3a3 	rbit	r3, r3
 8009c7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009c7c:	4b46      	ldr	r3, [pc, #280]	; (8009d98 <HAL_RCC_ClockConfig+0x260>)
 8009c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c80:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009c84:	63ba      	str	r2, [r7, #56]	; 0x38
 8009c86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c88:	fa92 f2a2 	rbit	r2, r2
 8009c8c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8009c8e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009c90:	fab2 f282 	clz	r2, r2
 8009c94:	b2d2      	uxtb	r2, r2
 8009c96:	f042 0220 	orr.w	r2, r2, #32
 8009c9a:	b2d2      	uxtb	r2, r2
 8009c9c:	f002 021f 	and.w	r2, r2, #31
 8009ca0:	2101      	movs	r1, #1
 8009ca2:	fa01 f202 	lsl.w	r2, r1, r2
 8009ca6:	4013      	ands	r3, r2
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d13a      	bne.n	8009d22 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8009cac:	2301      	movs	r3, #1
 8009cae:	e0b2      	b.n	8009e16 <HAL_RCC_ClockConfig+0x2de>
 8009cb0:	2302      	movs	r3, #2
 8009cb2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cb6:	fa93 f3a3 	rbit	r3, r3
 8009cba:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8009cbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009cbe:	fab3 f383 	clz	r3, r3
 8009cc2:	b2db      	uxtb	r3, r3
 8009cc4:	095b      	lsrs	r3, r3, #5
 8009cc6:	b2db      	uxtb	r3, r3
 8009cc8:	f043 0301 	orr.w	r3, r3, #1
 8009ccc:	b2db      	uxtb	r3, r3
 8009cce:	2b01      	cmp	r3, #1
 8009cd0:	d102      	bne.n	8009cd8 <HAL_RCC_ClockConfig+0x1a0>
 8009cd2:	4b31      	ldr	r3, [pc, #196]	; (8009d98 <HAL_RCC_ClockConfig+0x260>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	e00d      	b.n	8009cf4 <HAL_RCC_ClockConfig+0x1bc>
 8009cd8:	2302      	movs	r3, #2
 8009cda:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cde:	fa93 f3a3 	rbit	r3, r3
 8009ce2:	627b      	str	r3, [r7, #36]	; 0x24
 8009ce4:	2302      	movs	r3, #2
 8009ce6:	623b      	str	r3, [r7, #32]
 8009ce8:	6a3b      	ldr	r3, [r7, #32]
 8009cea:	fa93 f3a3 	rbit	r3, r3
 8009cee:	61fb      	str	r3, [r7, #28]
 8009cf0:	4b29      	ldr	r3, [pc, #164]	; (8009d98 <HAL_RCC_ClockConfig+0x260>)
 8009cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cf4:	2202      	movs	r2, #2
 8009cf6:	61ba      	str	r2, [r7, #24]
 8009cf8:	69ba      	ldr	r2, [r7, #24]
 8009cfa:	fa92 f2a2 	rbit	r2, r2
 8009cfe:	617a      	str	r2, [r7, #20]
  return result;
 8009d00:	697a      	ldr	r2, [r7, #20]
 8009d02:	fab2 f282 	clz	r2, r2
 8009d06:	b2d2      	uxtb	r2, r2
 8009d08:	f042 0220 	orr.w	r2, r2, #32
 8009d0c:	b2d2      	uxtb	r2, r2
 8009d0e:	f002 021f 	and.w	r2, r2, #31
 8009d12:	2101      	movs	r1, #1
 8009d14:	fa01 f202 	lsl.w	r2, r1, r2
 8009d18:	4013      	ands	r3, r2
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d101      	bne.n	8009d22 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8009d1e:	2301      	movs	r3, #1
 8009d20:	e079      	b.n	8009e16 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009d22:	4b1d      	ldr	r3, [pc, #116]	; (8009d98 <HAL_RCC_ClockConfig+0x260>)
 8009d24:	685b      	ldr	r3, [r3, #4]
 8009d26:	f023 0203 	bic.w	r2, r3, #3
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	685b      	ldr	r3, [r3, #4]
 8009d2e:	491a      	ldr	r1, [pc, #104]	; (8009d98 <HAL_RCC_ClockConfig+0x260>)
 8009d30:	4313      	orrs	r3, r2
 8009d32:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009d34:	f7fc fe74 	bl	8006a20 <HAL_GetTick>
 8009d38:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d3a:	e00a      	b.n	8009d52 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009d3c:	f7fc fe70 	bl	8006a20 <HAL_GetTick>
 8009d40:	4602      	mov	r2, r0
 8009d42:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009d44:	1ad3      	subs	r3, r2, r3
 8009d46:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d4a:	4293      	cmp	r3, r2
 8009d4c:	d901      	bls.n	8009d52 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8009d4e:	2303      	movs	r3, #3
 8009d50:	e061      	b.n	8009e16 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d52:	4b11      	ldr	r3, [pc, #68]	; (8009d98 <HAL_RCC_ClockConfig+0x260>)
 8009d54:	685b      	ldr	r3, [r3, #4]
 8009d56:	f003 020c 	and.w	r2, r3, #12
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	685b      	ldr	r3, [r3, #4]
 8009d5e:	009b      	lsls	r3, r3, #2
 8009d60:	429a      	cmp	r2, r3
 8009d62:	d1eb      	bne.n	8009d3c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009d64:	4b0b      	ldr	r3, [pc, #44]	; (8009d94 <HAL_RCC_ClockConfig+0x25c>)
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	f003 0307 	and.w	r3, r3, #7
 8009d6c:	683a      	ldr	r2, [r7, #0]
 8009d6e:	429a      	cmp	r2, r3
 8009d70:	d214      	bcs.n	8009d9c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009d72:	4b08      	ldr	r3, [pc, #32]	; (8009d94 <HAL_RCC_ClockConfig+0x25c>)
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f023 0207 	bic.w	r2, r3, #7
 8009d7a:	4906      	ldr	r1, [pc, #24]	; (8009d94 <HAL_RCC_ClockConfig+0x25c>)
 8009d7c:	683b      	ldr	r3, [r7, #0]
 8009d7e:	4313      	orrs	r3, r2
 8009d80:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009d82:	4b04      	ldr	r3, [pc, #16]	; (8009d94 <HAL_RCC_ClockConfig+0x25c>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f003 0307 	and.w	r3, r3, #7
 8009d8a:	683a      	ldr	r2, [r7, #0]
 8009d8c:	429a      	cmp	r2, r3
 8009d8e:	d005      	beq.n	8009d9c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8009d90:	2301      	movs	r3, #1
 8009d92:	e040      	b.n	8009e16 <HAL_RCC_ClockConfig+0x2de>
 8009d94:	40022000 	.word	0x40022000
 8009d98:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	f003 0304 	and.w	r3, r3, #4
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d008      	beq.n	8009dba <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009da8:	4b1d      	ldr	r3, [pc, #116]	; (8009e20 <HAL_RCC_ClockConfig+0x2e8>)
 8009daa:	685b      	ldr	r3, [r3, #4]
 8009dac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	68db      	ldr	r3, [r3, #12]
 8009db4:	491a      	ldr	r1, [pc, #104]	; (8009e20 <HAL_RCC_ClockConfig+0x2e8>)
 8009db6:	4313      	orrs	r3, r2
 8009db8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	f003 0308 	and.w	r3, r3, #8
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d009      	beq.n	8009dda <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009dc6:	4b16      	ldr	r3, [pc, #88]	; (8009e20 <HAL_RCC_ClockConfig+0x2e8>)
 8009dc8:	685b      	ldr	r3, [r3, #4]
 8009dca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	691b      	ldr	r3, [r3, #16]
 8009dd2:	00db      	lsls	r3, r3, #3
 8009dd4:	4912      	ldr	r1, [pc, #72]	; (8009e20 <HAL_RCC_ClockConfig+0x2e8>)
 8009dd6:	4313      	orrs	r3, r2
 8009dd8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8009dda:	f000 f829 	bl	8009e30 <HAL_RCC_GetSysClockFreq>
 8009dde:	4601      	mov	r1, r0
 8009de0:	4b0f      	ldr	r3, [pc, #60]	; (8009e20 <HAL_RCC_ClockConfig+0x2e8>)
 8009de2:	685b      	ldr	r3, [r3, #4]
 8009de4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009de8:	22f0      	movs	r2, #240	; 0xf0
 8009dea:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009dec:	693a      	ldr	r2, [r7, #16]
 8009dee:	fa92 f2a2 	rbit	r2, r2
 8009df2:	60fa      	str	r2, [r7, #12]
  return result;
 8009df4:	68fa      	ldr	r2, [r7, #12]
 8009df6:	fab2 f282 	clz	r2, r2
 8009dfa:	b2d2      	uxtb	r2, r2
 8009dfc:	40d3      	lsrs	r3, r2
 8009dfe:	4a09      	ldr	r2, [pc, #36]	; (8009e24 <HAL_RCC_ClockConfig+0x2ec>)
 8009e00:	5cd3      	ldrb	r3, [r2, r3]
 8009e02:	fa21 f303 	lsr.w	r3, r1, r3
 8009e06:	4a08      	ldr	r2, [pc, #32]	; (8009e28 <HAL_RCC_ClockConfig+0x2f0>)
 8009e08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8009e0a:	4b08      	ldr	r3, [pc, #32]	; (8009e2c <HAL_RCC_ClockConfig+0x2f4>)
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	4618      	mov	r0, r3
 8009e10:	f7fc fdc2 	bl	8006998 <HAL_InitTick>
  
  return HAL_OK;
 8009e14:	2300      	movs	r3, #0
}
 8009e16:	4618      	mov	r0, r3
 8009e18:	3778      	adds	r7, #120	; 0x78
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	bd80      	pop	{r7, pc}
 8009e1e:	bf00      	nop
 8009e20:	40021000 	.word	0x40021000
 8009e24:	0800d670 	.word	0x0800d670
 8009e28:	20000000 	.word	0x20000000
 8009e2c:	20000004 	.word	0x20000004

08009e30 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009e30:	b480      	push	{r7}
 8009e32:	b08b      	sub	sp, #44	; 0x2c
 8009e34:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8009e36:	2300      	movs	r3, #0
 8009e38:	61fb      	str	r3, [r7, #28]
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	61bb      	str	r3, [r7, #24]
 8009e3e:	2300      	movs	r3, #0
 8009e40:	627b      	str	r3, [r7, #36]	; 0x24
 8009e42:	2300      	movs	r3, #0
 8009e44:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8009e46:	2300      	movs	r3, #0
 8009e48:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8009e4a:	4b29      	ldr	r3, [pc, #164]	; (8009ef0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009e4c:	685b      	ldr	r3, [r3, #4]
 8009e4e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8009e50:	69fb      	ldr	r3, [r7, #28]
 8009e52:	f003 030c 	and.w	r3, r3, #12
 8009e56:	2b04      	cmp	r3, #4
 8009e58:	d002      	beq.n	8009e60 <HAL_RCC_GetSysClockFreq+0x30>
 8009e5a:	2b08      	cmp	r3, #8
 8009e5c:	d003      	beq.n	8009e66 <HAL_RCC_GetSysClockFreq+0x36>
 8009e5e:	e03c      	b.n	8009eda <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8009e60:	4b24      	ldr	r3, [pc, #144]	; (8009ef4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8009e62:	623b      	str	r3, [r7, #32]
      break;
 8009e64:	e03c      	b.n	8009ee0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8009e66:	69fb      	ldr	r3, [r7, #28]
 8009e68:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8009e6c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8009e70:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e72:	68ba      	ldr	r2, [r7, #8]
 8009e74:	fa92 f2a2 	rbit	r2, r2
 8009e78:	607a      	str	r2, [r7, #4]
  return result;
 8009e7a:	687a      	ldr	r2, [r7, #4]
 8009e7c:	fab2 f282 	clz	r2, r2
 8009e80:	b2d2      	uxtb	r2, r2
 8009e82:	40d3      	lsrs	r3, r2
 8009e84:	4a1c      	ldr	r2, [pc, #112]	; (8009ef8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8009e86:	5cd3      	ldrb	r3, [r2, r3]
 8009e88:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8009e8a:	4b19      	ldr	r3, [pc, #100]	; (8009ef0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e8e:	f003 030f 	and.w	r3, r3, #15
 8009e92:	220f      	movs	r2, #15
 8009e94:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e96:	693a      	ldr	r2, [r7, #16]
 8009e98:	fa92 f2a2 	rbit	r2, r2
 8009e9c:	60fa      	str	r2, [r7, #12]
  return result;
 8009e9e:	68fa      	ldr	r2, [r7, #12]
 8009ea0:	fab2 f282 	clz	r2, r2
 8009ea4:	b2d2      	uxtb	r2, r2
 8009ea6:	40d3      	lsrs	r3, r2
 8009ea8:	4a14      	ldr	r2, [pc, #80]	; (8009efc <HAL_RCC_GetSysClockFreq+0xcc>)
 8009eaa:	5cd3      	ldrb	r3, [r2, r3]
 8009eac:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8009eae:	69fb      	ldr	r3, [r7, #28]
 8009eb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d008      	beq.n	8009eca <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8009eb8:	4a0e      	ldr	r2, [pc, #56]	; (8009ef4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8009eba:	69bb      	ldr	r3, [r7, #24]
 8009ebc:	fbb2 f2f3 	udiv	r2, r2, r3
 8009ec0:	697b      	ldr	r3, [r7, #20]
 8009ec2:	fb02 f303 	mul.w	r3, r2, r3
 8009ec6:	627b      	str	r3, [r7, #36]	; 0x24
 8009ec8:	e004      	b.n	8009ed4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8009eca:	697b      	ldr	r3, [r7, #20]
 8009ecc:	4a0c      	ldr	r2, [pc, #48]	; (8009f00 <HAL_RCC_GetSysClockFreq+0xd0>)
 8009ece:	fb02 f303 	mul.w	r3, r2, r3
 8009ed2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8009ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ed6:	623b      	str	r3, [r7, #32]
      break;
 8009ed8:	e002      	b.n	8009ee0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8009eda:	4b06      	ldr	r3, [pc, #24]	; (8009ef4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8009edc:	623b      	str	r3, [r7, #32]
      break;
 8009ede:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009ee0:	6a3b      	ldr	r3, [r7, #32]
}
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	372c      	adds	r7, #44	; 0x2c
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eec:	4770      	bx	lr
 8009eee:	bf00      	nop
 8009ef0:	40021000 	.word	0x40021000
 8009ef4:	007a1200 	.word	0x007a1200
 8009ef8:	0800d688 	.word	0x0800d688
 8009efc:	0800d698 	.word	0x0800d698
 8009f00:	003d0900 	.word	0x003d0900

08009f04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009f04:	b480      	push	{r7}
 8009f06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009f08:	4b03      	ldr	r3, [pc, #12]	; (8009f18 <HAL_RCC_GetHCLKFreq+0x14>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f14:	4770      	bx	lr
 8009f16:	bf00      	nop
 8009f18:	20000000 	.word	0x20000000

08009f1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b082      	sub	sp, #8
 8009f20:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8009f22:	f7ff ffef 	bl	8009f04 <HAL_RCC_GetHCLKFreq>
 8009f26:	4601      	mov	r1, r0
 8009f28:	4b0b      	ldr	r3, [pc, #44]	; (8009f58 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8009f2a:	685b      	ldr	r3, [r3, #4]
 8009f2c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009f30:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8009f34:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f36:	687a      	ldr	r2, [r7, #4]
 8009f38:	fa92 f2a2 	rbit	r2, r2
 8009f3c:	603a      	str	r2, [r7, #0]
  return result;
 8009f3e:	683a      	ldr	r2, [r7, #0]
 8009f40:	fab2 f282 	clz	r2, r2
 8009f44:	b2d2      	uxtb	r2, r2
 8009f46:	40d3      	lsrs	r3, r2
 8009f48:	4a04      	ldr	r2, [pc, #16]	; (8009f5c <HAL_RCC_GetPCLK1Freq+0x40>)
 8009f4a:	5cd3      	ldrb	r3, [r2, r3]
 8009f4c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8009f50:	4618      	mov	r0, r3
 8009f52:	3708      	adds	r7, #8
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}
 8009f58:	40021000 	.word	0x40021000
 8009f5c:	0800d680 	.word	0x0800d680

08009f60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b082      	sub	sp, #8
 8009f64:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8009f66:	f7ff ffcd 	bl	8009f04 <HAL_RCC_GetHCLKFreq>
 8009f6a:	4601      	mov	r1, r0
 8009f6c:	4b0b      	ldr	r3, [pc, #44]	; (8009f9c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8009f6e:	685b      	ldr	r3, [r3, #4]
 8009f70:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8009f74:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009f78:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f7a:	687a      	ldr	r2, [r7, #4]
 8009f7c:	fa92 f2a2 	rbit	r2, r2
 8009f80:	603a      	str	r2, [r7, #0]
  return result;
 8009f82:	683a      	ldr	r2, [r7, #0]
 8009f84:	fab2 f282 	clz	r2, r2
 8009f88:	b2d2      	uxtb	r2, r2
 8009f8a:	40d3      	lsrs	r3, r2
 8009f8c:	4a04      	ldr	r2, [pc, #16]	; (8009fa0 <HAL_RCC_GetPCLK2Freq+0x40>)
 8009f8e:	5cd3      	ldrb	r3, [r2, r3]
 8009f90:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8009f94:	4618      	mov	r0, r3
 8009f96:	3708      	adds	r7, #8
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	bd80      	pop	{r7, pc}
 8009f9c:	40021000 	.word	0x40021000
 8009fa0:	0800d680 	.word	0x0800d680

08009fa4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b092      	sub	sp, #72	; 0x48
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009fac:	2300      	movs	r3, #0
 8009fae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	f000 80cd 	beq.w	800a162 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009fc8:	4b86      	ldr	r3, [pc, #536]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8009fca:	69db      	ldr	r3, [r3, #28]
 8009fcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d10e      	bne.n	8009ff2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009fd4:	4b83      	ldr	r3, [pc, #524]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8009fd6:	69db      	ldr	r3, [r3, #28]
 8009fd8:	4a82      	ldr	r2, [pc, #520]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8009fda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009fde:	61d3      	str	r3, [r2, #28]
 8009fe0:	4b80      	ldr	r3, [pc, #512]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8009fe2:	69db      	ldr	r3, [r3, #28]
 8009fe4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009fe8:	60bb      	str	r3, [r7, #8]
 8009fea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009fec:	2301      	movs	r3, #1
 8009fee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009ff2:	4b7d      	ldr	r3, [pc, #500]	; (800a1e8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d118      	bne.n	800a030 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009ffe:	4b7a      	ldr	r3, [pc, #488]	; (800a1e8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	4a79      	ldr	r2, [pc, #484]	; (800a1e8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800a004:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a008:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a00a:	f7fc fd09 	bl	8006a20 <HAL_GetTick>
 800a00e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a010:	e008      	b.n	800a024 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a012:	f7fc fd05 	bl	8006a20 <HAL_GetTick>
 800a016:	4602      	mov	r2, r0
 800a018:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a01a:	1ad3      	subs	r3, r2, r3
 800a01c:	2b64      	cmp	r3, #100	; 0x64
 800a01e:	d901      	bls.n	800a024 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800a020:	2303      	movs	r3, #3
 800a022:	e0db      	b.n	800a1dc <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a024:	4b70      	ldr	r3, [pc, #448]	; (800a1e8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d0f0      	beq.n	800a012 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a030:	4b6c      	ldr	r3, [pc, #432]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800a032:	6a1b      	ldr	r3, [r3, #32]
 800a034:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a038:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a03a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d07d      	beq.n	800a13c <HAL_RCCEx_PeriphCLKConfig+0x198>
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	685b      	ldr	r3, [r3, #4]
 800a044:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a048:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a04a:	429a      	cmp	r2, r3
 800a04c:	d076      	beq.n	800a13c <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a04e:	4b65      	ldr	r3, [pc, #404]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800a050:	6a1b      	ldr	r3, [r3, #32]
 800a052:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a056:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a058:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a05c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a05e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a060:	fa93 f3a3 	rbit	r3, r3
 800a064:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800a066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a068:	fab3 f383 	clz	r3, r3
 800a06c:	b2db      	uxtb	r3, r3
 800a06e:	461a      	mov	r2, r3
 800a070:	4b5e      	ldr	r3, [pc, #376]	; (800a1ec <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a072:	4413      	add	r3, r2
 800a074:	009b      	lsls	r3, r3, #2
 800a076:	461a      	mov	r2, r3
 800a078:	2301      	movs	r3, #1
 800a07a:	6013      	str	r3, [r2, #0]
 800a07c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a080:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a084:	fa93 f3a3 	rbit	r3, r3
 800a088:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800a08a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a08c:	fab3 f383 	clz	r3, r3
 800a090:	b2db      	uxtb	r3, r3
 800a092:	461a      	mov	r2, r3
 800a094:	4b55      	ldr	r3, [pc, #340]	; (800a1ec <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800a096:	4413      	add	r3, r2
 800a098:	009b      	lsls	r3, r3, #2
 800a09a:	461a      	mov	r2, r3
 800a09c:	2300      	movs	r3, #0
 800a09e:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800a0a0:	4a50      	ldr	r2, [pc, #320]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800a0a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a0a4:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800a0a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a0a8:	f003 0301 	and.w	r3, r3, #1
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d045      	beq.n	800a13c <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a0b0:	f7fc fcb6 	bl	8006a20 <HAL_GetTick>
 800a0b4:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a0b6:	e00a      	b.n	800a0ce <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a0b8:	f7fc fcb2 	bl	8006a20 <HAL_GetTick>
 800a0bc:	4602      	mov	r2, r0
 800a0be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a0c0:	1ad3      	subs	r3, r2, r3
 800a0c2:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0c6:	4293      	cmp	r3, r2
 800a0c8:	d901      	bls.n	800a0ce <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800a0ca:	2303      	movs	r3, #3
 800a0cc:	e086      	b.n	800a1dc <HAL_RCCEx_PeriphCLKConfig+0x238>
 800a0ce:	2302      	movs	r3, #2
 800a0d0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a0d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0d4:	fa93 f3a3 	rbit	r3, r3
 800a0d8:	627b      	str	r3, [r7, #36]	; 0x24
 800a0da:	2302      	movs	r3, #2
 800a0dc:	623b      	str	r3, [r7, #32]
 800a0de:	6a3b      	ldr	r3, [r7, #32]
 800a0e0:	fa93 f3a3 	rbit	r3, r3
 800a0e4:	61fb      	str	r3, [r7, #28]
  return result;
 800a0e6:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a0e8:	fab3 f383 	clz	r3, r3
 800a0ec:	b2db      	uxtb	r3, r3
 800a0ee:	095b      	lsrs	r3, r3, #5
 800a0f0:	b2db      	uxtb	r3, r3
 800a0f2:	f043 0302 	orr.w	r3, r3, #2
 800a0f6:	b2db      	uxtb	r3, r3
 800a0f8:	2b02      	cmp	r3, #2
 800a0fa:	d102      	bne.n	800a102 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800a0fc:	4b39      	ldr	r3, [pc, #228]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800a0fe:	6a1b      	ldr	r3, [r3, #32]
 800a100:	e007      	b.n	800a112 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800a102:	2302      	movs	r3, #2
 800a104:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a106:	69bb      	ldr	r3, [r7, #24]
 800a108:	fa93 f3a3 	rbit	r3, r3
 800a10c:	617b      	str	r3, [r7, #20]
 800a10e:	4b35      	ldr	r3, [pc, #212]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800a110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a112:	2202      	movs	r2, #2
 800a114:	613a      	str	r2, [r7, #16]
 800a116:	693a      	ldr	r2, [r7, #16]
 800a118:	fa92 f2a2 	rbit	r2, r2
 800a11c:	60fa      	str	r2, [r7, #12]
  return result;
 800a11e:	68fa      	ldr	r2, [r7, #12]
 800a120:	fab2 f282 	clz	r2, r2
 800a124:	b2d2      	uxtb	r2, r2
 800a126:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a12a:	b2d2      	uxtb	r2, r2
 800a12c:	f002 021f 	and.w	r2, r2, #31
 800a130:	2101      	movs	r1, #1
 800a132:	fa01 f202 	lsl.w	r2, r1, r2
 800a136:	4013      	ands	r3, r2
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d0bd      	beq.n	800a0b8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800a13c:	4b29      	ldr	r3, [pc, #164]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800a13e:	6a1b      	ldr	r3, [r3, #32]
 800a140:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	685b      	ldr	r3, [r3, #4]
 800a148:	4926      	ldr	r1, [pc, #152]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800a14a:	4313      	orrs	r3, r2
 800a14c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800a14e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a152:	2b01      	cmp	r3, #1
 800a154:	d105      	bne.n	800a162 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a156:	4b23      	ldr	r3, [pc, #140]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800a158:	69db      	ldr	r3, [r3, #28]
 800a15a:	4a22      	ldr	r2, [pc, #136]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800a15c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a160:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	f003 0301 	and.w	r3, r3, #1
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d008      	beq.n	800a180 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a16e:	4b1d      	ldr	r3, [pc, #116]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800a170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a172:	f023 0203 	bic.w	r2, r3, #3
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	689b      	ldr	r3, [r3, #8]
 800a17a:	491a      	ldr	r1, [pc, #104]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800a17c:	4313      	orrs	r3, r2
 800a17e:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	f003 0320 	and.w	r3, r3, #32
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d008      	beq.n	800a19e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a18c:	4b15      	ldr	r3, [pc, #84]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800a18e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a190:	f023 0210 	bic.w	r2, r3, #16
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	68db      	ldr	r3, [r3, #12]
 800a198:	4912      	ldr	r1, [pc, #72]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800a19a:	4313      	orrs	r3, r2
 800a19c:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d008      	beq.n	800a1bc <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a1aa:	4b0e      	ldr	r3, [pc, #56]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800a1ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1ae:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	691b      	ldr	r3, [r3, #16]
 800a1b6:	490b      	ldr	r1, [pc, #44]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800a1b8:	4313      	orrs	r3, r2
 800a1ba:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d008      	beq.n	800a1da <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800a1c8:	4b06      	ldr	r3, [pc, #24]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800a1ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1cc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	695b      	ldr	r3, [r3, #20]
 800a1d4:	4903      	ldr	r1, [pc, #12]	; (800a1e4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800a1d6:	4313      	orrs	r3, r2
 800a1d8:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800a1da:	2300      	movs	r3, #0
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	3748      	adds	r7, #72	; 0x48
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd80      	pop	{r7, pc}
 800a1e4:	40021000 	.word	0x40021000
 800a1e8:	40007000 	.word	0x40007000
 800a1ec:	10908100 	.word	0x10908100

0800a1f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b082      	sub	sp, #8
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d101      	bne.n	800a202 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a1fe:	2301      	movs	r3, #1
 800a200:	e049      	b.n	800a296 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a208:	b2db      	uxtb	r3, r3
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d106      	bne.n	800a21c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	2200      	movs	r2, #0
 800a212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f7fc fa4e 	bl	80066b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2202      	movs	r2, #2
 800a220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681a      	ldr	r2, [r3, #0]
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	3304      	adds	r3, #4
 800a22c:	4619      	mov	r1, r3
 800a22e:	4610      	mov	r0, r2
 800a230:	f000 fd9c 	bl	800ad6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2201      	movs	r2, #1
 800a238:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2201      	movs	r2, #1
 800a240:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2201      	movs	r2, #1
 800a248:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2201      	movs	r2, #1
 800a250:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2201      	movs	r2, #1
 800a258:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2201      	movs	r2, #1
 800a260:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2201      	movs	r2, #1
 800a268:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	2201      	movs	r2, #1
 800a270:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2201      	movs	r2, #1
 800a278:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2201      	movs	r2, #1
 800a280:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2201      	movs	r2, #1
 800a288:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2201      	movs	r2, #1
 800a290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a294:	2300      	movs	r3, #0
}
 800a296:	4618      	mov	r0, r3
 800a298:	3708      	adds	r7, #8
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bd80      	pop	{r7, pc}
	...

0800a2a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a2a0:	b480      	push	{r7}
 800a2a2:	b085      	sub	sp, #20
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a2ae:	b2db      	uxtb	r3, r3
 800a2b0:	2b01      	cmp	r3, #1
 800a2b2:	d001      	beq.n	800a2b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a2b4:	2301      	movs	r3, #1
 800a2b6:	e040      	b.n	800a33a <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	2202      	movs	r2, #2
 800a2bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	68da      	ldr	r2, [r3, #12]
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f042 0201 	orr.w	r2, r2, #1
 800a2ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	4a1c      	ldr	r2, [pc, #112]	; (800a348 <HAL_TIM_Base_Start_IT+0xa8>)
 800a2d6:	4293      	cmp	r3, r2
 800a2d8:	d00e      	beq.n	800a2f8 <HAL_TIM_Base_Start_IT+0x58>
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2e2:	d009      	beq.n	800a2f8 <HAL_TIM_Base_Start_IT+0x58>
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	4a18      	ldr	r2, [pc, #96]	; (800a34c <HAL_TIM_Base_Start_IT+0xac>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d004      	beq.n	800a2f8 <HAL_TIM_Base_Start_IT+0x58>
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	4a17      	ldr	r2, [pc, #92]	; (800a350 <HAL_TIM_Base_Start_IT+0xb0>)
 800a2f4:	4293      	cmp	r3, r2
 800a2f6:	d115      	bne.n	800a324 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	689a      	ldr	r2, [r3, #8]
 800a2fe:	4b15      	ldr	r3, [pc, #84]	; (800a354 <HAL_TIM_Base_Start_IT+0xb4>)
 800a300:	4013      	ands	r3, r2
 800a302:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	2b06      	cmp	r3, #6
 800a308:	d015      	beq.n	800a336 <HAL_TIM_Base_Start_IT+0x96>
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a310:	d011      	beq.n	800a336 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	681a      	ldr	r2, [r3, #0]
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	f042 0201 	orr.w	r2, r2, #1
 800a320:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a322:	e008      	b.n	800a336 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	681a      	ldr	r2, [r3, #0]
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	f042 0201 	orr.w	r2, r2, #1
 800a332:	601a      	str	r2, [r3, #0]
 800a334:	e000      	b.n	800a338 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a336:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a338:	2300      	movs	r3, #0
}
 800a33a:	4618      	mov	r0, r3
 800a33c:	3714      	adds	r7, #20
 800a33e:	46bd      	mov	sp, r7
 800a340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a344:	4770      	bx	lr
 800a346:	bf00      	nop
 800a348:	40012c00 	.word	0x40012c00
 800a34c:	40000400 	.word	0x40000400
 800a350:	40014000 	.word	0x40014000
 800a354:	00010007 	.word	0x00010007

0800a358 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b082      	sub	sp, #8
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2b00      	cmp	r3, #0
 800a364:	d101      	bne.n	800a36a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a366:	2301      	movs	r3, #1
 800a368:	e049      	b.n	800a3fe <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a370:	b2db      	uxtb	r3, r3
 800a372:	2b00      	cmp	r3, #0
 800a374:	d106      	bne.n	800a384 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	2200      	movs	r2, #0
 800a37a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a37e:	6878      	ldr	r0, [r7, #4]
 800a380:	f7fc f95a 	bl	8006638 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2202      	movs	r2, #2
 800a388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681a      	ldr	r2, [r3, #0]
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	3304      	adds	r3, #4
 800a394:	4619      	mov	r1, r3
 800a396:	4610      	mov	r0, r2
 800a398:	f000 fce8 	bl	800ad6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2201      	movs	r2, #1
 800a3a0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2201      	movs	r2, #1
 800a3a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	2201      	movs	r2, #1
 800a3b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2201      	movs	r2, #1
 800a3b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	2201      	movs	r2, #1
 800a3c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	2201      	movs	r2, #1
 800a3c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	2201      	movs	r2, #1
 800a3d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	2201      	movs	r2, #1
 800a3d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2201      	movs	r2, #1
 800a3e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2201      	movs	r2, #1
 800a3e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	2201      	movs	r2, #1
 800a3f0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	2201      	movs	r2, #1
 800a3f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a3fc:	2300      	movs	r3, #0
}
 800a3fe:	4618      	mov	r0, r3
 800a400:	3708      	adds	r7, #8
 800a402:	46bd      	mov	sp, r7
 800a404:	bd80      	pop	{r7, pc}
	...

0800a408 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b084      	sub	sp, #16
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	6078      	str	r0, [r7, #4]
 800a410:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a412:	683b      	ldr	r3, [r7, #0]
 800a414:	2b00      	cmp	r3, #0
 800a416:	d109      	bne.n	800a42c <HAL_TIM_PWM_Start+0x24>
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a41e:	b2db      	uxtb	r3, r3
 800a420:	2b01      	cmp	r3, #1
 800a422:	bf14      	ite	ne
 800a424:	2301      	movne	r3, #1
 800a426:	2300      	moveq	r3, #0
 800a428:	b2db      	uxtb	r3, r3
 800a42a:	e03c      	b.n	800a4a6 <HAL_TIM_PWM_Start+0x9e>
 800a42c:	683b      	ldr	r3, [r7, #0]
 800a42e:	2b04      	cmp	r3, #4
 800a430:	d109      	bne.n	800a446 <HAL_TIM_PWM_Start+0x3e>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800a438:	b2db      	uxtb	r3, r3
 800a43a:	2b01      	cmp	r3, #1
 800a43c:	bf14      	ite	ne
 800a43e:	2301      	movne	r3, #1
 800a440:	2300      	moveq	r3, #0
 800a442:	b2db      	uxtb	r3, r3
 800a444:	e02f      	b.n	800a4a6 <HAL_TIM_PWM_Start+0x9e>
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	2b08      	cmp	r3, #8
 800a44a:	d109      	bne.n	800a460 <HAL_TIM_PWM_Start+0x58>
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a452:	b2db      	uxtb	r3, r3
 800a454:	2b01      	cmp	r3, #1
 800a456:	bf14      	ite	ne
 800a458:	2301      	movne	r3, #1
 800a45a:	2300      	moveq	r3, #0
 800a45c:	b2db      	uxtb	r3, r3
 800a45e:	e022      	b.n	800a4a6 <HAL_TIM_PWM_Start+0x9e>
 800a460:	683b      	ldr	r3, [r7, #0]
 800a462:	2b0c      	cmp	r3, #12
 800a464:	d109      	bne.n	800a47a <HAL_TIM_PWM_Start+0x72>
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a46c:	b2db      	uxtb	r3, r3
 800a46e:	2b01      	cmp	r3, #1
 800a470:	bf14      	ite	ne
 800a472:	2301      	movne	r3, #1
 800a474:	2300      	moveq	r3, #0
 800a476:	b2db      	uxtb	r3, r3
 800a478:	e015      	b.n	800a4a6 <HAL_TIM_PWM_Start+0x9e>
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	2b10      	cmp	r3, #16
 800a47e:	d109      	bne.n	800a494 <HAL_TIM_PWM_Start+0x8c>
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a486:	b2db      	uxtb	r3, r3
 800a488:	2b01      	cmp	r3, #1
 800a48a:	bf14      	ite	ne
 800a48c:	2301      	movne	r3, #1
 800a48e:	2300      	moveq	r3, #0
 800a490:	b2db      	uxtb	r3, r3
 800a492:	e008      	b.n	800a4a6 <HAL_TIM_PWM_Start+0x9e>
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800a49a:	b2db      	uxtb	r3, r3
 800a49c:	2b01      	cmp	r3, #1
 800a49e:	bf14      	ite	ne
 800a4a0:	2301      	movne	r3, #1
 800a4a2:	2300      	moveq	r3, #0
 800a4a4:	b2db      	uxtb	r3, r3
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d001      	beq.n	800a4ae <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	e088      	b.n	800a5c0 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a4ae:	683b      	ldr	r3, [r7, #0]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d104      	bne.n	800a4be <HAL_TIM_PWM_Start+0xb6>
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2202      	movs	r2, #2
 800a4b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a4bc:	e023      	b.n	800a506 <HAL_TIM_PWM_Start+0xfe>
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	2b04      	cmp	r3, #4
 800a4c2:	d104      	bne.n	800a4ce <HAL_TIM_PWM_Start+0xc6>
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2202      	movs	r2, #2
 800a4c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a4cc:	e01b      	b.n	800a506 <HAL_TIM_PWM_Start+0xfe>
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	2b08      	cmp	r3, #8
 800a4d2:	d104      	bne.n	800a4de <HAL_TIM_PWM_Start+0xd6>
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2202      	movs	r2, #2
 800a4d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a4dc:	e013      	b.n	800a506 <HAL_TIM_PWM_Start+0xfe>
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	2b0c      	cmp	r3, #12
 800a4e2:	d104      	bne.n	800a4ee <HAL_TIM_PWM_Start+0xe6>
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2202      	movs	r2, #2
 800a4e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a4ec:	e00b      	b.n	800a506 <HAL_TIM_PWM_Start+0xfe>
 800a4ee:	683b      	ldr	r3, [r7, #0]
 800a4f0:	2b10      	cmp	r3, #16
 800a4f2:	d104      	bne.n	800a4fe <HAL_TIM_PWM_Start+0xf6>
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2202      	movs	r2, #2
 800a4f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a4fc:	e003      	b.n	800a506 <HAL_TIM_PWM_Start+0xfe>
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	2202      	movs	r2, #2
 800a502:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	2201      	movs	r2, #1
 800a50c:	6839      	ldr	r1, [r7, #0]
 800a50e:	4618      	mov	r0, r3
 800a510:	f000 ff4a 	bl	800b3a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	4a2b      	ldr	r2, [pc, #172]	; (800a5c8 <HAL_TIM_PWM_Start+0x1c0>)
 800a51a:	4293      	cmp	r3, r2
 800a51c:	d00e      	beq.n	800a53c <HAL_TIM_PWM_Start+0x134>
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	4a2a      	ldr	r2, [pc, #168]	; (800a5cc <HAL_TIM_PWM_Start+0x1c4>)
 800a524:	4293      	cmp	r3, r2
 800a526:	d009      	beq.n	800a53c <HAL_TIM_PWM_Start+0x134>
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	4a28      	ldr	r2, [pc, #160]	; (800a5d0 <HAL_TIM_PWM_Start+0x1c8>)
 800a52e:	4293      	cmp	r3, r2
 800a530:	d004      	beq.n	800a53c <HAL_TIM_PWM_Start+0x134>
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	4a27      	ldr	r2, [pc, #156]	; (800a5d4 <HAL_TIM_PWM_Start+0x1cc>)
 800a538:	4293      	cmp	r3, r2
 800a53a:	d101      	bne.n	800a540 <HAL_TIM_PWM_Start+0x138>
 800a53c:	2301      	movs	r3, #1
 800a53e:	e000      	b.n	800a542 <HAL_TIM_PWM_Start+0x13a>
 800a540:	2300      	movs	r3, #0
 800a542:	2b00      	cmp	r3, #0
 800a544:	d007      	beq.n	800a556 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a554:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	4a1b      	ldr	r2, [pc, #108]	; (800a5c8 <HAL_TIM_PWM_Start+0x1c0>)
 800a55c:	4293      	cmp	r3, r2
 800a55e:	d00e      	beq.n	800a57e <HAL_TIM_PWM_Start+0x176>
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a568:	d009      	beq.n	800a57e <HAL_TIM_PWM_Start+0x176>
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	4a1a      	ldr	r2, [pc, #104]	; (800a5d8 <HAL_TIM_PWM_Start+0x1d0>)
 800a570:	4293      	cmp	r3, r2
 800a572:	d004      	beq.n	800a57e <HAL_TIM_PWM_Start+0x176>
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	4a14      	ldr	r2, [pc, #80]	; (800a5cc <HAL_TIM_PWM_Start+0x1c4>)
 800a57a:	4293      	cmp	r3, r2
 800a57c:	d115      	bne.n	800a5aa <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	689a      	ldr	r2, [r3, #8]
 800a584:	4b15      	ldr	r3, [pc, #84]	; (800a5dc <HAL_TIM_PWM_Start+0x1d4>)
 800a586:	4013      	ands	r3, r2
 800a588:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	2b06      	cmp	r3, #6
 800a58e:	d015      	beq.n	800a5bc <HAL_TIM_PWM_Start+0x1b4>
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a596:	d011      	beq.n	800a5bc <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	681a      	ldr	r2, [r3, #0]
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f042 0201 	orr.w	r2, r2, #1
 800a5a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a5a8:	e008      	b.n	800a5bc <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	681a      	ldr	r2, [r3, #0]
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	f042 0201 	orr.w	r2, r2, #1
 800a5b8:	601a      	str	r2, [r3, #0]
 800a5ba:	e000      	b.n	800a5be <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a5bc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a5be:	2300      	movs	r3, #0
}
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	3710      	adds	r7, #16
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	bd80      	pop	{r7, pc}
 800a5c8:	40012c00 	.word	0x40012c00
 800a5cc:	40014000 	.word	0x40014000
 800a5d0:	40014400 	.word	0x40014400
 800a5d4:	40014800 	.word	0x40014800
 800a5d8:	40000400 	.word	0x40000400
 800a5dc:	00010007 	.word	0x00010007

0800a5e0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b082      	sub	sp, #8
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
 800a5e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	6839      	ldr	r1, [r7, #0]
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	f000 fed8 	bl	800b3a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	4a3b      	ldr	r2, [pc, #236]	; (800a6ec <HAL_TIM_PWM_Stop+0x10c>)
 800a5fe:	4293      	cmp	r3, r2
 800a600:	d00e      	beq.n	800a620 <HAL_TIM_PWM_Stop+0x40>
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	4a3a      	ldr	r2, [pc, #232]	; (800a6f0 <HAL_TIM_PWM_Stop+0x110>)
 800a608:	4293      	cmp	r3, r2
 800a60a:	d009      	beq.n	800a620 <HAL_TIM_PWM_Stop+0x40>
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	4a38      	ldr	r2, [pc, #224]	; (800a6f4 <HAL_TIM_PWM_Stop+0x114>)
 800a612:	4293      	cmp	r3, r2
 800a614:	d004      	beq.n	800a620 <HAL_TIM_PWM_Stop+0x40>
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	4a37      	ldr	r2, [pc, #220]	; (800a6f8 <HAL_TIM_PWM_Stop+0x118>)
 800a61c:	4293      	cmp	r3, r2
 800a61e:	d101      	bne.n	800a624 <HAL_TIM_PWM_Stop+0x44>
 800a620:	2301      	movs	r3, #1
 800a622:	e000      	b.n	800a626 <HAL_TIM_PWM_Stop+0x46>
 800a624:	2300      	movs	r3, #0
 800a626:	2b00      	cmp	r3, #0
 800a628:	d017      	beq.n	800a65a <HAL_TIM_PWM_Stop+0x7a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	6a1a      	ldr	r2, [r3, #32]
 800a630:	f241 1311 	movw	r3, #4369	; 0x1111
 800a634:	4013      	ands	r3, r2
 800a636:	2b00      	cmp	r3, #0
 800a638:	d10f      	bne.n	800a65a <HAL_TIM_PWM_Stop+0x7a>
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	6a1a      	ldr	r2, [r3, #32]
 800a640:	f240 4344 	movw	r3, #1092	; 0x444
 800a644:	4013      	ands	r3, r2
 800a646:	2b00      	cmp	r3, #0
 800a648:	d107      	bne.n	800a65a <HAL_TIM_PWM_Stop+0x7a>
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a658:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	6a1a      	ldr	r2, [r3, #32]
 800a660:	f241 1311 	movw	r3, #4369	; 0x1111
 800a664:	4013      	ands	r3, r2
 800a666:	2b00      	cmp	r3, #0
 800a668:	d10f      	bne.n	800a68a <HAL_TIM_PWM_Stop+0xaa>
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	6a1a      	ldr	r2, [r3, #32]
 800a670:	f240 4344 	movw	r3, #1092	; 0x444
 800a674:	4013      	ands	r3, r2
 800a676:	2b00      	cmp	r3, #0
 800a678:	d107      	bne.n	800a68a <HAL_TIM_PWM_Stop+0xaa>
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	681a      	ldr	r2, [r3, #0]
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	f022 0201 	bic.w	r2, r2, #1
 800a688:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a68a:	683b      	ldr	r3, [r7, #0]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d104      	bne.n	800a69a <HAL_TIM_PWM_Stop+0xba>
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	2201      	movs	r2, #1
 800a694:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a698:	e023      	b.n	800a6e2 <HAL_TIM_PWM_Stop+0x102>
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	2b04      	cmp	r3, #4
 800a69e:	d104      	bne.n	800a6aa <HAL_TIM_PWM_Stop+0xca>
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2201      	movs	r2, #1
 800a6a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a6a8:	e01b      	b.n	800a6e2 <HAL_TIM_PWM_Stop+0x102>
 800a6aa:	683b      	ldr	r3, [r7, #0]
 800a6ac:	2b08      	cmp	r3, #8
 800a6ae:	d104      	bne.n	800a6ba <HAL_TIM_PWM_Stop+0xda>
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	2201      	movs	r2, #1
 800a6b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a6b8:	e013      	b.n	800a6e2 <HAL_TIM_PWM_Stop+0x102>
 800a6ba:	683b      	ldr	r3, [r7, #0]
 800a6bc:	2b0c      	cmp	r3, #12
 800a6be:	d104      	bne.n	800a6ca <HAL_TIM_PWM_Stop+0xea>
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	2201      	movs	r2, #1
 800a6c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a6c8:	e00b      	b.n	800a6e2 <HAL_TIM_PWM_Stop+0x102>
 800a6ca:	683b      	ldr	r3, [r7, #0]
 800a6cc:	2b10      	cmp	r3, #16
 800a6ce:	d104      	bne.n	800a6da <HAL_TIM_PWM_Stop+0xfa>
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	2201      	movs	r2, #1
 800a6d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a6d8:	e003      	b.n	800a6e2 <HAL_TIM_PWM_Stop+0x102>
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	2201      	movs	r2, #1
 800a6de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800a6e2:	2300      	movs	r3, #0
}
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	3708      	adds	r7, #8
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	bd80      	pop	{r7, pc}
 800a6ec:	40012c00 	.word	0x40012c00
 800a6f0:	40014000 	.word	0x40014000
 800a6f4:	40014400 	.word	0x40014400
 800a6f8:	40014800 	.word	0x40014800

0800a6fc <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b084      	sub	sp, #16
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
 800a704:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a706:	2300      	movs	r3, #0
 800a708:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800a70a:	683b      	ldr	r3, [r7, #0]
 800a70c:	2b0c      	cmp	r3, #12
 800a70e:	d841      	bhi.n	800a794 <HAL_TIM_PWM_Stop_IT+0x98>
 800a710:	a201      	add	r2, pc, #4	; (adr r2, 800a718 <HAL_TIM_PWM_Stop_IT+0x1c>)
 800a712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a716:	bf00      	nop
 800a718:	0800a74d 	.word	0x0800a74d
 800a71c:	0800a795 	.word	0x0800a795
 800a720:	0800a795 	.word	0x0800a795
 800a724:	0800a795 	.word	0x0800a795
 800a728:	0800a75f 	.word	0x0800a75f
 800a72c:	0800a795 	.word	0x0800a795
 800a730:	0800a795 	.word	0x0800a795
 800a734:	0800a795 	.word	0x0800a795
 800a738:	0800a771 	.word	0x0800a771
 800a73c:	0800a795 	.word	0x0800a795
 800a740:	0800a795 	.word	0x0800a795
 800a744:	0800a795 	.word	0x0800a795
 800a748:	0800a783 	.word	0x0800a783
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	68da      	ldr	r2, [r3, #12]
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	f022 0202 	bic.w	r2, r2, #2
 800a75a:	60da      	str	r2, [r3, #12]
      break;
 800a75c:	e01d      	b.n	800a79a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	68da      	ldr	r2, [r3, #12]
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	f022 0204 	bic.w	r2, r2, #4
 800a76c:	60da      	str	r2, [r3, #12]
      break;
 800a76e:	e014      	b.n	800a79a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	68da      	ldr	r2, [r3, #12]
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	f022 0208 	bic.w	r2, r2, #8
 800a77e:	60da      	str	r2, [r3, #12]
      break;
 800a780:	e00b      	b.n	800a79a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	68da      	ldr	r2, [r3, #12]
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	f022 0210 	bic.w	r2, r2, #16
 800a790:	60da      	str	r2, [r3, #12]
      break;
 800a792:	e002      	b.n	800a79a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800a794:	2301      	movs	r3, #1
 800a796:	73fb      	strb	r3, [r7, #15]
      break;
 800a798:	bf00      	nop
  }

  if (status == HAL_OK)
 800a79a:	7bfb      	ldrb	r3, [r7, #15]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d17b      	bne.n	800a898 <HAL_TIM_PWM_Stop_IT+0x19c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	6839      	ldr	r1, [r7, #0]
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	f000 fdfd 	bl	800b3a8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	4a3c      	ldr	r2, [pc, #240]	; (800a8a4 <HAL_TIM_PWM_Stop_IT+0x1a8>)
 800a7b4:	4293      	cmp	r3, r2
 800a7b6:	d00e      	beq.n	800a7d6 <HAL_TIM_PWM_Stop_IT+0xda>
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	4a3a      	ldr	r2, [pc, #232]	; (800a8a8 <HAL_TIM_PWM_Stop_IT+0x1ac>)
 800a7be:	4293      	cmp	r3, r2
 800a7c0:	d009      	beq.n	800a7d6 <HAL_TIM_PWM_Stop_IT+0xda>
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	4a39      	ldr	r2, [pc, #228]	; (800a8ac <HAL_TIM_PWM_Stop_IT+0x1b0>)
 800a7c8:	4293      	cmp	r3, r2
 800a7ca:	d004      	beq.n	800a7d6 <HAL_TIM_PWM_Stop_IT+0xda>
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	4a37      	ldr	r2, [pc, #220]	; (800a8b0 <HAL_TIM_PWM_Stop_IT+0x1b4>)
 800a7d2:	4293      	cmp	r3, r2
 800a7d4:	d101      	bne.n	800a7da <HAL_TIM_PWM_Stop_IT+0xde>
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	e000      	b.n	800a7dc <HAL_TIM_PWM_Stop_IT+0xe0>
 800a7da:	2300      	movs	r3, #0
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d017      	beq.n	800a810 <HAL_TIM_PWM_Stop_IT+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	6a1a      	ldr	r2, [r3, #32]
 800a7e6:	f241 1311 	movw	r3, #4369	; 0x1111
 800a7ea:	4013      	ands	r3, r2
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d10f      	bne.n	800a810 <HAL_TIM_PWM_Stop_IT+0x114>
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	6a1a      	ldr	r2, [r3, #32]
 800a7f6:	f240 4344 	movw	r3, #1092	; 0x444
 800a7fa:	4013      	ands	r3, r2
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d107      	bne.n	800a810 <HAL_TIM_PWM_Stop_IT+0x114>
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a80e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	6a1a      	ldr	r2, [r3, #32]
 800a816:	f241 1311 	movw	r3, #4369	; 0x1111
 800a81a:	4013      	ands	r3, r2
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d10f      	bne.n	800a840 <HAL_TIM_PWM_Stop_IT+0x144>
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	6a1a      	ldr	r2, [r3, #32]
 800a826:	f240 4344 	movw	r3, #1092	; 0x444
 800a82a:	4013      	ands	r3, r2
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d107      	bne.n	800a840 <HAL_TIM_PWM_Stop_IT+0x144>
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	681a      	ldr	r2, [r3, #0]
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	f022 0201 	bic.w	r2, r2, #1
 800a83e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a840:	683b      	ldr	r3, [r7, #0]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d104      	bne.n	800a850 <HAL_TIM_PWM_Stop_IT+0x154>
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	2201      	movs	r2, #1
 800a84a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a84e:	e023      	b.n	800a898 <HAL_TIM_PWM_Stop_IT+0x19c>
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	2b04      	cmp	r3, #4
 800a854:	d104      	bne.n	800a860 <HAL_TIM_PWM_Stop_IT+0x164>
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2201      	movs	r2, #1
 800a85a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a85e:	e01b      	b.n	800a898 <HAL_TIM_PWM_Stop_IT+0x19c>
 800a860:	683b      	ldr	r3, [r7, #0]
 800a862:	2b08      	cmp	r3, #8
 800a864:	d104      	bne.n	800a870 <HAL_TIM_PWM_Stop_IT+0x174>
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	2201      	movs	r2, #1
 800a86a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a86e:	e013      	b.n	800a898 <HAL_TIM_PWM_Stop_IT+0x19c>
 800a870:	683b      	ldr	r3, [r7, #0]
 800a872:	2b0c      	cmp	r3, #12
 800a874:	d104      	bne.n	800a880 <HAL_TIM_PWM_Stop_IT+0x184>
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2201      	movs	r2, #1
 800a87a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a87e:	e00b      	b.n	800a898 <HAL_TIM_PWM_Stop_IT+0x19c>
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	2b10      	cmp	r3, #16
 800a884:	d104      	bne.n	800a890 <HAL_TIM_PWM_Stop_IT+0x194>
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	2201      	movs	r2, #1
 800a88a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a88e:	e003      	b.n	800a898 <HAL_TIM_PWM_Stop_IT+0x19c>
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	2201      	movs	r2, #1
 800a894:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 800a898:	7bfb      	ldrb	r3, [r7, #15]
}
 800a89a:	4618      	mov	r0, r3
 800a89c:	3710      	adds	r7, #16
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	bd80      	pop	{r7, pc}
 800a8a2:	bf00      	nop
 800a8a4:	40012c00 	.word	0x40012c00
 800a8a8:	40014000 	.word	0x40014000
 800a8ac:	40014400 	.word	0x40014400
 800a8b0:	40014800 	.word	0x40014800

0800a8b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b082      	sub	sp, #8
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	691b      	ldr	r3, [r3, #16]
 800a8c2:	f003 0302 	and.w	r3, r3, #2
 800a8c6:	2b02      	cmp	r3, #2
 800a8c8:	d122      	bne.n	800a910 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	68db      	ldr	r3, [r3, #12]
 800a8d0:	f003 0302 	and.w	r3, r3, #2
 800a8d4:	2b02      	cmp	r3, #2
 800a8d6:	d11b      	bne.n	800a910 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	f06f 0202 	mvn.w	r2, #2
 800a8e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2201      	movs	r2, #1
 800a8e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	699b      	ldr	r3, [r3, #24]
 800a8ee:	f003 0303 	and.w	r3, r3, #3
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d003      	beq.n	800a8fe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	f000 fa1a 	bl	800ad30 <HAL_TIM_IC_CaptureCallback>
 800a8fc:	e005      	b.n	800a90a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a8fe:	6878      	ldr	r0, [r7, #4]
 800a900:	f000 fa0c 	bl	800ad1c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a904:	6878      	ldr	r0, [r7, #4]
 800a906:	f000 fa1d 	bl	800ad44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2200      	movs	r2, #0
 800a90e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	691b      	ldr	r3, [r3, #16]
 800a916:	f003 0304 	and.w	r3, r3, #4
 800a91a:	2b04      	cmp	r3, #4
 800a91c:	d122      	bne.n	800a964 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	68db      	ldr	r3, [r3, #12]
 800a924:	f003 0304 	and.w	r3, r3, #4
 800a928:	2b04      	cmp	r3, #4
 800a92a:	d11b      	bne.n	800a964 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	f06f 0204 	mvn.w	r2, #4
 800a934:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	2202      	movs	r2, #2
 800a93a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	699b      	ldr	r3, [r3, #24]
 800a942:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a946:	2b00      	cmp	r3, #0
 800a948:	d003      	beq.n	800a952 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a94a:	6878      	ldr	r0, [r7, #4]
 800a94c:	f000 f9f0 	bl	800ad30 <HAL_TIM_IC_CaptureCallback>
 800a950:	e005      	b.n	800a95e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a952:	6878      	ldr	r0, [r7, #4]
 800a954:	f000 f9e2 	bl	800ad1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a958:	6878      	ldr	r0, [r7, #4]
 800a95a:	f000 f9f3 	bl	800ad44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	2200      	movs	r2, #0
 800a962:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	691b      	ldr	r3, [r3, #16]
 800a96a:	f003 0308 	and.w	r3, r3, #8
 800a96e:	2b08      	cmp	r3, #8
 800a970:	d122      	bne.n	800a9b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	68db      	ldr	r3, [r3, #12]
 800a978:	f003 0308 	and.w	r3, r3, #8
 800a97c:	2b08      	cmp	r3, #8
 800a97e:	d11b      	bne.n	800a9b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	f06f 0208 	mvn.w	r2, #8
 800a988:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	2204      	movs	r2, #4
 800a98e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	69db      	ldr	r3, [r3, #28]
 800a996:	f003 0303 	and.w	r3, r3, #3
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d003      	beq.n	800a9a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a99e:	6878      	ldr	r0, [r7, #4]
 800a9a0:	f000 f9c6 	bl	800ad30 <HAL_TIM_IC_CaptureCallback>
 800a9a4:	e005      	b.n	800a9b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f000 f9b8 	bl	800ad1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a9ac:	6878      	ldr	r0, [r7, #4]
 800a9ae:	f000 f9c9 	bl	800ad44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	691b      	ldr	r3, [r3, #16]
 800a9be:	f003 0310 	and.w	r3, r3, #16
 800a9c2:	2b10      	cmp	r3, #16
 800a9c4:	d122      	bne.n	800aa0c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	68db      	ldr	r3, [r3, #12]
 800a9cc:	f003 0310 	and.w	r3, r3, #16
 800a9d0:	2b10      	cmp	r3, #16
 800a9d2:	d11b      	bne.n	800aa0c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	f06f 0210 	mvn.w	r2, #16
 800a9dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	2208      	movs	r2, #8
 800a9e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	69db      	ldr	r3, [r3, #28]
 800a9ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d003      	beq.n	800a9fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a9f2:	6878      	ldr	r0, [r7, #4]
 800a9f4:	f000 f99c 	bl	800ad30 <HAL_TIM_IC_CaptureCallback>
 800a9f8:	e005      	b.n	800aa06 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	f000 f98e 	bl	800ad1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa00:	6878      	ldr	r0, [r7, #4]
 800aa02:	f000 f99f 	bl	800ad44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	691b      	ldr	r3, [r3, #16]
 800aa12:	f003 0301 	and.w	r3, r3, #1
 800aa16:	2b01      	cmp	r3, #1
 800aa18:	d10e      	bne.n	800aa38 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	68db      	ldr	r3, [r3, #12]
 800aa20:	f003 0301 	and.w	r3, r3, #1
 800aa24:	2b01      	cmp	r3, #1
 800aa26:	d107      	bne.n	800aa38 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	f06f 0201 	mvn.w	r2, #1
 800aa30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	f7fb fa04 	bl	8005e40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	691b      	ldr	r3, [r3, #16]
 800aa3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa42:	2b80      	cmp	r3, #128	; 0x80
 800aa44:	d10e      	bne.n	800aa64 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	68db      	ldr	r3, [r3, #12]
 800aa4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa50:	2b80      	cmp	r3, #128	; 0x80
 800aa52:	d107      	bne.n	800aa64 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800aa5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	f000 fdb8 	bl	800b5d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	691b      	ldr	r3, [r3, #16]
 800aa6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aa72:	d10e      	bne.n	800aa92 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	68db      	ldr	r3, [r3, #12]
 800aa7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa7e:	2b80      	cmp	r3, #128	; 0x80
 800aa80:	d107      	bne.n	800aa92 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800aa8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800aa8c:	6878      	ldr	r0, [r7, #4]
 800aa8e:	f000 fdab 	bl	800b5e8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	691b      	ldr	r3, [r3, #16]
 800aa98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa9c:	2b40      	cmp	r3, #64	; 0x40
 800aa9e:	d10e      	bne.n	800aabe <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	68db      	ldr	r3, [r3, #12]
 800aaa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaaa:	2b40      	cmp	r3, #64	; 0x40
 800aaac:	d107      	bne.n	800aabe <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800aab6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800aab8:	6878      	ldr	r0, [r7, #4]
 800aaba:	f000 f94d 	bl	800ad58 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	691b      	ldr	r3, [r3, #16]
 800aac4:	f003 0320 	and.w	r3, r3, #32
 800aac8:	2b20      	cmp	r3, #32
 800aaca:	d10e      	bne.n	800aaea <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	68db      	ldr	r3, [r3, #12]
 800aad2:	f003 0320 	and.w	r3, r3, #32
 800aad6:	2b20      	cmp	r3, #32
 800aad8:	d107      	bne.n	800aaea <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f06f 0220 	mvn.w	r2, #32
 800aae2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800aae4:	6878      	ldr	r0, [r7, #4]
 800aae6:	f000 fd6b 	bl	800b5c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800aaea:	bf00      	nop
 800aaec:	3708      	adds	r7, #8
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}
	...

0800aaf4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b086      	sub	sp, #24
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	60f8      	str	r0, [r7, #12]
 800aafc:	60b9      	str	r1, [r7, #8]
 800aafe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ab00:	2300      	movs	r3, #0
 800ab02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ab0a:	2b01      	cmp	r3, #1
 800ab0c:	d101      	bne.n	800ab12 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ab0e:	2302      	movs	r3, #2
 800ab10:	e0ff      	b.n	800ad12 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	2201      	movs	r2, #1
 800ab16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	2b14      	cmp	r3, #20
 800ab1e:	f200 80f0 	bhi.w	800ad02 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800ab22:	a201      	add	r2, pc, #4	; (adr r2, 800ab28 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ab24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab28:	0800ab7d 	.word	0x0800ab7d
 800ab2c:	0800ad03 	.word	0x0800ad03
 800ab30:	0800ad03 	.word	0x0800ad03
 800ab34:	0800ad03 	.word	0x0800ad03
 800ab38:	0800abbd 	.word	0x0800abbd
 800ab3c:	0800ad03 	.word	0x0800ad03
 800ab40:	0800ad03 	.word	0x0800ad03
 800ab44:	0800ad03 	.word	0x0800ad03
 800ab48:	0800abff 	.word	0x0800abff
 800ab4c:	0800ad03 	.word	0x0800ad03
 800ab50:	0800ad03 	.word	0x0800ad03
 800ab54:	0800ad03 	.word	0x0800ad03
 800ab58:	0800ac3f 	.word	0x0800ac3f
 800ab5c:	0800ad03 	.word	0x0800ad03
 800ab60:	0800ad03 	.word	0x0800ad03
 800ab64:	0800ad03 	.word	0x0800ad03
 800ab68:	0800ac81 	.word	0x0800ac81
 800ab6c:	0800ad03 	.word	0x0800ad03
 800ab70:	0800ad03 	.word	0x0800ad03
 800ab74:	0800ad03 	.word	0x0800ad03
 800ab78:	0800acc1 	.word	0x0800acc1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	68b9      	ldr	r1, [r7, #8]
 800ab82:	4618      	mov	r0, r3
 800ab84:	f000 f96a 	bl	800ae5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	699a      	ldr	r2, [r3, #24]
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	f042 0208 	orr.w	r2, r2, #8
 800ab96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	699a      	ldr	r2, [r3, #24]
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	f022 0204 	bic.w	r2, r2, #4
 800aba6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	6999      	ldr	r1, [r3, #24]
 800abae:	68bb      	ldr	r3, [r7, #8]
 800abb0:	691a      	ldr	r2, [r3, #16]
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	430a      	orrs	r2, r1
 800abb8:	619a      	str	r2, [r3, #24]
      break;
 800abba:	e0a5      	b.n	800ad08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	68b9      	ldr	r1, [r7, #8]
 800abc2:	4618      	mov	r0, r3
 800abc4:	f000 f9d0 	bl	800af68 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	699a      	ldr	r2, [r3, #24]
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800abd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	699a      	ldr	r2, [r3, #24]
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800abe6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	6999      	ldr	r1, [r3, #24]
 800abee:	68bb      	ldr	r3, [r7, #8]
 800abf0:	691b      	ldr	r3, [r3, #16]
 800abf2:	021a      	lsls	r2, r3, #8
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	430a      	orrs	r2, r1
 800abfa:	619a      	str	r2, [r3, #24]
      break;
 800abfc:	e084      	b.n	800ad08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	68b9      	ldr	r1, [r7, #8]
 800ac04:	4618      	mov	r0, r3
 800ac06:	f000 fa2f 	bl	800b068 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	69da      	ldr	r2, [r3, #28]
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	f042 0208 	orr.w	r2, r2, #8
 800ac18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	69da      	ldr	r2, [r3, #28]
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f022 0204 	bic.w	r2, r2, #4
 800ac28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	69d9      	ldr	r1, [r3, #28]
 800ac30:	68bb      	ldr	r3, [r7, #8]
 800ac32:	691a      	ldr	r2, [r3, #16]
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	430a      	orrs	r2, r1
 800ac3a:	61da      	str	r2, [r3, #28]
      break;
 800ac3c:	e064      	b.n	800ad08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	68b9      	ldr	r1, [r7, #8]
 800ac44:	4618      	mov	r0, r3
 800ac46:	f000 fa8d 	bl	800b164 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	69da      	ldr	r2, [r3, #28]
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ac58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	69da      	ldr	r2, [r3, #28]
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ac68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	69d9      	ldr	r1, [r3, #28]
 800ac70:	68bb      	ldr	r3, [r7, #8]
 800ac72:	691b      	ldr	r3, [r3, #16]
 800ac74:	021a      	lsls	r2, r3, #8
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	430a      	orrs	r2, r1
 800ac7c:	61da      	str	r2, [r3, #28]
      break;
 800ac7e:	e043      	b.n	800ad08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	68b9      	ldr	r1, [r7, #8]
 800ac86:	4618      	mov	r0, r3
 800ac88:	f000 fad0 	bl	800b22c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	f042 0208 	orr.w	r2, r2, #8
 800ac9a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	f022 0204 	bic.w	r2, r2, #4
 800acaa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800acb2:	68bb      	ldr	r3, [r7, #8]
 800acb4:	691a      	ldr	r2, [r3, #16]
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	430a      	orrs	r2, r1
 800acbc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800acbe:	e023      	b.n	800ad08 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	68b9      	ldr	r1, [r7, #8]
 800acc6:	4618      	mov	r0, r3
 800acc8:	f000 fb0e 	bl	800b2e8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800acda:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800acea:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	691b      	ldr	r3, [r3, #16]
 800acf6:	021a      	lsls	r2, r3, #8
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	430a      	orrs	r2, r1
 800acfe:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800ad00:	e002      	b.n	800ad08 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800ad02:	2301      	movs	r3, #1
 800ad04:	75fb      	strb	r3, [r7, #23]
      break;
 800ad06:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800ad10:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad12:	4618      	mov	r0, r3
 800ad14:	3718      	adds	r7, #24
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bd80      	pop	{r7, pc}
 800ad1a:	bf00      	nop

0800ad1c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ad1c:	b480      	push	{r7}
 800ad1e:	b083      	sub	sp, #12
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ad24:	bf00      	nop
 800ad26:	370c      	adds	r7, #12
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2e:	4770      	bx	lr

0800ad30 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ad30:	b480      	push	{r7}
 800ad32:	b083      	sub	sp, #12
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ad38:	bf00      	nop
 800ad3a:	370c      	adds	r7, #12
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad42:	4770      	bx	lr

0800ad44 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ad44:	b480      	push	{r7}
 800ad46:	b083      	sub	sp, #12
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ad4c:	bf00      	nop
 800ad4e:	370c      	adds	r7, #12
 800ad50:	46bd      	mov	sp, r7
 800ad52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad56:	4770      	bx	lr

0800ad58 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ad58:	b480      	push	{r7}
 800ad5a:	b083      	sub	sp, #12
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ad60:	bf00      	nop
 800ad62:	370c      	adds	r7, #12
 800ad64:	46bd      	mov	sp, r7
 800ad66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6a:	4770      	bx	lr

0800ad6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ad6c:	b480      	push	{r7}
 800ad6e:	b085      	sub	sp, #20
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
 800ad74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	4a32      	ldr	r2, [pc, #200]	; (800ae48 <TIM_Base_SetConfig+0xdc>)
 800ad80:	4293      	cmp	r3, r2
 800ad82:	d007      	beq.n	800ad94 <TIM_Base_SetConfig+0x28>
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad8a:	d003      	beq.n	800ad94 <TIM_Base_SetConfig+0x28>
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	4a2f      	ldr	r2, [pc, #188]	; (800ae4c <TIM_Base_SetConfig+0xe0>)
 800ad90:	4293      	cmp	r3, r2
 800ad92:	d108      	bne.n	800ada6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	685b      	ldr	r3, [r3, #4]
 800ada0:	68fa      	ldr	r2, [r7, #12]
 800ada2:	4313      	orrs	r3, r2
 800ada4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	4a27      	ldr	r2, [pc, #156]	; (800ae48 <TIM_Base_SetConfig+0xdc>)
 800adaa:	4293      	cmp	r3, r2
 800adac:	d013      	beq.n	800add6 <TIM_Base_SetConfig+0x6a>
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800adb4:	d00f      	beq.n	800add6 <TIM_Base_SetConfig+0x6a>
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	4a24      	ldr	r2, [pc, #144]	; (800ae4c <TIM_Base_SetConfig+0xe0>)
 800adba:	4293      	cmp	r3, r2
 800adbc:	d00b      	beq.n	800add6 <TIM_Base_SetConfig+0x6a>
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	4a23      	ldr	r2, [pc, #140]	; (800ae50 <TIM_Base_SetConfig+0xe4>)
 800adc2:	4293      	cmp	r3, r2
 800adc4:	d007      	beq.n	800add6 <TIM_Base_SetConfig+0x6a>
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	4a22      	ldr	r2, [pc, #136]	; (800ae54 <TIM_Base_SetConfig+0xe8>)
 800adca:	4293      	cmp	r3, r2
 800adcc:	d003      	beq.n	800add6 <TIM_Base_SetConfig+0x6a>
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	4a21      	ldr	r2, [pc, #132]	; (800ae58 <TIM_Base_SetConfig+0xec>)
 800add2:	4293      	cmp	r3, r2
 800add4:	d108      	bne.n	800ade8 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800addc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800adde:	683b      	ldr	r3, [r7, #0]
 800ade0:	68db      	ldr	r3, [r3, #12]
 800ade2:	68fa      	ldr	r2, [r7, #12]
 800ade4:	4313      	orrs	r3, r2
 800ade6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	695b      	ldr	r3, [r3, #20]
 800adf2:	4313      	orrs	r3, r2
 800adf4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	68fa      	ldr	r2, [r7, #12]
 800adfa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800adfc:	683b      	ldr	r3, [r7, #0]
 800adfe:	689a      	ldr	r2, [r3, #8]
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ae04:	683b      	ldr	r3, [r7, #0]
 800ae06:	681a      	ldr	r2, [r3, #0]
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	4a0e      	ldr	r2, [pc, #56]	; (800ae48 <TIM_Base_SetConfig+0xdc>)
 800ae10:	4293      	cmp	r3, r2
 800ae12:	d00b      	beq.n	800ae2c <TIM_Base_SetConfig+0xc0>
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	4a0e      	ldr	r2, [pc, #56]	; (800ae50 <TIM_Base_SetConfig+0xe4>)
 800ae18:	4293      	cmp	r3, r2
 800ae1a:	d007      	beq.n	800ae2c <TIM_Base_SetConfig+0xc0>
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	4a0d      	ldr	r2, [pc, #52]	; (800ae54 <TIM_Base_SetConfig+0xe8>)
 800ae20:	4293      	cmp	r3, r2
 800ae22:	d003      	beq.n	800ae2c <TIM_Base_SetConfig+0xc0>
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	4a0c      	ldr	r2, [pc, #48]	; (800ae58 <TIM_Base_SetConfig+0xec>)
 800ae28:	4293      	cmp	r3, r2
 800ae2a:	d103      	bne.n	800ae34 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	691a      	ldr	r2, [r3, #16]
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2201      	movs	r2, #1
 800ae38:	615a      	str	r2, [r3, #20]
}
 800ae3a:	bf00      	nop
 800ae3c:	3714      	adds	r7, #20
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae44:	4770      	bx	lr
 800ae46:	bf00      	nop
 800ae48:	40012c00 	.word	0x40012c00
 800ae4c:	40000400 	.word	0x40000400
 800ae50:	40014000 	.word	0x40014000
 800ae54:	40014400 	.word	0x40014400
 800ae58:	40014800 	.word	0x40014800

0800ae5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ae5c:	b480      	push	{r7}
 800ae5e:	b087      	sub	sp, #28
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	6078      	str	r0, [r7, #4]
 800ae64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	6a1b      	ldr	r3, [r3, #32]
 800ae6a:	f023 0201 	bic.w	r2, r3, #1
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	6a1b      	ldr	r3, [r3, #32]
 800ae76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	685b      	ldr	r3, [r3, #4]
 800ae7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	699b      	ldr	r3, [r3, #24]
 800ae82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ae8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	f023 0303 	bic.w	r3, r3, #3
 800ae96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ae98:	683b      	ldr	r3, [r7, #0]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	68fa      	ldr	r2, [r7, #12]
 800ae9e:	4313      	orrs	r3, r2
 800aea0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800aea2:	697b      	ldr	r3, [r7, #20]
 800aea4:	f023 0302 	bic.w	r3, r3, #2
 800aea8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	689b      	ldr	r3, [r3, #8]
 800aeae:	697a      	ldr	r2, [r7, #20]
 800aeb0:	4313      	orrs	r3, r2
 800aeb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	4a28      	ldr	r2, [pc, #160]	; (800af58 <TIM_OC1_SetConfig+0xfc>)
 800aeb8:	4293      	cmp	r3, r2
 800aeba:	d00b      	beq.n	800aed4 <TIM_OC1_SetConfig+0x78>
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	4a27      	ldr	r2, [pc, #156]	; (800af5c <TIM_OC1_SetConfig+0x100>)
 800aec0:	4293      	cmp	r3, r2
 800aec2:	d007      	beq.n	800aed4 <TIM_OC1_SetConfig+0x78>
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	4a26      	ldr	r2, [pc, #152]	; (800af60 <TIM_OC1_SetConfig+0x104>)
 800aec8:	4293      	cmp	r3, r2
 800aeca:	d003      	beq.n	800aed4 <TIM_OC1_SetConfig+0x78>
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	4a25      	ldr	r2, [pc, #148]	; (800af64 <TIM_OC1_SetConfig+0x108>)
 800aed0:	4293      	cmp	r3, r2
 800aed2:	d10c      	bne.n	800aeee <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800aed4:	697b      	ldr	r3, [r7, #20]
 800aed6:	f023 0308 	bic.w	r3, r3, #8
 800aeda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800aedc:	683b      	ldr	r3, [r7, #0]
 800aede:	68db      	ldr	r3, [r3, #12]
 800aee0:	697a      	ldr	r2, [r7, #20]
 800aee2:	4313      	orrs	r3, r2
 800aee4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800aee6:	697b      	ldr	r3, [r7, #20]
 800aee8:	f023 0304 	bic.w	r3, r3, #4
 800aeec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	4a19      	ldr	r2, [pc, #100]	; (800af58 <TIM_OC1_SetConfig+0xfc>)
 800aef2:	4293      	cmp	r3, r2
 800aef4:	d00b      	beq.n	800af0e <TIM_OC1_SetConfig+0xb2>
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	4a18      	ldr	r2, [pc, #96]	; (800af5c <TIM_OC1_SetConfig+0x100>)
 800aefa:	4293      	cmp	r3, r2
 800aefc:	d007      	beq.n	800af0e <TIM_OC1_SetConfig+0xb2>
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	4a17      	ldr	r2, [pc, #92]	; (800af60 <TIM_OC1_SetConfig+0x104>)
 800af02:	4293      	cmp	r3, r2
 800af04:	d003      	beq.n	800af0e <TIM_OC1_SetConfig+0xb2>
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	4a16      	ldr	r2, [pc, #88]	; (800af64 <TIM_OC1_SetConfig+0x108>)
 800af0a:	4293      	cmp	r3, r2
 800af0c:	d111      	bne.n	800af32 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800af0e:	693b      	ldr	r3, [r7, #16]
 800af10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800af14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800af16:	693b      	ldr	r3, [r7, #16]
 800af18:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800af1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	695b      	ldr	r3, [r3, #20]
 800af22:	693a      	ldr	r2, [r7, #16]
 800af24:	4313      	orrs	r3, r2
 800af26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800af28:	683b      	ldr	r3, [r7, #0]
 800af2a:	699b      	ldr	r3, [r3, #24]
 800af2c:	693a      	ldr	r2, [r7, #16]
 800af2e:	4313      	orrs	r3, r2
 800af30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	693a      	ldr	r2, [r7, #16]
 800af36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	68fa      	ldr	r2, [r7, #12]
 800af3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	685a      	ldr	r2, [r3, #4]
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	697a      	ldr	r2, [r7, #20]
 800af4a:	621a      	str	r2, [r3, #32]
}
 800af4c:	bf00      	nop
 800af4e:	371c      	adds	r7, #28
 800af50:	46bd      	mov	sp, r7
 800af52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af56:	4770      	bx	lr
 800af58:	40012c00 	.word	0x40012c00
 800af5c:	40014000 	.word	0x40014000
 800af60:	40014400 	.word	0x40014400
 800af64:	40014800 	.word	0x40014800

0800af68 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800af68:	b480      	push	{r7}
 800af6a:	b087      	sub	sp, #28
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
 800af70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	6a1b      	ldr	r3, [r3, #32]
 800af76:	f023 0210 	bic.w	r2, r3, #16
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	6a1b      	ldr	r3, [r3, #32]
 800af82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	685b      	ldr	r3, [r3, #4]
 800af88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	699b      	ldr	r3, [r3, #24]
 800af8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800af96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800af9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800afa2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800afa4:	683b      	ldr	r3, [r7, #0]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	021b      	lsls	r3, r3, #8
 800afaa:	68fa      	ldr	r2, [r7, #12]
 800afac:	4313      	orrs	r3, r2
 800afae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800afb0:	697b      	ldr	r3, [r7, #20]
 800afb2:	f023 0320 	bic.w	r3, r3, #32
 800afb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800afb8:	683b      	ldr	r3, [r7, #0]
 800afba:	689b      	ldr	r3, [r3, #8]
 800afbc:	011b      	lsls	r3, r3, #4
 800afbe:	697a      	ldr	r2, [r7, #20]
 800afc0:	4313      	orrs	r3, r2
 800afc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	4a24      	ldr	r2, [pc, #144]	; (800b058 <TIM_OC2_SetConfig+0xf0>)
 800afc8:	4293      	cmp	r3, r2
 800afca:	d10d      	bne.n	800afe8 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800afcc:	697b      	ldr	r3, [r7, #20]
 800afce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800afd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	68db      	ldr	r3, [r3, #12]
 800afd8:	011b      	lsls	r3, r3, #4
 800afda:	697a      	ldr	r2, [r7, #20]
 800afdc:	4313      	orrs	r3, r2
 800afde:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800afe0:	697b      	ldr	r3, [r7, #20]
 800afe2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800afe6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	4a1b      	ldr	r2, [pc, #108]	; (800b058 <TIM_OC2_SetConfig+0xf0>)
 800afec:	4293      	cmp	r3, r2
 800afee:	d00b      	beq.n	800b008 <TIM_OC2_SetConfig+0xa0>
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	4a1a      	ldr	r2, [pc, #104]	; (800b05c <TIM_OC2_SetConfig+0xf4>)
 800aff4:	4293      	cmp	r3, r2
 800aff6:	d007      	beq.n	800b008 <TIM_OC2_SetConfig+0xa0>
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	4a19      	ldr	r2, [pc, #100]	; (800b060 <TIM_OC2_SetConfig+0xf8>)
 800affc:	4293      	cmp	r3, r2
 800affe:	d003      	beq.n	800b008 <TIM_OC2_SetConfig+0xa0>
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	4a18      	ldr	r2, [pc, #96]	; (800b064 <TIM_OC2_SetConfig+0xfc>)
 800b004:	4293      	cmp	r3, r2
 800b006:	d113      	bne.n	800b030 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b008:	693b      	ldr	r3, [r7, #16]
 800b00a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b00e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b010:	693b      	ldr	r3, [r7, #16]
 800b012:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b016:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b018:	683b      	ldr	r3, [r7, #0]
 800b01a:	695b      	ldr	r3, [r3, #20]
 800b01c:	009b      	lsls	r3, r3, #2
 800b01e:	693a      	ldr	r2, [r7, #16]
 800b020:	4313      	orrs	r3, r2
 800b022:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b024:	683b      	ldr	r3, [r7, #0]
 800b026:	699b      	ldr	r3, [r3, #24]
 800b028:	009b      	lsls	r3, r3, #2
 800b02a:	693a      	ldr	r2, [r7, #16]
 800b02c:	4313      	orrs	r3, r2
 800b02e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	693a      	ldr	r2, [r7, #16]
 800b034:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	68fa      	ldr	r2, [r7, #12]
 800b03a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b03c:	683b      	ldr	r3, [r7, #0]
 800b03e:	685a      	ldr	r2, [r3, #4]
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	697a      	ldr	r2, [r7, #20]
 800b048:	621a      	str	r2, [r3, #32]
}
 800b04a:	bf00      	nop
 800b04c:	371c      	adds	r7, #28
 800b04e:	46bd      	mov	sp, r7
 800b050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b054:	4770      	bx	lr
 800b056:	bf00      	nop
 800b058:	40012c00 	.word	0x40012c00
 800b05c:	40014000 	.word	0x40014000
 800b060:	40014400 	.word	0x40014400
 800b064:	40014800 	.word	0x40014800

0800b068 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b068:	b480      	push	{r7}
 800b06a:	b087      	sub	sp, #28
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
 800b070:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	6a1b      	ldr	r3, [r3, #32]
 800b076:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	6a1b      	ldr	r3, [r3, #32]
 800b082:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	685b      	ldr	r3, [r3, #4]
 800b088:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	69db      	ldr	r3, [r3, #28]
 800b08e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b096:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b09a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	f023 0303 	bic.w	r3, r3, #3
 800b0a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b0a4:	683b      	ldr	r3, [r7, #0]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	68fa      	ldr	r2, [r7, #12]
 800b0aa:	4313      	orrs	r3, r2
 800b0ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b0ae:	697b      	ldr	r3, [r7, #20]
 800b0b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b0b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b0b6:	683b      	ldr	r3, [r7, #0]
 800b0b8:	689b      	ldr	r3, [r3, #8]
 800b0ba:	021b      	lsls	r3, r3, #8
 800b0bc:	697a      	ldr	r2, [r7, #20]
 800b0be:	4313      	orrs	r3, r2
 800b0c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	4a23      	ldr	r2, [pc, #140]	; (800b154 <TIM_OC3_SetConfig+0xec>)
 800b0c6:	4293      	cmp	r3, r2
 800b0c8:	d10d      	bne.n	800b0e6 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b0ca:	697b      	ldr	r3, [r7, #20]
 800b0cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b0d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b0d2:	683b      	ldr	r3, [r7, #0]
 800b0d4:	68db      	ldr	r3, [r3, #12]
 800b0d6:	021b      	lsls	r3, r3, #8
 800b0d8:	697a      	ldr	r2, [r7, #20]
 800b0da:	4313      	orrs	r3, r2
 800b0dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b0de:	697b      	ldr	r3, [r7, #20]
 800b0e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b0e4:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	4a1a      	ldr	r2, [pc, #104]	; (800b154 <TIM_OC3_SetConfig+0xec>)
 800b0ea:	4293      	cmp	r3, r2
 800b0ec:	d00b      	beq.n	800b106 <TIM_OC3_SetConfig+0x9e>
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	4a19      	ldr	r2, [pc, #100]	; (800b158 <TIM_OC3_SetConfig+0xf0>)
 800b0f2:	4293      	cmp	r3, r2
 800b0f4:	d007      	beq.n	800b106 <TIM_OC3_SetConfig+0x9e>
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	4a18      	ldr	r2, [pc, #96]	; (800b15c <TIM_OC3_SetConfig+0xf4>)
 800b0fa:	4293      	cmp	r3, r2
 800b0fc:	d003      	beq.n	800b106 <TIM_OC3_SetConfig+0x9e>
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	4a17      	ldr	r2, [pc, #92]	; (800b160 <TIM_OC3_SetConfig+0xf8>)
 800b102:	4293      	cmp	r3, r2
 800b104:	d113      	bne.n	800b12e <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b106:	693b      	ldr	r3, [r7, #16]
 800b108:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b10c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b10e:	693b      	ldr	r3, [r7, #16]
 800b110:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b114:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b116:	683b      	ldr	r3, [r7, #0]
 800b118:	695b      	ldr	r3, [r3, #20]
 800b11a:	011b      	lsls	r3, r3, #4
 800b11c:	693a      	ldr	r2, [r7, #16]
 800b11e:	4313      	orrs	r3, r2
 800b120:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b122:	683b      	ldr	r3, [r7, #0]
 800b124:	699b      	ldr	r3, [r3, #24]
 800b126:	011b      	lsls	r3, r3, #4
 800b128:	693a      	ldr	r2, [r7, #16]
 800b12a:	4313      	orrs	r3, r2
 800b12c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	693a      	ldr	r2, [r7, #16]
 800b132:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	68fa      	ldr	r2, [r7, #12]
 800b138:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b13a:	683b      	ldr	r3, [r7, #0]
 800b13c:	685a      	ldr	r2, [r3, #4]
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	697a      	ldr	r2, [r7, #20]
 800b146:	621a      	str	r2, [r3, #32]
}
 800b148:	bf00      	nop
 800b14a:	371c      	adds	r7, #28
 800b14c:	46bd      	mov	sp, r7
 800b14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b152:	4770      	bx	lr
 800b154:	40012c00 	.word	0x40012c00
 800b158:	40014000 	.word	0x40014000
 800b15c:	40014400 	.word	0x40014400
 800b160:	40014800 	.word	0x40014800

0800b164 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b164:	b480      	push	{r7}
 800b166:	b087      	sub	sp, #28
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
 800b16c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	6a1b      	ldr	r3, [r3, #32]
 800b172:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	6a1b      	ldr	r3, [r3, #32]
 800b17e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	685b      	ldr	r3, [r3, #4]
 800b184:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	69db      	ldr	r3, [r3, #28]
 800b18a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b192:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b196:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b19e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	021b      	lsls	r3, r3, #8
 800b1a6:	68fa      	ldr	r2, [r7, #12]
 800b1a8:	4313      	orrs	r3, r2
 800b1aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b1ac:	693b      	ldr	r3, [r7, #16]
 800b1ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b1b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b1b4:	683b      	ldr	r3, [r7, #0]
 800b1b6:	689b      	ldr	r3, [r3, #8]
 800b1b8:	031b      	lsls	r3, r3, #12
 800b1ba:	693a      	ldr	r2, [r7, #16]
 800b1bc:	4313      	orrs	r3, r2
 800b1be:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	4a16      	ldr	r2, [pc, #88]	; (800b21c <TIM_OC4_SetConfig+0xb8>)
 800b1c4:	4293      	cmp	r3, r2
 800b1c6:	d00b      	beq.n	800b1e0 <TIM_OC4_SetConfig+0x7c>
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	4a15      	ldr	r2, [pc, #84]	; (800b220 <TIM_OC4_SetConfig+0xbc>)
 800b1cc:	4293      	cmp	r3, r2
 800b1ce:	d007      	beq.n	800b1e0 <TIM_OC4_SetConfig+0x7c>
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	4a14      	ldr	r2, [pc, #80]	; (800b224 <TIM_OC4_SetConfig+0xc0>)
 800b1d4:	4293      	cmp	r3, r2
 800b1d6:	d003      	beq.n	800b1e0 <TIM_OC4_SetConfig+0x7c>
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	4a13      	ldr	r2, [pc, #76]	; (800b228 <TIM_OC4_SetConfig+0xc4>)
 800b1dc:	4293      	cmp	r3, r2
 800b1de:	d109      	bne.n	800b1f4 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b1e0:	697b      	ldr	r3, [r7, #20]
 800b1e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b1e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	695b      	ldr	r3, [r3, #20]
 800b1ec:	019b      	lsls	r3, r3, #6
 800b1ee:	697a      	ldr	r2, [r7, #20]
 800b1f0:	4313      	orrs	r3, r2
 800b1f2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	697a      	ldr	r2, [r7, #20]
 800b1f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	68fa      	ldr	r2, [r7, #12]
 800b1fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	685a      	ldr	r2, [r3, #4]
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	693a      	ldr	r2, [r7, #16]
 800b20c:	621a      	str	r2, [r3, #32]
}
 800b20e:	bf00      	nop
 800b210:	371c      	adds	r7, #28
 800b212:	46bd      	mov	sp, r7
 800b214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b218:	4770      	bx	lr
 800b21a:	bf00      	nop
 800b21c:	40012c00 	.word	0x40012c00
 800b220:	40014000 	.word	0x40014000
 800b224:	40014400 	.word	0x40014400
 800b228:	40014800 	.word	0x40014800

0800b22c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b22c:	b480      	push	{r7}
 800b22e:	b087      	sub	sp, #28
 800b230:	af00      	add	r7, sp, #0
 800b232:	6078      	str	r0, [r7, #4]
 800b234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	6a1b      	ldr	r3, [r3, #32]
 800b23a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	6a1b      	ldr	r3, [r3, #32]
 800b246:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	685b      	ldr	r3, [r3, #4]
 800b24c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b25a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b25e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b260:	683b      	ldr	r3, [r7, #0]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	68fa      	ldr	r2, [r7, #12]
 800b266:	4313      	orrs	r3, r2
 800b268:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b26a:	693b      	ldr	r3, [r7, #16]
 800b26c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800b270:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b272:	683b      	ldr	r3, [r7, #0]
 800b274:	689b      	ldr	r3, [r3, #8]
 800b276:	041b      	lsls	r3, r3, #16
 800b278:	693a      	ldr	r2, [r7, #16]
 800b27a:	4313      	orrs	r3, r2
 800b27c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	4a15      	ldr	r2, [pc, #84]	; (800b2d8 <TIM_OC5_SetConfig+0xac>)
 800b282:	4293      	cmp	r3, r2
 800b284:	d00b      	beq.n	800b29e <TIM_OC5_SetConfig+0x72>
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	4a14      	ldr	r2, [pc, #80]	; (800b2dc <TIM_OC5_SetConfig+0xb0>)
 800b28a:	4293      	cmp	r3, r2
 800b28c:	d007      	beq.n	800b29e <TIM_OC5_SetConfig+0x72>
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	4a13      	ldr	r2, [pc, #76]	; (800b2e0 <TIM_OC5_SetConfig+0xb4>)
 800b292:	4293      	cmp	r3, r2
 800b294:	d003      	beq.n	800b29e <TIM_OC5_SetConfig+0x72>
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	4a12      	ldr	r2, [pc, #72]	; (800b2e4 <TIM_OC5_SetConfig+0xb8>)
 800b29a:	4293      	cmp	r3, r2
 800b29c:	d109      	bne.n	800b2b2 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b29e:	697b      	ldr	r3, [r7, #20]
 800b2a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b2a4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b2a6:	683b      	ldr	r3, [r7, #0]
 800b2a8:	695b      	ldr	r3, [r3, #20]
 800b2aa:	021b      	lsls	r3, r3, #8
 800b2ac:	697a      	ldr	r2, [r7, #20]
 800b2ae:	4313      	orrs	r3, r2
 800b2b0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	697a      	ldr	r2, [r7, #20]
 800b2b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	68fa      	ldr	r2, [r7, #12]
 800b2bc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b2be:	683b      	ldr	r3, [r7, #0]
 800b2c0:	685a      	ldr	r2, [r3, #4]
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	693a      	ldr	r2, [r7, #16]
 800b2ca:	621a      	str	r2, [r3, #32]
}
 800b2cc:	bf00      	nop
 800b2ce:	371c      	adds	r7, #28
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d6:	4770      	bx	lr
 800b2d8:	40012c00 	.word	0x40012c00
 800b2dc:	40014000 	.word	0x40014000
 800b2e0:	40014400 	.word	0x40014400
 800b2e4:	40014800 	.word	0x40014800

0800b2e8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b2e8:	b480      	push	{r7}
 800b2ea:	b087      	sub	sp, #28
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
 800b2f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	6a1b      	ldr	r3, [r3, #32]
 800b2f6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	6a1b      	ldr	r3, [r3, #32]
 800b302:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	685b      	ldr	r3, [r3, #4]
 800b308:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b30e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b316:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b31a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	021b      	lsls	r3, r3, #8
 800b322:	68fa      	ldr	r2, [r7, #12]
 800b324:	4313      	orrs	r3, r2
 800b326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b328:	693b      	ldr	r3, [r7, #16]
 800b32a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b32e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	689b      	ldr	r3, [r3, #8]
 800b334:	051b      	lsls	r3, r3, #20
 800b336:	693a      	ldr	r2, [r7, #16]
 800b338:	4313      	orrs	r3, r2
 800b33a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	4a16      	ldr	r2, [pc, #88]	; (800b398 <TIM_OC6_SetConfig+0xb0>)
 800b340:	4293      	cmp	r3, r2
 800b342:	d00b      	beq.n	800b35c <TIM_OC6_SetConfig+0x74>
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	4a15      	ldr	r2, [pc, #84]	; (800b39c <TIM_OC6_SetConfig+0xb4>)
 800b348:	4293      	cmp	r3, r2
 800b34a:	d007      	beq.n	800b35c <TIM_OC6_SetConfig+0x74>
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	4a14      	ldr	r2, [pc, #80]	; (800b3a0 <TIM_OC6_SetConfig+0xb8>)
 800b350:	4293      	cmp	r3, r2
 800b352:	d003      	beq.n	800b35c <TIM_OC6_SetConfig+0x74>
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	4a13      	ldr	r2, [pc, #76]	; (800b3a4 <TIM_OC6_SetConfig+0xbc>)
 800b358:	4293      	cmp	r3, r2
 800b35a:	d109      	bne.n	800b370 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b35c:	697b      	ldr	r3, [r7, #20]
 800b35e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b362:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b364:	683b      	ldr	r3, [r7, #0]
 800b366:	695b      	ldr	r3, [r3, #20]
 800b368:	029b      	lsls	r3, r3, #10
 800b36a:	697a      	ldr	r2, [r7, #20]
 800b36c:	4313      	orrs	r3, r2
 800b36e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	697a      	ldr	r2, [r7, #20]
 800b374:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	68fa      	ldr	r2, [r7, #12]
 800b37a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b37c:	683b      	ldr	r3, [r7, #0]
 800b37e:	685a      	ldr	r2, [r3, #4]
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	693a      	ldr	r2, [r7, #16]
 800b388:	621a      	str	r2, [r3, #32]
}
 800b38a:	bf00      	nop
 800b38c:	371c      	adds	r7, #28
 800b38e:	46bd      	mov	sp, r7
 800b390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b394:	4770      	bx	lr
 800b396:	bf00      	nop
 800b398:	40012c00 	.word	0x40012c00
 800b39c:	40014000 	.word	0x40014000
 800b3a0:	40014400 	.word	0x40014400
 800b3a4:	40014800 	.word	0x40014800

0800b3a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b3a8:	b480      	push	{r7}
 800b3aa:	b087      	sub	sp, #28
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	60f8      	str	r0, [r7, #12]
 800b3b0:	60b9      	str	r1, [r7, #8]
 800b3b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b3b4:	68bb      	ldr	r3, [r7, #8]
 800b3b6:	f003 031f 	and.w	r3, r3, #31
 800b3ba:	2201      	movs	r2, #1
 800b3bc:	fa02 f303 	lsl.w	r3, r2, r3
 800b3c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	6a1a      	ldr	r2, [r3, #32]
 800b3c6:	697b      	ldr	r3, [r7, #20]
 800b3c8:	43db      	mvns	r3, r3
 800b3ca:	401a      	ands	r2, r3
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	6a1a      	ldr	r2, [r3, #32]
 800b3d4:	68bb      	ldr	r3, [r7, #8]
 800b3d6:	f003 031f 	and.w	r3, r3, #31
 800b3da:	6879      	ldr	r1, [r7, #4]
 800b3dc:	fa01 f303 	lsl.w	r3, r1, r3
 800b3e0:	431a      	orrs	r2, r3
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	621a      	str	r2, [r3, #32]
}
 800b3e6:	bf00      	nop
 800b3e8:	371c      	adds	r7, #28
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f0:	4770      	bx	lr
	...

0800b3f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b3f4:	b480      	push	{r7}
 800b3f6:	b085      	sub	sp, #20
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
 800b3fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b404:	2b01      	cmp	r3, #1
 800b406:	d101      	bne.n	800b40c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b408:	2302      	movs	r3, #2
 800b40a:	e054      	b.n	800b4b6 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2201      	movs	r2, #1
 800b410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	2202      	movs	r2, #2
 800b418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	685b      	ldr	r3, [r3, #4]
 800b422:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	689b      	ldr	r3, [r3, #8]
 800b42a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	4a24      	ldr	r2, [pc, #144]	; (800b4c4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800b432:	4293      	cmp	r3, r2
 800b434:	d108      	bne.n	800b448 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b43c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b43e:	683b      	ldr	r3, [r7, #0]
 800b440:	685b      	ldr	r3, [r3, #4]
 800b442:	68fa      	ldr	r2, [r7, #12]
 800b444:	4313      	orrs	r3, r2
 800b446:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b44e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b450:	683b      	ldr	r3, [r7, #0]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	68fa      	ldr	r2, [r7, #12]
 800b456:	4313      	orrs	r3, r2
 800b458:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	68fa      	ldr	r2, [r7, #12]
 800b460:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	4a17      	ldr	r2, [pc, #92]	; (800b4c4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800b468:	4293      	cmp	r3, r2
 800b46a:	d00e      	beq.n	800b48a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b474:	d009      	beq.n	800b48a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	4a13      	ldr	r2, [pc, #76]	; (800b4c8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800b47c:	4293      	cmp	r3, r2
 800b47e:	d004      	beq.n	800b48a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	4a11      	ldr	r2, [pc, #68]	; (800b4cc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800b486:	4293      	cmp	r3, r2
 800b488:	d10c      	bne.n	800b4a4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b48a:	68bb      	ldr	r3, [r7, #8]
 800b48c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b490:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	689b      	ldr	r3, [r3, #8]
 800b496:	68ba      	ldr	r2, [r7, #8]
 800b498:	4313      	orrs	r3, r2
 800b49a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	68ba      	ldr	r2, [r7, #8]
 800b4a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	2201      	movs	r2, #1
 800b4a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	2200      	movs	r2, #0
 800b4b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b4b4:	2300      	movs	r3, #0
}
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	3714      	adds	r7, #20
 800b4ba:	46bd      	mov	sp, r7
 800b4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c0:	4770      	bx	lr
 800b4c2:	bf00      	nop
 800b4c4:	40012c00 	.word	0x40012c00
 800b4c8:	40000400 	.word	0x40000400
 800b4cc:	40014000 	.word	0x40014000

0800b4d0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b4d0:	b480      	push	{r7}
 800b4d2:	b085      	sub	sp, #20
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	6078      	str	r0, [r7, #4]
 800b4d8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b4da:	2300      	movs	r3, #0
 800b4dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b4e4:	2b01      	cmp	r3, #1
 800b4e6:	d101      	bne.n	800b4ec <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b4e8:	2302      	movs	r3, #2
 800b4ea:	e060      	b.n	800b5ae <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2201      	movs	r2, #1
 800b4f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b4fa:	683b      	ldr	r3, [r7, #0]
 800b4fc:	68db      	ldr	r3, [r3, #12]
 800b4fe:	4313      	orrs	r3, r2
 800b500:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b508:	683b      	ldr	r3, [r7, #0]
 800b50a:	689b      	ldr	r3, [r3, #8]
 800b50c:	4313      	orrs	r3, r2
 800b50e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	685b      	ldr	r3, [r3, #4]
 800b51a:	4313      	orrs	r3, r2
 800b51c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	4313      	orrs	r3, r2
 800b52a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b532:	683b      	ldr	r3, [r7, #0]
 800b534:	691b      	ldr	r3, [r3, #16]
 800b536:	4313      	orrs	r3, r2
 800b538:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b540:	683b      	ldr	r3, [r7, #0]
 800b542:	695b      	ldr	r3, [r3, #20]
 800b544:	4313      	orrs	r3, r2
 800b546:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b54e:	683b      	ldr	r3, [r7, #0]
 800b550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b552:	4313      	orrs	r3, r2
 800b554:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	699b      	ldr	r3, [r3, #24]
 800b560:	041b      	lsls	r3, r3, #16
 800b562:	4313      	orrs	r3, r2
 800b564:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	4a14      	ldr	r2, [pc, #80]	; (800b5bc <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 800b56c:	4293      	cmp	r3, r2
 800b56e:	d115      	bne.n	800b59c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800b576:	683b      	ldr	r3, [r7, #0]
 800b578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b57a:	051b      	lsls	r3, r3, #20
 800b57c:	4313      	orrs	r3, r2
 800b57e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800b586:	683b      	ldr	r3, [r7, #0]
 800b588:	69db      	ldr	r3, [r3, #28]
 800b58a:	4313      	orrs	r3, r2
 800b58c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	6a1b      	ldr	r3, [r3, #32]
 800b598:	4313      	orrs	r3, r2
 800b59a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	68fa      	ldr	r2, [r7, #12]
 800b5a2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b5ac:	2300      	movs	r3, #0
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	3714      	adds	r7, #20
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b8:	4770      	bx	lr
 800b5ba:	bf00      	nop
 800b5bc:	40012c00 	.word	0x40012c00

0800b5c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b5c0:	b480      	push	{r7}
 800b5c2:	b083      	sub	sp, #12
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b5c8:	bf00      	nop
 800b5ca:	370c      	adds	r7, #12
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d2:	4770      	bx	lr

0800b5d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b5d4:	b480      	push	{r7}
 800b5d6:	b083      	sub	sp, #12
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b5dc:	bf00      	nop
 800b5de:	370c      	adds	r7, #12
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e6:	4770      	bx	lr

0800b5e8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b5e8:	b480      	push	{r7}
 800b5ea:	b083      	sub	sp, #12
 800b5ec:	af00      	add	r7, sp, #0
 800b5ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b5f0:	bf00      	nop
 800b5f2:	370c      	adds	r7, #12
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fa:	4770      	bx	lr

0800b5fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	b082      	sub	sp, #8
 800b600:	af00      	add	r7, sp, #0
 800b602:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	2b00      	cmp	r3, #0
 800b608:	d101      	bne.n	800b60e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b60a:	2301      	movs	r3, #1
 800b60c:	e040      	b.n	800b690 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b612:	2b00      	cmp	r3, #0
 800b614:	d106      	bne.n	800b624 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2200      	movs	r2, #0
 800b61a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b61e:	6878      	ldr	r0, [r7, #4]
 800b620:	f7fb f936 	bl	8006890 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	2224      	movs	r2, #36	; 0x24
 800b628:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	681a      	ldr	r2, [r3, #0]
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	f022 0201 	bic.w	r2, r2, #1
 800b638:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b63a:	6878      	ldr	r0, [r7, #4]
 800b63c:	f000 f8b6 	bl	800b7ac <UART_SetConfig>
 800b640:	4603      	mov	r3, r0
 800b642:	2b01      	cmp	r3, #1
 800b644:	d101      	bne.n	800b64a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800b646:	2301      	movs	r3, #1
 800b648:	e022      	b.n	800b690 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d002      	beq.n	800b658 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800b652:	6878      	ldr	r0, [r7, #4]
 800b654:	f000 f9e0 	bl	800ba18 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	685a      	ldr	r2, [r3, #4]
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b666:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	689a      	ldr	r2, [r3, #8]
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b676:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	681a      	ldr	r2, [r3, #0]
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	f042 0201 	orr.w	r2, r2, #1
 800b686:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b688:	6878      	ldr	r0, [r7, #4]
 800b68a:	f000 fa67 	bl	800bb5c <UART_CheckIdleState>
 800b68e:	4603      	mov	r3, r0
}
 800b690:	4618      	mov	r0, r3
 800b692:	3708      	adds	r7, #8
 800b694:	46bd      	mov	sp, r7
 800b696:	bd80      	pop	{r7, pc}

0800b698 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	b08a      	sub	sp, #40	; 0x28
 800b69c:	af02      	add	r7, sp, #8
 800b69e:	60f8      	str	r0, [r7, #12]
 800b6a0:	60b9      	str	r1, [r7, #8]
 800b6a2:	603b      	str	r3, [r7, #0]
 800b6a4:	4613      	mov	r3, r2
 800b6a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b6ac:	2b20      	cmp	r3, #32
 800b6ae:	d178      	bne.n	800b7a2 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b6b0:	68bb      	ldr	r3, [r7, #8]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d002      	beq.n	800b6bc <HAL_UART_Transmit+0x24>
 800b6b6:	88fb      	ldrh	r3, [r7, #6]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d101      	bne.n	800b6c0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800b6bc:	2301      	movs	r3, #1
 800b6be:	e071      	b.n	800b7a4 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	2221      	movs	r2, #33	; 0x21
 800b6cc:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b6ce:	f7fb f9a7 	bl	8006a20 <HAL_GetTick>
 800b6d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	88fa      	ldrh	r2, [r7, #6]
 800b6d8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	88fa      	ldrh	r2, [r7, #6]
 800b6e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	689b      	ldr	r3, [r3, #8]
 800b6e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b6ec:	d108      	bne.n	800b700 <HAL_UART_Transmit+0x68>
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	691b      	ldr	r3, [r3, #16]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d104      	bne.n	800b700 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b6fa:	68bb      	ldr	r3, [r7, #8]
 800b6fc:	61bb      	str	r3, [r7, #24]
 800b6fe:	e003      	b.n	800b708 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800b700:	68bb      	ldr	r3, [r7, #8]
 800b702:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b704:	2300      	movs	r3, #0
 800b706:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b708:	e030      	b.n	800b76c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b70a:	683b      	ldr	r3, [r7, #0]
 800b70c:	9300      	str	r3, [sp, #0]
 800b70e:	697b      	ldr	r3, [r7, #20]
 800b710:	2200      	movs	r2, #0
 800b712:	2180      	movs	r1, #128	; 0x80
 800b714:	68f8      	ldr	r0, [r7, #12]
 800b716:	f000 fac9 	bl	800bcac <UART_WaitOnFlagUntilTimeout>
 800b71a:	4603      	mov	r3, r0
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d004      	beq.n	800b72a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	2220      	movs	r2, #32
 800b724:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800b726:	2303      	movs	r3, #3
 800b728:	e03c      	b.n	800b7a4 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800b72a:	69fb      	ldr	r3, [r7, #28]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d10b      	bne.n	800b748 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b730:	69bb      	ldr	r3, [r7, #24]
 800b732:	881a      	ldrh	r2, [r3, #0]
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b73c:	b292      	uxth	r2, r2
 800b73e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800b740:	69bb      	ldr	r3, [r7, #24]
 800b742:	3302      	adds	r3, #2
 800b744:	61bb      	str	r3, [r7, #24]
 800b746:	e008      	b.n	800b75a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b748:	69fb      	ldr	r3, [r7, #28]
 800b74a:	781a      	ldrb	r2, [r3, #0]
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	b292      	uxth	r2, r2
 800b752:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800b754:	69fb      	ldr	r3, [r7, #28]
 800b756:	3301      	adds	r3, #1
 800b758:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800b760:	b29b      	uxth	r3, r3
 800b762:	3b01      	subs	r3, #1
 800b764:	b29a      	uxth	r2, r3
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800b772:	b29b      	uxth	r3, r3
 800b774:	2b00      	cmp	r3, #0
 800b776:	d1c8      	bne.n	800b70a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b778:	683b      	ldr	r3, [r7, #0]
 800b77a:	9300      	str	r3, [sp, #0]
 800b77c:	697b      	ldr	r3, [r7, #20]
 800b77e:	2200      	movs	r2, #0
 800b780:	2140      	movs	r1, #64	; 0x40
 800b782:	68f8      	ldr	r0, [r7, #12]
 800b784:	f000 fa92 	bl	800bcac <UART_WaitOnFlagUntilTimeout>
 800b788:	4603      	mov	r3, r0
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d004      	beq.n	800b798 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	2220      	movs	r2, #32
 800b792:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800b794:	2303      	movs	r3, #3
 800b796:	e005      	b.n	800b7a4 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	2220      	movs	r2, #32
 800b79c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800b79e:	2300      	movs	r3, #0
 800b7a0:	e000      	b.n	800b7a4 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800b7a2:	2302      	movs	r3, #2
  }
}
 800b7a4:	4618      	mov	r0, r3
 800b7a6:	3720      	adds	r7, #32
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	bd80      	pop	{r7, pc}

0800b7ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b088      	sub	sp, #32
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	689a      	ldr	r2, [r3, #8]
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	691b      	ldr	r3, [r3, #16]
 800b7c0:	431a      	orrs	r2, r3
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	695b      	ldr	r3, [r3, #20]
 800b7c6:	431a      	orrs	r2, r3
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	69db      	ldr	r3, [r3, #28]
 800b7cc:	4313      	orrs	r3, r2
 800b7ce:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	681a      	ldr	r2, [r3, #0]
 800b7d6:	4b8a      	ldr	r3, [pc, #552]	; (800ba00 <UART_SetConfig+0x254>)
 800b7d8:	4013      	ands	r3, r2
 800b7da:	687a      	ldr	r2, [r7, #4]
 800b7dc:	6812      	ldr	r2, [r2, #0]
 800b7de:	6979      	ldr	r1, [r7, #20]
 800b7e0:	430b      	orrs	r3, r1
 800b7e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	685b      	ldr	r3, [r3, #4]
 800b7ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	68da      	ldr	r2, [r3, #12]
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	430a      	orrs	r2, r1
 800b7f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	699b      	ldr	r3, [r3, #24]
 800b7fe:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	6a1b      	ldr	r3, [r3, #32]
 800b804:	697a      	ldr	r2, [r7, #20]
 800b806:	4313      	orrs	r3, r2
 800b808:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	689b      	ldr	r3, [r3, #8]
 800b810:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	697a      	ldr	r2, [r7, #20]
 800b81a:	430a      	orrs	r2, r1
 800b81c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	4a78      	ldr	r2, [pc, #480]	; (800ba04 <UART_SetConfig+0x258>)
 800b824:	4293      	cmp	r3, r2
 800b826:	d120      	bne.n	800b86a <UART_SetConfig+0xbe>
 800b828:	4b77      	ldr	r3, [pc, #476]	; (800ba08 <UART_SetConfig+0x25c>)
 800b82a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b82c:	f003 0303 	and.w	r3, r3, #3
 800b830:	2b03      	cmp	r3, #3
 800b832:	d817      	bhi.n	800b864 <UART_SetConfig+0xb8>
 800b834:	a201      	add	r2, pc, #4	; (adr r2, 800b83c <UART_SetConfig+0x90>)
 800b836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b83a:	bf00      	nop
 800b83c:	0800b84d 	.word	0x0800b84d
 800b840:	0800b859 	.word	0x0800b859
 800b844:	0800b85f 	.word	0x0800b85f
 800b848:	0800b853 	.word	0x0800b853
 800b84c:	2300      	movs	r3, #0
 800b84e:	77fb      	strb	r3, [r7, #31]
 800b850:	e01d      	b.n	800b88e <UART_SetConfig+0xe2>
 800b852:	2302      	movs	r3, #2
 800b854:	77fb      	strb	r3, [r7, #31]
 800b856:	e01a      	b.n	800b88e <UART_SetConfig+0xe2>
 800b858:	2304      	movs	r3, #4
 800b85a:	77fb      	strb	r3, [r7, #31]
 800b85c:	e017      	b.n	800b88e <UART_SetConfig+0xe2>
 800b85e:	2308      	movs	r3, #8
 800b860:	77fb      	strb	r3, [r7, #31]
 800b862:	e014      	b.n	800b88e <UART_SetConfig+0xe2>
 800b864:	2310      	movs	r3, #16
 800b866:	77fb      	strb	r3, [r7, #31]
 800b868:	e011      	b.n	800b88e <UART_SetConfig+0xe2>
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	4a67      	ldr	r2, [pc, #412]	; (800ba0c <UART_SetConfig+0x260>)
 800b870:	4293      	cmp	r3, r2
 800b872:	d102      	bne.n	800b87a <UART_SetConfig+0xce>
 800b874:	2300      	movs	r3, #0
 800b876:	77fb      	strb	r3, [r7, #31]
 800b878:	e009      	b.n	800b88e <UART_SetConfig+0xe2>
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	4a64      	ldr	r2, [pc, #400]	; (800ba10 <UART_SetConfig+0x264>)
 800b880:	4293      	cmp	r3, r2
 800b882:	d102      	bne.n	800b88a <UART_SetConfig+0xde>
 800b884:	2300      	movs	r3, #0
 800b886:	77fb      	strb	r3, [r7, #31]
 800b888:	e001      	b.n	800b88e <UART_SetConfig+0xe2>
 800b88a:	2310      	movs	r3, #16
 800b88c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	69db      	ldr	r3, [r3, #28]
 800b892:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b896:	d15a      	bne.n	800b94e <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 800b898:	7ffb      	ldrb	r3, [r7, #31]
 800b89a:	2b08      	cmp	r3, #8
 800b89c:	d827      	bhi.n	800b8ee <UART_SetConfig+0x142>
 800b89e:	a201      	add	r2, pc, #4	; (adr r2, 800b8a4 <UART_SetConfig+0xf8>)
 800b8a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8a4:	0800b8c9 	.word	0x0800b8c9
 800b8a8:	0800b8d1 	.word	0x0800b8d1
 800b8ac:	0800b8d9 	.word	0x0800b8d9
 800b8b0:	0800b8ef 	.word	0x0800b8ef
 800b8b4:	0800b8df 	.word	0x0800b8df
 800b8b8:	0800b8ef 	.word	0x0800b8ef
 800b8bc:	0800b8ef 	.word	0x0800b8ef
 800b8c0:	0800b8ef 	.word	0x0800b8ef
 800b8c4:	0800b8e7 	.word	0x0800b8e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b8c8:	f7fe fb28 	bl	8009f1c <HAL_RCC_GetPCLK1Freq>
 800b8cc:	61b8      	str	r0, [r7, #24]
        break;
 800b8ce:	e013      	b.n	800b8f8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b8d0:	f7fe fb46 	bl	8009f60 <HAL_RCC_GetPCLK2Freq>
 800b8d4:	61b8      	str	r0, [r7, #24]
        break;
 800b8d6:	e00f      	b.n	800b8f8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b8d8:	4b4e      	ldr	r3, [pc, #312]	; (800ba14 <UART_SetConfig+0x268>)
 800b8da:	61bb      	str	r3, [r7, #24]
        break;
 800b8dc:	e00c      	b.n	800b8f8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b8de:	f7fe faa7 	bl	8009e30 <HAL_RCC_GetSysClockFreq>
 800b8e2:	61b8      	str	r0, [r7, #24]
        break;
 800b8e4:	e008      	b.n	800b8f8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b8e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b8ea:	61bb      	str	r3, [r7, #24]
        break;
 800b8ec:	e004      	b.n	800b8f8 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b8f2:	2301      	movs	r3, #1
 800b8f4:	77bb      	strb	r3, [r7, #30]
        break;
 800b8f6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b8f8:	69bb      	ldr	r3, [r7, #24]
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d074      	beq.n	800b9e8 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b8fe:	69bb      	ldr	r3, [r7, #24]
 800b900:	005a      	lsls	r2, r3, #1
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	685b      	ldr	r3, [r3, #4]
 800b906:	085b      	lsrs	r3, r3, #1
 800b908:	441a      	add	r2, r3
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	685b      	ldr	r3, [r3, #4]
 800b90e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b912:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b914:	693b      	ldr	r3, [r7, #16]
 800b916:	2b0f      	cmp	r3, #15
 800b918:	d916      	bls.n	800b948 <UART_SetConfig+0x19c>
 800b91a:	693b      	ldr	r3, [r7, #16]
 800b91c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b920:	d212      	bcs.n	800b948 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b922:	693b      	ldr	r3, [r7, #16]
 800b924:	b29b      	uxth	r3, r3
 800b926:	f023 030f 	bic.w	r3, r3, #15
 800b92a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b92c:	693b      	ldr	r3, [r7, #16]
 800b92e:	085b      	lsrs	r3, r3, #1
 800b930:	b29b      	uxth	r3, r3
 800b932:	f003 0307 	and.w	r3, r3, #7
 800b936:	b29a      	uxth	r2, r3
 800b938:	89fb      	ldrh	r3, [r7, #14]
 800b93a:	4313      	orrs	r3, r2
 800b93c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	89fa      	ldrh	r2, [r7, #14]
 800b944:	60da      	str	r2, [r3, #12]
 800b946:	e04f      	b.n	800b9e8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800b948:	2301      	movs	r3, #1
 800b94a:	77bb      	strb	r3, [r7, #30]
 800b94c:	e04c      	b.n	800b9e8 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b94e:	7ffb      	ldrb	r3, [r7, #31]
 800b950:	2b08      	cmp	r3, #8
 800b952:	d828      	bhi.n	800b9a6 <UART_SetConfig+0x1fa>
 800b954:	a201      	add	r2, pc, #4	; (adr r2, 800b95c <UART_SetConfig+0x1b0>)
 800b956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b95a:	bf00      	nop
 800b95c:	0800b981 	.word	0x0800b981
 800b960:	0800b989 	.word	0x0800b989
 800b964:	0800b991 	.word	0x0800b991
 800b968:	0800b9a7 	.word	0x0800b9a7
 800b96c:	0800b997 	.word	0x0800b997
 800b970:	0800b9a7 	.word	0x0800b9a7
 800b974:	0800b9a7 	.word	0x0800b9a7
 800b978:	0800b9a7 	.word	0x0800b9a7
 800b97c:	0800b99f 	.word	0x0800b99f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b980:	f7fe facc 	bl	8009f1c <HAL_RCC_GetPCLK1Freq>
 800b984:	61b8      	str	r0, [r7, #24]
        break;
 800b986:	e013      	b.n	800b9b0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b988:	f7fe faea 	bl	8009f60 <HAL_RCC_GetPCLK2Freq>
 800b98c:	61b8      	str	r0, [r7, #24]
        break;
 800b98e:	e00f      	b.n	800b9b0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b990:	4b20      	ldr	r3, [pc, #128]	; (800ba14 <UART_SetConfig+0x268>)
 800b992:	61bb      	str	r3, [r7, #24]
        break;
 800b994:	e00c      	b.n	800b9b0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b996:	f7fe fa4b 	bl	8009e30 <HAL_RCC_GetSysClockFreq>
 800b99a:	61b8      	str	r0, [r7, #24]
        break;
 800b99c:	e008      	b.n	800b9b0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b99e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b9a2:	61bb      	str	r3, [r7, #24]
        break;
 800b9a4:	e004      	b.n	800b9b0 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b9aa:	2301      	movs	r3, #1
 800b9ac:	77bb      	strb	r3, [r7, #30]
        break;
 800b9ae:	bf00      	nop
    }

    if (pclk != 0U)
 800b9b0:	69bb      	ldr	r3, [r7, #24]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d018      	beq.n	800b9e8 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	685b      	ldr	r3, [r3, #4]
 800b9ba:	085a      	lsrs	r2, r3, #1
 800b9bc:	69bb      	ldr	r3, [r7, #24]
 800b9be:	441a      	add	r2, r3
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	685b      	ldr	r3, [r3, #4]
 800b9c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b9c8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b9ca:	693b      	ldr	r3, [r7, #16]
 800b9cc:	2b0f      	cmp	r3, #15
 800b9ce:	d909      	bls.n	800b9e4 <UART_SetConfig+0x238>
 800b9d0:	693b      	ldr	r3, [r7, #16]
 800b9d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b9d6:	d205      	bcs.n	800b9e4 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b9d8:	693b      	ldr	r3, [r7, #16]
 800b9da:	b29a      	uxth	r2, r3
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	60da      	str	r2, [r3, #12]
 800b9e2:	e001      	b.n	800b9e8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800b9e4:	2301      	movs	r3, #1
 800b9e6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	2200      	movs	r2, #0
 800b9ec:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	2200      	movs	r2, #0
 800b9f2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800b9f4:	7fbb      	ldrb	r3, [r7, #30]
}
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	3720      	adds	r7, #32
 800b9fa:	46bd      	mov	sp, r7
 800b9fc:	bd80      	pop	{r7, pc}
 800b9fe:	bf00      	nop
 800ba00:	efff69f3 	.word	0xefff69f3
 800ba04:	40013800 	.word	0x40013800
 800ba08:	40021000 	.word	0x40021000
 800ba0c:	40004400 	.word	0x40004400
 800ba10:	40004800 	.word	0x40004800
 800ba14:	007a1200 	.word	0x007a1200

0800ba18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ba18:	b480      	push	{r7}
 800ba1a:	b083      	sub	sp, #12
 800ba1c:	af00      	add	r7, sp, #0
 800ba1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba24:	f003 0301 	and.w	r3, r3, #1
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d00a      	beq.n	800ba42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	685b      	ldr	r3, [r3, #4]
 800ba32:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	430a      	orrs	r2, r1
 800ba40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba46:	f003 0302 	and.w	r3, r3, #2
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d00a      	beq.n	800ba64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	685b      	ldr	r3, [r3, #4]
 800ba54:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	430a      	orrs	r2, r1
 800ba62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba68:	f003 0304 	and.w	r3, r3, #4
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d00a      	beq.n	800ba86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	685b      	ldr	r3, [r3, #4]
 800ba76:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	430a      	orrs	r2, r1
 800ba84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba8a:	f003 0308 	and.w	r3, r3, #8
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d00a      	beq.n	800baa8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	685b      	ldr	r3, [r3, #4]
 800ba98:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	430a      	orrs	r2, r1
 800baa6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800baac:	f003 0310 	and.w	r3, r3, #16
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d00a      	beq.n	800baca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	689b      	ldr	r3, [r3, #8]
 800baba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	430a      	orrs	r2, r1
 800bac8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bace:	f003 0320 	and.w	r3, r3, #32
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d00a      	beq.n	800baec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	689b      	ldr	r3, [r3, #8]
 800badc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	430a      	orrs	r2, r1
 800baea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800baf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d01a      	beq.n	800bb2e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	685b      	ldr	r3, [r3, #4]
 800bafe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	430a      	orrs	r2, r1
 800bb0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bb16:	d10a      	bne.n	800bb2e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	685b      	ldr	r3, [r3, #4]
 800bb1e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	430a      	orrs	r2, r1
 800bb2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d00a      	beq.n	800bb50 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	685b      	ldr	r3, [r3, #4]
 800bb40:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	430a      	orrs	r2, r1
 800bb4e:	605a      	str	r2, [r3, #4]
  }
}
 800bb50:	bf00      	nop
 800bb52:	370c      	adds	r7, #12
 800bb54:	46bd      	mov	sp, r7
 800bb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5a:	4770      	bx	lr

0800bb5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bb5c:	b580      	push	{r7, lr}
 800bb5e:	b098      	sub	sp, #96	; 0x60
 800bb60:	af02      	add	r7, sp, #8
 800bb62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	2200      	movs	r2, #0
 800bb68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bb6c:	f7fa ff58 	bl	8006a20 <HAL_GetTick>
 800bb70:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	f003 0308 	and.w	r3, r3, #8
 800bb7c:	2b08      	cmp	r3, #8
 800bb7e:	d12e      	bne.n	800bbde <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bb80:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800bb84:	9300      	str	r3, [sp, #0]
 800bb86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bb88:	2200      	movs	r2, #0
 800bb8a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800bb8e:	6878      	ldr	r0, [r7, #4]
 800bb90:	f000 f88c 	bl	800bcac <UART_WaitOnFlagUntilTimeout>
 800bb94:	4603      	mov	r3, r0
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d021      	beq.n	800bbde <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bba2:	e853 3f00 	ldrex	r3, [r3]
 800bba6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800bba8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bbaa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bbae:	653b      	str	r3, [r7, #80]	; 0x50
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	461a      	mov	r2, r3
 800bbb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bbb8:	647b      	str	r3, [r7, #68]	; 0x44
 800bbba:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbbc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800bbbe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bbc0:	e841 2300 	strex	r3, r2, [r1]
 800bbc4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800bbc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d1e6      	bne.n	800bb9a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	2220      	movs	r2, #32
 800bbd0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	2200      	movs	r2, #0
 800bbd6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bbda:	2303      	movs	r3, #3
 800bbdc:	e062      	b.n	800bca4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	f003 0304 	and.w	r3, r3, #4
 800bbe8:	2b04      	cmp	r3, #4
 800bbea:	d149      	bne.n	800bc80 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bbec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800bbf0:	9300      	str	r3, [sp, #0]
 800bbf2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800bbfa:	6878      	ldr	r0, [r7, #4]
 800bbfc:	f000 f856 	bl	800bcac <UART_WaitOnFlagUntilTimeout>
 800bc00:	4603      	mov	r3, r0
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d03c      	beq.n	800bc80 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc0e:	e853 3f00 	ldrex	r3, [r3]
 800bc12:	623b      	str	r3, [r7, #32]
   return(result);
 800bc14:	6a3b      	ldr	r3, [r7, #32]
 800bc16:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800bc1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	461a      	mov	r2, r3
 800bc22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc24:	633b      	str	r3, [r7, #48]	; 0x30
 800bc26:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc28:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bc2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bc2c:	e841 2300 	strex	r3, r2, [r1]
 800bc30:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800bc32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d1e6      	bne.n	800bc06 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	3308      	adds	r3, #8
 800bc3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc40:	693b      	ldr	r3, [r7, #16]
 800bc42:	e853 3f00 	ldrex	r3, [r3]
 800bc46:	60fb      	str	r3, [r7, #12]
   return(result);
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	f023 0301 	bic.w	r3, r3, #1
 800bc4e:	64bb      	str	r3, [r7, #72]	; 0x48
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	3308      	adds	r3, #8
 800bc56:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bc58:	61fa      	str	r2, [r7, #28]
 800bc5a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc5c:	69b9      	ldr	r1, [r7, #24]
 800bc5e:	69fa      	ldr	r2, [r7, #28]
 800bc60:	e841 2300 	strex	r3, r2, [r1]
 800bc64:	617b      	str	r3, [r7, #20]
   return(result);
 800bc66:	697b      	ldr	r3, [r7, #20]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d1e5      	bne.n	800bc38 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2220      	movs	r2, #32
 800bc70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	2200      	movs	r2, #0
 800bc78:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bc7c:	2303      	movs	r3, #3
 800bc7e:	e011      	b.n	800bca4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	2220      	movs	r2, #32
 800bc84:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	2220      	movs	r2, #32
 800bc8a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	2200      	movs	r2, #0
 800bc92:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	2200      	movs	r2, #0
 800bc98:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	2200      	movs	r2, #0
 800bc9e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800bca2:	2300      	movs	r3, #0
}
 800bca4:	4618      	mov	r0, r3
 800bca6:	3758      	adds	r7, #88	; 0x58
 800bca8:	46bd      	mov	sp, r7
 800bcaa:	bd80      	pop	{r7, pc}

0800bcac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b084      	sub	sp, #16
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	60f8      	str	r0, [r7, #12]
 800bcb4:	60b9      	str	r1, [r7, #8]
 800bcb6:	603b      	str	r3, [r7, #0]
 800bcb8:	4613      	mov	r3, r2
 800bcba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bcbc:	e049      	b.n	800bd52 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bcbe:	69bb      	ldr	r3, [r7, #24]
 800bcc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcc4:	d045      	beq.n	800bd52 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bcc6:	f7fa feab 	bl	8006a20 <HAL_GetTick>
 800bcca:	4602      	mov	r2, r0
 800bccc:	683b      	ldr	r3, [r7, #0]
 800bcce:	1ad3      	subs	r3, r2, r3
 800bcd0:	69ba      	ldr	r2, [r7, #24]
 800bcd2:	429a      	cmp	r2, r3
 800bcd4:	d302      	bcc.n	800bcdc <UART_WaitOnFlagUntilTimeout+0x30>
 800bcd6:	69bb      	ldr	r3, [r7, #24]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d101      	bne.n	800bce0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800bcdc:	2303      	movs	r3, #3
 800bcde:	e048      	b.n	800bd72 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	f003 0304 	and.w	r3, r3, #4
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d031      	beq.n	800bd52 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	69db      	ldr	r3, [r3, #28]
 800bcf4:	f003 0308 	and.w	r3, r3, #8
 800bcf8:	2b08      	cmp	r3, #8
 800bcfa:	d110      	bne.n	800bd1e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	2208      	movs	r2, #8
 800bd02:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800bd04:	68f8      	ldr	r0, [r7, #12]
 800bd06:	f000 f838 	bl	800bd7a <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	2208      	movs	r2, #8
 800bd0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	2200      	movs	r2, #0
 800bd16:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 800bd1a:	2301      	movs	r3, #1
 800bd1c:	e029      	b.n	800bd72 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	69db      	ldr	r3, [r3, #28]
 800bd24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bd28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bd2c:	d111      	bne.n	800bd52 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bd36:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bd38:	68f8      	ldr	r0, [r7, #12]
 800bd3a:	f000 f81e 	bl	800bd7a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	2220      	movs	r2, #32
 800bd42:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	2200      	movs	r2, #0
 800bd4a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800bd4e:	2303      	movs	r3, #3
 800bd50:	e00f      	b.n	800bd72 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	69da      	ldr	r2, [r3, #28]
 800bd58:	68bb      	ldr	r3, [r7, #8]
 800bd5a:	4013      	ands	r3, r2
 800bd5c:	68ba      	ldr	r2, [r7, #8]
 800bd5e:	429a      	cmp	r2, r3
 800bd60:	bf0c      	ite	eq
 800bd62:	2301      	moveq	r3, #1
 800bd64:	2300      	movne	r3, #0
 800bd66:	b2db      	uxtb	r3, r3
 800bd68:	461a      	mov	r2, r3
 800bd6a:	79fb      	ldrb	r3, [r7, #7]
 800bd6c:	429a      	cmp	r2, r3
 800bd6e:	d0a6      	beq.n	800bcbe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bd70:	2300      	movs	r3, #0
}
 800bd72:	4618      	mov	r0, r3
 800bd74:	3710      	adds	r7, #16
 800bd76:	46bd      	mov	sp, r7
 800bd78:	bd80      	pop	{r7, pc}

0800bd7a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bd7a:	b480      	push	{r7}
 800bd7c:	b095      	sub	sp, #84	; 0x54
 800bd7e:	af00      	add	r7, sp, #0
 800bd80:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd8a:	e853 3f00 	ldrex	r3, [r3]
 800bd8e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800bd90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd92:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800bd96:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	461a      	mov	r2, r3
 800bd9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bda0:	643b      	str	r3, [r7, #64]	; 0x40
 800bda2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bda4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800bda6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bda8:	e841 2300 	strex	r3, r2, [r1]
 800bdac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800bdae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d1e6      	bne.n	800bd82 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	3308      	adds	r3, #8
 800bdba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdbc:	6a3b      	ldr	r3, [r7, #32]
 800bdbe:	e853 3f00 	ldrex	r3, [r3]
 800bdc2:	61fb      	str	r3, [r7, #28]
   return(result);
 800bdc4:	69fb      	ldr	r3, [r7, #28]
 800bdc6:	f023 0301 	bic.w	r3, r3, #1
 800bdca:	64bb      	str	r3, [r7, #72]	; 0x48
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	3308      	adds	r3, #8
 800bdd2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bdd4:	62fa      	str	r2, [r7, #44]	; 0x2c
 800bdd6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdd8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bdda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bddc:	e841 2300 	strex	r3, r2, [r1]
 800bde0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800bde2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d1e5      	bne.n	800bdb4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bdec:	2b01      	cmp	r3, #1
 800bdee:	d118      	bne.n	800be22 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	e853 3f00 	ldrex	r3, [r3]
 800bdfc:	60bb      	str	r3, [r7, #8]
   return(result);
 800bdfe:	68bb      	ldr	r3, [r7, #8]
 800be00:	f023 0310 	bic.w	r3, r3, #16
 800be04:	647b      	str	r3, [r7, #68]	; 0x44
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	461a      	mov	r2, r3
 800be0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800be0e:	61bb      	str	r3, [r7, #24]
 800be10:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be12:	6979      	ldr	r1, [r7, #20]
 800be14:	69ba      	ldr	r2, [r7, #24]
 800be16:	e841 2300 	strex	r3, r2, [r1]
 800be1a:	613b      	str	r3, [r7, #16]
   return(result);
 800be1c:	693b      	ldr	r3, [r7, #16]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d1e6      	bne.n	800bdf0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	2220      	movs	r2, #32
 800be26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	2200      	movs	r2, #0
 800be2e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	2200      	movs	r2, #0
 800be34:	669a      	str	r2, [r3, #104]	; 0x68
}
 800be36:	bf00      	nop
 800be38:	3754      	adds	r7, #84	; 0x54
 800be3a:	46bd      	mov	sp, r7
 800be3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be40:	4770      	bx	lr
	...

0800be44 <__errno>:
 800be44:	4b01      	ldr	r3, [pc, #4]	; (800be4c <__errno+0x8>)
 800be46:	6818      	ldr	r0, [r3, #0]
 800be48:	4770      	bx	lr
 800be4a:	bf00      	nop
 800be4c:	2000000c 	.word	0x2000000c

0800be50 <__libc_init_array>:
 800be50:	b570      	push	{r4, r5, r6, lr}
 800be52:	4d0d      	ldr	r5, [pc, #52]	; (800be88 <__libc_init_array+0x38>)
 800be54:	4c0d      	ldr	r4, [pc, #52]	; (800be8c <__libc_init_array+0x3c>)
 800be56:	1b64      	subs	r4, r4, r5
 800be58:	10a4      	asrs	r4, r4, #2
 800be5a:	2600      	movs	r6, #0
 800be5c:	42a6      	cmp	r6, r4
 800be5e:	d109      	bne.n	800be74 <__libc_init_array+0x24>
 800be60:	4d0b      	ldr	r5, [pc, #44]	; (800be90 <__libc_init_array+0x40>)
 800be62:	4c0c      	ldr	r4, [pc, #48]	; (800be94 <__libc_init_array+0x44>)
 800be64:	f001 fb8a 	bl	800d57c <_init>
 800be68:	1b64      	subs	r4, r4, r5
 800be6a:	10a4      	asrs	r4, r4, #2
 800be6c:	2600      	movs	r6, #0
 800be6e:	42a6      	cmp	r6, r4
 800be70:	d105      	bne.n	800be7e <__libc_init_array+0x2e>
 800be72:	bd70      	pop	{r4, r5, r6, pc}
 800be74:	f855 3b04 	ldr.w	r3, [r5], #4
 800be78:	4798      	blx	r3
 800be7a:	3601      	adds	r6, #1
 800be7c:	e7ee      	b.n	800be5c <__libc_init_array+0xc>
 800be7e:	f855 3b04 	ldr.w	r3, [r5], #4
 800be82:	4798      	blx	r3
 800be84:	3601      	adds	r6, #1
 800be86:	e7f2      	b.n	800be6e <__libc_init_array+0x1e>
 800be88:	0800d740 	.word	0x0800d740
 800be8c:	0800d740 	.word	0x0800d740
 800be90:	0800d740 	.word	0x0800d740
 800be94:	0800d744 	.word	0x0800d744

0800be98 <memset>:
 800be98:	4402      	add	r2, r0
 800be9a:	4603      	mov	r3, r0
 800be9c:	4293      	cmp	r3, r2
 800be9e:	d100      	bne.n	800bea2 <memset+0xa>
 800bea0:	4770      	bx	lr
 800bea2:	f803 1b01 	strb.w	r1, [r3], #1
 800bea6:	e7f9      	b.n	800be9c <memset+0x4>

0800bea8 <setbuf>:
 800bea8:	2900      	cmp	r1, #0
 800beaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800beae:	bf0c      	ite	eq
 800beb0:	2202      	moveq	r2, #2
 800beb2:	2200      	movne	r2, #0
 800beb4:	f000 b800 	b.w	800beb8 <setvbuf>

0800beb8 <setvbuf>:
 800beb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bebc:	461d      	mov	r5, r3
 800bebe:	4b5d      	ldr	r3, [pc, #372]	; (800c034 <setvbuf+0x17c>)
 800bec0:	681f      	ldr	r7, [r3, #0]
 800bec2:	4604      	mov	r4, r0
 800bec4:	460e      	mov	r6, r1
 800bec6:	4690      	mov	r8, r2
 800bec8:	b127      	cbz	r7, 800bed4 <setvbuf+0x1c>
 800beca:	69bb      	ldr	r3, [r7, #24]
 800becc:	b913      	cbnz	r3, 800bed4 <setvbuf+0x1c>
 800bece:	4638      	mov	r0, r7
 800bed0:	f000 f9d2 	bl	800c278 <__sinit>
 800bed4:	4b58      	ldr	r3, [pc, #352]	; (800c038 <setvbuf+0x180>)
 800bed6:	429c      	cmp	r4, r3
 800bed8:	d167      	bne.n	800bfaa <setvbuf+0xf2>
 800beda:	687c      	ldr	r4, [r7, #4]
 800bedc:	f1b8 0f02 	cmp.w	r8, #2
 800bee0:	d006      	beq.n	800bef0 <setvbuf+0x38>
 800bee2:	f1b8 0f01 	cmp.w	r8, #1
 800bee6:	f200 809f 	bhi.w	800c028 <setvbuf+0x170>
 800beea:	2d00      	cmp	r5, #0
 800beec:	f2c0 809c 	blt.w	800c028 <setvbuf+0x170>
 800bef0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bef2:	07db      	lsls	r3, r3, #31
 800bef4:	d405      	bmi.n	800bf02 <setvbuf+0x4a>
 800bef6:	89a3      	ldrh	r3, [r4, #12]
 800bef8:	0598      	lsls	r0, r3, #22
 800befa:	d402      	bmi.n	800bf02 <setvbuf+0x4a>
 800befc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800befe:	f000 fa59 	bl	800c3b4 <__retarget_lock_acquire_recursive>
 800bf02:	4621      	mov	r1, r4
 800bf04:	4638      	mov	r0, r7
 800bf06:	f000 f923 	bl	800c150 <_fflush_r>
 800bf0a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bf0c:	b141      	cbz	r1, 800bf20 <setvbuf+0x68>
 800bf0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bf12:	4299      	cmp	r1, r3
 800bf14:	d002      	beq.n	800bf1c <setvbuf+0x64>
 800bf16:	4638      	mov	r0, r7
 800bf18:	f000 fa7c 	bl	800c414 <_free_r>
 800bf1c:	2300      	movs	r3, #0
 800bf1e:	6363      	str	r3, [r4, #52]	; 0x34
 800bf20:	2300      	movs	r3, #0
 800bf22:	61a3      	str	r3, [r4, #24]
 800bf24:	6063      	str	r3, [r4, #4]
 800bf26:	89a3      	ldrh	r3, [r4, #12]
 800bf28:	0619      	lsls	r1, r3, #24
 800bf2a:	d503      	bpl.n	800bf34 <setvbuf+0x7c>
 800bf2c:	6921      	ldr	r1, [r4, #16]
 800bf2e:	4638      	mov	r0, r7
 800bf30:	f000 fa70 	bl	800c414 <_free_r>
 800bf34:	89a3      	ldrh	r3, [r4, #12]
 800bf36:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800bf3a:	f023 0303 	bic.w	r3, r3, #3
 800bf3e:	f1b8 0f02 	cmp.w	r8, #2
 800bf42:	81a3      	strh	r3, [r4, #12]
 800bf44:	d06c      	beq.n	800c020 <setvbuf+0x168>
 800bf46:	ab01      	add	r3, sp, #4
 800bf48:	466a      	mov	r2, sp
 800bf4a:	4621      	mov	r1, r4
 800bf4c:	4638      	mov	r0, r7
 800bf4e:	f000 fa33 	bl	800c3b8 <__swhatbuf_r>
 800bf52:	89a3      	ldrh	r3, [r4, #12]
 800bf54:	4318      	orrs	r0, r3
 800bf56:	81a0      	strh	r0, [r4, #12]
 800bf58:	2d00      	cmp	r5, #0
 800bf5a:	d130      	bne.n	800bfbe <setvbuf+0x106>
 800bf5c:	9d00      	ldr	r5, [sp, #0]
 800bf5e:	4628      	mov	r0, r5
 800bf60:	f000 fa50 	bl	800c404 <malloc>
 800bf64:	4606      	mov	r6, r0
 800bf66:	2800      	cmp	r0, #0
 800bf68:	d155      	bne.n	800c016 <setvbuf+0x15e>
 800bf6a:	f8dd 9000 	ldr.w	r9, [sp]
 800bf6e:	45a9      	cmp	r9, r5
 800bf70:	d14a      	bne.n	800c008 <setvbuf+0x150>
 800bf72:	f04f 35ff 	mov.w	r5, #4294967295
 800bf76:	2200      	movs	r2, #0
 800bf78:	60a2      	str	r2, [r4, #8]
 800bf7a:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800bf7e:	6022      	str	r2, [r4, #0]
 800bf80:	6122      	str	r2, [r4, #16]
 800bf82:	2201      	movs	r2, #1
 800bf84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf88:	6162      	str	r2, [r4, #20]
 800bf8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bf8c:	f043 0302 	orr.w	r3, r3, #2
 800bf90:	07d2      	lsls	r2, r2, #31
 800bf92:	81a3      	strh	r3, [r4, #12]
 800bf94:	d405      	bmi.n	800bfa2 <setvbuf+0xea>
 800bf96:	f413 7f00 	tst.w	r3, #512	; 0x200
 800bf9a:	d102      	bne.n	800bfa2 <setvbuf+0xea>
 800bf9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf9e:	f000 fa0a 	bl	800c3b6 <__retarget_lock_release_recursive>
 800bfa2:	4628      	mov	r0, r5
 800bfa4:	b003      	add	sp, #12
 800bfa6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bfaa:	4b24      	ldr	r3, [pc, #144]	; (800c03c <setvbuf+0x184>)
 800bfac:	429c      	cmp	r4, r3
 800bfae:	d101      	bne.n	800bfb4 <setvbuf+0xfc>
 800bfb0:	68bc      	ldr	r4, [r7, #8]
 800bfb2:	e793      	b.n	800bedc <setvbuf+0x24>
 800bfb4:	4b22      	ldr	r3, [pc, #136]	; (800c040 <setvbuf+0x188>)
 800bfb6:	429c      	cmp	r4, r3
 800bfb8:	bf08      	it	eq
 800bfba:	68fc      	ldreq	r4, [r7, #12]
 800bfbc:	e78e      	b.n	800bedc <setvbuf+0x24>
 800bfbe:	2e00      	cmp	r6, #0
 800bfc0:	d0cd      	beq.n	800bf5e <setvbuf+0xa6>
 800bfc2:	69bb      	ldr	r3, [r7, #24]
 800bfc4:	b913      	cbnz	r3, 800bfcc <setvbuf+0x114>
 800bfc6:	4638      	mov	r0, r7
 800bfc8:	f000 f956 	bl	800c278 <__sinit>
 800bfcc:	f1b8 0f01 	cmp.w	r8, #1
 800bfd0:	bf08      	it	eq
 800bfd2:	89a3      	ldrheq	r3, [r4, #12]
 800bfd4:	6026      	str	r6, [r4, #0]
 800bfd6:	bf04      	itt	eq
 800bfd8:	f043 0301 	orreq.w	r3, r3, #1
 800bfdc:	81a3      	strheq	r3, [r4, #12]
 800bfde:	89a2      	ldrh	r2, [r4, #12]
 800bfe0:	f012 0308 	ands.w	r3, r2, #8
 800bfe4:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800bfe8:	d01c      	beq.n	800c024 <setvbuf+0x16c>
 800bfea:	07d3      	lsls	r3, r2, #31
 800bfec:	bf41      	itttt	mi
 800bfee:	2300      	movmi	r3, #0
 800bff0:	426d      	negmi	r5, r5
 800bff2:	60a3      	strmi	r3, [r4, #8]
 800bff4:	61a5      	strmi	r5, [r4, #24]
 800bff6:	bf58      	it	pl
 800bff8:	60a5      	strpl	r5, [r4, #8]
 800bffa:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800bffc:	f015 0501 	ands.w	r5, r5, #1
 800c000:	d115      	bne.n	800c02e <setvbuf+0x176>
 800c002:	f412 7f00 	tst.w	r2, #512	; 0x200
 800c006:	e7c8      	b.n	800bf9a <setvbuf+0xe2>
 800c008:	4648      	mov	r0, r9
 800c00a:	f000 f9fb 	bl	800c404 <malloc>
 800c00e:	4606      	mov	r6, r0
 800c010:	2800      	cmp	r0, #0
 800c012:	d0ae      	beq.n	800bf72 <setvbuf+0xba>
 800c014:	464d      	mov	r5, r9
 800c016:	89a3      	ldrh	r3, [r4, #12]
 800c018:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c01c:	81a3      	strh	r3, [r4, #12]
 800c01e:	e7d0      	b.n	800bfc2 <setvbuf+0x10a>
 800c020:	2500      	movs	r5, #0
 800c022:	e7a8      	b.n	800bf76 <setvbuf+0xbe>
 800c024:	60a3      	str	r3, [r4, #8]
 800c026:	e7e8      	b.n	800bffa <setvbuf+0x142>
 800c028:	f04f 35ff 	mov.w	r5, #4294967295
 800c02c:	e7b9      	b.n	800bfa2 <setvbuf+0xea>
 800c02e:	2500      	movs	r5, #0
 800c030:	e7b7      	b.n	800bfa2 <setvbuf+0xea>
 800c032:	bf00      	nop
 800c034:	2000000c 	.word	0x2000000c
 800c038:	0800d6cc 	.word	0x0800d6cc
 800c03c:	0800d6ec 	.word	0x0800d6ec
 800c040:	0800d6ac 	.word	0x0800d6ac

0800c044 <__sflush_r>:
 800c044:	898a      	ldrh	r2, [r1, #12]
 800c046:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c04a:	4605      	mov	r5, r0
 800c04c:	0710      	lsls	r0, r2, #28
 800c04e:	460c      	mov	r4, r1
 800c050:	d458      	bmi.n	800c104 <__sflush_r+0xc0>
 800c052:	684b      	ldr	r3, [r1, #4]
 800c054:	2b00      	cmp	r3, #0
 800c056:	dc05      	bgt.n	800c064 <__sflush_r+0x20>
 800c058:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	dc02      	bgt.n	800c064 <__sflush_r+0x20>
 800c05e:	2000      	movs	r0, #0
 800c060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c064:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c066:	2e00      	cmp	r6, #0
 800c068:	d0f9      	beq.n	800c05e <__sflush_r+0x1a>
 800c06a:	2300      	movs	r3, #0
 800c06c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c070:	682f      	ldr	r7, [r5, #0]
 800c072:	602b      	str	r3, [r5, #0]
 800c074:	d032      	beq.n	800c0dc <__sflush_r+0x98>
 800c076:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c078:	89a3      	ldrh	r3, [r4, #12]
 800c07a:	075a      	lsls	r2, r3, #29
 800c07c:	d505      	bpl.n	800c08a <__sflush_r+0x46>
 800c07e:	6863      	ldr	r3, [r4, #4]
 800c080:	1ac0      	subs	r0, r0, r3
 800c082:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c084:	b10b      	cbz	r3, 800c08a <__sflush_r+0x46>
 800c086:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c088:	1ac0      	subs	r0, r0, r3
 800c08a:	2300      	movs	r3, #0
 800c08c:	4602      	mov	r2, r0
 800c08e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c090:	6a21      	ldr	r1, [r4, #32]
 800c092:	4628      	mov	r0, r5
 800c094:	47b0      	blx	r6
 800c096:	1c43      	adds	r3, r0, #1
 800c098:	89a3      	ldrh	r3, [r4, #12]
 800c09a:	d106      	bne.n	800c0aa <__sflush_r+0x66>
 800c09c:	6829      	ldr	r1, [r5, #0]
 800c09e:	291d      	cmp	r1, #29
 800c0a0:	d82c      	bhi.n	800c0fc <__sflush_r+0xb8>
 800c0a2:	4a2a      	ldr	r2, [pc, #168]	; (800c14c <__sflush_r+0x108>)
 800c0a4:	40ca      	lsrs	r2, r1
 800c0a6:	07d6      	lsls	r6, r2, #31
 800c0a8:	d528      	bpl.n	800c0fc <__sflush_r+0xb8>
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	6062      	str	r2, [r4, #4]
 800c0ae:	04d9      	lsls	r1, r3, #19
 800c0b0:	6922      	ldr	r2, [r4, #16]
 800c0b2:	6022      	str	r2, [r4, #0]
 800c0b4:	d504      	bpl.n	800c0c0 <__sflush_r+0x7c>
 800c0b6:	1c42      	adds	r2, r0, #1
 800c0b8:	d101      	bne.n	800c0be <__sflush_r+0x7a>
 800c0ba:	682b      	ldr	r3, [r5, #0]
 800c0bc:	b903      	cbnz	r3, 800c0c0 <__sflush_r+0x7c>
 800c0be:	6560      	str	r0, [r4, #84]	; 0x54
 800c0c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c0c2:	602f      	str	r7, [r5, #0]
 800c0c4:	2900      	cmp	r1, #0
 800c0c6:	d0ca      	beq.n	800c05e <__sflush_r+0x1a>
 800c0c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c0cc:	4299      	cmp	r1, r3
 800c0ce:	d002      	beq.n	800c0d6 <__sflush_r+0x92>
 800c0d0:	4628      	mov	r0, r5
 800c0d2:	f000 f99f 	bl	800c414 <_free_r>
 800c0d6:	2000      	movs	r0, #0
 800c0d8:	6360      	str	r0, [r4, #52]	; 0x34
 800c0da:	e7c1      	b.n	800c060 <__sflush_r+0x1c>
 800c0dc:	6a21      	ldr	r1, [r4, #32]
 800c0de:	2301      	movs	r3, #1
 800c0e0:	4628      	mov	r0, r5
 800c0e2:	47b0      	blx	r6
 800c0e4:	1c41      	adds	r1, r0, #1
 800c0e6:	d1c7      	bne.n	800c078 <__sflush_r+0x34>
 800c0e8:	682b      	ldr	r3, [r5, #0]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d0c4      	beq.n	800c078 <__sflush_r+0x34>
 800c0ee:	2b1d      	cmp	r3, #29
 800c0f0:	d001      	beq.n	800c0f6 <__sflush_r+0xb2>
 800c0f2:	2b16      	cmp	r3, #22
 800c0f4:	d101      	bne.n	800c0fa <__sflush_r+0xb6>
 800c0f6:	602f      	str	r7, [r5, #0]
 800c0f8:	e7b1      	b.n	800c05e <__sflush_r+0x1a>
 800c0fa:	89a3      	ldrh	r3, [r4, #12]
 800c0fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c100:	81a3      	strh	r3, [r4, #12]
 800c102:	e7ad      	b.n	800c060 <__sflush_r+0x1c>
 800c104:	690f      	ldr	r7, [r1, #16]
 800c106:	2f00      	cmp	r7, #0
 800c108:	d0a9      	beq.n	800c05e <__sflush_r+0x1a>
 800c10a:	0793      	lsls	r3, r2, #30
 800c10c:	680e      	ldr	r6, [r1, #0]
 800c10e:	bf08      	it	eq
 800c110:	694b      	ldreq	r3, [r1, #20]
 800c112:	600f      	str	r7, [r1, #0]
 800c114:	bf18      	it	ne
 800c116:	2300      	movne	r3, #0
 800c118:	eba6 0807 	sub.w	r8, r6, r7
 800c11c:	608b      	str	r3, [r1, #8]
 800c11e:	f1b8 0f00 	cmp.w	r8, #0
 800c122:	dd9c      	ble.n	800c05e <__sflush_r+0x1a>
 800c124:	6a21      	ldr	r1, [r4, #32]
 800c126:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c128:	4643      	mov	r3, r8
 800c12a:	463a      	mov	r2, r7
 800c12c:	4628      	mov	r0, r5
 800c12e:	47b0      	blx	r6
 800c130:	2800      	cmp	r0, #0
 800c132:	dc06      	bgt.n	800c142 <__sflush_r+0xfe>
 800c134:	89a3      	ldrh	r3, [r4, #12]
 800c136:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c13a:	81a3      	strh	r3, [r4, #12]
 800c13c:	f04f 30ff 	mov.w	r0, #4294967295
 800c140:	e78e      	b.n	800c060 <__sflush_r+0x1c>
 800c142:	4407      	add	r7, r0
 800c144:	eba8 0800 	sub.w	r8, r8, r0
 800c148:	e7e9      	b.n	800c11e <__sflush_r+0xda>
 800c14a:	bf00      	nop
 800c14c:	20400001 	.word	0x20400001

0800c150 <_fflush_r>:
 800c150:	b538      	push	{r3, r4, r5, lr}
 800c152:	690b      	ldr	r3, [r1, #16]
 800c154:	4605      	mov	r5, r0
 800c156:	460c      	mov	r4, r1
 800c158:	b913      	cbnz	r3, 800c160 <_fflush_r+0x10>
 800c15a:	2500      	movs	r5, #0
 800c15c:	4628      	mov	r0, r5
 800c15e:	bd38      	pop	{r3, r4, r5, pc}
 800c160:	b118      	cbz	r0, 800c16a <_fflush_r+0x1a>
 800c162:	6983      	ldr	r3, [r0, #24]
 800c164:	b90b      	cbnz	r3, 800c16a <_fflush_r+0x1a>
 800c166:	f000 f887 	bl	800c278 <__sinit>
 800c16a:	4b14      	ldr	r3, [pc, #80]	; (800c1bc <_fflush_r+0x6c>)
 800c16c:	429c      	cmp	r4, r3
 800c16e:	d11b      	bne.n	800c1a8 <_fflush_r+0x58>
 800c170:	686c      	ldr	r4, [r5, #4]
 800c172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c176:	2b00      	cmp	r3, #0
 800c178:	d0ef      	beq.n	800c15a <_fflush_r+0xa>
 800c17a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c17c:	07d0      	lsls	r0, r2, #31
 800c17e:	d404      	bmi.n	800c18a <_fflush_r+0x3a>
 800c180:	0599      	lsls	r1, r3, #22
 800c182:	d402      	bmi.n	800c18a <_fflush_r+0x3a>
 800c184:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c186:	f000 f915 	bl	800c3b4 <__retarget_lock_acquire_recursive>
 800c18a:	4628      	mov	r0, r5
 800c18c:	4621      	mov	r1, r4
 800c18e:	f7ff ff59 	bl	800c044 <__sflush_r>
 800c192:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c194:	07da      	lsls	r2, r3, #31
 800c196:	4605      	mov	r5, r0
 800c198:	d4e0      	bmi.n	800c15c <_fflush_r+0xc>
 800c19a:	89a3      	ldrh	r3, [r4, #12]
 800c19c:	059b      	lsls	r3, r3, #22
 800c19e:	d4dd      	bmi.n	800c15c <_fflush_r+0xc>
 800c1a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c1a2:	f000 f908 	bl	800c3b6 <__retarget_lock_release_recursive>
 800c1a6:	e7d9      	b.n	800c15c <_fflush_r+0xc>
 800c1a8:	4b05      	ldr	r3, [pc, #20]	; (800c1c0 <_fflush_r+0x70>)
 800c1aa:	429c      	cmp	r4, r3
 800c1ac:	d101      	bne.n	800c1b2 <_fflush_r+0x62>
 800c1ae:	68ac      	ldr	r4, [r5, #8]
 800c1b0:	e7df      	b.n	800c172 <_fflush_r+0x22>
 800c1b2:	4b04      	ldr	r3, [pc, #16]	; (800c1c4 <_fflush_r+0x74>)
 800c1b4:	429c      	cmp	r4, r3
 800c1b6:	bf08      	it	eq
 800c1b8:	68ec      	ldreq	r4, [r5, #12]
 800c1ba:	e7da      	b.n	800c172 <_fflush_r+0x22>
 800c1bc:	0800d6cc 	.word	0x0800d6cc
 800c1c0:	0800d6ec 	.word	0x0800d6ec
 800c1c4:	0800d6ac 	.word	0x0800d6ac

0800c1c8 <std>:
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	b510      	push	{r4, lr}
 800c1cc:	4604      	mov	r4, r0
 800c1ce:	e9c0 3300 	strd	r3, r3, [r0]
 800c1d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c1d6:	6083      	str	r3, [r0, #8]
 800c1d8:	8181      	strh	r1, [r0, #12]
 800c1da:	6643      	str	r3, [r0, #100]	; 0x64
 800c1dc:	81c2      	strh	r2, [r0, #14]
 800c1de:	6183      	str	r3, [r0, #24]
 800c1e0:	4619      	mov	r1, r3
 800c1e2:	2208      	movs	r2, #8
 800c1e4:	305c      	adds	r0, #92	; 0x5c
 800c1e6:	f7ff fe57 	bl	800be98 <memset>
 800c1ea:	4b05      	ldr	r3, [pc, #20]	; (800c200 <std+0x38>)
 800c1ec:	6263      	str	r3, [r4, #36]	; 0x24
 800c1ee:	4b05      	ldr	r3, [pc, #20]	; (800c204 <std+0x3c>)
 800c1f0:	62a3      	str	r3, [r4, #40]	; 0x28
 800c1f2:	4b05      	ldr	r3, [pc, #20]	; (800c208 <std+0x40>)
 800c1f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c1f6:	4b05      	ldr	r3, [pc, #20]	; (800c20c <std+0x44>)
 800c1f8:	6224      	str	r4, [r4, #32]
 800c1fa:	6323      	str	r3, [r4, #48]	; 0x30
 800c1fc:	bd10      	pop	{r4, pc}
 800c1fe:	bf00      	nop
 800c200:	0800c5f5 	.word	0x0800c5f5
 800c204:	0800c617 	.word	0x0800c617
 800c208:	0800c64f 	.word	0x0800c64f
 800c20c:	0800c673 	.word	0x0800c673

0800c210 <_cleanup_r>:
 800c210:	4901      	ldr	r1, [pc, #4]	; (800c218 <_cleanup_r+0x8>)
 800c212:	f000 b8af 	b.w	800c374 <_fwalk_reent>
 800c216:	bf00      	nop
 800c218:	0800c151 	.word	0x0800c151

0800c21c <__sfmoreglue>:
 800c21c:	b570      	push	{r4, r5, r6, lr}
 800c21e:	2268      	movs	r2, #104	; 0x68
 800c220:	1e4d      	subs	r5, r1, #1
 800c222:	4355      	muls	r5, r2
 800c224:	460e      	mov	r6, r1
 800c226:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c22a:	f000 f95f 	bl	800c4ec <_malloc_r>
 800c22e:	4604      	mov	r4, r0
 800c230:	b140      	cbz	r0, 800c244 <__sfmoreglue+0x28>
 800c232:	2100      	movs	r1, #0
 800c234:	e9c0 1600 	strd	r1, r6, [r0]
 800c238:	300c      	adds	r0, #12
 800c23a:	60a0      	str	r0, [r4, #8]
 800c23c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c240:	f7ff fe2a 	bl	800be98 <memset>
 800c244:	4620      	mov	r0, r4
 800c246:	bd70      	pop	{r4, r5, r6, pc}

0800c248 <__sfp_lock_acquire>:
 800c248:	4801      	ldr	r0, [pc, #4]	; (800c250 <__sfp_lock_acquire+0x8>)
 800c24a:	f000 b8b3 	b.w	800c3b4 <__retarget_lock_acquire_recursive>
 800c24e:	bf00      	nop
 800c250:	200004e9 	.word	0x200004e9

0800c254 <__sfp_lock_release>:
 800c254:	4801      	ldr	r0, [pc, #4]	; (800c25c <__sfp_lock_release+0x8>)
 800c256:	f000 b8ae 	b.w	800c3b6 <__retarget_lock_release_recursive>
 800c25a:	bf00      	nop
 800c25c:	200004e9 	.word	0x200004e9

0800c260 <__sinit_lock_acquire>:
 800c260:	4801      	ldr	r0, [pc, #4]	; (800c268 <__sinit_lock_acquire+0x8>)
 800c262:	f000 b8a7 	b.w	800c3b4 <__retarget_lock_acquire_recursive>
 800c266:	bf00      	nop
 800c268:	200004ea 	.word	0x200004ea

0800c26c <__sinit_lock_release>:
 800c26c:	4801      	ldr	r0, [pc, #4]	; (800c274 <__sinit_lock_release+0x8>)
 800c26e:	f000 b8a2 	b.w	800c3b6 <__retarget_lock_release_recursive>
 800c272:	bf00      	nop
 800c274:	200004ea 	.word	0x200004ea

0800c278 <__sinit>:
 800c278:	b510      	push	{r4, lr}
 800c27a:	4604      	mov	r4, r0
 800c27c:	f7ff fff0 	bl	800c260 <__sinit_lock_acquire>
 800c280:	69a3      	ldr	r3, [r4, #24]
 800c282:	b11b      	cbz	r3, 800c28c <__sinit+0x14>
 800c284:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c288:	f7ff bff0 	b.w	800c26c <__sinit_lock_release>
 800c28c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c290:	6523      	str	r3, [r4, #80]	; 0x50
 800c292:	4b13      	ldr	r3, [pc, #76]	; (800c2e0 <__sinit+0x68>)
 800c294:	4a13      	ldr	r2, [pc, #76]	; (800c2e4 <__sinit+0x6c>)
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	62a2      	str	r2, [r4, #40]	; 0x28
 800c29a:	42a3      	cmp	r3, r4
 800c29c:	bf04      	itt	eq
 800c29e:	2301      	moveq	r3, #1
 800c2a0:	61a3      	streq	r3, [r4, #24]
 800c2a2:	4620      	mov	r0, r4
 800c2a4:	f000 f820 	bl	800c2e8 <__sfp>
 800c2a8:	6060      	str	r0, [r4, #4]
 800c2aa:	4620      	mov	r0, r4
 800c2ac:	f000 f81c 	bl	800c2e8 <__sfp>
 800c2b0:	60a0      	str	r0, [r4, #8]
 800c2b2:	4620      	mov	r0, r4
 800c2b4:	f000 f818 	bl	800c2e8 <__sfp>
 800c2b8:	2200      	movs	r2, #0
 800c2ba:	60e0      	str	r0, [r4, #12]
 800c2bc:	2104      	movs	r1, #4
 800c2be:	6860      	ldr	r0, [r4, #4]
 800c2c0:	f7ff ff82 	bl	800c1c8 <std>
 800c2c4:	68a0      	ldr	r0, [r4, #8]
 800c2c6:	2201      	movs	r2, #1
 800c2c8:	2109      	movs	r1, #9
 800c2ca:	f7ff ff7d 	bl	800c1c8 <std>
 800c2ce:	68e0      	ldr	r0, [r4, #12]
 800c2d0:	2202      	movs	r2, #2
 800c2d2:	2112      	movs	r1, #18
 800c2d4:	f7ff ff78 	bl	800c1c8 <std>
 800c2d8:	2301      	movs	r3, #1
 800c2da:	61a3      	str	r3, [r4, #24]
 800c2dc:	e7d2      	b.n	800c284 <__sinit+0xc>
 800c2de:	bf00      	nop
 800c2e0:	0800d6a8 	.word	0x0800d6a8
 800c2e4:	0800c211 	.word	0x0800c211

0800c2e8 <__sfp>:
 800c2e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2ea:	4607      	mov	r7, r0
 800c2ec:	f7ff ffac 	bl	800c248 <__sfp_lock_acquire>
 800c2f0:	4b1e      	ldr	r3, [pc, #120]	; (800c36c <__sfp+0x84>)
 800c2f2:	681e      	ldr	r6, [r3, #0]
 800c2f4:	69b3      	ldr	r3, [r6, #24]
 800c2f6:	b913      	cbnz	r3, 800c2fe <__sfp+0x16>
 800c2f8:	4630      	mov	r0, r6
 800c2fa:	f7ff ffbd 	bl	800c278 <__sinit>
 800c2fe:	3648      	adds	r6, #72	; 0x48
 800c300:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c304:	3b01      	subs	r3, #1
 800c306:	d503      	bpl.n	800c310 <__sfp+0x28>
 800c308:	6833      	ldr	r3, [r6, #0]
 800c30a:	b30b      	cbz	r3, 800c350 <__sfp+0x68>
 800c30c:	6836      	ldr	r6, [r6, #0]
 800c30e:	e7f7      	b.n	800c300 <__sfp+0x18>
 800c310:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c314:	b9d5      	cbnz	r5, 800c34c <__sfp+0x64>
 800c316:	4b16      	ldr	r3, [pc, #88]	; (800c370 <__sfp+0x88>)
 800c318:	60e3      	str	r3, [r4, #12]
 800c31a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c31e:	6665      	str	r5, [r4, #100]	; 0x64
 800c320:	f000 f847 	bl	800c3b2 <__retarget_lock_init_recursive>
 800c324:	f7ff ff96 	bl	800c254 <__sfp_lock_release>
 800c328:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c32c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c330:	6025      	str	r5, [r4, #0]
 800c332:	61a5      	str	r5, [r4, #24]
 800c334:	2208      	movs	r2, #8
 800c336:	4629      	mov	r1, r5
 800c338:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c33c:	f7ff fdac 	bl	800be98 <memset>
 800c340:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c344:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c348:	4620      	mov	r0, r4
 800c34a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c34c:	3468      	adds	r4, #104	; 0x68
 800c34e:	e7d9      	b.n	800c304 <__sfp+0x1c>
 800c350:	2104      	movs	r1, #4
 800c352:	4638      	mov	r0, r7
 800c354:	f7ff ff62 	bl	800c21c <__sfmoreglue>
 800c358:	4604      	mov	r4, r0
 800c35a:	6030      	str	r0, [r6, #0]
 800c35c:	2800      	cmp	r0, #0
 800c35e:	d1d5      	bne.n	800c30c <__sfp+0x24>
 800c360:	f7ff ff78 	bl	800c254 <__sfp_lock_release>
 800c364:	230c      	movs	r3, #12
 800c366:	603b      	str	r3, [r7, #0]
 800c368:	e7ee      	b.n	800c348 <__sfp+0x60>
 800c36a:	bf00      	nop
 800c36c:	0800d6a8 	.word	0x0800d6a8
 800c370:	ffff0001 	.word	0xffff0001

0800c374 <_fwalk_reent>:
 800c374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c378:	4606      	mov	r6, r0
 800c37a:	4688      	mov	r8, r1
 800c37c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c380:	2700      	movs	r7, #0
 800c382:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c386:	f1b9 0901 	subs.w	r9, r9, #1
 800c38a:	d505      	bpl.n	800c398 <_fwalk_reent+0x24>
 800c38c:	6824      	ldr	r4, [r4, #0]
 800c38e:	2c00      	cmp	r4, #0
 800c390:	d1f7      	bne.n	800c382 <_fwalk_reent+0xe>
 800c392:	4638      	mov	r0, r7
 800c394:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c398:	89ab      	ldrh	r3, [r5, #12]
 800c39a:	2b01      	cmp	r3, #1
 800c39c:	d907      	bls.n	800c3ae <_fwalk_reent+0x3a>
 800c39e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c3a2:	3301      	adds	r3, #1
 800c3a4:	d003      	beq.n	800c3ae <_fwalk_reent+0x3a>
 800c3a6:	4629      	mov	r1, r5
 800c3a8:	4630      	mov	r0, r6
 800c3aa:	47c0      	blx	r8
 800c3ac:	4307      	orrs	r7, r0
 800c3ae:	3568      	adds	r5, #104	; 0x68
 800c3b0:	e7e9      	b.n	800c386 <_fwalk_reent+0x12>

0800c3b2 <__retarget_lock_init_recursive>:
 800c3b2:	4770      	bx	lr

0800c3b4 <__retarget_lock_acquire_recursive>:
 800c3b4:	4770      	bx	lr

0800c3b6 <__retarget_lock_release_recursive>:
 800c3b6:	4770      	bx	lr

0800c3b8 <__swhatbuf_r>:
 800c3b8:	b570      	push	{r4, r5, r6, lr}
 800c3ba:	460e      	mov	r6, r1
 800c3bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3c0:	2900      	cmp	r1, #0
 800c3c2:	b096      	sub	sp, #88	; 0x58
 800c3c4:	4614      	mov	r4, r2
 800c3c6:	461d      	mov	r5, r3
 800c3c8:	da08      	bge.n	800c3dc <__swhatbuf_r+0x24>
 800c3ca:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c3ce:	2200      	movs	r2, #0
 800c3d0:	602a      	str	r2, [r5, #0]
 800c3d2:	061a      	lsls	r2, r3, #24
 800c3d4:	d410      	bmi.n	800c3f8 <__swhatbuf_r+0x40>
 800c3d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c3da:	e00e      	b.n	800c3fa <__swhatbuf_r+0x42>
 800c3dc:	466a      	mov	r2, sp
 800c3de:	f000 f96f 	bl	800c6c0 <_fstat_r>
 800c3e2:	2800      	cmp	r0, #0
 800c3e4:	dbf1      	blt.n	800c3ca <__swhatbuf_r+0x12>
 800c3e6:	9a01      	ldr	r2, [sp, #4]
 800c3e8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c3ec:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c3f0:	425a      	negs	r2, r3
 800c3f2:	415a      	adcs	r2, r3
 800c3f4:	602a      	str	r2, [r5, #0]
 800c3f6:	e7ee      	b.n	800c3d6 <__swhatbuf_r+0x1e>
 800c3f8:	2340      	movs	r3, #64	; 0x40
 800c3fa:	2000      	movs	r0, #0
 800c3fc:	6023      	str	r3, [r4, #0]
 800c3fe:	b016      	add	sp, #88	; 0x58
 800c400:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c404 <malloc>:
 800c404:	4b02      	ldr	r3, [pc, #8]	; (800c410 <malloc+0xc>)
 800c406:	4601      	mov	r1, r0
 800c408:	6818      	ldr	r0, [r3, #0]
 800c40a:	f000 b86f 	b.w	800c4ec <_malloc_r>
 800c40e:	bf00      	nop
 800c410:	2000000c 	.word	0x2000000c

0800c414 <_free_r>:
 800c414:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c416:	2900      	cmp	r1, #0
 800c418:	d044      	beq.n	800c4a4 <_free_r+0x90>
 800c41a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c41e:	9001      	str	r0, [sp, #4]
 800c420:	2b00      	cmp	r3, #0
 800c422:	f1a1 0404 	sub.w	r4, r1, #4
 800c426:	bfb8      	it	lt
 800c428:	18e4      	addlt	r4, r4, r3
 800c42a:	f000 f96d 	bl	800c708 <__malloc_lock>
 800c42e:	4a1e      	ldr	r2, [pc, #120]	; (800c4a8 <_free_r+0x94>)
 800c430:	9801      	ldr	r0, [sp, #4]
 800c432:	6813      	ldr	r3, [r2, #0]
 800c434:	b933      	cbnz	r3, 800c444 <_free_r+0x30>
 800c436:	6063      	str	r3, [r4, #4]
 800c438:	6014      	str	r4, [r2, #0]
 800c43a:	b003      	add	sp, #12
 800c43c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c440:	f000 b968 	b.w	800c714 <__malloc_unlock>
 800c444:	42a3      	cmp	r3, r4
 800c446:	d908      	bls.n	800c45a <_free_r+0x46>
 800c448:	6825      	ldr	r5, [r4, #0]
 800c44a:	1961      	adds	r1, r4, r5
 800c44c:	428b      	cmp	r3, r1
 800c44e:	bf01      	itttt	eq
 800c450:	6819      	ldreq	r1, [r3, #0]
 800c452:	685b      	ldreq	r3, [r3, #4]
 800c454:	1949      	addeq	r1, r1, r5
 800c456:	6021      	streq	r1, [r4, #0]
 800c458:	e7ed      	b.n	800c436 <_free_r+0x22>
 800c45a:	461a      	mov	r2, r3
 800c45c:	685b      	ldr	r3, [r3, #4]
 800c45e:	b10b      	cbz	r3, 800c464 <_free_r+0x50>
 800c460:	42a3      	cmp	r3, r4
 800c462:	d9fa      	bls.n	800c45a <_free_r+0x46>
 800c464:	6811      	ldr	r1, [r2, #0]
 800c466:	1855      	adds	r5, r2, r1
 800c468:	42a5      	cmp	r5, r4
 800c46a:	d10b      	bne.n	800c484 <_free_r+0x70>
 800c46c:	6824      	ldr	r4, [r4, #0]
 800c46e:	4421      	add	r1, r4
 800c470:	1854      	adds	r4, r2, r1
 800c472:	42a3      	cmp	r3, r4
 800c474:	6011      	str	r1, [r2, #0]
 800c476:	d1e0      	bne.n	800c43a <_free_r+0x26>
 800c478:	681c      	ldr	r4, [r3, #0]
 800c47a:	685b      	ldr	r3, [r3, #4]
 800c47c:	6053      	str	r3, [r2, #4]
 800c47e:	4421      	add	r1, r4
 800c480:	6011      	str	r1, [r2, #0]
 800c482:	e7da      	b.n	800c43a <_free_r+0x26>
 800c484:	d902      	bls.n	800c48c <_free_r+0x78>
 800c486:	230c      	movs	r3, #12
 800c488:	6003      	str	r3, [r0, #0]
 800c48a:	e7d6      	b.n	800c43a <_free_r+0x26>
 800c48c:	6825      	ldr	r5, [r4, #0]
 800c48e:	1961      	adds	r1, r4, r5
 800c490:	428b      	cmp	r3, r1
 800c492:	bf04      	itt	eq
 800c494:	6819      	ldreq	r1, [r3, #0]
 800c496:	685b      	ldreq	r3, [r3, #4]
 800c498:	6063      	str	r3, [r4, #4]
 800c49a:	bf04      	itt	eq
 800c49c:	1949      	addeq	r1, r1, r5
 800c49e:	6021      	streq	r1, [r4, #0]
 800c4a0:	6054      	str	r4, [r2, #4]
 800c4a2:	e7ca      	b.n	800c43a <_free_r+0x26>
 800c4a4:	b003      	add	sp, #12
 800c4a6:	bd30      	pop	{r4, r5, pc}
 800c4a8:	200004ec 	.word	0x200004ec

0800c4ac <sbrk_aligned>:
 800c4ac:	b570      	push	{r4, r5, r6, lr}
 800c4ae:	4e0e      	ldr	r6, [pc, #56]	; (800c4e8 <sbrk_aligned+0x3c>)
 800c4b0:	460c      	mov	r4, r1
 800c4b2:	6831      	ldr	r1, [r6, #0]
 800c4b4:	4605      	mov	r5, r0
 800c4b6:	b911      	cbnz	r1, 800c4be <sbrk_aligned+0x12>
 800c4b8:	f000 f88c 	bl	800c5d4 <_sbrk_r>
 800c4bc:	6030      	str	r0, [r6, #0]
 800c4be:	4621      	mov	r1, r4
 800c4c0:	4628      	mov	r0, r5
 800c4c2:	f000 f887 	bl	800c5d4 <_sbrk_r>
 800c4c6:	1c43      	adds	r3, r0, #1
 800c4c8:	d00a      	beq.n	800c4e0 <sbrk_aligned+0x34>
 800c4ca:	1cc4      	adds	r4, r0, #3
 800c4cc:	f024 0403 	bic.w	r4, r4, #3
 800c4d0:	42a0      	cmp	r0, r4
 800c4d2:	d007      	beq.n	800c4e4 <sbrk_aligned+0x38>
 800c4d4:	1a21      	subs	r1, r4, r0
 800c4d6:	4628      	mov	r0, r5
 800c4d8:	f000 f87c 	bl	800c5d4 <_sbrk_r>
 800c4dc:	3001      	adds	r0, #1
 800c4de:	d101      	bne.n	800c4e4 <sbrk_aligned+0x38>
 800c4e0:	f04f 34ff 	mov.w	r4, #4294967295
 800c4e4:	4620      	mov	r0, r4
 800c4e6:	bd70      	pop	{r4, r5, r6, pc}
 800c4e8:	200004f0 	.word	0x200004f0

0800c4ec <_malloc_r>:
 800c4ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4f0:	1ccd      	adds	r5, r1, #3
 800c4f2:	f025 0503 	bic.w	r5, r5, #3
 800c4f6:	3508      	adds	r5, #8
 800c4f8:	2d0c      	cmp	r5, #12
 800c4fa:	bf38      	it	cc
 800c4fc:	250c      	movcc	r5, #12
 800c4fe:	2d00      	cmp	r5, #0
 800c500:	4607      	mov	r7, r0
 800c502:	db01      	blt.n	800c508 <_malloc_r+0x1c>
 800c504:	42a9      	cmp	r1, r5
 800c506:	d905      	bls.n	800c514 <_malloc_r+0x28>
 800c508:	230c      	movs	r3, #12
 800c50a:	603b      	str	r3, [r7, #0]
 800c50c:	2600      	movs	r6, #0
 800c50e:	4630      	mov	r0, r6
 800c510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c514:	4e2e      	ldr	r6, [pc, #184]	; (800c5d0 <_malloc_r+0xe4>)
 800c516:	f000 f8f7 	bl	800c708 <__malloc_lock>
 800c51a:	6833      	ldr	r3, [r6, #0]
 800c51c:	461c      	mov	r4, r3
 800c51e:	bb34      	cbnz	r4, 800c56e <_malloc_r+0x82>
 800c520:	4629      	mov	r1, r5
 800c522:	4638      	mov	r0, r7
 800c524:	f7ff ffc2 	bl	800c4ac <sbrk_aligned>
 800c528:	1c43      	adds	r3, r0, #1
 800c52a:	4604      	mov	r4, r0
 800c52c:	d14d      	bne.n	800c5ca <_malloc_r+0xde>
 800c52e:	6834      	ldr	r4, [r6, #0]
 800c530:	4626      	mov	r6, r4
 800c532:	2e00      	cmp	r6, #0
 800c534:	d140      	bne.n	800c5b8 <_malloc_r+0xcc>
 800c536:	6823      	ldr	r3, [r4, #0]
 800c538:	4631      	mov	r1, r6
 800c53a:	4638      	mov	r0, r7
 800c53c:	eb04 0803 	add.w	r8, r4, r3
 800c540:	f000 f848 	bl	800c5d4 <_sbrk_r>
 800c544:	4580      	cmp	r8, r0
 800c546:	d13a      	bne.n	800c5be <_malloc_r+0xd2>
 800c548:	6821      	ldr	r1, [r4, #0]
 800c54a:	3503      	adds	r5, #3
 800c54c:	1a6d      	subs	r5, r5, r1
 800c54e:	f025 0503 	bic.w	r5, r5, #3
 800c552:	3508      	adds	r5, #8
 800c554:	2d0c      	cmp	r5, #12
 800c556:	bf38      	it	cc
 800c558:	250c      	movcc	r5, #12
 800c55a:	4629      	mov	r1, r5
 800c55c:	4638      	mov	r0, r7
 800c55e:	f7ff ffa5 	bl	800c4ac <sbrk_aligned>
 800c562:	3001      	adds	r0, #1
 800c564:	d02b      	beq.n	800c5be <_malloc_r+0xd2>
 800c566:	6823      	ldr	r3, [r4, #0]
 800c568:	442b      	add	r3, r5
 800c56a:	6023      	str	r3, [r4, #0]
 800c56c:	e00e      	b.n	800c58c <_malloc_r+0xa0>
 800c56e:	6822      	ldr	r2, [r4, #0]
 800c570:	1b52      	subs	r2, r2, r5
 800c572:	d41e      	bmi.n	800c5b2 <_malloc_r+0xc6>
 800c574:	2a0b      	cmp	r2, #11
 800c576:	d916      	bls.n	800c5a6 <_malloc_r+0xba>
 800c578:	1961      	adds	r1, r4, r5
 800c57a:	42a3      	cmp	r3, r4
 800c57c:	6025      	str	r5, [r4, #0]
 800c57e:	bf18      	it	ne
 800c580:	6059      	strne	r1, [r3, #4]
 800c582:	6863      	ldr	r3, [r4, #4]
 800c584:	bf08      	it	eq
 800c586:	6031      	streq	r1, [r6, #0]
 800c588:	5162      	str	r2, [r4, r5]
 800c58a:	604b      	str	r3, [r1, #4]
 800c58c:	4638      	mov	r0, r7
 800c58e:	f104 060b 	add.w	r6, r4, #11
 800c592:	f000 f8bf 	bl	800c714 <__malloc_unlock>
 800c596:	f026 0607 	bic.w	r6, r6, #7
 800c59a:	1d23      	adds	r3, r4, #4
 800c59c:	1af2      	subs	r2, r6, r3
 800c59e:	d0b6      	beq.n	800c50e <_malloc_r+0x22>
 800c5a0:	1b9b      	subs	r3, r3, r6
 800c5a2:	50a3      	str	r3, [r4, r2]
 800c5a4:	e7b3      	b.n	800c50e <_malloc_r+0x22>
 800c5a6:	6862      	ldr	r2, [r4, #4]
 800c5a8:	42a3      	cmp	r3, r4
 800c5aa:	bf0c      	ite	eq
 800c5ac:	6032      	streq	r2, [r6, #0]
 800c5ae:	605a      	strne	r2, [r3, #4]
 800c5b0:	e7ec      	b.n	800c58c <_malloc_r+0xa0>
 800c5b2:	4623      	mov	r3, r4
 800c5b4:	6864      	ldr	r4, [r4, #4]
 800c5b6:	e7b2      	b.n	800c51e <_malloc_r+0x32>
 800c5b8:	4634      	mov	r4, r6
 800c5ba:	6876      	ldr	r6, [r6, #4]
 800c5bc:	e7b9      	b.n	800c532 <_malloc_r+0x46>
 800c5be:	230c      	movs	r3, #12
 800c5c0:	603b      	str	r3, [r7, #0]
 800c5c2:	4638      	mov	r0, r7
 800c5c4:	f000 f8a6 	bl	800c714 <__malloc_unlock>
 800c5c8:	e7a1      	b.n	800c50e <_malloc_r+0x22>
 800c5ca:	6025      	str	r5, [r4, #0]
 800c5cc:	e7de      	b.n	800c58c <_malloc_r+0xa0>
 800c5ce:	bf00      	nop
 800c5d0:	200004ec 	.word	0x200004ec

0800c5d4 <_sbrk_r>:
 800c5d4:	b538      	push	{r3, r4, r5, lr}
 800c5d6:	4d06      	ldr	r5, [pc, #24]	; (800c5f0 <_sbrk_r+0x1c>)
 800c5d8:	2300      	movs	r3, #0
 800c5da:	4604      	mov	r4, r0
 800c5dc:	4608      	mov	r0, r1
 800c5de:	602b      	str	r3, [r5, #0]
 800c5e0:	f7f9 fe7e 	bl	80062e0 <_sbrk>
 800c5e4:	1c43      	adds	r3, r0, #1
 800c5e6:	d102      	bne.n	800c5ee <_sbrk_r+0x1a>
 800c5e8:	682b      	ldr	r3, [r5, #0]
 800c5ea:	b103      	cbz	r3, 800c5ee <_sbrk_r+0x1a>
 800c5ec:	6023      	str	r3, [r4, #0]
 800c5ee:	bd38      	pop	{r3, r4, r5, pc}
 800c5f0:	200004f4 	.word	0x200004f4

0800c5f4 <__sread>:
 800c5f4:	b510      	push	{r4, lr}
 800c5f6:	460c      	mov	r4, r1
 800c5f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5fc:	f000 f890 	bl	800c720 <_read_r>
 800c600:	2800      	cmp	r0, #0
 800c602:	bfab      	itete	ge
 800c604:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c606:	89a3      	ldrhlt	r3, [r4, #12]
 800c608:	181b      	addge	r3, r3, r0
 800c60a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c60e:	bfac      	ite	ge
 800c610:	6563      	strge	r3, [r4, #84]	; 0x54
 800c612:	81a3      	strhlt	r3, [r4, #12]
 800c614:	bd10      	pop	{r4, pc}

0800c616 <__swrite>:
 800c616:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c61a:	461f      	mov	r7, r3
 800c61c:	898b      	ldrh	r3, [r1, #12]
 800c61e:	05db      	lsls	r3, r3, #23
 800c620:	4605      	mov	r5, r0
 800c622:	460c      	mov	r4, r1
 800c624:	4616      	mov	r6, r2
 800c626:	d505      	bpl.n	800c634 <__swrite+0x1e>
 800c628:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c62c:	2302      	movs	r3, #2
 800c62e:	2200      	movs	r2, #0
 800c630:	f000 f858 	bl	800c6e4 <_lseek_r>
 800c634:	89a3      	ldrh	r3, [r4, #12]
 800c636:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c63a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c63e:	81a3      	strh	r3, [r4, #12]
 800c640:	4632      	mov	r2, r6
 800c642:	463b      	mov	r3, r7
 800c644:	4628      	mov	r0, r5
 800c646:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c64a:	f000 b817 	b.w	800c67c <_write_r>

0800c64e <__sseek>:
 800c64e:	b510      	push	{r4, lr}
 800c650:	460c      	mov	r4, r1
 800c652:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c656:	f000 f845 	bl	800c6e4 <_lseek_r>
 800c65a:	1c43      	adds	r3, r0, #1
 800c65c:	89a3      	ldrh	r3, [r4, #12]
 800c65e:	bf15      	itete	ne
 800c660:	6560      	strne	r0, [r4, #84]	; 0x54
 800c662:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c666:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c66a:	81a3      	strheq	r3, [r4, #12]
 800c66c:	bf18      	it	ne
 800c66e:	81a3      	strhne	r3, [r4, #12]
 800c670:	bd10      	pop	{r4, pc}

0800c672 <__sclose>:
 800c672:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c676:	f000 b813 	b.w	800c6a0 <_close_r>
	...

0800c67c <_write_r>:
 800c67c:	b538      	push	{r3, r4, r5, lr}
 800c67e:	4d07      	ldr	r5, [pc, #28]	; (800c69c <_write_r+0x20>)
 800c680:	4604      	mov	r4, r0
 800c682:	4608      	mov	r0, r1
 800c684:	4611      	mov	r1, r2
 800c686:	2200      	movs	r2, #0
 800c688:	602a      	str	r2, [r5, #0]
 800c68a:	461a      	mov	r2, r3
 800c68c:	f7f9 fde3 	bl	8006256 <_write>
 800c690:	1c43      	adds	r3, r0, #1
 800c692:	d102      	bne.n	800c69a <_write_r+0x1e>
 800c694:	682b      	ldr	r3, [r5, #0]
 800c696:	b103      	cbz	r3, 800c69a <_write_r+0x1e>
 800c698:	6023      	str	r3, [r4, #0]
 800c69a:	bd38      	pop	{r3, r4, r5, pc}
 800c69c:	200004f4 	.word	0x200004f4

0800c6a0 <_close_r>:
 800c6a0:	b538      	push	{r3, r4, r5, lr}
 800c6a2:	4d06      	ldr	r5, [pc, #24]	; (800c6bc <_close_r+0x1c>)
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	4604      	mov	r4, r0
 800c6a8:	4608      	mov	r0, r1
 800c6aa:	602b      	str	r3, [r5, #0]
 800c6ac:	f7f9 fdef 	bl	800628e <_close>
 800c6b0:	1c43      	adds	r3, r0, #1
 800c6b2:	d102      	bne.n	800c6ba <_close_r+0x1a>
 800c6b4:	682b      	ldr	r3, [r5, #0]
 800c6b6:	b103      	cbz	r3, 800c6ba <_close_r+0x1a>
 800c6b8:	6023      	str	r3, [r4, #0]
 800c6ba:	bd38      	pop	{r3, r4, r5, pc}
 800c6bc:	200004f4 	.word	0x200004f4

0800c6c0 <_fstat_r>:
 800c6c0:	b538      	push	{r3, r4, r5, lr}
 800c6c2:	4d07      	ldr	r5, [pc, #28]	; (800c6e0 <_fstat_r+0x20>)
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	4604      	mov	r4, r0
 800c6c8:	4608      	mov	r0, r1
 800c6ca:	4611      	mov	r1, r2
 800c6cc:	602b      	str	r3, [r5, #0]
 800c6ce:	f7f9 fdea 	bl	80062a6 <_fstat>
 800c6d2:	1c43      	adds	r3, r0, #1
 800c6d4:	d102      	bne.n	800c6dc <_fstat_r+0x1c>
 800c6d6:	682b      	ldr	r3, [r5, #0]
 800c6d8:	b103      	cbz	r3, 800c6dc <_fstat_r+0x1c>
 800c6da:	6023      	str	r3, [r4, #0]
 800c6dc:	bd38      	pop	{r3, r4, r5, pc}
 800c6de:	bf00      	nop
 800c6e0:	200004f4 	.word	0x200004f4

0800c6e4 <_lseek_r>:
 800c6e4:	b538      	push	{r3, r4, r5, lr}
 800c6e6:	4d07      	ldr	r5, [pc, #28]	; (800c704 <_lseek_r+0x20>)
 800c6e8:	4604      	mov	r4, r0
 800c6ea:	4608      	mov	r0, r1
 800c6ec:	4611      	mov	r1, r2
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	602a      	str	r2, [r5, #0]
 800c6f2:	461a      	mov	r2, r3
 800c6f4:	f7f9 fde7 	bl	80062c6 <_lseek>
 800c6f8:	1c43      	adds	r3, r0, #1
 800c6fa:	d102      	bne.n	800c702 <_lseek_r+0x1e>
 800c6fc:	682b      	ldr	r3, [r5, #0]
 800c6fe:	b103      	cbz	r3, 800c702 <_lseek_r+0x1e>
 800c700:	6023      	str	r3, [r4, #0]
 800c702:	bd38      	pop	{r3, r4, r5, pc}
 800c704:	200004f4 	.word	0x200004f4

0800c708 <__malloc_lock>:
 800c708:	4801      	ldr	r0, [pc, #4]	; (800c710 <__malloc_lock+0x8>)
 800c70a:	f7ff be53 	b.w	800c3b4 <__retarget_lock_acquire_recursive>
 800c70e:	bf00      	nop
 800c710:	200004e8 	.word	0x200004e8

0800c714 <__malloc_unlock>:
 800c714:	4801      	ldr	r0, [pc, #4]	; (800c71c <__malloc_unlock+0x8>)
 800c716:	f7ff be4e 	b.w	800c3b6 <__retarget_lock_release_recursive>
 800c71a:	bf00      	nop
 800c71c:	200004e8 	.word	0x200004e8

0800c720 <_read_r>:
 800c720:	b538      	push	{r3, r4, r5, lr}
 800c722:	4d07      	ldr	r5, [pc, #28]	; (800c740 <_read_r+0x20>)
 800c724:	4604      	mov	r4, r0
 800c726:	4608      	mov	r0, r1
 800c728:	4611      	mov	r1, r2
 800c72a:	2200      	movs	r2, #0
 800c72c:	602a      	str	r2, [r5, #0]
 800c72e:	461a      	mov	r2, r3
 800c730:	f7f9 fd74 	bl	800621c <_read>
 800c734:	1c43      	adds	r3, r0, #1
 800c736:	d102      	bne.n	800c73e <_read_r+0x1e>
 800c738:	682b      	ldr	r3, [r5, #0]
 800c73a:	b103      	cbz	r3, 800c73e <_read_r+0x1e>
 800c73c:	6023      	str	r3, [r4, #0]
 800c73e:	bd38      	pop	{r3, r4, r5, pc}
 800c740:	200004f4 	.word	0x200004f4

0800c744 <pow>:
 800c744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c746:	ed2d 8b02 	vpush	{d8}
 800c74a:	eeb0 8a40 	vmov.f32	s16, s0
 800c74e:	eef0 8a60 	vmov.f32	s17, s1
 800c752:	ec55 4b11 	vmov	r4, r5, d1
 800c756:	f000 f867 	bl	800c828 <__ieee754_pow>
 800c75a:	4622      	mov	r2, r4
 800c75c:	462b      	mov	r3, r5
 800c75e:	4620      	mov	r0, r4
 800c760:	4629      	mov	r1, r5
 800c762:	ec57 6b10 	vmov	r6, r7, d0
 800c766:	f7f4 f985 	bl	8000a74 <__aeabi_dcmpun>
 800c76a:	2800      	cmp	r0, #0
 800c76c:	d13b      	bne.n	800c7e6 <pow+0xa2>
 800c76e:	ec51 0b18 	vmov	r0, r1, d8
 800c772:	2200      	movs	r2, #0
 800c774:	2300      	movs	r3, #0
 800c776:	f7f4 f94b 	bl	8000a10 <__aeabi_dcmpeq>
 800c77a:	b1b8      	cbz	r0, 800c7ac <pow+0x68>
 800c77c:	2200      	movs	r2, #0
 800c77e:	2300      	movs	r3, #0
 800c780:	4620      	mov	r0, r4
 800c782:	4629      	mov	r1, r5
 800c784:	f7f4 f944 	bl	8000a10 <__aeabi_dcmpeq>
 800c788:	2800      	cmp	r0, #0
 800c78a:	d146      	bne.n	800c81a <pow+0xd6>
 800c78c:	ec45 4b10 	vmov	d0, r4, r5
 800c790:	f000 fe63 	bl	800d45a <finite>
 800c794:	b338      	cbz	r0, 800c7e6 <pow+0xa2>
 800c796:	2200      	movs	r2, #0
 800c798:	2300      	movs	r3, #0
 800c79a:	4620      	mov	r0, r4
 800c79c:	4629      	mov	r1, r5
 800c79e:	f7f4 f941 	bl	8000a24 <__aeabi_dcmplt>
 800c7a2:	b300      	cbz	r0, 800c7e6 <pow+0xa2>
 800c7a4:	f7ff fb4e 	bl	800be44 <__errno>
 800c7a8:	2322      	movs	r3, #34	; 0x22
 800c7aa:	e01b      	b.n	800c7e4 <pow+0xa0>
 800c7ac:	ec47 6b10 	vmov	d0, r6, r7
 800c7b0:	f000 fe53 	bl	800d45a <finite>
 800c7b4:	b9e0      	cbnz	r0, 800c7f0 <pow+0xac>
 800c7b6:	eeb0 0a48 	vmov.f32	s0, s16
 800c7ba:	eef0 0a68 	vmov.f32	s1, s17
 800c7be:	f000 fe4c 	bl	800d45a <finite>
 800c7c2:	b1a8      	cbz	r0, 800c7f0 <pow+0xac>
 800c7c4:	ec45 4b10 	vmov	d0, r4, r5
 800c7c8:	f000 fe47 	bl	800d45a <finite>
 800c7cc:	b180      	cbz	r0, 800c7f0 <pow+0xac>
 800c7ce:	4632      	mov	r2, r6
 800c7d0:	463b      	mov	r3, r7
 800c7d2:	4630      	mov	r0, r6
 800c7d4:	4639      	mov	r1, r7
 800c7d6:	f7f4 f94d 	bl	8000a74 <__aeabi_dcmpun>
 800c7da:	2800      	cmp	r0, #0
 800c7dc:	d0e2      	beq.n	800c7a4 <pow+0x60>
 800c7de:	f7ff fb31 	bl	800be44 <__errno>
 800c7e2:	2321      	movs	r3, #33	; 0x21
 800c7e4:	6003      	str	r3, [r0, #0]
 800c7e6:	ecbd 8b02 	vpop	{d8}
 800c7ea:	ec47 6b10 	vmov	d0, r6, r7
 800c7ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	4630      	mov	r0, r6
 800c7f6:	4639      	mov	r1, r7
 800c7f8:	f7f4 f90a 	bl	8000a10 <__aeabi_dcmpeq>
 800c7fc:	2800      	cmp	r0, #0
 800c7fe:	d0f2      	beq.n	800c7e6 <pow+0xa2>
 800c800:	eeb0 0a48 	vmov.f32	s0, s16
 800c804:	eef0 0a68 	vmov.f32	s1, s17
 800c808:	f000 fe27 	bl	800d45a <finite>
 800c80c:	2800      	cmp	r0, #0
 800c80e:	d0ea      	beq.n	800c7e6 <pow+0xa2>
 800c810:	ec45 4b10 	vmov	d0, r4, r5
 800c814:	f000 fe21 	bl	800d45a <finite>
 800c818:	e7c3      	b.n	800c7a2 <pow+0x5e>
 800c81a:	4f01      	ldr	r7, [pc, #4]	; (800c820 <pow+0xdc>)
 800c81c:	2600      	movs	r6, #0
 800c81e:	e7e2      	b.n	800c7e6 <pow+0xa2>
 800c820:	3ff00000 	.word	0x3ff00000
 800c824:	00000000 	.word	0x00000000

0800c828 <__ieee754_pow>:
 800c828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c82c:	ed2d 8b06 	vpush	{d8-d10}
 800c830:	b089      	sub	sp, #36	; 0x24
 800c832:	ed8d 1b00 	vstr	d1, [sp]
 800c836:	e9dd 2900 	ldrd	r2, r9, [sp]
 800c83a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800c83e:	ea58 0102 	orrs.w	r1, r8, r2
 800c842:	ec57 6b10 	vmov	r6, r7, d0
 800c846:	d115      	bne.n	800c874 <__ieee754_pow+0x4c>
 800c848:	19b3      	adds	r3, r6, r6
 800c84a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800c84e:	4152      	adcs	r2, r2
 800c850:	4299      	cmp	r1, r3
 800c852:	4b89      	ldr	r3, [pc, #548]	; (800ca78 <__ieee754_pow+0x250>)
 800c854:	4193      	sbcs	r3, r2
 800c856:	f080 84d2 	bcs.w	800d1fe <__ieee754_pow+0x9d6>
 800c85a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c85e:	4630      	mov	r0, r6
 800c860:	4639      	mov	r1, r7
 800c862:	f7f3 fcb7 	bl	80001d4 <__adddf3>
 800c866:	ec41 0b10 	vmov	d0, r0, r1
 800c86a:	b009      	add	sp, #36	; 0x24
 800c86c:	ecbd 8b06 	vpop	{d8-d10}
 800c870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c874:	4b81      	ldr	r3, [pc, #516]	; (800ca7c <__ieee754_pow+0x254>)
 800c876:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800c87a:	429c      	cmp	r4, r3
 800c87c:	ee10 aa10 	vmov	sl, s0
 800c880:	463d      	mov	r5, r7
 800c882:	dc06      	bgt.n	800c892 <__ieee754_pow+0x6a>
 800c884:	d101      	bne.n	800c88a <__ieee754_pow+0x62>
 800c886:	2e00      	cmp	r6, #0
 800c888:	d1e7      	bne.n	800c85a <__ieee754_pow+0x32>
 800c88a:	4598      	cmp	r8, r3
 800c88c:	dc01      	bgt.n	800c892 <__ieee754_pow+0x6a>
 800c88e:	d10f      	bne.n	800c8b0 <__ieee754_pow+0x88>
 800c890:	b172      	cbz	r2, 800c8b0 <__ieee754_pow+0x88>
 800c892:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800c896:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800c89a:	ea55 050a 	orrs.w	r5, r5, sl
 800c89e:	d1dc      	bne.n	800c85a <__ieee754_pow+0x32>
 800c8a0:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c8a4:	18db      	adds	r3, r3, r3
 800c8a6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800c8aa:	4152      	adcs	r2, r2
 800c8ac:	429d      	cmp	r5, r3
 800c8ae:	e7d0      	b.n	800c852 <__ieee754_pow+0x2a>
 800c8b0:	2d00      	cmp	r5, #0
 800c8b2:	da3b      	bge.n	800c92c <__ieee754_pow+0x104>
 800c8b4:	4b72      	ldr	r3, [pc, #456]	; (800ca80 <__ieee754_pow+0x258>)
 800c8b6:	4598      	cmp	r8, r3
 800c8b8:	dc51      	bgt.n	800c95e <__ieee754_pow+0x136>
 800c8ba:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800c8be:	4598      	cmp	r8, r3
 800c8c0:	f340 84ac 	ble.w	800d21c <__ieee754_pow+0x9f4>
 800c8c4:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c8c8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c8cc:	2b14      	cmp	r3, #20
 800c8ce:	dd0f      	ble.n	800c8f0 <__ieee754_pow+0xc8>
 800c8d0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800c8d4:	fa22 f103 	lsr.w	r1, r2, r3
 800c8d8:	fa01 f303 	lsl.w	r3, r1, r3
 800c8dc:	4293      	cmp	r3, r2
 800c8de:	f040 849d 	bne.w	800d21c <__ieee754_pow+0x9f4>
 800c8e2:	f001 0101 	and.w	r1, r1, #1
 800c8e6:	f1c1 0302 	rsb	r3, r1, #2
 800c8ea:	9304      	str	r3, [sp, #16]
 800c8ec:	b182      	cbz	r2, 800c910 <__ieee754_pow+0xe8>
 800c8ee:	e05f      	b.n	800c9b0 <__ieee754_pow+0x188>
 800c8f0:	2a00      	cmp	r2, #0
 800c8f2:	d15b      	bne.n	800c9ac <__ieee754_pow+0x184>
 800c8f4:	f1c3 0314 	rsb	r3, r3, #20
 800c8f8:	fa48 f103 	asr.w	r1, r8, r3
 800c8fc:	fa01 f303 	lsl.w	r3, r1, r3
 800c900:	4543      	cmp	r3, r8
 800c902:	f040 8488 	bne.w	800d216 <__ieee754_pow+0x9ee>
 800c906:	f001 0101 	and.w	r1, r1, #1
 800c90a:	f1c1 0302 	rsb	r3, r1, #2
 800c90e:	9304      	str	r3, [sp, #16]
 800c910:	4b5c      	ldr	r3, [pc, #368]	; (800ca84 <__ieee754_pow+0x25c>)
 800c912:	4598      	cmp	r8, r3
 800c914:	d132      	bne.n	800c97c <__ieee754_pow+0x154>
 800c916:	f1b9 0f00 	cmp.w	r9, #0
 800c91a:	f280 8478 	bge.w	800d20e <__ieee754_pow+0x9e6>
 800c91e:	4959      	ldr	r1, [pc, #356]	; (800ca84 <__ieee754_pow+0x25c>)
 800c920:	4632      	mov	r2, r6
 800c922:	463b      	mov	r3, r7
 800c924:	2000      	movs	r0, #0
 800c926:	f7f3 ff35 	bl	8000794 <__aeabi_ddiv>
 800c92a:	e79c      	b.n	800c866 <__ieee754_pow+0x3e>
 800c92c:	2300      	movs	r3, #0
 800c92e:	9304      	str	r3, [sp, #16]
 800c930:	2a00      	cmp	r2, #0
 800c932:	d13d      	bne.n	800c9b0 <__ieee754_pow+0x188>
 800c934:	4b51      	ldr	r3, [pc, #324]	; (800ca7c <__ieee754_pow+0x254>)
 800c936:	4598      	cmp	r8, r3
 800c938:	d1ea      	bne.n	800c910 <__ieee754_pow+0xe8>
 800c93a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c93e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c942:	ea53 030a 	orrs.w	r3, r3, sl
 800c946:	f000 845a 	beq.w	800d1fe <__ieee754_pow+0x9d6>
 800c94a:	4b4f      	ldr	r3, [pc, #316]	; (800ca88 <__ieee754_pow+0x260>)
 800c94c:	429c      	cmp	r4, r3
 800c94e:	dd08      	ble.n	800c962 <__ieee754_pow+0x13a>
 800c950:	f1b9 0f00 	cmp.w	r9, #0
 800c954:	f2c0 8457 	blt.w	800d206 <__ieee754_pow+0x9de>
 800c958:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c95c:	e783      	b.n	800c866 <__ieee754_pow+0x3e>
 800c95e:	2302      	movs	r3, #2
 800c960:	e7e5      	b.n	800c92e <__ieee754_pow+0x106>
 800c962:	f1b9 0f00 	cmp.w	r9, #0
 800c966:	f04f 0000 	mov.w	r0, #0
 800c96a:	f04f 0100 	mov.w	r1, #0
 800c96e:	f6bf af7a 	bge.w	800c866 <__ieee754_pow+0x3e>
 800c972:	e9dd 0300 	ldrd	r0, r3, [sp]
 800c976:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c97a:	e774      	b.n	800c866 <__ieee754_pow+0x3e>
 800c97c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800c980:	d106      	bne.n	800c990 <__ieee754_pow+0x168>
 800c982:	4632      	mov	r2, r6
 800c984:	463b      	mov	r3, r7
 800c986:	4630      	mov	r0, r6
 800c988:	4639      	mov	r1, r7
 800c98a:	f7f3 fdd9 	bl	8000540 <__aeabi_dmul>
 800c98e:	e76a      	b.n	800c866 <__ieee754_pow+0x3e>
 800c990:	4b3e      	ldr	r3, [pc, #248]	; (800ca8c <__ieee754_pow+0x264>)
 800c992:	4599      	cmp	r9, r3
 800c994:	d10c      	bne.n	800c9b0 <__ieee754_pow+0x188>
 800c996:	2d00      	cmp	r5, #0
 800c998:	db0a      	blt.n	800c9b0 <__ieee754_pow+0x188>
 800c99a:	ec47 6b10 	vmov	d0, r6, r7
 800c99e:	b009      	add	sp, #36	; 0x24
 800c9a0:	ecbd 8b06 	vpop	{d8-d10}
 800c9a4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9a8:	f000 bc6c 	b.w	800d284 <__ieee754_sqrt>
 800c9ac:	2300      	movs	r3, #0
 800c9ae:	9304      	str	r3, [sp, #16]
 800c9b0:	ec47 6b10 	vmov	d0, r6, r7
 800c9b4:	f000 fd48 	bl	800d448 <fabs>
 800c9b8:	ec51 0b10 	vmov	r0, r1, d0
 800c9bc:	f1ba 0f00 	cmp.w	sl, #0
 800c9c0:	d129      	bne.n	800ca16 <__ieee754_pow+0x1ee>
 800c9c2:	b124      	cbz	r4, 800c9ce <__ieee754_pow+0x1a6>
 800c9c4:	4b2f      	ldr	r3, [pc, #188]	; (800ca84 <__ieee754_pow+0x25c>)
 800c9c6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800c9ca:	429a      	cmp	r2, r3
 800c9cc:	d123      	bne.n	800ca16 <__ieee754_pow+0x1ee>
 800c9ce:	f1b9 0f00 	cmp.w	r9, #0
 800c9d2:	da05      	bge.n	800c9e0 <__ieee754_pow+0x1b8>
 800c9d4:	4602      	mov	r2, r0
 800c9d6:	460b      	mov	r3, r1
 800c9d8:	2000      	movs	r0, #0
 800c9da:	492a      	ldr	r1, [pc, #168]	; (800ca84 <__ieee754_pow+0x25c>)
 800c9dc:	f7f3 feda 	bl	8000794 <__aeabi_ddiv>
 800c9e0:	2d00      	cmp	r5, #0
 800c9e2:	f6bf af40 	bge.w	800c866 <__ieee754_pow+0x3e>
 800c9e6:	9b04      	ldr	r3, [sp, #16]
 800c9e8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c9ec:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c9f0:	4323      	orrs	r3, r4
 800c9f2:	d108      	bne.n	800ca06 <__ieee754_pow+0x1de>
 800c9f4:	4602      	mov	r2, r0
 800c9f6:	460b      	mov	r3, r1
 800c9f8:	4610      	mov	r0, r2
 800c9fa:	4619      	mov	r1, r3
 800c9fc:	f7f3 fbe8 	bl	80001d0 <__aeabi_dsub>
 800ca00:	4602      	mov	r2, r0
 800ca02:	460b      	mov	r3, r1
 800ca04:	e78f      	b.n	800c926 <__ieee754_pow+0xfe>
 800ca06:	9b04      	ldr	r3, [sp, #16]
 800ca08:	2b01      	cmp	r3, #1
 800ca0a:	f47f af2c 	bne.w	800c866 <__ieee754_pow+0x3e>
 800ca0e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ca12:	4619      	mov	r1, r3
 800ca14:	e727      	b.n	800c866 <__ieee754_pow+0x3e>
 800ca16:	0feb      	lsrs	r3, r5, #31
 800ca18:	3b01      	subs	r3, #1
 800ca1a:	9306      	str	r3, [sp, #24]
 800ca1c:	9a06      	ldr	r2, [sp, #24]
 800ca1e:	9b04      	ldr	r3, [sp, #16]
 800ca20:	4313      	orrs	r3, r2
 800ca22:	d102      	bne.n	800ca2a <__ieee754_pow+0x202>
 800ca24:	4632      	mov	r2, r6
 800ca26:	463b      	mov	r3, r7
 800ca28:	e7e6      	b.n	800c9f8 <__ieee754_pow+0x1d0>
 800ca2a:	4b19      	ldr	r3, [pc, #100]	; (800ca90 <__ieee754_pow+0x268>)
 800ca2c:	4598      	cmp	r8, r3
 800ca2e:	f340 80fb 	ble.w	800cc28 <__ieee754_pow+0x400>
 800ca32:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800ca36:	4598      	cmp	r8, r3
 800ca38:	4b13      	ldr	r3, [pc, #76]	; (800ca88 <__ieee754_pow+0x260>)
 800ca3a:	dd0c      	ble.n	800ca56 <__ieee754_pow+0x22e>
 800ca3c:	429c      	cmp	r4, r3
 800ca3e:	dc0f      	bgt.n	800ca60 <__ieee754_pow+0x238>
 800ca40:	f1b9 0f00 	cmp.w	r9, #0
 800ca44:	da0f      	bge.n	800ca66 <__ieee754_pow+0x23e>
 800ca46:	2000      	movs	r0, #0
 800ca48:	b009      	add	sp, #36	; 0x24
 800ca4a:	ecbd 8b06 	vpop	{d8-d10}
 800ca4e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca52:	f000 bcf0 	b.w	800d436 <__math_oflow>
 800ca56:	429c      	cmp	r4, r3
 800ca58:	dbf2      	blt.n	800ca40 <__ieee754_pow+0x218>
 800ca5a:	4b0a      	ldr	r3, [pc, #40]	; (800ca84 <__ieee754_pow+0x25c>)
 800ca5c:	429c      	cmp	r4, r3
 800ca5e:	dd19      	ble.n	800ca94 <__ieee754_pow+0x26c>
 800ca60:	f1b9 0f00 	cmp.w	r9, #0
 800ca64:	dcef      	bgt.n	800ca46 <__ieee754_pow+0x21e>
 800ca66:	2000      	movs	r0, #0
 800ca68:	b009      	add	sp, #36	; 0x24
 800ca6a:	ecbd 8b06 	vpop	{d8-d10}
 800ca6e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca72:	f000 bcd7 	b.w	800d424 <__math_uflow>
 800ca76:	bf00      	nop
 800ca78:	fff00000 	.word	0xfff00000
 800ca7c:	7ff00000 	.word	0x7ff00000
 800ca80:	433fffff 	.word	0x433fffff
 800ca84:	3ff00000 	.word	0x3ff00000
 800ca88:	3fefffff 	.word	0x3fefffff
 800ca8c:	3fe00000 	.word	0x3fe00000
 800ca90:	41e00000 	.word	0x41e00000
 800ca94:	4b60      	ldr	r3, [pc, #384]	; (800cc18 <__ieee754_pow+0x3f0>)
 800ca96:	2200      	movs	r2, #0
 800ca98:	f7f3 fb9a 	bl	80001d0 <__aeabi_dsub>
 800ca9c:	a354      	add	r3, pc, #336	; (adr r3, 800cbf0 <__ieee754_pow+0x3c8>)
 800ca9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caa2:	4604      	mov	r4, r0
 800caa4:	460d      	mov	r5, r1
 800caa6:	f7f3 fd4b 	bl	8000540 <__aeabi_dmul>
 800caaa:	a353      	add	r3, pc, #332	; (adr r3, 800cbf8 <__ieee754_pow+0x3d0>)
 800caac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cab0:	4606      	mov	r6, r0
 800cab2:	460f      	mov	r7, r1
 800cab4:	4620      	mov	r0, r4
 800cab6:	4629      	mov	r1, r5
 800cab8:	f7f3 fd42 	bl	8000540 <__aeabi_dmul>
 800cabc:	4b57      	ldr	r3, [pc, #348]	; (800cc1c <__ieee754_pow+0x3f4>)
 800cabe:	4682      	mov	sl, r0
 800cac0:	468b      	mov	fp, r1
 800cac2:	2200      	movs	r2, #0
 800cac4:	4620      	mov	r0, r4
 800cac6:	4629      	mov	r1, r5
 800cac8:	f7f3 fd3a 	bl	8000540 <__aeabi_dmul>
 800cacc:	4602      	mov	r2, r0
 800cace:	460b      	mov	r3, r1
 800cad0:	a14b      	add	r1, pc, #300	; (adr r1, 800cc00 <__ieee754_pow+0x3d8>)
 800cad2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cad6:	f7f3 fb7b 	bl	80001d0 <__aeabi_dsub>
 800cada:	4622      	mov	r2, r4
 800cadc:	462b      	mov	r3, r5
 800cade:	f7f3 fd2f 	bl	8000540 <__aeabi_dmul>
 800cae2:	4602      	mov	r2, r0
 800cae4:	460b      	mov	r3, r1
 800cae6:	2000      	movs	r0, #0
 800cae8:	494d      	ldr	r1, [pc, #308]	; (800cc20 <__ieee754_pow+0x3f8>)
 800caea:	f7f3 fb71 	bl	80001d0 <__aeabi_dsub>
 800caee:	4622      	mov	r2, r4
 800caf0:	4680      	mov	r8, r0
 800caf2:	4689      	mov	r9, r1
 800caf4:	462b      	mov	r3, r5
 800caf6:	4620      	mov	r0, r4
 800caf8:	4629      	mov	r1, r5
 800cafa:	f7f3 fd21 	bl	8000540 <__aeabi_dmul>
 800cafe:	4602      	mov	r2, r0
 800cb00:	460b      	mov	r3, r1
 800cb02:	4640      	mov	r0, r8
 800cb04:	4649      	mov	r1, r9
 800cb06:	f7f3 fd1b 	bl	8000540 <__aeabi_dmul>
 800cb0a:	a33f      	add	r3, pc, #252	; (adr r3, 800cc08 <__ieee754_pow+0x3e0>)
 800cb0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb10:	f7f3 fd16 	bl	8000540 <__aeabi_dmul>
 800cb14:	4602      	mov	r2, r0
 800cb16:	460b      	mov	r3, r1
 800cb18:	4650      	mov	r0, sl
 800cb1a:	4659      	mov	r1, fp
 800cb1c:	f7f3 fb58 	bl	80001d0 <__aeabi_dsub>
 800cb20:	4602      	mov	r2, r0
 800cb22:	460b      	mov	r3, r1
 800cb24:	4680      	mov	r8, r0
 800cb26:	4689      	mov	r9, r1
 800cb28:	4630      	mov	r0, r6
 800cb2a:	4639      	mov	r1, r7
 800cb2c:	f7f3 fb52 	bl	80001d4 <__adddf3>
 800cb30:	2000      	movs	r0, #0
 800cb32:	4632      	mov	r2, r6
 800cb34:	463b      	mov	r3, r7
 800cb36:	4604      	mov	r4, r0
 800cb38:	460d      	mov	r5, r1
 800cb3a:	f7f3 fb49 	bl	80001d0 <__aeabi_dsub>
 800cb3e:	4602      	mov	r2, r0
 800cb40:	460b      	mov	r3, r1
 800cb42:	4640      	mov	r0, r8
 800cb44:	4649      	mov	r1, r9
 800cb46:	f7f3 fb43 	bl	80001d0 <__aeabi_dsub>
 800cb4a:	9b04      	ldr	r3, [sp, #16]
 800cb4c:	9a06      	ldr	r2, [sp, #24]
 800cb4e:	3b01      	subs	r3, #1
 800cb50:	4313      	orrs	r3, r2
 800cb52:	4682      	mov	sl, r0
 800cb54:	468b      	mov	fp, r1
 800cb56:	f040 81e7 	bne.w	800cf28 <__ieee754_pow+0x700>
 800cb5a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800cc10 <__ieee754_pow+0x3e8>
 800cb5e:	eeb0 8a47 	vmov.f32	s16, s14
 800cb62:	eef0 8a67 	vmov.f32	s17, s15
 800cb66:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cb6a:	2600      	movs	r6, #0
 800cb6c:	4632      	mov	r2, r6
 800cb6e:	463b      	mov	r3, r7
 800cb70:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cb74:	f7f3 fb2c 	bl	80001d0 <__aeabi_dsub>
 800cb78:	4622      	mov	r2, r4
 800cb7a:	462b      	mov	r3, r5
 800cb7c:	f7f3 fce0 	bl	8000540 <__aeabi_dmul>
 800cb80:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb84:	4680      	mov	r8, r0
 800cb86:	4689      	mov	r9, r1
 800cb88:	4650      	mov	r0, sl
 800cb8a:	4659      	mov	r1, fp
 800cb8c:	f7f3 fcd8 	bl	8000540 <__aeabi_dmul>
 800cb90:	4602      	mov	r2, r0
 800cb92:	460b      	mov	r3, r1
 800cb94:	4640      	mov	r0, r8
 800cb96:	4649      	mov	r1, r9
 800cb98:	f7f3 fb1c 	bl	80001d4 <__adddf3>
 800cb9c:	4632      	mov	r2, r6
 800cb9e:	463b      	mov	r3, r7
 800cba0:	4680      	mov	r8, r0
 800cba2:	4689      	mov	r9, r1
 800cba4:	4620      	mov	r0, r4
 800cba6:	4629      	mov	r1, r5
 800cba8:	f7f3 fcca 	bl	8000540 <__aeabi_dmul>
 800cbac:	460b      	mov	r3, r1
 800cbae:	4604      	mov	r4, r0
 800cbb0:	460d      	mov	r5, r1
 800cbb2:	4602      	mov	r2, r0
 800cbb4:	4649      	mov	r1, r9
 800cbb6:	4640      	mov	r0, r8
 800cbb8:	f7f3 fb0c 	bl	80001d4 <__adddf3>
 800cbbc:	4b19      	ldr	r3, [pc, #100]	; (800cc24 <__ieee754_pow+0x3fc>)
 800cbbe:	4299      	cmp	r1, r3
 800cbc0:	ec45 4b19 	vmov	d9, r4, r5
 800cbc4:	4606      	mov	r6, r0
 800cbc6:	460f      	mov	r7, r1
 800cbc8:	468b      	mov	fp, r1
 800cbca:	f340 82f1 	ble.w	800d1b0 <__ieee754_pow+0x988>
 800cbce:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800cbd2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800cbd6:	4303      	orrs	r3, r0
 800cbd8:	f000 81e4 	beq.w	800cfa4 <__ieee754_pow+0x77c>
 800cbdc:	ec51 0b18 	vmov	r0, r1, d8
 800cbe0:	2200      	movs	r2, #0
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	f7f3 ff1e 	bl	8000a24 <__aeabi_dcmplt>
 800cbe8:	3800      	subs	r0, #0
 800cbea:	bf18      	it	ne
 800cbec:	2001      	movne	r0, #1
 800cbee:	e72b      	b.n	800ca48 <__ieee754_pow+0x220>
 800cbf0:	60000000 	.word	0x60000000
 800cbf4:	3ff71547 	.word	0x3ff71547
 800cbf8:	f85ddf44 	.word	0xf85ddf44
 800cbfc:	3e54ae0b 	.word	0x3e54ae0b
 800cc00:	55555555 	.word	0x55555555
 800cc04:	3fd55555 	.word	0x3fd55555
 800cc08:	652b82fe 	.word	0x652b82fe
 800cc0c:	3ff71547 	.word	0x3ff71547
 800cc10:	00000000 	.word	0x00000000
 800cc14:	bff00000 	.word	0xbff00000
 800cc18:	3ff00000 	.word	0x3ff00000
 800cc1c:	3fd00000 	.word	0x3fd00000
 800cc20:	3fe00000 	.word	0x3fe00000
 800cc24:	408fffff 	.word	0x408fffff
 800cc28:	4bd5      	ldr	r3, [pc, #852]	; (800cf80 <__ieee754_pow+0x758>)
 800cc2a:	402b      	ands	r3, r5
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	b92b      	cbnz	r3, 800cc3c <__ieee754_pow+0x414>
 800cc30:	4bd4      	ldr	r3, [pc, #848]	; (800cf84 <__ieee754_pow+0x75c>)
 800cc32:	f7f3 fc85 	bl	8000540 <__aeabi_dmul>
 800cc36:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800cc3a:	460c      	mov	r4, r1
 800cc3c:	1523      	asrs	r3, r4, #20
 800cc3e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800cc42:	4413      	add	r3, r2
 800cc44:	9305      	str	r3, [sp, #20]
 800cc46:	4bd0      	ldr	r3, [pc, #832]	; (800cf88 <__ieee754_pow+0x760>)
 800cc48:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800cc4c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800cc50:	429c      	cmp	r4, r3
 800cc52:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800cc56:	dd08      	ble.n	800cc6a <__ieee754_pow+0x442>
 800cc58:	4bcc      	ldr	r3, [pc, #816]	; (800cf8c <__ieee754_pow+0x764>)
 800cc5a:	429c      	cmp	r4, r3
 800cc5c:	f340 8162 	ble.w	800cf24 <__ieee754_pow+0x6fc>
 800cc60:	9b05      	ldr	r3, [sp, #20]
 800cc62:	3301      	adds	r3, #1
 800cc64:	9305      	str	r3, [sp, #20]
 800cc66:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800cc6a:	2400      	movs	r4, #0
 800cc6c:	00e3      	lsls	r3, r4, #3
 800cc6e:	9307      	str	r3, [sp, #28]
 800cc70:	4bc7      	ldr	r3, [pc, #796]	; (800cf90 <__ieee754_pow+0x768>)
 800cc72:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cc76:	ed93 7b00 	vldr	d7, [r3]
 800cc7a:	4629      	mov	r1, r5
 800cc7c:	ec53 2b17 	vmov	r2, r3, d7
 800cc80:	eeb0 9a47 	vmov.f32	s18, s14
 800cc84:	eef0 9a67 	vmov.f32	s19, s15
 800cc88:	4682      	mov	sl, r0
 800cc8a:	f7f3 faa1 	bl	80001d0 <__aeabi_dsub>
 800cc8e:	4652      	mov	r2, sl
 800cc90:	4606      	mov	r6, r0
 800cc92:	460f      	mov	r7, r1
 800cc94:	462b      	mov	r3, r5
 800cc96:	ec51 0b19 	vmov	r0, r1, d9
 800cc9a:	f7f3 fa9b 	bl	80001d4 <__adddf3>
 800cc9e:	4602      	mov	r2, r0
 800cca0:	460b      	mov	r3, r1
 800cca2:	2000      	movs	r0, #0
 800cca4:	49bb      	ldr	r1, [pc, #748]	; (800cf94 <__ieee754_pow+0x76c>)
 800cca6:	f7f3 fd75 	bl	8000794 <__aeabi_ddiv>
 800ccaa:	ec41 0b1a 	vmov	d10, r0, r1
 800ccae:	4602      	mov	r2, r0
 800ccb0:	460b      	mov	r3, r1
 800ccb2:	4630      	mov	r0, r6
 800ccb4:	4639      	mov	r1, r7
 800ccb6:	f7f3 fc43 	bl	8000540 <__aeabi_dmul>
 800ccba:	2300      	movs	r3, #0
 800ccbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ccc0:	9302      	str	r3, [sp, #8]
 800ccc2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ccc6:	46ab      	mov	fp, r5
 800ccc8:	106d      	asrs	r5, r5, #1
 800ccca:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800ccce:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800ccd2:	ec41 0b18 	vmov	d8, r0, r1
 800ccd6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800ccda:	2200      	movs	r2, #0
 800ccdc:	4640      	mov	r0, r8
 800ccde:	4649      	mov	r1, r9
 800cce0:	4614      	mov	r4, r2
 800cce2:	461d      	mov	r5, r3
 800cce4:	f7f3 fc2c 	bl	8000540 <__aeabi_dmul>
 800cce8:	4602      	mov	r2, r0
 800ccea:	460b      	mov	r3, r1
 800ccec:	4630      	mov	r0, r6
 800ccee:	4639      	mov	r1, r7
 800ccf0:	f7f3 fa6e 	bl	80001d0 <__aeabi_dsub>
 800ccf4:	ec53 2b19 	vmov	r2, r3, d9
 800ccf8:	4606      	mov	r6, r0
 800ccfa:	460f      	mov	r7, r1
 800ccfc:	4620      	mov	r0, r4
 800ccfe:	4629      	mov	r1, r5
 800cd00:	f7f3 fa66 	bl	80001d0 <__aeabi_dsub>
 800cd04:	4602      	mov	r2, r0
 800cd06:	460b      	mov	r3, r1
 800cd08:	4650      	mov	r0, sl
 800cd0a:	4659      	mov	r1, fp
 800cd0c:	f7f3 fa60 	bl	80001d0 <__aeabi_dsub>
 800cd10:	4642      	mov	r2, r8
 800cd12:	464b      	mov	r3, r9
 800cd14:	f7f3 fc14 	bl	8000540 <__aeabi_dmul>
 800cd18:	4602      	mov	r2, r0
 800cd1a:	460b      	mov	r3, r1
 800cd1c:	4630      	mov	r0, r6
 800cd1e:	4639      	mov	r1, r7
 800cd20:	f7f3 fa56 	bl	80001d0 <__aeabi_dsub>
 800cd24:	ec53 2b1a 	vmov	r2, r3, d10
 800cd28:	f7f3 fc0a 	bl	8000540 <__aeabi_dmul>
 800cd2c:	ec53 2b18 	vmov	r2, r3, d8
 800cd30:	ec41 0b19 	vmov	d9, r0, r1
 800cd34:	ec51 0b18 	vmov	r0, r1, d8
 800cd38:	f7f3 fc02 	bl	8000540 <__aeabi_dmul>
 800cd3c:	a37c      	add	r3, pc, #496	; (adr r3, 800cf30 <__ieee754_pow+0x708>)
 800cd3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd42:	4604      	mov	r4, r0
 800cd44:	460d      	mov	r5, r1
 800cd46:	f7f3 fbfb 	bl	8000540 <__aeabi_dmul>
 800cd4a:	a37b      	add	r3, pc, #492	; (adr r3, 800cf38 <__ieee754_pow+0x710>)
 800cd4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd50:	f7f3 fa40 	bl	80001d4 <__adddf3>
 800cd54:	4622      	mov	r2, r4
 800cd56:	462b      	mov	r3, r5
 800cd58:	f7f3 fbf2 	bl	8000540 <__aeabi_dmul>
 800cd5c:	a378      	add	r3, pc, #480	; (adr r3, 800cf40 <__ieee754_pow+0x718>)
 800cd5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd62:	f7f3 fa37 	bl	80001d4 <__adddf3>
 800cd66:	4622      	mov	r2, r4
 800cd68:	462b      	mov	r3, r5
 800cd6a:	f7f3 fbe9 	bl	8000540 <__aeabi_dmul>
 800cd6e:	a376      	add	r3, pc, #472	; (adr r3, 800cf48 <__ieee754_pow+0x720>)
 800cd70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd74:	f7f3 fa2e 	bl	80001d4 <__adddf3>
 800cd78:	4622      	mov	r2, r4
 800cd7a:	462b      	mov	r3, r5
 800cd7c:	f7f3 fbe0 	bl	8000540 <__aeabi_dmul>
 800cd80:	a373      	add	r3, pc, #460	; (adr r3, 800cf50 <__ieee754_pow+0x728>)
 800cd82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd86:	f7f3 fa25 	bl	80001d4 <__adddf3>
 800cd8a:	4622      	mov	r2, r4
 800cd8c:	462b      	mov	r3, r5
 800cd8e:	f7f3 fbd7 	bl	8000540 <__aeabi_dmul>
 800cd92:	a371      	add	r3, pc, #452	; (adr r3, 800cf58 <__ieee754_pow+0x730>)
 800cd94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd98:	f7f3 fa1c 	bl	80001d4 <__adddf3>
 800cd9c:	4622      	mov	r2, r4
 800cd9e:	4606      	mov	r6, r0
 800cda0:	460f      	mov	r7, r1
 800cda2:	462b      	mov	r3, r5
 800cda4:	4620      	mov	r0, r4
 800cda6:	4629      	mov	r1, r5
 800cda8:	f7f3 fbca 	bl	8000540 <__aeabi_dmul>
 800cdac:	4602      	mov	r2, r0
 800cdae:	460b      	mov	r3, r1
 800cdb0:	4630      	mov	r0, r6
 800cdb2:	4639      	mov	r1, r7
 800cdb4:	f7f3 fbc4 	bl	8000540 <__aeabi_dmul>
 800cdb8:	4642      	mov	r2, r8
 800cdba:	4604      	mov	r4, r0
 800cdbc:	460d      	mov	r5, r1
 800cdbe:	464b      	mov	r3, r9
 800cdc0:	ec51 0b18 	vmov	r0, r1, d8
 800cdc4:	f7f3 fa06 	bl	80001d4 <__adddf3>
 800cdc8:	ec53 2b19 	vmov	r2, r3, d9
 800cdcc:	f7f3 fbb8 	bl	8000540 <__aeabi_dmul>
 800cdd0:	4622      	mov	r2, r4
 800cdd2:	462b      	mov	r3, r5
 800cdd4:	f7f3 f9fe 	bl	80001d4 <__adddf3>
 800cdd8:	4642      	mov	r2, r8
 800cdda:	4682      	mov	sl, r0
 800cddc:	468b      	mov	fp, r1
 800cdde:	464b      	mov	r3, r9
 800cde0:	4640      	mov	r0, r8
 800cde2:	4649      	mov	r1, r9
 800cde4:	f7f3 fbac 	bl	8000540 <__aeabi_dmul>
 800cde8:	4b6b      	ldr	r3, [pc, #428]	; (800cf98 <__ieee754_pow+0x770>)
 800cdea:	2200      	movs	r2, #0
 800cdec:	4606      	mov	r6, r0
 800cdee:	460f      	mov	r7, r1
 800cdf0:	f7f3 f9f0 	bl	80001d4 <__adddf3>
 800cdf4:	4652      	mov	r2, sl
 800cdf6:	465b      	mov	r3, fp
 800cdf8:	f7f3 f9ec 	bl	80001d4 <__adddf3>
 800cdfc:	2000      	movs	r0, #0
 800cdfe:	4604      	mov	r4, r0
 800ce00:	460d      	mov	r5, r1
 800ce02:	4602      	mov	r2, r0
 800ce04:	460b      	mov	r3, r1
 800ce06:	4640      	mov	r0, r8
 800ce08:	4649      	mov	r1, r9
 800ce0a:	f7f3 fb99 	bl	8000540 <__aeabi_dmul>
 800ce0e:	4b62      	ldr	r3, [pc, #392]	; (800cf98 <__ieee754_pow+0x770>)
 800ce10:	4680      	mov	r8, r0
 800ce12:	4689      	mov	r9, r1
 800ce14:	2200      	movs	r2, #0
 800ce16:	4620      	mov	r0, r4
 800ce18:	4629      	mov	r1, r5
 800ce1a:	f7f3 f9d9 	bl	80001d0 <__aeabi_dsub>
 800ce1e:	4632      	mov	r2, r6
 800ce20:	463b      	mov	r3, r7
 800ce22:	f7f3 f9d5 	bl	80001d0 <__aeabi_dsub>
 800ce26:	4602      	mov	r2, r0
 800ce28:	460b      	mov	r3, r1
 800ce2a:	4650      	mov	r0, sl
 800ce2c:	4659      	mov	r1, fp
 800ce2e:	f7f3 f9cf 	bl	80001d0 <__aeabi_dsub>
 800ce32:	ec53 2b18 	vmov	r2, r3, d8
 800ce36:	f7f3 fb83 	bl	8000540 <__aeabi_dmul>
 800ce3a:	4622      	mov	r2, r4
 800ce3c:	4606      	mov	r6, r0
 800ce3e:	460f      	mov	r7, r1
 800ce40:	462b      	mov	r3, r5
 800ce42:	ec51 0b19 	vmov	r0, r1, d9
 800ce46:	f7f3 fb7b 	bl	8000540 <__aeabi_dmul>
 800ce4a:	4602      	mov	r2, r0
 800ce4c:	460b      	mov	r3, r1
 800ce4e:	4630      	mov	r0, r6
 800ce50:	4639      	mov	r1, r7
 800ce52:	f7f3 f9bf 	bl	80001d4 <__adddf3>
 800ce56:	4606      	mov	r6, r0
 800ce58:	460f      	mov	r7, r1
 800ce5a:	4602      	mov	r2, r0
 800ce5c:	460b      	mov	r3, r1
 800ce5e:	4640      	mov	r0, r8
 800ce60:	4649      	mov	r1, r9
 800ce62:	f7f3 f9b7 	bl	80001d4 <__adddf3>
 800ce66:	a33e      	add	r3, pc, #248	; (adr r3, 800cf60 <__ieee754_pow+0x738>)
 800ce68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce6c:	2000      	movs	r0, #0
 800ce6e:	4604      	mov	r4, r0
 800ce70:	460d      	mov	r5, r1
 800ce72:	f7f3 fb65 	bl	8000540 <__aeabi_dmul>
 800ce76:	4642      	mov	r2, r8
 800ce78:	ec41 0b18 	vmov	d8, r0, r1
 800ce7c:	464b      	mov	r3, r9
 800ce7e:	4620      	mov	r0, r4
 800ce80:	4629      	mov	r1, r5
 800ce82:	f7f3 f9a5 	bl	80001d0 <__aeabi_dsub>
 800ce86:	4602      	mov	r2, r0
 800ce88:	460b      	mov	r3, r1
 800ce8a:	4630      	mov	r0, r6
 800ce8c:	4639      	mov	r1, r7
 800ce8e:	f7f3 f99f 	bl	80001d0 <__aeabi_dsub>
 800ce92:	a335      	add	r3, pc, #212	; (adr r3, 800cf68 <__ieee754_pow+0x740>)
 800ce94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce98:	f7f3 fb52 	bl	8000540 <__aeabi_dmul>
 800ce9c:	a334      	add	r3, pc, #208	; (adr r3, 800cf70 <__ieee754_pow+0x748>)
 800ce9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cea2:	4606      	mov	r6, r0
 800cea4:	460f      	mov	r7, r1
 800cea6:	4620      	mov	r0, r4
 800cea8:	4629      	mov	r1, r5
 800ceaa:	f7f3 fb49 	bl	8000540 <__aeabi_dmul>
 800ceae:	4602      	mov	r2, r0
 800ceb0:	460b      	mov	r3, r1
 800ceb2:	4630      	mov	r0, r6
 800ceb4:	4639      	mov	r1, r7
 800ceb6:	f7f3 f98d 	bl	80001d4 <__adddf3>
 800ceba:	9a07      	ldr	r2, [sp, #28]
 800cebc:	4b37      	ldr	r3, [pc, #220]	; (800cf9c <__ieee754_pow+0x774>)
 800cebe:	4413      	add	r3, r2
 800cec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cec4:	f7f3 f986 	bl	80001d4 <__adddf3>
 800cec8:	4682      	mov	sl, r0
 800ceca:	9805      	ldr	r0, [sp, #20]
 800cecc:	468b      	mov	fp, r1
 800cece:	f7f3 facd 	bl	800046c <__aeabi_i2d>
 800ced2:	9a07      	ldr	r2, [sp, #28]
 800ced4:	4b32      	ldr	r3, [pc, #200]	; (800cfa0 <__ieee754_pow+0x778>)
 800ced6:	4413      	add	r3, r2
 800ced8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cedc:	4606      	mov	r6, r0
 800cede:	460f      	mov	r7, r1
 800cee0:	4652      	mov	r2, sl
 800cee2:	465b      	mov	r3, fp
 800cee4:	ec51 0b18 	vmov	r0, r1, d8
 800cee8:	f7f3 f974 	bl	80001d4 <__adddf3>
 800ceec:	4642      	mov	r2, r8
 800ceee:	464b      	mov	r3, r9
 800cef0:	f7f3 f970 	bl	80001d4 <__adddf3>
 800cef4:	4632      	mov	r2, r6
 800cef6:	463b      	mov	r3, r7
 800cef8:	f7f3 f96c 	bl	80001d4 <__adddf3>
 800cefc:	2000      	movs	r0, #0
 800cefe:	4632      	mov	r2, r6
 800cf00:	463b      	mov	r3, r7
 800cf02:	4604      	mov	r4, r0
 800cf04:	460d      	mov	r5, r1
 800cf06:	f7f3 f963 	bl	80001d0 <__aeabi_dsub>
 800cf0a:	4642      	mov	r2, r8
 800cf0c:	464b      	mov	r3, r9
 800cf0e:	f7f3 f95f 	bl	80001d0 <__aeabi_dsub>
 800cf12:	ec53 2b18 	vmov	r2, r3, d8
 800cf16:	f7f3 f95b 	bl	80001d0 <__aeabi_dsub>
 800cf1a:	4602      	mov	r2, r0
 800cf1c:	460b      	mov	r3, r1
 800cf1e:	4650      	mov	r0, sl
 800cf20:	4659      	mov	r1, fp
 800cf22:	e610      	b.n	800cb46 <__ieee754_pow+0x31e>
 800cf24:	2401      	movs	r4, #1
 800cf26:	e6a1      	b.n	800cc6c <__ieee754_pow+0x444>
 800cf28:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800cf78 <__ieee754_pow+0x750>
 800cf2c:	e617      	b.n	800cb5e <__ieee754_pow+0x336>
 800cf2e:	bf00      	nop
 800cf30:	4a454eef 	.word	0x4a454eef
 800cf34:	3fca7e28 	.word	0x3fca7e28
 800cf38:	93c9db65 	.word	0x93c9db65
 800cf3c:	3fcd864a 	.word	0x3fcd864a
 800cf40:	a91d4101 	.word	0xa91d4101
 800cf44:	3fd17460 	.word	0x3fd17460
 800cf48:	518f264d 	.word	0x518f264d
 800cf4c:	3fd55555 	.word	0x3fd55555
 800cf50:	db6fabff 	.word	0xdb6fabff
 800cf54:	3fdb6db6 	.word	0x3fdb6db6
 800cf58:	33333303 	.word	0x33333303
 800cf5c:	3fe33333 	.word	0x3fe33333
 800cf60:	e0000000 	.word	0xe0000000
 800cf64:	3feec709 	.word	0x3feec709
 800cf68:	dc3a03fd 	.word	0xdc3a03fd
 800cf6c:	3feec709 	.word	0x3feec709
 800cf70:	145b01f5 	.word	0x145b01f5
 800cf74:	be3e2fe0 	.word	0xbe3e2fe0
 800cf78:	00000000 	.word	0x00000000
 800cf7c:	3ff00000 	.word	0x3ff00000
 800cf80:	7ff00000 	.word	0x7ff00000
 800cf84:	43400000 	.word	0x43400000
 800cf88:	0003988e 	.word	0x0003988e
 800cf8c:	000bb679 	.word	0x000bb679
 800cf90:	0800d710 	.word	0x0800d710
 800cf94:	3ff00000 	.word	0x3ff00000
 800cf98:	40080000 	.word	0x40080000
 800cf9c:	0800d730 	.word	0x0800d730
 800cfa0:	0800d720 	.word	0x0800d720
 800cfa4:	a3b5      	add	r3, pc, #724	; (adr r3, 800d27c <__ieee754_pow+0xa54>)
 800cfa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfaa:	4640      	mov	r0, r8
 800cfac:	4649      	mov	r1, r9
 800cfae:	f7f3 f911 	bl	80001d4 <__adddf3>
 800cfb2:	4622      	mov	r2, r4
 800cfb4:	ec41 0b1a 	vmov	d10, r0, r1
 800cfb8:	462b      	mov	r3, r5
 800cfba:	4630      	mov	r0, r6
 800cfbc:	4639      	mov	r1, r7
 800cfbe:	f7f3 f907 	bl	80001d0 <__aeabi_dsub>
 800cfc2:	4602      	mov	r2, r0
 800cfc4:	460b      	mov	r3, r1
 800cfc6:	ec51 0b1a 	vmov	r0, r1, d10
 800cfca:	f7f3 fd49 	bl	8000a60 <__aeabi_dcmpgt>
 800cfce:	2800      	cmp	r0, #0
 800cfd0:	f47f ae04 	bne.w	800cbdc <__ieee754_pow+0x3b4>
 800cfd4:	4aa4      	ldr	r2, [pc, #656]	; (800d268 <__ieee754_pow+0xa40>)
 800cfd6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cfda:	4293      	cmp	r3, r2
 800cfdc:	f340 8108 	ble.w	800d1f0 <__ieee754_pow+0x9c8>
 800cfe0:	151b      	asrs	r3, r3, #20
 800cfe2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800cfe6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800cfea:	fa4a f303 	asr.w	r3, sl, r3
 800cfee:	445b      	add	r3, fp
 800cff0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800cff4:	4e9d      	ldr	r6, [pc, #628]	; (800d26c <__ieee754_pow+0xa44>)
 800cff6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800cffa:	4116      	asrs	r6, r2
 800cffc:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800d000:	2000      	movs	r0, #0
 800d002:	ea23 0106 	bic.w	r1, r3, r6
 800d006:	f1c2 0214 	rsb	r2, r2, #20
 800d00a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800d00e:	fa4a fa02 	asr.w	sl, sl, r2
 800d012:	f1bb 0f00 	cmp.w	fp, #0
 800d016:	4602      	mov	r2, r0
 800d018:	460b      	mov	r3, r1
 800d01a:	4620      	mov	r0, r4
 800d01c:	4629      	mov	r1, r5
 800d01e:	bfb8      	it	lt
 800d020:	f1ca 0a00 	rsblt	sl, sl, #0
 800d024:	f7f3 f8d4 	bl	80001d0 <__aeabi_dsub>
 800d028:	ec41 0b19 	vmov	d9, r0, r1
 800d02c:	4642      	mov	r2, r8
 800d02e:	464b      	mov	r3, r9
 800d030:	ec51 0b19 	vmov	r0, r1, d9
 800d034:	f7f3 f8ce 	bl	80001d4 <__adddf3>
 800d038:	a37b      	add	r3, pc, #492	; (adr r3, 800d228 <__ieee754_pow+0xa00>)
 800d03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d03e:	2000      	movs	r0, #0
 800d040:	4604      	mov	r4, r0
 800d042:	460d      	mov	r5, r1
 800d044:	f7f3 fa7c 	bl	8000540 <__aeabi_dmul>
 800d048:	ec53 2b19 	vmov	r2, r3, d9
 800d04c:	4606      	mov	r6, r0
 800d04e:	460f      	mov	r7, r1
 800d050:	4620      	mov	r0, r4
 800d052:	4629      	mov	r1, r5
 800d054:	f7f3 f8bc 	bl	80001d0 <__aeabi_dsub>
 800d058:	4602      	mov	r2, r0
 800d05a:	460b      	mov	r3, r1
 800d05c:	4640      	mov	r0, r8
 800d05e:	4649      	mov	r1, r9
 800d060:	f7f3 f8b6 	bl	80001d0 <__aeabi_dsub>
 800d064:	a372      	add	r3, pc, #456	; (adr r3, 800d230 <__ieee754_pow+0xa08>)
 800d066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d06a:	f7f3 fa69 	bl	8000540 <__aeabi_dmul>
 800d06e:	a372      	add	r3, pc, #456	; (adr r3, 800d238 <__ieee754_pow+0xa10>)
 800d070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d074:	4680      	mov	r8, r0
 800d076:	4689      	mov	r9, r1
 800d078:	4620      	mov	r0, r4
 800d07a:	4629      	mov	r1, r5
 800d07c:	f7f3 fa60 	bl	8000540 <__aeabi_dmul>
 800d080:	4602      	mov	r2, r0
 800d082:	460b      	mov	r3, r1
 800d084:	4640      	mov	r0, r8
 800d086:	4649      	mov	r1, r9
 800d088:	f7f3 f8a4 	bl	80001d4 <__adddf3>
 800d08c:	4604      	mov	r4, r0
 800d08e:	460d      	mov	r5, r1
 800d090:	4602      	mov	r2, r0
 800d092:	460b      	mov	r3, r1
 800d094:	4630      	mov	r0, r6
 800d096:	4639      	mov	r1, r7
 800d098:	f7f3 f89c 	bl	80001d4 <__adddf3>
 800d09c:	4632      	mov	r2, r6
 800d09e:	463b      	mov	r3, r7
 800d0a0:	4680      	mov	r8, r0
 800d0a2:	4689      	mov	r9, r1
 800d0a4:	f7f3 f894 	bl	80001d0 <__aeabi_dsub>
 800d0a8:	4602      	mov	r2, r0
 800d0aa:	460b      	mov	r3, r1
 800d0ac:	4620      	mov	r0, r4
 800d0ae:	4629      	mov	r1, r5
 800d0b0:	f7f3 f88e 	bl	80001d0 <__aeabi_dsub>
 800d0b4:	4642      	mov	r2, r8
 800d0b6:	4606      	mov	r6, r0
 800d0b8:	460f      	mov	r7, r1
 800d0ba:	464b      	mov	r3, r9
 800d0bc:	4640      	mov	r0, r8
 800d0be:	4649      	mov	r1, r9
 800d0c0:	f7f3 fa3e 	bl	8000540 <__aeabi_dmul>
 800d0c4:	a35e      	add	r3, pc, #376	; (adr r3, 800d240 <__ieee754_pow+0xa18>)
 800d0c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ca:	4604      	mov	r4, r0
 800d0cc:	460d      	mov	r5, r1
 800d0ce:	f7f3 fa37 	bl	8000540 <__aeabi_dmul>
 800d0d2:	a35d      	add	r3, pc, #372	; (adr r3, 800d248 <__ieee754_pow+0xa20>)
 800d0d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0d8:	f7f3 f87a 	bl	80001d0 <__aeabi_dsub>
 800d0dc:	4622      	mov	r2, r4
 800d0de:	462b      	mov	r3, r5
 800d0e0:	f7f3 fa2e 	bl	8000540 <__aeabi_dmul>
 800d0e4:	a35a      	add	r3, pc, #360	; (adr r3, 800d250 <__ieee754_pow+0xa28>)
 800d0e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ea:	f7f3 f873 	bl	80001d4 <__adddf3>
 800d0ee:	4622      	mov	r2, r4
 800d0f0:	462b      	mov	r3, r5
 800d0f2:	f7f3 fa25 	bl	8000540 <__aeabi_dmul>
 800d0f6:	a358      	add	r3, pc, #352	; (adr r3, 800d258 <__ieee754_pow+0xa30>)
 800d0f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0fc:	f7f3 f868 	bl	80001d0 <__aeabi_dsub>
 800d100:	4622      	mov	r2, r4
 800d102:	462b      	mov	r3, r5
 800d104:	f7f3 fa1c 	bl	8000540 <__aeabi_dmul>
 800d108:	a355      	add	r3, pc, #340	; (adr r3, 800d260 <__ieee754_pow+0xa38>)
 800d10a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d10e:	f7f3 f861 	bl	80001d4 <__adddf3>
 800d112:	4622      	mov	r2, r4
 800d114:	462b      	mov	r3, r5
 800d116:	f7f3 fa13 	bl	8000540 <__aeabi_dmul>
 800d11a:	4602      	mov	r2, r0
 800d11c:	460b      	mov	r3, r1
 800d11e:	4640      	mov	r0, r8
 800d120:	4649      	mov	r1, r9
 800d122:	f7f3 f855 	bl	80001d0 <__aeabi_dsub>
 800d126:	4604      	mov	r4, r0
 800d128:	460d      	mov	r5, r1
 800d12a:	4602      	mov	r2, r0
 800d12c:	460b      	mov	r3, r1
 800d12e:	4640      	mov	r0, r8
 800d130:	4649      	mov	r1, r9
 800d132:	f7f3 fa05 	bl	8000540 <__aeabi_dmul>
 800d136:	2200      	movs	r2, #0
 800d138:	ec41 0b19 	vmov	d9, r0, r1
 800d13c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d140:	4620      	mov	r0, r4
 800d142:	4629      	mov	r1, r5
 800d144:	f7f3 f844 	bl	80001d0 <__aeabi_dsub>
 800d148:	4602      	mov	r2, r0
 800d14a:	460b      	mov	r3, r1
 800d14c:	ec51 0b19 	vmov	r0, r1, d9
 800d150:	f7f3 fb20 	bl	8000794 <__aeabi_ddiv>
 800d154:	4632      	mov	r2, r6
 800d156:	4604      	mov	r4, r0
 800d158:	460d      	mov	r5, r1
 800d15a:	463b      	mov	r3, r7
 800d15c:	4640      	mov	r0, r8
 800d15e:	4649      	mov	r1, r9
 800d160:	f7f3 f9ee 	bl	8000540 <__aeabi_dmul>
 800d164:	4632      	mov	r2, r6
 800d166:	463b      	mov	r3, r7
 800d168:	f7f3 f834 	bl	80001d4 <__adddf3>
 800d16c:	4602      	mov	r2, r0
 800d16e:	460b      	mov	r3, r1
 800d170:	4620      	mov	r0, r4
 800d172:	4629      	mov	r1, r5
 800d174:	f7f3 f82c 	bl	80001d0 <__aeabi_dsub>
 800d178:	4642      	mov	r2, r8
 800d17a:	464b      	mov	r3, r9
 800d17c:	f7f3 f828 	bl	80001d0 <__aeabi_dsub>
 800d180:	460b      	mov	r3, r1
 800d182:	4602      	mov	r2, r0
 800d184:	493a      	ldr	r1, [pc, #232]	; (800d270 <__ieee754_pow+0xa48>)
 800d186:	2000      	movs	r0, #0
 800d188:	f7f3 f822 	bl	80001d0 <__aeabi_dsub>
 800d18c:	ec41 0b10 	vmov	d0, r0, r1
 800d190:	ee10 3a90 	vmov	r3, s1
 800d194:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800d198:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d19c:	da2b      	bge.n	800d1f6 <__ieee754_pow+0x9ce>
 800d19e:	4650      	mov	r0, sl
 800d1a0:	f000 f966 	bl	800d470 <scalbn>
 800d1a4:	ec51 0b10 	vmov	r0, r1, d0
 800d1a8:	ec53 2b18 	vmov	r2, r3, d8
 800d1ac:	f7ff bbed 	b.w	800c98a <__ieee754_pow+0x162>
 800d1b0:	4b30      	ldr	r3, [pc, #192]	; (800d274 <__ieee754_pow+0xa4c>)
 800d1b2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800d1b6:	429e      	cmp	r6, r3
 800d1b8:	f77f af0c 	ble.w	800cfd4 <__ieee754_pow+0x7ac>
 800d1bc:	4b2e      	ldr	r3, [pc, #184]	; (800d278 <__ieee754_pow+0xa50>)
 800d1be:	440b      	add	r3, r1
 800d1c0:	4303      	orrs	r3, r0
 800d1c2:	d009      	beq.n	800d1d8 <__ieee754_pow+0x9b0>
 800d1c4:	ec51 0b18 	vmov	r0, r1, d8
 800d1c8:	2200      	movs	r2, #0
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	f7f3 fc2a 	bl	8000a24 <__aeabi_dcmplt>
 800d1d0:	3800      	subs	r0, #0
 800d1d2:	bf18      	it	ne
 800d1d4:	2001      	movne	r0, #1
 800d1d6:	e447      	b.n	800ca68 <__ieee754_pow+0x240>
 800d1d8:	4622      	mov	r2, r4
 800d1da:	462b      	mov	r3, r5
 800d1dc:	f7f2 fff8 	bl	80001d0 <__aeabi_dsub>
 800d1e0:	4642      	mov	r2, r8
 800d1e2:	464b      	mov	r3, r9
 800d1e4:	f7f3 fc32 	bl	8000a4c <__aeabi_dcmpge>
 800d1e8:	2800      	cmp	r0, #0
 800d1ea:	f43f aef3 	beq.w	800cfd4 <__ieee754_pow+0x7ac>
 800d1ee:	e7e9      	b.n	800d1c4 <__ieee754_pow+0x99c>
 800d1f0:	f04f 0a00 	mov.w	sl, #0
 800d1f4:	e71a      	b.n	800d02c <__ieee754_pow+0x804>
 800d1f6:	ec51 0b10 	vmov	r0, r1, d0
 800d1fa:	4619      	mov	r1, r3
 800d1fc:	e7d4      	b.n	800d1a8 <__ieee754_pow+0x980>
 800d1fe:	491c      	ldr	r1, [pc, #112]	; (800d270 <__ieee754_pow+0xa48>)
 800d200:	2000      	movs	r0, #0
 800d202:	f7ff bb30 	b.w	800c866 <__ieee754_pow+0x3e>
 800d206:	2000      	movs	r0, #0
 800d208:	2100      	movs	r1, #0
 800d20a:	f7ff bb2c 	b.w	800c866 <__ieee754_pow+0x3e>
 800d20e:	4630      	mov	r0, r6
 800d210:	4639      	mov	r1, r7
 800d212:	f7ff bb28 	b.w	800c866 <__ieee754_pow+0x3e>
 800d216:	9204      	str	r2, [sp, #16]
 800d218:	f7ff bb7a 	b.w	800c910 <__ieee754_pow+0xe8>
 800d21c:	2300      	movs	r3, #0
 800d21e:	f7ff bb64 	b.w	800c8ea <__ieee754_pow+0xc2>
 800d222:	bf00      	nop
 800d224:	f3af 8000 	nop.w
 800d228:	00000000 	.word	0x00000000
 800d22c:	3fe62e43 	.word	0x3fe62e43
 800d230:	fefa39ef 	.word	0xfefa39ef
 800d234:	3fe62e42 	.word	0x3fe62e42
 800d238:	0ca86c39 	.word	0x0ca86c39
 800d23c:	be205c61 	.word	0xbe205c61
 800d240:	72bea4d0 	.word	0x72bea4d0
 800d244:	3e663769 	.word	0x3e663769
 800d248:	c5d26bf1 	.word	0xc5d26bf1
 800d24c:	3ebbbd41 	.word	0x3ebbbd41
 800d250:	af25de2c 	.word	0xaf25de2c
 800d254:	3f11566a 	.word	0x3f11566a
 800d258:	16bebd93 	.word	0x16bebd93
 800d25c:	3f66c16c 	.word	0x3f66c16c
 800d260:	5555553e 	.word	0x5555553e
 800d264:	3fc55555 	.word	0x3fc55555
 800d268:	3fe00000 	.word	0x3fe00000
 800d26c:	000fffff 	.word	0x000fffff
 800d270:	3ff00000 	.word	0x3ff00000
 800d274:	4090cbff 	.word	0x4090cbff
 800d278:	3f6f3400 	.word	0x3f6f3400
 800d27c:	652b82fe 	.word	0x652b82fe
 800d280:	3c971547 	.word	0x3c971547

0800d284 <__ieee754_sqrt>:
 800d284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d288:	ec55 4b10 	vmov	r4, r5, d0
 800d28c:	4e55      	ldr	r6, [pc, #340]	; (800d3e4 <__ieee754_sqrt+0x160>)
 800d28e:	43ae      	bics	r6, r5
 800d290:	ee10 0a10 	vmov	r0, s0
 800d294:	ee10 3a10 	vmov	r3, s0
 800d298:	462a      	mov	r2, r5
 800d29a:	4629      	mov	r1, r5
 800d29c:	d110      	bne.n	800d2c0 <__ieee754_sqrt+0x3c>
 800d29e:	ee10 2a10 	vmov	r2, s0
 800d2a2:	462b      	mov	r3, r5
 800d2a4:	f7f3 f94c 	bl	8000540 <__aeabi_dmul>
 800d2a8:	4602      	mov	r2, r0
 800d2aa:	460b      	mov	r3, r1
 800d2ac:	4620      	mov	r0, r4
 800d2ae:	4629      	mov	r1, r5
 800d2b0:	f7f2 ff90 	bl	80001d4 <__adddf3>
 800d2b4:	4604      	mov	r4, r0
 800d2b6:	460d      	mov	r5, r1
 800d2b8:	ec45 4b10 	vmov	d0, r4, r5
 800d2bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2c0:	2d00      	cmp	r5, #0
 800d2c2:	dc10      	bgt.n	800d2e6 <__ieee754_sqrt+0x62>
 800d2c4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d2c8:	4330      	orrs	r0, r6
 800d2ca:	d0f5      	beq.n	800d2b8 <__ieee754_sqrt+0x34>
 800d2cc:	b15d      	cbz	r5, 800d2e6 <__ieee754_sqrt+0x62>
 800d2ce:	ee10 2a10 	vmov	r2, s0
 800d2d2:	462b      	mov	r3, r5
 800d2d4:	ee10 0a10 	vmov	r0, s0
 800d2d8:	f7f2 ff7a 	bl	80001d0 <__aeabi_dsub>
 800d2dc:	4602      	mov	r2, r0
 800d2de:	460b      	mov	r3, r1
 800d2e0:	f7f3 fa58 	bl	8000794 <__aeabi_ddiv>
 800d2e4:	e7e6      	b.n	800d2b4 <__ieee754_sqrt+0x30>
 800d2e6:	1512      	asrs	r2, r2, #20
 800d2e8:	d074      	beq.n	800d3d4 <__ieee754_sqrt+0x150>
 800d2ea:	07d4      	lsls	r4, r2, #31
 800d2ec:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800d2f0:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800d2f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800d2f8:	bf5e      	ittt	pl
 800d2fa:	0fda      	lsrpl	r2, r3, #31
 800d2fc:	005b      	lslpl	r3, r3, #1
 800d2fe:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800d302:	2400      	movs	r4, #0
 800d304:	0fda      	lsrs	r2, r3, #31
 800d306:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800d30a:	107f      	asrs	r7, r7, #1
 800d30c:	005b      	lsls	r3, r3, #1
 800d30e:	2516      	movs	r5, #22
 800d310:	4620      	mov	r0, r4
 800d312:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800d316:	1886      	adds	r6, r0, r2
 800d318:	428e      	cmp	r6, r1
 800d31a:	bfde      	ittt	le
 800d31c:	1b89      	suble	r1, r1, r6
 800d31e:	18b0      	addle	r0, r6, r2
 800d320:	18a4      	addle	r4, r4, r2
 800d322:	0049      	lsls	r1, r1, #1
 800d324:	3d01      	subs	r5, #1
 800d326:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800d32a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800d32e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d332:	d1f0      	bne.n	800d316 <__ieee754_sqrt+0x92>
 800d334:	462a      	mov	r2, r5
 800d336:	f04f 0e20 	mov.w	lr, #32
 800d33a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800d33e:	4281      	cmp	r1, r0
 800d340:	eb06 0c05 	add.w	ip, r6, r5
 800d344:	dc02      	bgt.n	800d34c <__ieee754_sqrt+0xc8>
 800d346:	d113      	bne.n	800d370 <__ieee754_sqrt+0xec>
 800d348:	459c      	cmp	ip, r3
 800d34a:	d811      	bhi.n	800d370 <__ieee754_sqrt+0xec>
 800d34c:	f1bc 0f00 	cmp.w	ip, #0
 800d350:	eb0c 0506 	add.w	r5, ip, r6
 800d354:	da43      	bge.n	800d3de <__ieee754_sqrt+0x15a>
 800d356:	2d00      	cmp	r5, #0
 800d358:	db41      	blt.n	800d3de <__ieee754_sqrt+0x15a>
 800d35a:	f100 0801 	add.w	r8, r0, #1
 800d35e:	1a09      	subs	r1, r1, r0
 800d360:	459c      	cmp	ip, r3
 800d362:	bf88      	it	hi
 800d364:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800d368:	eba3 030c 	sub.w	r3, r3, ip
 800d36c:	4432      	add	r2, r6
 800d36e:	4640      	mov	r0, r8
 800d370:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800d374:	f1be 0e01 	subs.w	lr, lr, #1
 800d378:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800d37c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d380:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d384:	d1db      	bne.n	800d33e <__ieee754_sqrt+0xba>
 800d386:	430b      	orrs	r3, r1
 800d388:	d006      	beq.n	800d398 <__ieee754_sqrt+0x114>
 800d38a:	1c50      	adds	r0, r2, #1
 800d38c:	bf13      	iteet	ne
 800d38e:	3201      	addne	r2, #1
 800d390:	3401      	addeq	r4, #1
 800d392:	4672      	moveq	r2, lr
 800d394:	f022 0201 	bicne.w	r2, r2, #1
 800d398:	1063      	asrs	r3, r4, #1
 800d39a:	0852      	lsrs	r2, r2, #1
 800d39c:	07e1      	lsls	r1, r4, #31
 800d39e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800d3a2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800d3a6:	bf48      	it	mi
 800d3a8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800d3ac:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800d3b0:	4614      	mov	r4, r2
 800d3b2:	e781      	b.n	800d2b8 <__ieee754_sqrt+0x34>
 800d3b4:	0ad9      	lsrs	r1, r3, #11
 800d3b6:	3815      	subs	r0, #21
 800d3b8:	055b      	lsls	r3, r3, #21
 800d3ba:	2900      	cmp	r1, #0
 800d3bc:	d0fa      	beq.n	800d3b4 <__ieee754_sqrt+0x130>
 800d3be:	02cd      	lsls	r5, r1, #11
 800d3c0:	d50a      	bpl.n	800d3d8 <__ieee754_sqrt+0x154>
 800d3c2:	f1c2 0420 	rsb	r4, r2, #32
 800d3c6:	fa23 f404 	lsr.w	r4, r3, r4
 800d3ca:	1e55      	subs	r5, r2, #1
 800d3cc:	4093      	lsls	r3, r2
 800d3ce:	4321      	orrs	r1, r4
 800d3d0:	1b42      	subs	r2, r0, r5
 800d3d2:	e78a      	b.n	800d2ea <__ieee754_sqrt+0x66>
 800d3d4:	4610      	mov	r0, r2
 800d3d6:	e7f0      	b.n	800d3ba <__ieee754_sqrt+0x136>
 800d3d8:	0049      	lsls	r1, r1, #1
 800d3da:	3201      	adds	r2, #1
 800d3dc:	e7ef      	b.n	800d3be <__ieee754_sqrt+0x13a>
 800d3de:	4680      	mov	r8, r0
 800d3e0:	e7bd      	b.n	800d35e <__ieee754_sqrt+0xda>
 800d3e2:	bf00      	nop
 800d3e4:	7ff00000 	.word	0x7ff00000

0800d3e8 <with_errno>:
 800d3e8:	b570      	push	{r4, r5, r6, lr}
 800d3ea:	4604      	mov	r4, r0
 800d3ec:	460d      	mov	r5, r1
 800d3ee:	4616      	mov	r6, r2
 800d3f0:	f7fe fd28 	bl	800be44 <__errno>
 800d3f4:	4629      	mov	r1, r5
 800d3f6:	6006      	str	r6, [r0, #0]
 800d3f8:	4620      	mov	r0, r4
 800d3fa:	bd70      	pop	{r4, r5, r6, pc}

0800d3fc <xflow>:
 800d3fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d3fe:	4614      	mov	r4, r2
 800d400:	461d      	mov	r5, r3
 800d402:	b108      	cbz	r0, 800d408 <xflow+0xc>
 800d404:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d408:	e9cd 2300 	strd	r2, r3, [sp]
 800d40c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d410:	4620      	mov	r0, r4
 800d412:	4629      	mov	r1, r5
 800d414:	f7f3 f894 	bl	8000540 <__aeabi_dmul>
 800d418:	2222      	movs	r2, #34	; 0x22
 800d41a:	b003      	add	sp, #12
 800d41c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d420:	f7ff bfe2 	b.w	800d3e8 <with_errno>

0800d424 <__math_uflow>:
 800d424:	b508      	push	{r3, lr}
 800d426:	2200      	movs	r2, #0
 800d428:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d42c:	f7ff ffe6 	bl	800d3fc <xflow>
 800d430:	ec41 0b10 	vmov	d0, r0, r1
 800d434:	bd08      	pop	{r3, pc}

0800d436 <__math_oflow>:
 800d436:	b508      	push	{r3, lr}
 800d438:	2200      	movs	r2, #0
 800d43a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800d43e:	f7ff ffdd 	bl	800d3fc <xflow>
 800d442:	ec41 0b10 	vmov	d0, r0, r1
 800d446:	bd08      	pop	{r3, pc}

0800d448 <fabs>:
 800d448:	ec51 0b10 	vmov	r0, r1, d0
 800d44c:	ee10 2a10 	vmov	r2, s0
 800d450:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d454:	ec43 2b10 	vmov	d0, r2, r3
 800d458:	4770      	bx	lr

0800d45a <finite>:
 800d45a:	b082      	sub	sp, #8
 800d45c:	ed8d 0b00 	vstr	d0, [sp]
 800d460:	9801      	ldr	r0, [sp, #4]
 800d462:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800d466:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800d46a:	0fc0      	lsrs	r0, r0, #31
 800d46c:	b002      	add	sp, #8
 800d46e:	4770      	bx	lr

0800d470 <scalbn>:
 800d470:	b570      	push	{r4, r5, r6, lr}
 800d472:	ec55 4b10 	vmov	r4, r5, d0
 800d476:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800d47a:	4606      	mov	r6, r0
 800d47c:	462b      	mov	r3, r5
 800d47e:	b99a      	cbnz	r2, 800d4a8 <scalbn+0x38>
 800d480:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d484:	4323      	orrs	r3, r4
 800d486:	d036      	beq.n	800d4f6 <scalbn+0x86>
 800d488:	4b39      	ldr	r3, [pc, #228]	; (800d570 <scalbn+0x100>)
 800d48a:	4629      	mov	r1, r5
 800d48c:	ee10 0a10 	vmov	r0, s0
 800d490:	2200      	movs	r2, #0
 800d492:	f7f3 f855 	bl	8000540 <__aeabi_dmul>
 800d496:	4b37      	ldr	r3, [pc, #220]	; (800d574 <scalbn+0x104>)
 800d498:	429e      	cmp	r6, r3
 800d49a:	4604      	mov	r4, r0
 800d49c:	460d      	mov	r5, r1
 800d49e:	da10      	bge.n	800d4c2 <scalbn+0x52>
 800d4a0:	a32b      	add	r3, pc, #172	; (adr r3, 800d550 <scalbn+0xe0>)
 800d4a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4a6:	e03a      	b.n	800d51e <scalbn+0xae>
 800d4a8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800d4ac:	428a      	cmp	r2, r1
 800d4ae:	d10c      	bne.n	800d4ca <scalbn+0x5a>
 800d4b0:	ee10 2a10 	vmov	r2, s0
 800d4b4:	4620      	mov	r0, r4
 800d4b6:	4629      	mov	r1, r5
 800d4b8:	f7f2 fe8c 	bl	80001d4 <__adddf3>
 800d4bc:	4604      	mov	r4, r0
 800d4be:	460d      	mov	r5, r1
 800d4c0:	e019      	b.n	800d4f6 <scalbn+0x86>
 800d4c2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d4c6:	460b      	mov	r3, r1
 800d4c8:	3a36      	subs	r2, #54	; 0x36
 800d4ca:	4432      	add	r2, r6
 800d4cc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d4d0:	428a      	cmp	r2, r1
 800d4d2:	dd08      	ble.n	800d4e6 <scalbn+0x76>
 800d4d4:	2d00      	cmp	r5, #0
 800d4d6:	a120      	add	r1, pc, #128	; (adr r1, 800d558 <scalbn+0xe8>)
 800d4d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d4dc:	da1c      	bge.n	800d518 <scalbn+0xa8>
 800d4de:	a120      	add	r1, pc, #128	; (adr r1, 800d560 <scalbn+0xf0>)
 800d4e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d4e4:	e018      	b.n	800d518 <scalbn+0xa8>
 800d4e6:	2a00      	cmp	r2, #0
 800d4e8:	dd08      	ble.n	800d4fc <scalbn+0x8c>
 800d4ea:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d4ee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d4f2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d4f6:	ec45 4b10 	vmov	d0, r4, r5
 800d4fa:	bd70      	pop	{r4, r5, r6, pc}
 800d4fc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d500:	da19      	bge.n	800d536 <scalbn+0xc6>
 800d502:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d506:	429e      	cmp	r6, r3
 800d508:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800d50c:	dd0a      	ble.n	800d524 <scalbn+0xb4>
 800d50e:	a112      	add	r1, pc, #72	; (adr r1, 800d558 <scalbn+0xe8>)
 800d510:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d514:	2b00      	cmp	r3, #0
 800d516:	d1e2      	bne.n	800d4de <scalbn+0x6e>
 800d518:	a30f      	add	r3, pc, #60	; (adr r3, 800d558 <scalbn+0xe8>)
 800d51a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d51e:	f7f3 f80f 	bl	8000540 <__aeabi_dmul>
 800d522:	e7cb      	b.n	800d4bc <scalbn+0x4c>
 800d524:	a10a      	add	r1, pc, #40	; (adr r1, 800d550 <scalbn+0xe0>)
 800d526:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d0b8      	beq.n	800d4a0 <scalbn+0x30>
 800d52e:	a10e      	add	r1, pc, #56	; (adr r1, 800d568 <scalbn+0xf8>)
 800d530:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d534:	e7b4      	b.n	800d4a0 <scalbn+0x30>
 800d536:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d53a:	3236      	adds	r2, #54	; 0x36
 800d53c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d540:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d544:	4620      	mov	r0, r4
 800d546:	4b0c      	ldr	r3, [pc, #48]	; (800d578 <scalbn+0x108>)
 800d548:	2200      	movs	r2, #0
 800d54a:	e7e8      	b.n	800d51e <scalbn+0xae>
 800d54c:	f3af 8000 	nop.w
 800d550:	c2f8f359 	.word	0xc2f8f359
 800d554:	01a56e1f 	.word	0x01a56e1f
 800d558:	8800759c 	.word	0x8800759c
 800d55c:	7e37e43c 	.word	0x7e37e43c
 800d560:	8800759c 	.word	0x8800759c
 800d564:	fe37e43c 	.word	0xfe37e43c
 800d568:	c2f8f359 	.word	0xc2f8f359
 800d56c:	81a56e1f 	.word	0x81a56e1f
 800d570:	43500000 	.word	0x43500000
 800d574:	ffff3cb0 	.word	0xffff3cb0
 800d578:	3c900000 	.word	0x3c900000

0800d57c <_init>:
 800d57c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d57e:	bf00      	nop
 800d580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d582:	bc08      	pop	{r3}
 800d584:	469e      	mov	lr, r3
 800d586:	4770      	bx	lr

0800d588 <_fini>:
 800d588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d58a:	bf00      	nop
 800d58c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d58e:	bc08      	pop	{r3}
 800d590:	469e      	mov	lr, r3
 800d592:	4770      	bx	lr
