# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7623 \
    name A_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_0 \
    op interface \
    ports { A_0_address0 { O 10 vector } A_0_ce0 { O 1 bit } A_0_d0 { O 24 vector } A_0_q0 { I 24 vector } A_0_we0 { O 1 bit } A_0_address1 { O 10 vector } A_0_ce1 { O 1 bit } A_0_d1 { O 24 vector } A_0_q1 { I 24 vector } A_0_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7624 \
    name A_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_1 \
    op interface \
    ports { A_1_address0 { O 10 vector } A_1_ce0 { O 1 bit } A_1_d0 { O 24 vector } A_1_q0 { I 24 vector } A_1_we0 { O 1 bit } A_1_address1 { O 10 vector } A_1_ce1 { O 1 bit } A_1_d1 { O 24 vector } A_1_q1 { I 24 vector } A_1_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7625 \
    name A_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_2 \
    op interface \
    ports { A_2_address0 { O 10 vector } A_2_ce0 { O 1 bit } A_2_d0 { O 24 vector } A_2_q0 { I 24 vector } A_2_we0 { O 1 bit } A_2_address1 { O 10 vector } A_2_ce1 { O 1 bit } A_2_d1 { O 24 vector } A_2_q1 { I 24 vector } A_2_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7626 \
    name A_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_3 \
    op interface \
    ports { A_3_address0 { O 10 vector } A_3_ce0 { O 1 bit } A_3_d0 { O 24 vector } A_3_q0 { I 24 vector } A_3_we0 { O 1 bit } A_3_address1 { O 10 vector } A_3_ce1 { O 1 bit } A_3_d1 { O 24 vector } A_3_q1 { I 24 vector } A_3_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7627 \
    name A_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_4 \
    op interface \
    ports { A_4_address0 { O 10 vector } A_4_ce0 { O 1 bit } A_4_d0 { O 24 vector } A_4_q0 { I 24 vector } A_4_we0 { O 1 bit } A_4_address1 { O 10 vector } A_4_ce1 { O 1 bit } A_4_d1 { O 24 vector } A_4_q1 { I 24 vector } A_4_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7628 \
    name A_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_5 \
    op interface \
    ports { A_5_address0 { O 10 vector } A_5_ce0 { O 1 bit } A_5_d0 { O 24 vector } A_5_q0 { I 24 vector } A_5_we0 { O 1 bit } A_5_address1 { O 10 vector } A_5_ce1 { O 1 bit } A_5_d1 { O 24 vector } A_5_q1 { I 24 vector } A_5_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7629 \
    name A_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_6 \
    op interface \
    ports { A_6_address0 { O 10 vector } A_6_ce0 { O 1 bit } A_6_d0 { O 24 vector } A_6_q0 { I 24 vector } A_6_we0 { O 1 bit } A_6_address1 { O 10 vector } A_6_ce1 { O 1 bit } A_6_d1 { O 24 vector } A_6_q1 { I 24 vector } A_6_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7630 \
    name A_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_7 \
    op interface \
    ports { A_7_address0 { O 10 vector } A_7_ce0 { O 1 bit } A_7_d0 { O 24 vector } A_7_q0 { I 24 vector } A_7_we0 { O 1 bit } A_7_address1 { O 10 vector } A_7_ce1 { O 1 bit } A_7_d1 { O 24 vector } A_7_q1 { I 24 vector } A_7_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7631 \
    name A_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_8 \
    op interface \
    ports { A_8_address0 { O 10 vector } A_8_ce0 { O 1 bit } A_8_d0 { O 24 vector } A_8_q0 { I 24 vector } A_8_we0 { O 1 bit } A_8_address1 { O 10 vector } A_8_ce1 { O 1 bit } A_8_d1 { O 24 vector } A_8_q1 { I 24 vector } A_8_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7632 \
    name A_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_9 \
    op interface \
    ports { A_9_address0 { O 10 vector } A_9_ce0 { O 1 bit } A_9_d0 { O 24 vector } A_9_q0 { I 24 vector } A_9_we0 { O 1 bit } A_9_address1 { O 10 vector } A_9_ce1 { O 1 bit } A_9_d1 { O 24 vector } A_9_q1 { I 24 vector } A_9_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7633 \
    name A_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_10 \
    op interface \
    ports { A_10_address0 { O 10 vector } A_10_ce0 { O 1 bit } A_10_d0 { O 24 vector } A_10_q0 { I 24 vector } A_10_we0 { O 1 bit } A_10_address1 { O 10 vector } A_10_ce1 { O 1 bit } A_10_d1 { O 24 vector } A_10_q1 { I 24 vector } A_10_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7634 \
    name A_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_11 \
    op interface \
    ports { A_11_address0 { O 10 vector } A_11_ce0 { O 1 bit } A_11_d0 { O 24 vector } A_11_q0 { I 24 vector } A_11_we0 { O 1 bit } A_11_address1 { O 10 vector } A_11_ce1 { O 1 bit } A_11_d1 { O 24 vector } A_11_q1 { I 24 vector } A_11_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7635 \
    name v256_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v256_0 \
    op interface \
    ports { v256_0_address0 { O 18 vector } v256_0_ce0 { O 1 bit } v256_0_d0 { O 24 vector } v256_0_q0 { I 24 vector } v256_0_we0 { O 1 bit } v256_0_address1 { O 18 vector } v256_0_ce1 { O 1 bit } v256_0_d1 { O 24 vector } v256_0_q1 { I 24 vector } v256_0_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v256_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7636 \
    name v256_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v256_1 \
    op interface \
    ports { v256_1_address0 { O 18 vector } v256_1_ce0 { O 1 bit } v256_1_d0 { O 24 vector } v256_1_q0 { I 24 vector } v256_1_we0 { O 1 bit } v256_1_address1 { O 18 vector } v256_1_ce1 { O 1 bit } v256_1_d1 { O 24 vector } v256_1_q1 { I 24 vector } v256_1_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v256_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7637 \
    name v256_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v256_2 \
    op interface \
    ports { v256_2_address0 { O 18 vector } v256_2_ce0 { O 1 bit } v256_2_d0 { O 24 vector } v256_2_q0 { I 24 vector } v256_2_we0 { O 1 bit } v256_2_address1 { O 18 vector } v256_2_ce1 { O 1 bit } v256_2_d1 { O 24 vector } v256_2_q1 { I 24 vector } v256_2_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v256_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7638 \
    name v256_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v256_3 \
    op interface \
    ports { v256_3_address0 { O 18 vector } v256_3_ce0 { O 1 bit } v256_3_d0 { O 24 vector } v256_3_q0 { I 24 vector } v256_3_we0 { O 1 bit } v256_3_address1 { O 18 vector } v256_3_ce1 { O 1 bit } v256_3_d1 { O 24 vector } v256_3_q1 { I 24 vector } v256_3_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v256_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7639 \
    name v256_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v256_4 \
    op interface \
    ports { v256_4_address0 { O 18 vector } v256_4_ce0 { O 1 bit } v256_4_d0 { O 24 vector } v256_4_q0 { I 24 vector } v256_4_we0 { O 1 bit } v256_4_address1 { O 18 vector } v256_4_ce1 { O 1 bit } v256_4_d1 { O 24 vector } v256_4_q1 { I 24 vector } v256_4_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v256_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7640 \
    name v256_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v256_5 \
    op interface \
    ports { v256_5_address0 { O 18 vector } v256_5_ce0 { O 1 bit } v256_5_d0 { O 24 vector } v256_5_q0 { I 24 vector } v256_5_we0 { O 1 bit } v256_5_address1 { O 18 vector } v256_5_ce1 { O 1 bit } v256_5_d1 { O 24 vector } v256_5_q1 { I 24 vector } v256_5_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v256_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7641 \
    name v256_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v256_6 \
    op interface \
    ports { v256_6_address0 { O 18 vector } v256_6_ce0 { O 1 bit } v256_6_d0 { O 24 vector } v256_6_q0 { I 24 vector } v256_6_we0 { O 1 bit } v256_6_address1 { O 18 vector } v256_6_ce1 { O 1 bit } v256_6_d1 { O 24 vector } v256_6_q1 { I 24 vector } v256_6_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v256_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7642 \
    name v256_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v256_7 \
    op interface \
    ports { v256_7_address0 { O 18 vector } v256_7_ce0 { O 1 bit } v256_7_d0 { O 24 vector } v256_7_q0 { I 24 vector } v256_7_we0 { O 1 bit } v256_7_address1 { O 18 vector } v256_7_ce1 { O 1 bit } v256_7_d1 { O 24 vector } v256_7_q1 { I 24 vector } v256_7_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v256_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7643 \
    name v256_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v256_8 \
    op interface \
    ports { v256_8_address0 { O 18 vector } v256_8_ce0 { O 1 bit } v256_8_d0 { O 24 vector } v256_8_q0 { I 24 vector } v256_8_we0 { O 1 bit } v256_8_address1 { O 18 vector } v256_8_ce1 { O 1 bit } v256_8_d1 { O 24 vector } v256_8_q1 { I 24 vector } v256_8_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v256_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7644 \
    name v256_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v256_9 \
    op interface \
    ports { v256_9_address0 { O 18 vector } v256_9_ce0 { O 1 bit } v256_9_d0 { O 24 vector } v256_9_q0 { I 24 vector } v256_9_we0 { O 1 bit } v256_9_address1 { O 18 vector } v256_9_ce1 { O 1 bit } v256_9_d1 { O 24 vector } v256_9_q1 { I 24 vector } v256_9_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v256_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7645 \
    name v256_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v256_10 \
    op interface \
    ports { v256_10_address0 { O 18 vector } v256_10_ce0 { O 1 bit } v256_10_d0 { O 24 vector } v256_10_q0 { I 24 vector } v256_10_we0 { O 1 bit } v256_10_address1 { O 18 vector } v256_10_ce1 { O 1 bit } v256_10_d1 { O 24 vector } v256_10_q1 { I 24 vector } v256_10_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v256_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7646 \
    name v256_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v256_11 \
    op interface \
    ports { v256_11_address0 { O 18 vector } v256_11_ce0 { O 1 bit } v256_11_d0 { O 24 vector } v256_11_q0 { I 24 vector } v256_11_we0 { O 1 bit } v256_11_address1 { O 18 vector } v256_11_ce1 { O 1 bit } v256_11_d1 { O 24 vector } v256_11_q1 { I 24 vector } v256_11_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v256_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7647 \
    name C_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename C_0 \
    op interface \
    ports { C_0_address0 { O 12 vector } C_0_ce0 { O 1 bit } C_0_d0 { O 24 vector } C_0_q0 { I 24 vector } C_0_we0 { O 1 bit } C_0_address1 { O 12 vector } C_0_ce1 { O 1 bit } C_0_d1 { O 24 vector } C_0_q1 { I 24 vector } C_0_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7648 \
    name C_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename C_1 \
    op interface \
    ports { C_1_address0 { O 12 vector } C_1_ce0 { O 1 bit } C_1_d0 { O 24 vector } C_1_q0 { I 24 vector } C_1_we0 { O 1 bit } C_1_address1 { O 12 vector } C_1_ce1 { O 1 bit } C_1_d1 { O 24 vector } C_1_q1 { I 24 vector } C_1_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7649 \
    name C_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename C_2 \
    op interface \
    ports { C_2_address0 { O 12 vector } C_2_ce0 { O 1 bit } C_2_d0 { O 24 vector } C_2_q0 { I 24 vector } C_2_we0 { O 1 bit } C_2_address1 { O 12 vector } C_2_ce1 { O 1 bit } C_2_d1 { O 24 vector } C_2_q1 { I 24 vector } C_2_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7650 \
    name C_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename C_3 \
    op interface \
    ports { C_3_address0 { O 12 vector } C_3_ce0 { O 1 bit } C_3_d0 { O 24 vector } C_3_q0 { I 24 vector } C_3_we0 { O 1 bit } C_3_address1 { O 12 vector } C_3_ce1 { O 1 bit } C_3_d1 { O 24 vector } C_3_q1 { I 24 vector } C_3_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7651 \
    name C_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename C_4 \
    op interface \
    ports { C_4_address0 { O 12 vector } C_4_ce0 { O 1 bit } C_4_d0 { O 24 vector } C_4_q0 { I 24 vector } C_4_we0 { O 1 bit } C_4_address1 { O 12 vector } C_4_ce1 { O 1 bit } C_4_d1 { O 24 vector } C_4_q1 { I 24 vector } C_4_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7652 \
    name C_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename C_5 \
    op interface \
    ports { C_5_address0 { O 12 vector } C_5_ce0 { O 1 bit } C_5_d0 { O 24 vector } C_5_q0 { I 24 vector } C_5_we0 { O 1 bit } C_5_address1 { O 12 vector } C_5_ce1 { O 1 bit } C_5_d1 { O 24 vector } C_5_q1 { I 24 vector } C_5_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7653 \
    name C_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename C_6 \
    op interface \
    ports { C_6_address0 { O 12 vector } C_6_ce0 { O 1 bit } C_6_d0 { O 24 vector } C_6_q0 { I 24 vector } C_6_we0 { O 1 bit } C_6_address1 { O 12 vector } C_6_ce1 { O 1 bit } C_6_d1 { O 24 vector } C_6_q1 { I 24 vector } C_6_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7654 \
    name C_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename C_7 \
    op interface \
    ports { C_7_address0 { O 12 vector } C_7_ce0 { O 1 bit } C_7_d0 { O 24 vector } C_7_q0 { I 24 vector } C_7_we0 { O 1 bit } C_7_address1 { O 12 vector } C_7_ce1 { O 1 bit } C_7_d1 { O 24 vector } C_7_q1 { I 24 vector } C_7_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7655 \
    name C_8 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename C_8 \
    op interface \
    ports { C_8_address0 { O 12 vector } C_8_ce0 { O 1 bit } C_8_d0 { O 24 vector } C_8_q0 { I 24 vector } C_8_we0 { O 1 bit } C_8_address1 { O 12 vector } C_8_ce1 { O 1 bit } C_8_d1 { O 24 vector } C_8_q1 { I 24 vector } C_8_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7656 \
    name C_9 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename C_9 \
    op interface \
    ports { C_9_address0 { O 12 vector } C_9_ce0 { O 1 bit } C_9_d0 { O 24 vector } C_9_q0 { I 24 vector } C_9_we0 { O 1 bit } C_9_address1 { O 12 vector } C_9_ce1 { O 1 bit } C_9_d1 { O 24 vector } C_9_q1 { I 24 vector } C_9_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7657 \
    name C_10 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename C_10 \
    op interface \
    ports { C_10_address0 { O 12 vector } C_10_ce0 { O 1 bit } C_10_d0 { O 24 vector } C_10_q0 { I 24 vector } C_10_we0 { O 1 bit } C_10_address1 { O 12 vector } C_10_ce1 { O 1 bit } C_10_d1 { O 24 vector } C_10_q1 { I 24 vector } C_10_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7658 \
    name C_11 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename C_11 \
    op interface \
    ports { C_11_address0 { O 12 vector } C_11_ce0 { O 1 bit } C_11_d0 { O 24 vector } C_11_q0 { I 24 vector } C_11_we0 { O 1 bit } C_11_address1 { O 12 vector } C_11_ce1 { O 1 bit } C_11_d1 { O 24 vector } C_11_q1 { I 24 vector } C_11_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_11'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


