// Seed: 1824121745
module module_0 (
    input tri module_0,
    input tri1 id_1,
    input wire id_2,
    input wire id_3,
    input uwire id_4,
    output wire id_5,
    output tri0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    input supply0 id_10,
    input supply0 id_11,
    input supply0 id_12,
    input wor id_13,
    input tri1 id_14,
    output tri1 id_15
);
  logic [1 'b0 : -1] \id_17 ;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input wand id_2,
    input wor id_3,
    input wand id_4,
    input wire id_5,
    input supply1 id_6,
    input wor id_7,
    input wor id_8,
    input wire id_9,
    input wire id_10,
    output uwire id_11,
    input tri1 id_12,
    input wire id_13,
    output supply1 id_14,
    input tri1 id_15,
    input tri id_16,
    output supply1 id_17,
    input tri1 id_18,
    output tri0 id_19
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_4,
      id_6,
      id_19,
      id_17,
      id_9,
      id_2,
      id_9,
      id_6,
      id_5,
      id_10,
      id_18,
      id_16,
      id_19
  );
  assign modCall_1.id_15 = 0;
endmodule
