<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun May 31 18:39:50 2020" VIVADOVERSION="2019.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="double_dds" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="IO" NAME="DDR_cas_n" SIGIS="undef" SIGNAME="ps7_DDR_CAS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="DDR_CAS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_cke" SIGIS="undef" SIGNAME="ps7_DDR_CKE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="DDR_CKE"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="IO" NAME="DDR_ck_n" SIGIS="clk" SIGNAME="ps7_DDR_Clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="DDR_Clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="IO" NAME="DDR_ck_p" SIGIS="clk" SIGNAME="ps7_DDR_Clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="DDR_Clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_cs_n" SIGIS="undef" SIGNAME="ps7_DDR_CS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="DDR_CS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_reset_n" SIGIS="rst" SIGNAME="ps7_DDR_DRSTB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="DDR_DRSTB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_odt" SIGIS="undef" SIGNAME="ps7_DDR_ODT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="DDR_ODT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_ras_n" SIGIS="undef" SIGNAME="ps7_DDR_RAS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="DDR_RAS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_we_n" SIGIS="undef" SIGNAME="ps7_DDR_WEB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="DDR_WEB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="2" NAME="DDR_ba" RIGHT="0" SIGIS="undef" SIGNAME="ps7_DDR_BankAddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="DDR_BankAddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="14" NAME="DDR_addr" RIGHT="0" SIGIS="undef" SIGNAME="ps7_DDR_Addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="DDR_Addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dm" RIGHT="0" SIGIS="undef" SIGNAME="ps7_DDR_DM">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="DDR_DM"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="31" NAME="DDR_dq" RIGHT="0" SIGIS="undef" SIGNAME="ps7_DDR_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="DDR_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_n" RIGHT="0" SIGIS="undef" SIGNAME="ps7_DDR_DQS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="DDR_DQS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_p" RIGHT="0" SIGIS="undef" SIGNAME="ps7_DDR_DQS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="DDR_DQS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="53" NAME="FIXED_IO_mio" RIGHT="0" SIGIS="undef" SIGNAME="ps7_MIO">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="MIO"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrn" SIGIS="undef" SIGNAME="ps7_DDR_VRN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="DDR_VRN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrp" SIGIS="undef" SIGNAME="ps7_DDR_VRP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="DDR_VRP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ps_srstb" SIGIS="undef" SIGNAME="ps7_PS_SRSTB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="PS_SRSTB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ps_clk" SIGIS="undef" SIGNAME="ps7_PS_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="PS_CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ps_porb" SIGIS="undef" SIGNAME="ps7_PS_PORB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7" PORT="PS_PORB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="phys_interface_0_clk_p" SIGIS="undef" SIGNAME="redpitaya_converters_0_adc_clk_p_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="redpitaya_converters_0" PORT="adc_clk_p_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="phys_interface_0_clk_n" SIGIS="undef" SIGNAME="redpitaya_converters_0_adc_clk_n_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="redpitaya_converters_0" PORT="adc_clk_n_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="13" NAME="phys_interface_0_adc_a" RIGHT="0" SIGIS="undef" SIGNAME="redpitaya_converters_0_adc_data_a_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="redpitaya_converters_0" PORT="adc_data_a_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="13" NAME="phys_interface_0_adc_b" RIGHT="0" SIGIS="undef" SIGNAME="redpitaya_converters_0_adc_data_b_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="redpitaya_converters_0" PORT="adc_data_b_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="phys_interface_0_adc_cdcs" SIGIS="undef" SIGNAME="redpitaya_converters_0_adc_cdcs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="redpitaya_converters_0" PORT="adc_cdcs"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="13" NAME="phys_interface_0_dac_dat" RIGHT="0" SIGIS="undef" SIGNAME="redpitaya_converters_0_dac_dat_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="redpitaya_converters_0" PORT="dac_dat_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="phys_interface_0_dac_wrt" SIGIS="undef" SIGNAME="redpitaya_converters_0_dac_wrt_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="redpitaya_converters_0" PORT="dac_wrt_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="phys_interface_0_dac_sel" SIGIS="undef" SIGNAME="redpitaya_converters_0_dac_sel_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="redpitaya_converters_0" PORT="dac_sel_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="phys_interface_0_dac_clk" SIGIS="undef" SIGNAME="redpitaya_converters_0_dac_clk_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="redpitaya_converters_0" PORT="dac_clk_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="phys_interface_0_dac_rst" SIGIS="undef" SIGNAME="redpitaya_converters_0_dac_rst_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="redpitaya_converters_0" PORT="dac_rst_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="pwm_o" SIGIS="undef" SIGNAME="pwm_axi_0_pwm_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_axi_0" PORT="pwm_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="pwm_1" SIGIS="undef" SIGNAME="pwm_axi_1_pwm_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_axi_1" PORT="pwm_o"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="ps7_DDR" DATAWIDTH="8" NAME="DDR" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_cas_n"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_cke"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_ck_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_ck_p"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_cs_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_reset_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_odt"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_ras_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_we_n"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR_ba"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_addr"/>
        <PORTMAP LOGICAL="DM" PHYSICAL="DDR_dm"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_dq"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_dqs_n"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_dqs_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="ps7_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="MIO" PHYSICAL="FIXED_IO_mio"/>
        <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="FIXED_IO_ddr_vrn"/>
        <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="FIXED_IO_ddr_vrp"/>
        <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="FIXED_IO_ps_srstb"/>
        <PORTMAP LOGICAL="PS_CLK" PHYSICAL="FIXED_IO_ps_clk"/>
        <PORTMAP LOGICAL="PS_PORB" PHYSICAL="FIXED_IO_ps_porb"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_phys_interface_0" NAME="phys_interface_0" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="phys_interface_0_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="phys_interface_0_clk_n"/>
        <PORTMAP LOGICAL="ADC_A" PHYSICAL="phys_interface_0_adc_a"/>
        <PORTMAP LOGICAL="ADC_B" PHYSICAL="phys_interface_0_adc_b"/>
        <PORTMAP LOGICAL="ADC_CDCS" PHYSICAL="phys_interface_0_adc_cdcs"/>
        <PORTMAP LOGICAL="DAC_DAT" PHYSICAL="phys_interface_0_dac_dat"/>
        <PORTMAP LOGICAL="DAC_WRT" PHYSICAL="phys_interface_0_dac_wrt"/>
        <PORTMAP LOGICAL="DAC_SEL" PHYSICAL="phys_interface_0_dac_sel"/>
        <PORTMAP LOGICAL="DAC_CLK" PHYSICAL="phys_interface_0_dac_clk"/>
        <PORTMAP LOGICAL="DAC_RST" PHYSICAL="phys_interface_0_dac_rst"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="18" FULLNAME="/adc1_offset" HWVERSION="1.0" INSTANCE="adc1_offset" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="add_constReal" VLNV="ggm:cogen:add_constReal:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s00_axi" NAME="reg0" RANGE="16" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="format" VALUE="signed"/>
        <PARAMETER NAME="add_val" VALUE="0"/>
        <PARAMETER NAME="DATA_OUT_SIZE" VALUE="14"/>
        <PARAMETER NAME="DATA_IN_SIZE" VALUE="14"/>
        <PARAMETER NAME="id" VALUE="1"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_adc1_offset_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C20000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C20FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_reset" SIGIS="rst" SIGNAME="ps7_rst_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="data_i" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_data_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="data_a_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_en_i" SIGIS="undef" SIGNAME="adc1_offset_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="data_a_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_clk_i" SIGIS="undef" SIGNAME="adc1_offset_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="data_a_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="data_o" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_data_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="data1_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_en_o" SIGIS="undef" SIGNAME="adc1_offset_data_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="data1_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_clk_o" SIGIS="undef" SIGNAME="adc1_offset_data_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="data1_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_rst_o" SIGIS="undef" SIGNAME="adc1_offset_data_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="data1_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_rst_i" SIGIS="undef" SIGNAME="adc1_offset_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="data_a_rst_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="redpitaya_converters_0_dataA_out" NAME="data_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="adc1_offset_data_out" NAME="data_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M11_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="double_dds_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/adc2_offset" HWVERSION="1.0" INSTANCE="adc2_offset" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="add_constReal" VLNV="ggm:cogen:add_constReal:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s00_axi" NAME="reg0" RANGE="16" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="format" VALUE="signed"/>
        <PARAMETER NAME="add_val" VALUE="0"/>
        <PARAMETER NAME="DATA_OUT_SIZE" VALUE="14"/>
        <PARAMETER NAME="DATA_IN_SIZE" VALUE="14"/>
        <PARAMETER NAME="id" VALUE="1"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_adc2_offset_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C40000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C40FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_reset" SIGIS="rst" SIGNAME="ps7_rst_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="data_i" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_data_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="data_b_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_en_i" SIGIS="undef" SIGNAME="adc2_offset_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="data_b_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_clk_i" SIGIS="undef" SIGNAME="adc2_offset_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="data_b_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="data_o" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_data_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="data2_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_en_o" SIGIS="undef" SIGNAME="adc2_offset_data_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="data2_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_clk_o" SIGIS="undef" SIGNAME="adc2_offset_data_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="data2_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_rst_o" SIGIS="undef" SIGNAME="adc2_offset_data_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="data2_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_rst_i" SIGIS="undef" SIGNAME="adc2_offset_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="data_b_rst_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="redpitaya_converters_0_dataB_out" NAME="data_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="adc2_offset_data_out" NAME="data_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M12_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="double_dds_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/conv_nco_counter_1" HWVERSION="1.0" INSTANCE="conv_nco_counter_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="convertComplexToReal" VLNV="ggm:cogen:convertComplexToReal:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_SIZE" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_conv_nco_counter_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="data1_o" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_1_data1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_1" PORT="data2_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_en_o" SIGIS="undef" SIGNAME="conv_nco_counter_1_data1_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_1" PORT="data2_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_eof_o" SIGIS="undef" SIGNAME="conv_nco_counter_1_data1_eof_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_1" PORT="data2_eof_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_clk_o" SIGIS="undef" SIGNAME="conv_nco_counter_1_data1_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_1" PORT="data2_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_rst_o" SIGIS="undef" SIGNAME="conv_nco_counter_1_data1_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_1" PORT="data2_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data2_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="data2_en_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data2_eof_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data2_clk_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data2_rst_o" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="data_i_i" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_1_data_i_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="dds_cos_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_q_i" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_1_data_q_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="dds_sin_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_eof_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="data_en_i" SIGIS="undef" SIGNAME="conv_nco_counter_1_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="dds_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_rst_i" SIGIS="undef" SIGNAME="conv_nco_counter_1_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="dds_rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_clk_i" SIGIS="undef" SIGNAME="conv_nco_counter_1_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="dds_clk_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="nco_counter_1_sine_out" NAME="data_in" TYPE="TARGET" VLNV="xilinx.com:interface:complex:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA_Q" PHYSICAL="data_q_i"/>
            <PORTMAP LOGICAL="DATA_I" PHYSICAL="data_i_i"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data_eof_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="conv_nco_counter_1_dataI_out" NAME="dataI_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data1_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data1_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data1_clk_o"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data1_eof_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data1_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="dataQ_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data2_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data2_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data2_clk_o"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data2_eof_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data2_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/conv_nco_counter_2" HWVERSION="1.0" INSTANCE="conv_nco_counter_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="convertComplexToReal" VLNV="ggm:cogen:convertComplexToReal:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_SIZE" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_conv_nco_counter_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="data1_o" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_2_data1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_2" PORT="data2_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_en_o" SIGIS="undef" SIGNAME="conv_nco_counter_2_data1_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_2" PORT="data2_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_eof_o" SIGIS="undef" SIGNAME="conv_nco_counter_2_data1_eof_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_2" PORT="data2_eof_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_clk_o" SIGIS="undef" SIGNAME="conv_nco_counter_2_data1_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_2" PORT="data2_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_rst_o" SIGIS="undef" SIGNAME="conv_nco_counter_2_data1_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_2" PORT="data2_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data2_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="data2_en_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data2_eof_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data2_clk_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data2_rst_o" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="data_i_i" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_2_data_i_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="dds_cos_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_q_i" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_2_data_q_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="dds_sin_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_eof_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="data_en_i" SIGIS="undef" SIGNAME="conv_nco_counter_2_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="dds_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_rst_i" SIGIS="undef" SIGNAME="conv_nco_counter_2_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="dds_rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_clk_i" SIGIS="undef" SIGNAME="conv_nco_counter_2_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="dds_clk_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="nco_counter_2_sine_out" NAME="data_in" TYPE="TARGET" VLNV="xilinx.com:interface:complex:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA_Q" PHYSICAL="data_q_i"/>
            <PORTMAP LOGICAL="DATA_I" PHYSICAL="data_i_i"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data_eof_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="conv_nco_counter_2_dataI_out" NAME="dataI_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data1_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data1_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data1_clk_o"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data1_eof_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data1_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="dataQ_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data2_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data2_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data2_clk_o"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data2_eof_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data2_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/conv_nco_counter_3" HWVERSION="1.0" INSTANCE="conv_nco_counter_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="convertComplexToReal" VLNV="ggm:cogen:convertComplexToReal:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_SIZE" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_conv_nco_counter_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="data1_o" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_3_data1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_3" PORT="data2_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_en_o" SIGIS="undef" SIGNAME="conv_nco_counter_3_data1_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_3" PORT="data2_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_eof_o" SIGIS="undef" SIGNAME="conv_nco_counter_3_data1_eof_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_3" PORT="data2_eof_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_clk_o" SIGIS="undef" SIGNAME="conv_nco_counter_3_data1_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_3" PORT="data2_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_rst_o" SIGIS="undef" SIGNAME="conv_nco_counter_3_data1_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_3" PORT="data2_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data2_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="data2_en_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data2_eof_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data2_clk_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data2_rst_o" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="data_i_i" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_3_data_i_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="dds_cos_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_q_i" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_3_data_q_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="dds_sin_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_eof_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="data_en_i" SIGIS="undef" SIGNAME="conv_nco_counter_3_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="dds_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_rst_i" SIGIS="undef" SIGNAME="conv_nco_counter_3_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="dds_rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_clk_i" SIGIS="undef" SIGNAME="conv_nco_counter_3_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="dds_clk_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="nco_counter_3_sine_out" NAME="data_in" TYPE="TARGET" VLNV="xilinx.com:interface:complex:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA_Q" PHYSICAL="data_q_i"/>
            <PORTMAP LOGICAL="DATA_I" PHYSICAL="data_i_i"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data_eof_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="conv_nco_counter_3_dataI_out" NAME="dataI_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data1_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data1_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data1_clk_o"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data1_eof_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data1_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="dataQ_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data2_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data2_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data2_clk_o"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data2_eof_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data2_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/conv_nco_counter_4" HWVERSION="1.0" INSTANCE="conv_nco_counter_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="convertComplexToReal" VLNV="ggm:cogen:convertComplexToReal:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_SIZE" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_conv_nco_counter_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="data1_o" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_4_data1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_4" PORT="data2_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_en_o" SIGIS="undef" SIGNAME="conv_nco_counter_4_data1_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_4" PORT="data2_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_eof_o" SIGIS="undef" SIGNAME="conv_nco_counter_4_data1_eof_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_4" PORT="data2_eof_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_clk_o" SIGIS="undef" SIGNAME="conv_nco_counter_4_data1_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_4" PORT="data2_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data1_rst_o" SIGIS="undef" SIGNAME="conv_nco_counter_4_data1_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_4" PORT="data2_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data2_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="data2_en_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data2_eof_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data2_clk_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data2_rst_o" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="data_i_i" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_4_data_i_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="dds_cos_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_q_i" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_4_data_q_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="dds_sin_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_eof_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="data_en_i" SIGIS="undef" SIGNAME="conv_nco_counter_4_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="dds_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_rst_i" SIGIS="undef" SIGNAME="conv_nco_counter_4_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="dds_rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_clk_i" SIGIS="undef" SIGNAME="conv_nco_counter_4_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="dds_clk_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="nco_counter_4_sine_out" NAME="data_in" TYPE="TARGET" VLNV="xilinx.com:interface:complex:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA_Q" PHYSICAL="data_q_i"/>
            <PORTMAP LOGICAL="DATA_I" PHYSICAL="data_i_i"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data_eof_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="conv_nco_counter_4_dataI_out" NAME="dataI_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data1_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data1_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data1_clk_o"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data1_eof_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data1_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="dataQ_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data2_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data2_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data2_clk_o"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data2_eof_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data2_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/dataReal_to_ram_1" HWVERSION="1.0" INSTANCE="dataReal_to_ram_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dataReal_to_ram" VLNV="ggm:cogen:dataReal_to_ram:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s00_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="USE_EOF" VALUE="false"/>
        <PARAMETER NAME="NB_INPUT" VALUE="2"/>
        <PARAMETER NAME="DATA_FORMAT" VALUE="signed"/>
        <PARAMETER NAME="DATA_SIZE" VALUE="14"/>
        <PARAMETER NAME="NB_SAMPLE" VALUE="8192"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_dataReal_to_ram_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C00FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="13" NAME="data1_i" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_data_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="data_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_en_i" SIGIS="undef" SIGNAME="adc1_offset_data_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="data_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_clk_i" SIGIS="undef" SIGNAME="adc1_offset_data_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="data_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_rst_i" SIGIS="undef" SIGNAME="adc1_offset_data_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="data_rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_eof_i" SIGIS="undef"/>
        <PORT DIR="I" LEFT="13" NAME="data2_i" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_data_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="data_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_en_i" SIGIS="undef" SIGNAME="adc2_offset_data_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="data_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_clk_i" SIGIS="undef" SIGNAME="adc2_offset_data_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="data_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_rst_i" SIGIS="undef" SIGNAME="adc2_offset_data_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="data_rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_eof_i" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_reset" SIGIS="rst" SIGNAME="ps7_rst_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_M13_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="double_dds_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="adc1_offset_data_out" NAME="data1_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data1_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data1_en_i"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data1_eof_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data1_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data1_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="adc2_offset_data_out" NAME="data2_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data2_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data2_en_i"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data2_eof_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data2_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data2_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/data_pwm" HWVERSION="1.0" INSTANCE="data_pwm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dataReal_to_ram" VLNV="ggm:cogen:dataReal_to_ram:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s00_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="USE_EOF" VALUE="false"/>
        <PARAMETER NAME="NB_INPUT" VALUE="2"/>
        <PARAMETER NAME="DATA_FORMAT" VALUE="signed"/>
        <PARAMETER NAME="DATA_SIZE" VALUE="16"/>
        <PARAMETER NAME="NB_SAMPLE" VALUE="2048"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_data_pwm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43CF0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43CF0FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="data1_i" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_data1_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="data_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_en_i" SIGIS="undef" SIGNAME="data_pwm_data1_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="data_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_clk_i" SIGIS="undef" SIGNAME="data_pwm_data1_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="data_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_rst_i" SIGIS="undef" SIGNAME="data_pwm_data1_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="data_rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_eof_i" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="data2_i" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_data2_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="data_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_en_i" SIGIS="undef" SIGNAME="data_pwm_data2_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="data_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_clk_i" SIGIS="undef" SIGNAME="data_pwm_data2_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="data_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_rst_i" SIGIS="undef" SIGNAME="data_pwm_data2_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="data_rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_eof_i" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_reset" SIGIS="rst" SIGNAME="ps7_rst_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="data_pwm_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="data_pwm_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="data_pwm_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="data_pwm_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="data_pwm_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="data_pwm_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="data_pwm_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="data_pwm_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="data_pwm_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="data_pwm_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_M10_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="double_dds_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dds3_offset_data_out" NAME="data1_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data1_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data1_en_i"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data1_eof_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data1_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data1_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dds4_offset_data_out" NAME="data2_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data2_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data2_en_i"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data2_eof_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data2_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data2_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/dds1_offset" HWVERSION="1.0" INSTANCE="dds1_offset" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="add_constReal" VLNV="ggm:cogen:add_constReal:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s00_axi" NAME="reg0" RANGE="16" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="format" VALUE="signed"/>
        <PARAMETER NAME="add_val" VALUE="0"/>
        <PARAMETER NAME="DATA_OUT_SIZE" VALUE="14"/>
        <PARAMETER NAME="DATA_IN_SIZE" VALUE="14"/>
        <PARAMETER NAME="id" VALUE="1"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_dds1_offset_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C50000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C50FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_reset" SIGIS="rst" SIGNAME="ps7_rst_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="data_i" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_data_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_1" PORT="data_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_en_i" SIGIS="undef" SIGNAME="dds1_offset_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_1" PORT="data_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_clk_i" SIGIS="undef" SIGNAME="dds1_offset_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_1" PORT="data_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="data_o" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_data_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="dac_dat_a_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_en_o" SIGIS="undef" SIGNAME="dds1_offset_data_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="dac_dat_a_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_clk_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data_rst_o" SIGIS="undef" SIGNAME="dds1_offset_data_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="dac_dat_a_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_rst_i" SIGIS="undef" SIGNAME="dds1_offset_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_1" PORT="data_rst_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mixer_sin_1_data_out" NAME="data_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dds1_offset_data_out" NAME="data_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M03_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="double_dds_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/dds2_offset" HWVERSION="1.0" INSTANCE="dds2_offset" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="add_constReal" VLNV="ggm:cogen:add_constReal:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s00_axi" NAME="reg0" RANGE="16" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="format" VALUE="signed"/>
        <PARAMETER NAME="add_val" VALUE="0"/>
        <PARAMETER NAME="DATA_OUT_SIZE" VALUE="14"/>
        <PARAMETER NAME="DATA_IN_SIZE" VALUE="14"/>
        <PARAMETER NAME="id" VALUE="1"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_dds2_offset_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C60000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C60FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_reset" SIGIS="rst" SIGNAME="ps7_rst_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="data_i" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_data_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_2" PORT="data_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_en_i" SIGIS="undef" SIGNAME="dds2_offset_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_2" PORT="data_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_clk_i" SIGIS="undef" SIGNAME="dds2_offset_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_2" PORT="data_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="data_o" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_data_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="dac_dat_b_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_en_o" SIGIS="undef" SIGNAME="dds2_offset_data_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="dac_dat_b_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_clk_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data_rst_o" SIGIS="undef" SIGNAME="dds2_offset_data_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="dac_dat_b_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_rst_i" SIGIS="undef" SIGNAME="dds2_offset_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_2" PORT="data_rst_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mixer_sin_2_data_out" NAME="data_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dds2_offset_data_out" NAME="data_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M04_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="double_dds_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/dds3_offset" HWVERSION="1.0" INSTANCE="dds3_offset" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="add_constReal" VLNV="ggm:cogen:add_constReal:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s00_axi" NAME="reg0" RANGE="16" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="format" VALUE="signed"/>
        <PARAMETER NAME="add_val" VALUE="0"/>
        <PARAMETER NAME="DATA_OUT_SIZE" VALUE="16"/>
        <PARAMETER NAME="DATA_IN_SIZE" VALUE="16"/>
        <PARAMETER NAME="id" VALUE="1"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_dds3_offset_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43CA0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43CA0FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_reset" SIGIS="rst" SIGNAME="ps7_rst_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_i" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_data_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_3" PORT="data_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_en_i" SIGIS="undef" SIGNAME="dds3_offset_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_3" PORT="data_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_clk_i" SIGIS="undef" SIGNAME="dds3_offset_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_3" PORT="data_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data_o" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_data1_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="data1_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_en_o" SIGIS="undef" SIGNAME="data_pwm_data1_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="data1_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_clk_o" SIGIS="undef" SIGNAME="data_pwm_data1_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="data1_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_rst_o" SIGIS="undef" SIGNAME="data_pwm_data1_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="data1_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_rst_i" SIGIS="undef" SIGNAME="dds3_offset_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_3" PORT="data_rst_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mixer_sin_3_data_out" NAME="data_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dds3_offset_data_out" NAME="data_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M08_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="double_dds_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/dds4_offset" HWVERSION="1.0" INSTANCE="dds4_offset" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="add_constReal" VLNV="ggm:cogen:add_constReal:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s00_axi" NAME="reg0" RANGE="16" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="format" VALUE="signed"/>
        <PARAMETER NAME="add_val" VALUE="0"/>
        <PARAMETER NAME="DATA_OUT_SIZE" VALUE="16"/>
        <PARAMETER NAME="DATA_IN_SIZE" VALUE="16"/>
        <PARAMETER NAME="id" VALUE="1"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_dds4_offset_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43CB0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43CB0FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_reset" SIGIS="rst" SIGNAME="ps7_rst_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_i" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_data_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_4" PORT="data_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_en_i" SIGIS="undef" SIGNAME="dds4_offset_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_4" PORT="data_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_clk_i" SIGIS="undef" SIGNAME="dds4_offset_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_4" PORT="data_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data_o" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_data2_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="data2_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_en_o" SIGIS="undef" SIGNAME="data_pwm_data2_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="data2_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_clk_o" SIGIS="undef" SIGNAME="data_pwm_data2_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="data2_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_rst_o" SIGIS="undef" SIGNAME="data_pwm_data2_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="data2_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_rst_i" SIGIS="undef" SIGNAME="dds4_offset_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_4" PORT="data_rst_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mixer_sin_4_data_out" NAME="data_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dds4_offset_data_out" NAME="data_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M09_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="double_dds_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/dds_ampl" HWVERSION="1.0" INSTANCE="dds_ampl" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_to_dac" VLNV="ggm:cogen:axi_to_dac:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s00_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="DATA_SIZE" VALUE="14"/>
        <PARAMETER NAME="DATAA_DEFAULT_OUT" VALUE="0"/>
        <PARAMETER NAME="DATAA_EN_ALWAYS_HIGH" VALUE="false"/>
        <PARAMETER NAME="DATAB_DEFAULT_OUT" VALUE="0"/>
        <PARAMETER NAME="DATAB_EN_ALWAYS_HIGH" VALUE="false"/>
        <PARAMETER NAME="SYNCHRONIZE_CHAN" VALUE="false"/>
        <PARAMETER NAME="id" VALUE="1"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_dds_ampl_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C10000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C10FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="ref_clk_i" SIGIS="clk" SIGNAME="redpitaya_converters_0_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ref_rst_i" SIGIS="rst" SIGNAME="redpitaya_converters_0_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_reset" SIGIS="rst" SIGNAME="ps7_rst_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="dataA_o" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_dataA_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_1" PORT="data1_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dataA_en_o" SIGIS="undef" SIGNAME="dds_ampl_dataA_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_1" PORT="data1_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dataA_eof_o" SIGIS="undef" SIGNAME="dds_ampl_dataA_eof_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_1" PORT="data1_eof_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dataA_clk_o" SIGIS="undef" SIGNAME="dds_ampl_dataA_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_1" PORT="data1_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dataA_rst_o" SIGIS="undef" SIGNAME="dds_ampl_dataA_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_1" PORT="data1_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="dataB_o" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_dataB_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_2" PORT="data1_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dataB_en_o" SIGIS="undef" SIGNAME="dds_ampl_dataB_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_2" PORT="data1_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dataB_eof_o" SIGIS="undef" SIGNAME="dds_ampl_dataB_eof_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_2" PORT="data1_eof_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dataB_clk_o" SIGIS="undef" SIGNAME="dds_ampl_dataB_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_2" PORT="data1_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dataB_rst_o" SIGIS="undef" SIGNAME="dds_ampl_dataB_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_2" PORT="data1_rst_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_M00_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="double_dds_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dds_ampl_dataA_out" NAME="dataA_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="dataA_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="dataA_en_o"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="dataA_eof_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="dataA_rst_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="dataA_clk_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dds_ampl_dataB_out" NAME="dataB_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="dataB_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="dataB_en_o"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="dataB_eof_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="dataB_rst_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="dataB_clk_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/dds_ampl1" HWVERSION="1.0" INSTANCE="dds_ampl1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_to_dac" VLNV="ggm:cogen:axi_to_dac:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s00_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="DATA_SIZE" VALUE="16"/>
        <PARAMETER NAME="DATAA_DEFAULT_OUT" VALUE="0"/>
        <PARAMETER NAME="DATAA_EN_ALWAYS_HIGH" VALUE="false"/>
        <PARAMETER NAME="DATAB_DEFAULT_OUT" VALUE="0"/>
        <PARAMETER NAME="DATAB_EN_ALWAYS_HIGH" VALUE="false"/>
        <PARAMETER NAME="SYNCHRONIZE_CHAN" VALUE="false"/>
        <PARAMETER NAME="id" VALUE="1"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_dds_ampl1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43CC0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43CC0FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="ref_clk_i" SIGIS="clk" SIGNAME="redpitaya_converters_0_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ref_rst_i" SIGIS="rst" SIGNAME="redpitaya_converters_0_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_reset" SIGIS="rst" SIGNAME="ps7_rst_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dataA_o" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_dataA_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_3" PORT="data1_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dataA_en_o" SIGIS="undef" SIGNAME="dds_ampl1_dataA_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_3" PORT="data1_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dataA_eof_o" SIGIS="undef" SIGNAME="dds_ampl1_dataA_eof_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_3" PORT="data1_eof_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dataA_clk_o" SIGIS="undef" SIGNAME="dds_ampl1_dataA_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_3" PORT="data1_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dataA_rst_o" SIGIS="undef" SIGNAME="dds_ampl1_dataA_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_3" PORT="data1_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dataB_o" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_dataB_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_4" PORT="data1_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dataB_en_o" SIGIS="undef" SIGNAME="dds_ampl1_dataB_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_4" PORT="data1_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dataB_eof_o" SIGIS="undef" SIGNAME="dds_ampl1_dataB_eof_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_4" PORT="data1_eof_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dataB_clk_o" SIGIS="undef" SIGNAME="dds_ampl1_dataB_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_4" PORT="data1_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dataB_rst_o" SIGIS="undef" SIGNAME="dds_ampl1_dataB_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mixer_sin_4" PORT="data1_rst_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_M05_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="double_dds_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dds_ampl1_dataA_out" NAME="dataA_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="dataA_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="dataA_en_o"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="dataA_eof_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="dataA_rst_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="dataA_clk_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dds_ampl1_dataB_out" NAME="dataB_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="dataB_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="dataB_en_o"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="dataB_eof_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="dataB_rst_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="dataB_clk_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mixer_sin_1" HWVERSION="1.0" INSTANCE="mixer_sin_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="multiplierReal" VLNV="ggm:cogen:multiplierReal:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIGNED_FORMAT" VALUE="true"/>
        <PARAMETER NAME="DATA1_IN_SIZE" VALUE="14"/>
        <PARAMETER NAME="DATA2_IN_SIZE" VALUE="16"/>
        <PARAMETER NAME="DATA_OUT_SIZE" VALUE="14"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_mixer_sin_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="13" NAME="data1_i" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_dataA_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="dataA_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_en_i" SIGIS="undef" SIGNAME="dds_ampl_dataA_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="dataA_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_eof_i" SIGIS="undef" SIGNAME="dds_ampl_dataA_eof_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="dataA_eof_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_sof_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="data1_clk_i" SIGIS="undef" SIGNAME="dds_ampl_dataA_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="dataA_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_rst_i" SIGIS="undef" SIGNAME="dds_ampl_dataA_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="dataA_rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data2_i" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_1_data1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_1" PORT="data1_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_en_i" SIGIS="undef" SIGNAME="conv_nco_counter_1_data1_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_1" PORT="data1_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_eof_i" SIGIS="undef" SIGNAME="conv_nco_counter_1_data1_eof_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_1" PORT="data1_eof_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_sof_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="data2_clk_i" SIGIS="undef" SIGNAME="conv_nco_counter_1_data1_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_1" PORT="data1_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_rst_i" SIGIS="undef" SIGNAME="conv_nco_counter_1_data1_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_1" PORT="data1_rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="data_o" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_data_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="data_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_en_o" SIGIS="undef" SIGNAME="dds1_offset_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="data_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_eof_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data_sof_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data_clk_o" SIGIS="undef" SIGNAME="dds1_offset_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="data_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_rst_o" SIGIS="undef" SIGNAME="dds1_offset_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="data_rst_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dds_ampl_dataA_out" NAME="data1_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data1_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data1_en_i"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data1_eof_i"/>
            <PORTMAP LOGICAL="DATA_SOF" PHYSICAL="data1_sof_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data1_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data1_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="conv_nco_counter_1_dataI_out" NAME="data2_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data2_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data2_en_i"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data2_eof_i"/>
            <PORTMAP LOGICAL="DATA_SOF" PHYSICAL="data2_sof_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data2_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data2_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mixer_sin_1_data_out" NAME="data_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_o"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data_eof_o"/>
            <PORTMAP LOGICAL="DATA_SOF" PHYSICAL="data_sof_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mixer_sin_2" HWVERSION="1.0" INSTANCE="mixer_sin_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="multiplierReal" VLNV="ggm:cogen:multiplierReal:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIGNED_FORMAT" VALUE="true"/>
        <PARAMETER NAME="DATA1_IN_SIZE" VALUE="14"/>
        <PARAMETER NAME="DATA2_IN_SIZE" VALUE="16"/>
        <PARAMETER NAME="DATA_OUT_SIZE" VALUE="14"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_mixer_sin_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="13" NAME="data1_i" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_dataB_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="dataB_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_en_i" SIGIS="undef" SIGNAME="dds_ampl_dataB_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="dataB_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_eof_i" SIGIS="undef" SIGNAME="dds_ampl_dataB_eof_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="dataB_eof_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_sof_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="data1_clk_i" SIGIS="undef" SIGNAME="dds_ampl_dataB_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="dataB_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_rst_i" SIGIS="undef" SIGNAME="dds_ampl_dataB_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="dataB_rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data2_i" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_2_data1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_2" PORT="data1_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_en_i" SIGIS="undef" SIGNAME="conv_nco_counter_2_data1_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_2" PORT="data1_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_eof_i" SIGIS="undef" SIGNAME="conv_nco_counter_2_data1_eof_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_2" PORT="data1_eof_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_sof_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="data2_clk_i" SIGIS="undef" SIGNAME="conv_nco_counter_2_data1_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_2" PORT="data1_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_rst_i" SIGIS="undef" SIGNAME="conv_nco_counter_2_data1_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_2" PORT="data1_rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="data_o" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_data_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="data_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_en_o" SIGIS="undef" SIGNAME="dds2_offset_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="data_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_eof_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data_sof_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data_clk_o" SIGIS="undef" SIGNAME="dds2_offset_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="data_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_rst_o" SIGIS="undef" SIGNAME="dds2_offset_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="data_rst_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dds_ampl_dataB_out" NAME="data1_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data1_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data1_en_i"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data1_eof_i"/>
            <PORTMAP LOGICAL="DATA_SOF" PHYSICAL="data1_sof_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data1_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data1_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="conv_nco_counter_2_dataI_out" NAME="data2_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data2_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data2_en_i"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data2_eof_i"/>
            <PORTMAP LOGICAL="DATA_SOF" PHYSICAL="data2_sof_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data2_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data2_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mixer_sin_2_data_out" NAME="data_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_o"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data_eof_o"/>
            <PORTMAP LOGICAL="DATA_SOF" PHYSICAL="data_sof_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mixer_sin_3" HWVERSION="1.0" INSTANCE="mixer_sin_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="multiplierReal" VLNV="ggm:cogen:multiplierReal:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIGNED_FORMAT" VALUE="true"/>
        <PARAMETER NAME="DATA1_IN_SIZE" VALUE="16"/>
        <PARAMETER NAME="DATA2_IN_SIZE" VALUE="16"/>
        <PARAMETER NAME="DATA_OUT_SIZE" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_mixer_sin_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="data1_i" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_dataA_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="dataA_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_en_i" SIGIS="undef" SIGNAME="dds_ampl1_dataA_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="dataA_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_eof_i" SIGIS="undef" SIGNAME="dds_ampl1_dataA_eof_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="dataA_eof_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_sof_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="data1_clk_i" SIGIS="undef" SIGNAME="dds_ampl1_dataA_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="dataA_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_rst_i" SIGIS="undef" SIGNAME="dds_ampl1_dataA_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="dataA_rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data2_i" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_3_data1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_3" PORT="data1_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_en_i" SIGIS="undef" SIGNAME="conv_nco_counter_3_data1_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_3" PORT="data1_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_eof_i" SIGIS="undef" SIGNAME="conv_nco_counter_3_data1_eof_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_3" PORT="data1_eof_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_sof_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="data2_clk_i" SIGIS="undef" SIGNAME="conv_nco_counter_3_data1_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_3" PORT="data1_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_rst_i" SIGIS="undef" SIGNAME="conv_nco_counter_3_data1_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_3" PORT="data1_rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data_o" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_data_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="data_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_en_o" SIGIS="undef" SIGNAME="dds3_offset_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="data_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_eof_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data_sof_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data_clk_o" SIGIS="undef" SIGNAME="dds3_offset_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="data_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_rst_o" SIGIS="undef" SIGNAME="dds3_offset_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="data_rst_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dds_ampl1_dataA_out" NAME="data1_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data1_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data1_en_i"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data1_eof_i"/>
            <PORTMAP LOGICAL="DATA_SOF" PHYSICAL="data1_sof_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data1_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data1_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="conv_nco_counter_3_dataI_out" NAME="data2_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data2_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data2_en_i"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data2_eof_i"/>
            <PORTMAP LOGICAL="DATA_SOF" PHYSICAL="data2_sof_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data2_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data2_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mixer_sin_3_data_out" NAME="data_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_o"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data_eof_o"/>
            <PORTMAP LOGICAL="DATA_SOF" PHYSICAL="data_sof_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mixer_sin_4" HWVERSION="1.0" INSTANCE="mixer_sin_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="multiplierReal" VLNV="ggm:cogen:multiplierReal:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIGNED_FORMAT" VALUE="true"/>
        <PARAMETER NAME="DATA1_IN_SIZE" VALUE="16"/>
        <PARAMETER NAME="DATA2_IN_SIZE" VALUE="16"/>
        <PARAMETER NAME="DATA_OUT_SIZE" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_mixer_sin_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="data1_i" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_dataB_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="dataB_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_en_i" SIGIS="undef" SIGNAME="dds_ampl1_dataB_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="dataB_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_eof_i" SIGIS="undef" SIGNAME="dds_ampl1_dataB_eof_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="dataB_eof_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_sof_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="data1_clk_i" SIGIS="undef" SIGNAME="dds_ampl1_dataB_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="dataB_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data1_rst_i" SIGIS="undef" SIGNAME="dds_ampl1_dataB_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="dataB_rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data2_i" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_4_data1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_4" PORT="data1_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_en_i" SIGIS="undef" SIGNAME="conv_nco_counter_4_data1_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_4" PORT="data1_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_eof_i" SIGIS="undef" SIGNAME="conv_nco_counter_4_data1_eof_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_4" PORT="data1_eof_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_sof_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="data2_clk_i" SIGIS="undef" SIGNAME="conv_nco_counter_4_data1_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_4" PORT="data1_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data2_rst_i" SIGIS="undef" SIGNAME="conv_nco_counter_4_data1_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_4" PORT="data1_rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data_o" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_data_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="data_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_en_o" SIGIS="undef" SIGNAME="dds4_offset_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="data_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_eof_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data_sof_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="data_clk_o" SIGIS="undef" SIGNAME="dds4_offset_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="data_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_rst_o" SIGIS="undef" SIGNAME="dds4_offset_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="data_rst_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dds_ampl1_dataB_out" NAME="data1_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data1_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data1_en_i"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data1_eof_i"/>
            <PORTMAP LOGICAL="DATA_SOF" PHYSICAL="data1_sof_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data1_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data1_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="conv_nco_counter_4_dataI_out" NAME="data2_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data2_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data2_en_i"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data2_eof_i"/>
            <PORTMAP LOGICAL="DATA_SOF" PHYSICAL="data2_sof_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data2_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data2_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mixer_sin_4_data_out" NAME="data_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_en_o"/>
            <PORTMAP LOGICAL="DATA_EOF" PHYSICAL="data_eof_o"/>
            <PORTMAP LOGICAL="DATA_SOF" PHYSICAL="data_sof_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/nco_counter_1" HWVERSION="1.0" INSTANCE="nco_counter_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="nco_counter" VLNV="ggm:cogen:nco_counter:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s00_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="id" VALUE="1"/>
        <PARAMETER NAME="RESET_ACCUM" VALUE="false"/>
        <PARAMETER NAME="DEFAULT_RST_ACCUM_VAL" VALUE="25"/>
        <PARAMETER NAME="DATA_SIZE" VALUE="16"/>
        <PARAMETER NAME="LUT_SIZE" VALUE="12"/>
        <PARAMETER NAME="COUNTER_SIZE" VALUE="40"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_nco_counter_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C70000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C70FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="ref_clk_i" SIGIS="clk" SIGNAME="redpitaya_converters_0_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ref_rst_i" SIGIS="rst" SIGNAME="redpitaya_converters_0_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_reset" SIGIS="rst" SIGNAME="ps7_rst_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sync_i" SIGIS="undef"/>
        <PORT DIR="I" LEFT="39" NAME="pinc_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="pinc_en_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="pinc_rst_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="pinc_clk_i" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="poff_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="poff_en_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="poff_rst_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="poff_clk_i" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dds_cos_o" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_1_data_i_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_1" PORT="data_i_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dds_sin_o" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_1_data_q_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_1" PORT="data_q_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dds_en_o" SIGIS="undef" SIGNAME="conv_nco_counter_1_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_1" PORT="data_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dds_clk_o" SIGIS="undef" SIGNAME="conv_nco_counter_1_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_1" PORT="data_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dds_rst_o" SIGIS="undef" SIGNAME="conv_nco_counter_1_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_1" PORT="data_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trigger_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="cos_fake_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="sin_fake_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wave_clk_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wave_rst_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wave_en_o" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_M01_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="double_dds_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="nco_counter_1_sine_out" NAME="sine_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:complex:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA_I" PHYSICAL="dds_cos_o"/>
            <PORTMAP LOGICAL="DATA_Q" PHYSICAL="dds_sin_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="dds_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="dds_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="dds_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="square_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:complex:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA_I" PHYSICAL="cos_fake_o"/>
            <PORTMAP LOGICAL="DATA_Q" PHYSICAL="sin_fake_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="wave_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="wave_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="wave_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="pinc_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="pinc_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="pinc_en_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="pinc_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="pinc_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="poff_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="poff_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="poff_en_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="poff_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="poff_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/nco_counter_2" HWVERSION="1.0" INSTANCE="nco_counter_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="nco_counter" VLNV="ggm:cogen:nco_counter:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s00_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="id" VALUE="1"/>
        <PARAMETER NAME="RESET_ACCUM" VALUE="false"/>
        <PARAMETER NAME="DEFAULT_RST_ACCUM_VAL" VALUE="25"/>
        <PARAMETER NAME="DATA_SIZE" VALUE="16"/>
        <PARAMETER NAME="LUT_SIZE" VALUE="12"/>
        <PARAMETER NAME="COUNTER_SIZE" VALUE="40"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_nco_counter_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C80000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C80FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="ref_clk_i" SIGIS="clk" SIGNAME="redpitaya_converters_0_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ref_rst_i" SIGIS="rst" SIGNAME="redpitaya_converters_0_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_reset" SIGIS="rst" SIGNAME="ps7_rst_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sync_i" SIGIS="undef"/>
        <PORT DIR="I" LEFT="39" NAME="pinc_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="pinc_en_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="pinc_rst_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="pinc_clk_i" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="poff_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="poff_en_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="poff_rst_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="poff_clk_i" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dds_cos_o" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_2_data_i_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_2" PORT="data_i_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dds_sin_o" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_2_data_q_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_2" PORT="data_q_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dds_en_o" SIGIS="undef" SIGNAME="conv_nco_counter_2_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_2" PORT="data_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dds_clk_o" SIGIS="undef" SIGNAME="conv_nco_counter_2_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_2" PORT="data_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dds_rst_o" SIGIS="undef" SIGNAME="conv_nco_counter_2_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_2" PORT="data_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trigger_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="cos_fake_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="sin_fake_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wave_clk_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wave_rst_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wave_en_o" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_M02_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="double_dds_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="nco_counter_2_sine_out" NAME="sine_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:complex:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA_I" PHYSICAL="dds_cos_o"/>
            <PORTMAP LOGICAL="DATA_Q" PHYSICAL="dds_sin_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="dds_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="dds_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="dds_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="square_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:complex:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA_I" PHYSICAL="cos_fake_o"/>
            <PORTMAP LOGICAL="DATA_Q" PHYSICAL="sin_fake_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="wave_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="wave_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="wave_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="pinc_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="pinc_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="pinc_en_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="pinc_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="pinc_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="poff_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="poff_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="poff_en_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="poff_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="poff_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/nco_counter_3" HWVERSION="1.0" INSTANCE="nco_counter_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="nco_counter" VLNV="ggm:cogen:nco_counter:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s00_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="id" VALUE="1"/>
        <PARAMETER NAME="RESET_ACCUM" VALUE="false"/>
        <PARAMETER NAME="DEFAULT_RST_ACCUM_VAL" VALUE="25"/>
        <PARAMETER NAME="DATA_SIZE" VALUE="16"/>
        <PARAMETER NAME="LUT_SIZE" VALUE="12"/>
        <PARAMETER NAME="COUNTER_SIZE" VALUE="40"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_nco_counter_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43CD0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43CD0FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="ref_clk_i" SIGIS="clk" SIGNAME="redpitaya_converters_0_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ref_rst_i" SIGIS="rst" SIGNAME="redpitaya_converters_0_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_reset" SIGIS="rst" SIGNAME="ps7_rst_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sync_i" SIGIS="undef"/>
        <PORT DIR="I" LEFT="39" NAME="pinc_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="pinc_en_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="pinc_rst_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="pinc_clk_i" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="poff_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="poff_en_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="poff_rst_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="poff_clk_i" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dds_cos_o" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_3_data_i_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_3" PORT="data_i_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dds_sin_o" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_3_data_q_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_3" PORT="data_q_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dds_en_o" SIGIS="undef" SIGNAME="conv_nco_counter_3_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_3" PORT="data_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dds_clk_o" SIGIS="undef" SIGNAME="conv_nco_counter_3_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_3" PORT="data_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dds_rst_o" SIGIS="undef" SIGNAME="conv_nco_counter_3_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_3" PORT="data_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trigger_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="cos_fake_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="sin_fake_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wave_clk_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wave_rst_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wave_en_o" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_M06_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="double_dds_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="nco_counter_3_sine_out" NAME="sine_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:complex:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA_I" PHYSICAL="dds_cos_o"/>
            <PORTMAP LOGICAL="DATA_Q" PHYSICAL="dds_sin_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="dds_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="dds_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="dds_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="square_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:complex:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA_I" PHYSICAL="cos_fake_o"/>
            <PORTMAP LOGICAL="DATA_Q" PHYSICAL="sin_fake_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="wave_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="wave_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="wave_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="pinc_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="pinc_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="pinc_en_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="pinc_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="pinc_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="poff_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="poff_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="poff_en_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="poff_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="poff_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/nco_counter_4" HWVERSION="1.0" INSTANCE="nco_counter_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="nco_counter" VLNV="ggm:cogen:nco_counter:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s00_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="id" VALUE="1"/>
        <PARAMETER NAME="RESET_ACCUM" VALUE="false"/>
        <PARAMETER NAME="DEFAULT_RST_ACCUM_VAL" VALUE="25"/>
        <PARAMETER NAME="DATA_SIZE" VALUE="16"/>
        <PARAMETER NAME="LUT_SIZE" VALUE="12"/>
        <PARAMETER NAME="COUNTER_SIZE" VALUE="40"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_nco_counter_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43CE0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43CE0FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="ref_clk_i" SIGIS="clk" SIGNAME="redpitaya_converters_0_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ref_rst_i" SIGIS="rst" SIGNAME="redpitaya_converters_0_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_reset" SIGIS="rst" SIGNAME="ps7_rst_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sync_i" SIGIS="undef"/>
        <PORT DIR="I" LEFT="39" NAME="pinc_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="pinc_en_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="pinc_rst_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="pinc_clk_i" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="poff_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="poff_en_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="poff_rst_i" SIGIS="undef"/>
        <PORT DIR="I" NAME="poff_clk_i" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="dds_cos_o" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_4_data_i_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_4" PORT="data_i_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dds_sin_o" RIGHT="0" SIGIS="undef" SIGNAME="conv_nco_counter_4_data_q_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_4" PORT="data_q_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dds_en_o" SIGIS="undef" SIGNAME="conv_nco_counter_4_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_4" PORT="data_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dds_clk_o" SIGIS="undef" SIGNAME="conv_nco_counter_4_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_4" PORT="data_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dds_rst_o" SIGIS="undef" SIGNAME="conv_nco_counter_4_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="conv_nco_counter_4" PORT="data_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trigger_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="cos_fake_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="sin_fake_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wave_clk_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wave_rst_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="wave_en_o" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_M07_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="double_dds_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="nco_counter_4_sine_out" NAME="sine_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:complex:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA_I" PHYSICAL="dds_cos_o"/>
            <PORTMAP LOGICAL="DATA_Q" PHYSICAL="dds_sin_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="dds_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="dds_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="dds_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="square_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:complex:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA_I" PHYSICAL="cos_fake_o"/>
            <PORTMAP LOGICAL="DATA_Q" PHYSICAL="sin_fake_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="wave_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="wave_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="wave_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="pinc_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="pinc_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="pinc_en_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="pinc_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="pinc_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="poff_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="poff_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="poff_en_i"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="poff_clk_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="poff_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE CONFIGURABLE="TRUE" COREREVISION="6" FULLNAME="/ps7" HWVERSION="5.5" INSTANCE="ps7" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="processing_system7" VLNV="xilinx.com:ip:processing_system7:5.5">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=processing_system7;v=v5_3;d=pg082-processing-system7.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="C_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_NUM_F2P_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="C_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="C_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="C_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="C_USE_M_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP0" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP2" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP3" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="C_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="C_FCLK_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="C_FCLK_CLK1_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_FCLK_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_FCLK_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_PACKAGE_NAME" VALUE="clg400"/>
        <PARAMETER NAME="C_GP0_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="C_GP1_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="PCW_DDR_RAM_BASEADDR" VALUE="0x00100000"/>
        <PARAMETER NAME="PCW_DDR_RAM_HIGHADDR" VALUE="0x1FFFFFFF"/>
        <PARAMETER NAME="PCW_UART0_BASEADDR" VALUE="0xE0000000"/>
        <PARAMETER NAME="PCW_UART0_HIGHADDR" VALUE="0xE0000FFF"/>
        <PARAMETER NAME="PCW_UART1_BASEADDR" VALUE="0xE0001000"/>
        <PARAMETER NAME="PCW_UART1_HIGHADDR" VALUE="0xE0001FFF"/>
        <PARAMETER NAME="PCW_I2C0_BASEADDR" VALUE="0xE0004000"/>
        <PARAMETER NAME="PCW_I2C0_HIGHADDR" VALUE="0xE0004FFF"/>
        <PARAMETER NAME="PCW_I2C1_BASEADDR" VALUE="0xE0005000"/>
        <PARAMETER NAME="PCW_I2C1_HIGHADDR" VALUE="0xE0005FFF"/>
        <PARAMETER NAME="PCW_SPI0_BASEADDR" VALUE="0xE0006000"/>
        <PARAMETER NAME="PCW_SPI0_HIGHADDR" VALUE="0xE0006FFF"/>
        <PARAMETER NAME="PCW_SPI1_BASEADDR" VALUE="0xE0007000"/>
        <PARAMETER NAME="PCW_SPI1_HIGHADDR" VALUE="0xE0007FFF"/>
        <PARAMETER NAME="PCW_CAN0_BASEADDR" VALUE="0xE0008000"/>
        <PARAMETER NAME="PCW_CAN0_HIGHADDR" VALUE="0xE0008FFF"/>
        <PARAMETER NAME="PCW_CAN1_BASEADDR" VALUE="0xE0009000"/>
        <PARAMETER NAME="PCW_CAN1_HIGHADDR" VALUE="0xE0009FFF"/>
        <PARAMETER NAME="PCW_GPIO_BASEADDR" VALUE="0xE000A000"/>
        <PARAMETER NAME="PCW_GPIO_HIGHADDR" VALUE="0xE000AFFF"/>
        <PARAMETER NAME="PCW_ENET0_BASEADDR" VALUE="0xE000B000"/>
        <PARAMETER NAME="PCW_ENET0_HIGHADDR" VALUE="0xE000BFFF"/>
        <PARAMETER NAME="PCW_ENET1_BASEADDR" VALUE="0xE000C000"/>
        <PARAMETER NAME="PCW_ENET1_HIGHADDR" VALUE="0xE000CFFF"/>
        <PARAMETER NAME="PCW_SDIO0_BASEADDR" VALUE="0xE0100000"/>
        <PARAMETER NAME="PCW_SDIO0_HIGHADDR" VALUE="0xE0100FFF"/>
        <PARAMETER NAME="PCW_SDIO1_BASEADDR" VALUE="0xE0101000"/>
        <PARAMETER NAME="PCW_SDIO1_HIGHADDR" VALUE="0xE0101FFF"/>
        <PARAMETER NAME="PCW_USB0_BASEADDR" VALUE="0xE0102000"/>
        <PARAMETER NAME="PCW_USB0_HIGHADDR" VALUE="0xE0102fff"/>
        <PARAMETER NAME="PCW_USB1_BASEADDR" VALUE="0xE0103000"/>
        <PARAMETER NAME="PCW_USB1_HIGHADDR" VALUE="0xE0103fff"/>
        <PARAMETER NAME="PCW_TTC0_BASEADDR" VALUE="0xE0104000"/>
        <PARAMETER NAME="PCW_TTC0_HIGHADDR" VALUE="0xE0104fff"/>
        <PARAMETER NAME="PCW_TTC1_BASEADDR" VALUE="0xE0105000"/>
        <PARAMETER NAME="PCW_TTC1_HIGHADDR" VALUE="0xE0105fff"/>
        <PARAMETER NAME="PCW_FCLK_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="PCW_FCLK_CLK1_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_FCLK_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_FCLK_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_FREQ_MHZ" VALUE="533.333333"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BANK_ADDR_COUNT" VALUE="3"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ROW_ADDR_COUNT" VALUE="15"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_COL_ADDR_COUNT" VALUE="10"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CL" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CWL" VALUE="6"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RCD" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RP" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RC" VALUE="48.91"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RAS_MIN" VALUE="35.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_FAW" VALUE="40.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_AL" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0" VALUE="0.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1" VALUE="0.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2" VALUE="0.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3" VALUE="0.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY0" VALUE="0.25"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY1" VALUE="0.25"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY2" VALUE="0.25"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY3" VALUE="0.25"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH" VALUE="101.239"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH" VALUE="79.5025"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH" VALUE="60.536"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH" VALUE="71.7715"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH" VALUE="104.5365"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH" VALUE="70.676"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH" VALUE="59.1615"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH" VALUE="81.319"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH" VALUE="54.563"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH" VALUE="54.563"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH" VALUE="54.563"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH" VALUE="54.563"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0" VALUE="-0.047"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1" VALUE="-0.025"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2" VALUE="-0.006"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3" VALUE="-0.017"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY0" VALUE="0.080"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY1" VALUE="0.063"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY2" VALUE="0.057"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY3" VALUE="0.068"/>
        <PARAMETER NAME="PCW_CPU_CPU_6X4X_MAX_RANGE" VALUE="667"/>
        <PARAMETER NAME="PCW_CRYSTAL_PERIPHERAL_FREQMHZ" VALUE="33.333333"/>
        <PARAMETER NAME="PCW_APU_PERIPHERAL_FREQMHZ" VALUE="666.666666"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_FREQMHZ" VALUE="10.159"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_FREQMHZ" VALUE="166.666666"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_I2C_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_FPGA0_PERIPHERAL_FREQMHZ" VALUE="125.000000"/>
        <PARAMETER NAME="PCW_FPGA1_PERIPHERAL_FREQMHZ" VALUE="250.000000"/>
        <PARAMETER NAME="PCW_FPGA2_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_FPGA3_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_APU_PERIPHERAL_FREQMHZ" VALUE="666.666687"/>
        <PARAMETER NAME="PCW_UIPARAM_ACT_DDR_FREQ_MHZ" VALUE="533.333374"/>
        <PARAMETER NAME="PCW_ACT_DCI_PERIPHERAL_FREQMHZ" VALUE="10.158730"/>
        <PARAMETER NAME="PCW_ACT_QSPI_PERIPHERAL_FREQMHZ" VALUE="125.000000"/>
        <PARAMETER NAME="PCW_ACT_SMC_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_ENET0_PERIPHERAL_FREQMHZ" VALUE="125.000000"/>
        <PARAMETER NAME="PCW_ACT_ENET1_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_SDIO_PERIPHERAL_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PCW_ACT_UART_PERIPHERAL_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PCW_ACT_SPI_PERIPHERAL_FREQMHZ" VALUE="166.666672"/>
        <PARAMETER NAME="PCW_ACT_CAN_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_CAN0_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_CAN1_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_I2C_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_WDT_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_PCAP_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_TPIU_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ" VALUE="125.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="111.111115"/>
        <PARAMETER NAME="PCW_CLK0_FREQ" VALUE="125000000"/>
        <PARAMETER NAME="PCW_CLK1_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_CLK2_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_CLK3_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_OVERRIDE_BASIC_CLOCK" VALUE="0"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_DIVISOR0" VALUE="8"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_DIVISOR0" VALUE="10"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_DIVISOR0" VALUE="10"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR0" VALUE="4"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR1" VALUE="2"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR0" VALUE="8"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR1" VALUE="7"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ARMPLL_CTRL_FBDIV" VALUE="40"/>
        <PARAMETER NAME="PCW_IOPLL_CTRL_FBDIV" VALUE="30"/>
        <PARAMETER NAME="PCW_DDRPLL_CTRL_FBDIV" VALUE="32"/>
        <PARAMETER NAME="PCW_CPU_CPU_PLL_FREQMHZ" VALUE="1333.333"/>
        <PARAMETER NAME="PCW_IO_IO_PLL_FREQMHZ" VALUE="1000.000"/>
        <PARAMETER NAME="PCW_DDR_DDR_PLL_FREQMHZ" VALUE="1066.667"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PTP_ENET0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PTP_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_GPIO" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP2" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP3" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_USE_DMA0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA2" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA3" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PCW_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="PCW_USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="PCW_USE_CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USE_DEBUG" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CR_FABRIC" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_AXI_FABRIC_IDLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DDR_BYPASS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_FABRIC_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_PROC_EVENT_BUS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_IOP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_HIGH_OCM" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CORESIGHT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SRAM_INT" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_GP0_NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP0_NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP1_NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP1_NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_UART0_BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PCW_UART1_BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PCW_EN_4K_TIMER" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PCW_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_NUM_F2P_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_DDR" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SMC" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_QSPI" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_ENET0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_GPIO" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_I2C0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_I2C1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SDIO0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SPI0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SPI1" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_UART0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_UART1" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TTC0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_USB0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_USB1" VALUE="0"/>
        <PARAMETER NAME="PCW_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCW_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="PCW_EN_CLK0_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CLK1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLK2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLK3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST0_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_RST1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG0_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC_ABORT_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC2_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC3_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC4_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC5_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC6_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC7_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SMC_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_QSPI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CTI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_GPIO_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_IRQ_F2P_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="PCW_CORE0_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE0_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_VALUE_SILVERSION" VALUE="3"/>
        <PARAMETER NAME="PCW_GP0_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="PCW_GP1_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="PCW_IMPORT_BOARD_PRESET" VALUE="/home/bma/git/github/oscimpDigital/fpga_ip/preset/redpitaya_preset.xml"/>
        <PARAMETER NAME="PCW_PERIPHERAL_BOARD_PRESET" VALUE="None"/>
        <PARAMETER NAME="PCW_PRESET_BANK0_VOLTAGE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_PRESET_BANK1_VOLTAGE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ADV_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_MEMORY_TYPE" VALUE="DDR 3"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ECC" VALUE="Disabled"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BUS_WIDTH" VALUE="16 Bit"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BL" VALUE="8"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_HIGH_TEMP" VALUE="Normal (0-85)"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_PARTNO" VALUE="MT41J256M16 RE-125"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DRAM_WIDTH" VALUE="16 Bits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DEVICE_CAPACITY" VALUE="4096 MBits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_SPEED_BIN" VALUE="DDR3_1066F"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_READ_GATE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_DATA_EYE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_STOP_EN" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_USE_INTERNAL_VREF" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PORT0_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT1_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT2_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT3_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_HPRLPR_QUEUE_PARTITION" VALUE="HPR(0)/LPR(32)"/>
        <PARAMETER NAME="PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="15"/>
        <PARAMETER NAME="PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_NAND_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_NAND_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_NOR_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_QSPI_IO" VALUE="MIO 1 .. 6"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_IO" VALUE="MIO 1 .. 6"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SINGLE_QSPI_DATA_MODE" VALUE="x4"/>
        <PARAMETER NAME="PCW_DUAL_STACK_QSPI_DATA_MODE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DUAL_PARALLEL_QSPI_DATA_MODE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_INTERNAL_HIGHADDRESS" VALUE="0xFCFFFFFF"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_ENET0_IO" VALUE="MIO 16 .. 27"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_ENET_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_ENET0_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET0_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_ENET1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_SD0_IO" VALUE="MIO 40 .. 45"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_IO" VALUE="MIO 46"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_IO" VALUE="MIO 47"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_SD1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UART0_UART0_IO" VALUE="MIO 14 .. 15"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART1_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UART1_UART1_IO" VALUE="MIO 8 .. 9"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_SPI0_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SPI1_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI1_SPI1_IO" VALUE="MIO 10 .. 15"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_IO" VALUE="MIO 13"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_CAN0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_CAN1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_TRACE_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_WDT_WDT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TTC0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_TTC0_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_TTC1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TTC1_TTC1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_PJTAG_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_PJTAG_PJTAG_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB0_USB0_IO" VALUE="MIO 28 .. 39"/>
        <PARAMETER NAME="PCW_USB_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_USB0_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB0_RESET_IO" VALUE="MIO 48"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_USB1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_I2C0_I2C0_IO" VALUE="MIO 50 .. 51"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_I2C1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_I2C_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_I2C1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_GPIO_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_IO" VALUE="MIO"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_APU_CLK_RATIO_ENABLE" VALUE="6:2:1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_FREQMHZ" VALUE="1000 Mbps"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_FREQMHZ" VALUE="1000 Mbps"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_CLKSRC" VALUE="ARM PLL"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_USB_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_ENET_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_I2C_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_MIO_0_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_0_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_0_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_0_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_1_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_1_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_1_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_1_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_2_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_2_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_2_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_2_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_3_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_3_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_3_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_3_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_4_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_4_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_4_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_4_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_5_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_5_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_5_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_5_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_6_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_6_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_6_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_6_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_7_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_7_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_7_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_7_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_8_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_8_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_8_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_8_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_9_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_9_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_9_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_9_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_10_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_10_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_10_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_10_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_11_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_11_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_11_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_11_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_12_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_12_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_12_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_12_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_13_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_13_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_13_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_13_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_14_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_14_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_14_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_14_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_15_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_15_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_15_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_15_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_16_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_16_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_16_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_16_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_17_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_17_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_17_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_17_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_18_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_18_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_18_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_18_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_19_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_19_IOTYPE" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_19_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_19_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_20_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_20_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_20_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_20_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_21_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_21_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_21_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_21_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_22_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_22_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_22_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_22_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_23_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_23_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_23_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_23_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_24_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_24_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_24_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_24_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_25_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_25_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_25_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_25_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_26_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_26_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_26_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_26_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_27_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_27_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_27_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_27_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_28_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_28_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_28_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_28_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_29_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_29_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_29_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_29_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_30_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_30_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_30_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_30_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_31_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_31_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_31_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_31_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_32_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_32_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_32_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_32_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_33_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_33_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_33_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_33_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_34_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_34_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_34_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_34_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_35_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_35_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_35_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_35_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_36_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_36_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_36_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_36_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_37_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_37_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_37_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_37_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_38_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_38_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_38_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_38_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_39_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_39_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_39_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_39_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_40_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_40_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_40_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_40_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_41_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_41_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_41_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_41_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_42_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_42_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_42_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_42_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_43_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_43_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_43_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_43_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_44_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_44_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_44_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_44_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_45_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_45_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_45_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_45_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_46_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_46_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_46_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_46_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_47_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_47_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_47_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_47_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_48_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_48_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_48_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_48_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_49_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_49_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_49_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_49_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_50_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_50_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_50_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_50_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_51_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_51_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_51_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_51_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_52_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_52_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_52_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_52_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_53_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_53_IOTYPE" VALUE="LVCMOS 2.5V"/>
        <PARAMETER NAME="PCW_MIO_53_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_53_SLEW" VALUE="slow"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="PCW_UIPARAM_GENERATE_SUMMARY" VALUE="NA"/>
        <PARAMETER NAME="PCW_MIO_TREE_PERIPHERALS" VALUE="GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#UART 1#UART 1#SPI 1#SPI 1#SPI 1#SPI 1#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#I2C 0#I2C 0#GPIO#GPIO"/>
        <PARAMETER NAME="PCW_MIO_TREE_SIGNALS" VALUE="gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#tx#rx#mosi#miso#sclk#ss[0]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#reset#gpio[49]#scl#sda#gpio[52]#gpio[53]"/>
        <PARAMETER NAME="PCW_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="PCW_FPGA_FCLK0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_FPGA_FCLK1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_FPGA_FCLK2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_FPGA_FCLK3_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_AR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_CLR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_REA" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T0" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T1" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T2" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T3" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T4" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T5" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T6" VALUE="NA"/>
        <PARAMETER NAME="PCW_PACKAGE_NAME" VALUE="clg400"/>
        <PARAMETER NAME="PCW_PLL_BYPASSMODE_ENABLE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_ps7_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ENET0_MDIO_MDC" SIGIS="clk"/>
        <PORT DIR="O" NAME="ENET0_MDIO_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_MDIO_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_MDIO_I" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI0_SCLK_I" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_SCLK_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_SCLK_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI0_MOSI_I" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_MOSI_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_MOSI_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI0_MISO_I" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_MISO_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_MISO_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI0_SS_I" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_SS_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_SS1_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_SS2_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_SS_T" SIGIS="undef"/>
        <PORT DIR="O" NAME="TTC0_WAVE0_OUT" SIGIS="undef"/>
        <PORT DIR="O" NAME="TTC0_WAVE1_OUT" SIGIS="undef"/>
        <PORT DIR="O" NAME="TTC0_WAVE2_OUT" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="USB0_PORT_INDCTL" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="USB0_VBUS_PWRSELECT" SIGIS="undef"/>
        <PORT DIR="I" NAME="USB0_VBUS_PWRFAULT" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_GP0_ARVALID" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_AWVALID" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_BREADY" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_RREADY" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WLAST" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WVALID" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_WID" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="M_AXI_GP0_ACLK" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_ARREADY" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_AWREADY" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_BVALID" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RLAST" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RVALID" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_WREADY" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_BID" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_RID" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_GP0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="FCLK_CLK0" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_ACLK"/>
            <CONNECTION INSTANCE="ps7_rst" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="ACLK"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_ACLK"/>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_ACLK"/>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_ACLK"/>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_ACLK"/>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_ACLK"/>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_ACLK"/>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_ACLK"/>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_ACLK"/>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FCLK_RESET0_N" SIGIS="rst" SIGNAME="ps7_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="53" NAME="MIO" RIGHT="0" SIGIS="undef" SIGNAME="ps7_MIO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="FIXED_IO_mio"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_CAS_n" SIGIS="undef" SIGNAME="ps7_DDR_CAS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="DDR_cas_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_CKE" SIGIS="undef" SIGNAME="ps7_DDR_CKE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="DDR_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_Clk_n" SIGIS="clk" SIGNAME="ps7_DDR_Clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="DDR_ck_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_Clk" SIGIS="clk" SIGNAME="ps7_DDR_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="DDR_ck_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_CS_n" SIGIS="undef" SIGNAME="ps7_DDR_CS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="DDR_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_DRSTB" SIGIS="rst" SIGNAME="ps7_DDR_DRSTB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="DDR_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_ODT" SIGIS="undef" SIGNAME="ps7_DDR_ODT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="DDR_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_RAS_n" SIGIS="undef" SIGNAME="ps7_DDR_RAS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="DDR_ras_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_WEB" SIGIS="undef" SIGNAME="ps7_DDR_WEB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="DDR_we_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="2" NAME="DDR_BankAddr" RIGHT="0" SIGIS="undef" SIGNAME="ps7_DDR_BankAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="DDR_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="14" NAME="DDR_Addr" RIGHT="0" SIGIS="undef" SIGNAME="ps7_DDR_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="DDR_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_VRN" SIGIS="undef" SIGNAME="ps7_DDR_VRN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="FIXED_IO_ddr_vrn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_VRP" SIGIS="undef" SIGNAME="ps7_DDR_VRP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="FIXED_IO_ddr_vrp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DM" RIGHT="0" SIGIS="undef" SIGNAME="ps7_DDR_DM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="DDR_dm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="31" NAME="DDR_DQ" RIGHT="0" SIGIS="undef" SIGNAME="ps7_DDR_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="DDR_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS_n" RIGHT="0" SIGIS="undef" SIGNAME="ps7_DDR_DQS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="DDR_dqs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS" RIGHT="0" SIGIS="undef" SIGNAME="ps7_DDR_DQS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="DDR_dqs_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS_SRSTB" SIGIS="undef" SIGNAME="ps7_PS_SRSTB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="FIXED_IO_ps_srstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS_CLK" SIGIS="undef" SIGNAME="ps7_PS_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="FIXED_IO_ps_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS_PORB" SIGIS="undef" SIGNAME="ps7_PS_PORB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="FIXED_IO_ps_porb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="MDIO_ETHERNET_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:mdio:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="MDC" PHYSICAL="ENET0_MDIO_MDC"/>
            <PORTMAP LOGICAL="MDIO_O" PHYSICAL="ENET0_MDIO_O"/>
            <PORTMAP LOGICAL="MDIO_T" PHYSICAL="ENET0_MDIO_T"/>
            <PORTMAP LOGICAL="MDIO_I" PHYSICAL="ENET0_MDIO_I"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_DDR" DATAWIDTH="8" NAME="DDR" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_CAS_n"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_CKE"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_Clk_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_Clk"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_CS_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_DRSTB"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_ODT"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_RAS_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_WEB"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR_BankAddr"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_Addr"/>
            <PORTMAP LOGICAL="DM" PHYSICAL="DDR_DM"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_DQ"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_DQS_n"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_DQS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR" VLNV="xilinx.com:display_processing_system7:fixedio:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="MIO" PHYSICAL="MIO"/>
            <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="DDR_VRN"/>
            <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="DDR_VRP"/>
            <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="PS_SRSTB"/>
            <PORTMAP LOGICAL="PS_CLK" PHYSICAL="PS_CLK"/>
            <PORTMAP LOGICAL="PS_PORB" PHYSICAL="PS_PORB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SPI_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:spi:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCK_I" PHYSICAL="SPI0_SCLK_I"/>
            <PORTMAP LOGICAL="SCK_O" PHYSICAL="SPI0_SCLK_O"/>
            <PORTMAP LOGICAL="SCK_T" PHYSICAL="SPI0_SCLK_T"/>
            <PORTMAP LOGICAL="IO0_I" PHYSICAL="SPI0_MOSI_I"/>
            <PORTMAP LOGICAL="IO0_O" PHYSICAL="SPI0_MOSI_O"/>
            <PORTMAP LOGICAL="IO0_T" PHYSICAL="SPI0_MOSI_T"/>
            <PORTMAP LOGICAL="IO1_I" PHYSICAL="SPI0_MISO_I"/>
            <PORTMAP LOGICAL="IO1_O" PHYSICAL="SPI0_MISO_O"/>
            <PORTMAP LOGICAL="IO1_T" PHYSICAL="SPI0_MISO_T"/>
            <PORTMAP LOGICAL="SS_I" PHYSICAL="SPI0_SS_I"/>
            <PORTMAP LOGICAL="SS_O" PHYSICAL="SPI0_SS_O"/>
            <PORTMAP LOGICAL="SS1_O" PHYSICAL="SPI0_SS1_O"/>
            <PORTMAP LOGICAL="SS2_O" PHYSICAL="SPI0_SS2_O"/>
            <PORTMAP LOGICAL="SS_T" PHYSICAL="SPI0_SS_T"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="USBIND_0" TYPE="INITIATOR" VLNV="xilinx.com:display_processing_system7:usbctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PORT_INDCTL" PHYSICAL="USB0_PORT_INDCTL"/>
            <PORTMAP LOGICAL="VBUS_PWRSELECT" PHYSICAL="USB0_VBUS_PWRSELECT"/>
            <PORTMAP LOGICAL="VBUS_PWRFAULT" PHYSICAL="USB0_VBUS_PWRFAULT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_M_AXI_GP0" DATAWIDTH="32" NAME="M_AXI_GP0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="double_dds_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_GP0_ARVALID"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_GP0_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_GP0_BREADY"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_GP0_RREADY"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_GP0_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_GP0_WVALID"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_GP0_ARID"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_GP0_AWID"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_AXI_GP0_WID"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_GP0_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_GP0_ARLOCK"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_GP0_ARSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_GP0_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_GP0_AWLOCK"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_GP0_AWSIZE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_GP0_ARPROT"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_GP0_AWPROT"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_GP0_ARADDR"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_GP0_AWADDR"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_GP0_WDATA"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_GP0_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_GP0_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_GP0_ARQOS"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_GP0_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_GP0_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_GP0_AWQOS"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_GP0_WSTRB"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_GP0_ARREADY"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_GP0_AWREADY"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_GP0_BVALID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_GP0_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_GP0_RVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_GP0_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_GP0_BID"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_GP0_RID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_GP0_BRESP"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_GP0_RRESP"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_GP0_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C00FFF" INSTANCE="dataReal_to_ram_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C10FFF" INSTANCE="dds_ampl" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C20000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C20FFF" INSTANCE="adc1_offset" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C30000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C30FFF" INSTANCE="pwm_axi_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C40000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C40FFF" INSTANCE="adc2_offset" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C50000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C50FFF" INSTANCE="dds1_offset" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C60000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C60FFF" INSTANCE="dds2_offset" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C70000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C70FFF" INSTANCE="nco_counter_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C80000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C80FFF" INSTANCE="nco_counter_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C90000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C90FFF" INSTANCE="pwm_axi_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43CA0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43CA0FFF" INSTANCE="dds3_offset" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43CB0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43CB0FFF" INSTANCE="dds4_offset" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43CC0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43CC0FFF" INSTANCE="dds_ampl1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43CD0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43CD0FFF" INSTANCE="nco_counter_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43CE0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43CE0FFF" INSTANCE="nco_counter_4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43CF0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43CF0FFF" INSTANCE="data_pwm" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="dataReal_to_ram_1"/>
        <PERIPHERAL INSTANCE="dds_ampl"/>
        <PERIPHERAL INSTANCE="adc1_offset"/>
        <PERIPHERAL INSTANCE="pwm_axi_0"/>
        <PERIPHERAL INSTANCE="adc2_offset"/>
        <PERIPHERAL INSTANCE="dds1_offset"/>
        <PERIPHERAL INSTANCE="dds2_offset"/>
        <PERIPHERAL INSTANCE="nco_counter_1"/>
        <PERIPHERAL INSTANCE="nco_counter_2"/>
        <PERIPHERAL INSTANCE="pwm_axi_1"/>
        <PERIPHERAL INSTANCE="dds3_offset"/>
        <PERIPHERAL INSTANCE="dds4_offset"/>
        <PERIPHERAL INSTANCE="dds_ampl1"/>
        <PERIPHERAL INSTANCE="nco_counter_3"/>
        <PERIPHERAL INSTANCE="nco_counter_4"/>
        <PERIPHERAL INSTANCE="data_pwm"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/ps7_axi" HWVERSION="2.1" INSTANCE="ps7_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="16"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_ps7_axi_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="ps7_rst_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="ps7_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="ps7_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="ps7_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="nco_counter_1_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="ps7_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="nco_counter_2_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="ps7_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="dds1_offset_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="ps7_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="dds2_offset_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="ps7_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="dds_ampl1_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ARESETN" SIGIS="rst" SIGNAME="ps7_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="nco_counter_3_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ARESETN" SIGIS="rst" SIGNAME="ps7_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="nco_counter_4_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ACLK" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ARESETN" SIGIS="rst" SIGNAME="ps7_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awvalid" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_awready" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_wvalid" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_wready" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_bvalid" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_bready" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arvalid" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_arready" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M08_AXI_rvalid" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_rready" SIGIS="undef" SIGNAME="dds3_offset_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ACLK" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ARESETN" SIGIS="rst" SIGNAME="ps7_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awvalid" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_awready" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_wvalid" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_wready" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_bvalid" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_bready" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M09_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arvalid" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_arready" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M09_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_rvalid" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_rready" SIGIS="undef" SIGNAME="dds4_offset_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ACLK" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ARESETN" SIGIS="rst" SIGNAME="ps7_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awvalid" SIGIS="undef" SIGNAME="data_pwm_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_awready" SIGIS="undef" SIGNAME="data_pwm_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M10_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_wvalid" SIGIS="undef" SIGNAME="data_pwm_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_wready" SIGIS="undef" SIGNAME="data_pwm_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_bvalid" SIGIS="undef" SIGNAME="data_pwm_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_bready" SIGIS="undef" SIGNAME="data_pwm_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M10_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arvalid" SIGIS="undef" SIGNAME="data_pwm_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_arready" SIGIS="undef" SIGNAME="data_pwm_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M10_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="data_pwm_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M10_AXI_rvalid" SIGIS="undef" SIGNAME="data_pwm_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_rready" SIGIS="undef" SIGNAME="data_pwm_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_ACLK" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_ARESETN" SIGIS="rst" SIGNAME="ps7_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M11_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_awvalid" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_awready" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M11_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_wvalid" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_wready" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_bvalid" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_bready" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M11_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M11_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M11_AXI_arvalid" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_arready" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M11_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M11_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M11_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M11_AXI_rvalid" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M11_AXI_rready" SIGIS="undef" SIGNAME="adc1_offset_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_ACLK" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_ARESETN" SIGIS="rst" SIGNAME="ps7_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M12_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_awvalid" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_awready" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M12_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_wvalid" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_wready" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M12_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_bvalid" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_bready" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M12_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M12_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M12_AXI_arvalid" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_arready" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M12_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M12_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M12_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M12_AXI_rvalid" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M12_AXI_rready" SIGIS="undef" SIGNAME="adc2_offset_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_ACLK" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_ARESETN" SIGIS="rst" SIGNAME="ps7_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_awvalid" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_awready" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M13_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_wvalid" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_wready" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M13_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_bvalid" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_bready" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M13_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M13_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M13_AXI_arvalid" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_arready" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M13_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M13_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M13_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M13_AXI_rvalid" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M13_AXI_rready" SIGIS="undef" SIGNAME="dataReal_to_ram_1_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_ACLK" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_ARESETN" SIGIS="rst" SIGNAME="ps7_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M14_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_awvalid" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_awready" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M14_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_wvalid" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_wready" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M14_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_bvalid" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_bready" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M14_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M14_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M14_AXI_arvalid" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_arready" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M14_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M14_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M14_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M14_AXI_rvalid" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M14_AXI_rready" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_ACLK" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_ARESETN" SIGIS="rst" SIGNAME="ps7_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M15_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M15_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_awvalid" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_awready" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M15_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M15_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_wvalid" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_wready" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M15_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_bvalid" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_bready" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M15_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M15_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M15_AXI_arvalid" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_arready" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M15_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M15_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M15_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M15_AXI_rvalid" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M15_AXI_rready" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="ps7_M_AXI_GP0_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="M_AXI_GP0_WID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_M_AXI_GP0" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S00_AXI_wid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M04_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M04_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M04_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M04_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M05_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M05_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M05_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M05_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M05_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M05_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M05_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M05_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M06_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M06_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M06_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M06_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M06_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M06_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M06_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M06_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M06_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M06_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M06_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M06_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M06_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M06_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M06_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M06_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M07_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M07_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M07_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M07_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M07_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M07_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M07_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M07_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M07_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M07_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M07_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M07_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M07_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M07_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M07_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M07_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M08_AXI" DATAWIDTH="32" NAME="M08_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M08_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M08_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M08_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M08_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M08_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M08_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M08_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M08_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M08_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M08_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M08_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M08_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M08_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M08_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M08_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M08_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M08_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M08_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M08_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M08_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M08_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M08_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M08_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M08_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M08_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M08_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M08_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M08_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M08_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M09_AXI" DATAWIDTH="32" NAME="M09_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M09_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M09_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M09_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M09_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M09_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M09_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M09_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M09_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M09_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M09_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M09_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M09_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M09_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M09_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M09_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M09_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M09_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M09_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M09_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M09_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M09_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M09_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M09_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M09_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M09_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M09_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M09_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M09_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M09_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M09_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M09_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M09_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M09_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M09_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M09_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M10_AXI" DATAWIDTH="32" NAME="M10_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M10_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M10_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M10_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M10_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M10_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M10_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M10_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M10_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M10_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M10_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M10_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M10_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M10_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M10_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M10_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M10_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M10_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M10_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M10_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M10_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M10_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M10_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M10_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M10_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M10_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M10_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M10_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M10_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M10_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M10_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M10_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M10_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M10_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M10_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M10_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M11_AXI" DATAWIDTH="32" NAME="M11_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M11_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M11_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M11_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M11_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M11_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M11_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M11_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M11_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M11_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M11_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M11_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M11_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M11_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M11_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M11_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M11_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M11_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M11_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M11_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M11_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M11_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M11_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M11_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M11_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M11_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M11_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M11_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M11_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M11_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M11_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M11_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M11_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M11_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M11_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M11_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M12_AXI" DATAWIDTH="32" NAME="M12_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M12_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M12_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M12_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M12_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M12_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M12_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M12_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M12_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M12_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M12_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M12_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M12_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M12_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M12_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M12_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M12_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M12_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M12_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M12_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M12_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M12_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M12_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M12_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M12_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M12_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M12_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M12_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M12_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M12_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M12_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M12_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M12_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M12_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M12_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M12_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M13_AXI" DATAWIDTH="32" NAME="M13_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M13_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M13_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M13_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M13_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M13_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M13_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M13_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M13_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M13_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M13_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M13_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M13_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M13_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M13_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M13_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M13_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M13_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M13_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M13_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M13_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M13_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M13_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M13_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M13_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M13_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M13_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M13_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M13_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M13_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M13_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M13_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M13_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M13_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M13_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M13_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M14_AXI" DATAWIDTH="32" NAME="M14_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M14_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M14_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M14_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M14_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M14_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M14_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M14_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M14_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M14_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M14_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M14_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M14_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M14_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M14_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M14_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M14_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M14_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M14_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M14_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M14_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M14_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M14_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M14_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M14_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M14_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M14_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M14_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M14_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M14_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M14_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M14_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M14_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M14_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M14_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M14_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_M15_AXI" DATAWIDTH="32" NAME="M15_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M15_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M15_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M15_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M15_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M15_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M15_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M15_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M15_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M15_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M15_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M15_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M15_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M15_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M15_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M15_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M15_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M15_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M15_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M15_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M15_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M15_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M15_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M15_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M15_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M15_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M15_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M15_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M15_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M15_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M15_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M15_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M15_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M15_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M15_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M15_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/ps7_rst" HWVERSION="5.0" INSTANCE="ps7_rst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_ps7_rst_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="ps7_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="ps7_rst_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="s00_axi_reset"/>
            <CONNECTION INSTANCE="nco_counter_1" PORT="s00_axi_reset"/>
            <CONNECTION INSTANCE="nco_counter_2" PORT="s00_axi_reset"/>
            <CONNECTION INSTANCE="dds1_offset" PORT="s00_axi_reset"/>
            <CONNECTION INSTANCE="dds2_offset" PORT="s00_axi_reset"/>
            <CONNECTION INSTANCE="dds_ampl1" PORT="s00_axi_reset"/>
            <CONNECTION INSTANCE="nco_counter_3" PORT="s00_axi_reset"/>
            <CONNECTION INSTANCE="nco_counter_4" PORT="s00_axi_reset"/>
            <CONNECTION INSTANCE="dds3_offset" PORT="s00_axi_reset"/>
            <CONNECTION INSTANCE="dds4_offset" PORT="s00_axi_reset"/>
            <CONNECTION INSTANCE="data_pwm" PORT="s00_axi_reset"/>
            <CONNECTION INSTANCE="adc1_offset" PORT="s00_axi_reset"/>
            <CONNECTION INSTANCE="adc2_offset" PORT="s00_axi_reset"/>
            <CONNECTION INSTANCE="dataReal_to_ram_1" PORT="s00_axi_reset"/>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="s00_axi_reset"/>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="s00_axi_reset"/>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="adc_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="ps7_rst_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="ps7_rst_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M08_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M09_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M10_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M11_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M12_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M13_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pwm_axi_0" HWVERSION="1.0" INSTANCE="pwm_axi_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pwm_axi" VLNV="ggm:cogen:pwm_axi:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s00_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="COUNTER_SIZE" VALUE="14"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_pwm_axi_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C30000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C30FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s00_axi_reset" SIGIS="rst" SIGNAME="ps7_rst_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="ps7_axi_M14_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M14_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ref_rst_i" SIGIS="rst" SIGNAME="redpitaya_converters_0_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="ref_clk_i" SIGIS="clk" SIGNAME="redpitaya_converters_0_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pwm_o" SIGIS="undef" SIGNAME="pwm_axi_0_pwm_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pwm_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_M14_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="double_dds_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pwm_axi_1" HWVERSION="1.0" INSTANCE="pwm_axi_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pwm_axi" VLNV="ggm:cogen:pwm_axi:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s00_axi" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="COUNTER_SIZE" VALUE="14"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_pwm_axi_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C90000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C90FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s00_axi_reset" SIGIS="rst" SIGNAME="ps7_rst_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="ps7_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="ps7_axi_M15_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi" PORT="M15_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ref_rst_i" SIGIS="rst" SIGNAME="redpitaya_converters_0_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="ref_clk_i" SIGIS="clk" SIGNAME="redpitaya_converters_0_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="redpitaya_converters_0" PORT="clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pwm_o" SIGIS="undef" SIGNAME="pwm_axi_1_pwm_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pwm_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_M15_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="double_dds_ps7_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/redpitaya_converters_0" HWVERSION="1.0" INSTANCE="redpitaya_converters_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="redpitaya_converters" VLNV="ggm:cogen:redpitaya_converters:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADC_SIZE" VALUE="14"/>
        <PARAMETER NAME="ADC_EN" VALUE="true"/>
        <PARAMETER NAME="CLOCK_DUTY_CYCLE_STABILIZER_EN" VALUE="false"/>
        <PARAMETER NAME="DAC_EN" VALUE="true"/>
        <PARAMETER NAME="Component_Name" VALUE="double_dds_redpitaya_converters_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="adc_rst_i" SIGIS="rst" SIGNAME="ps7_rst_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_rst" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="clk_o" SIGIS="clk" SIGNAME="redpitaya_converters_0_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="ref_clk_i"/>
            <CONNECTION INSTANCE="nco_counter_1" PORT="ref_clk_i"/>
            <CONNECTION INSTANCE="nco_counter_2" PORT="ref_clk_i"/>
            <CONNECTION INSTANCE="dds_ampl1" PORT="ref_clk_i"/>
            <CONNECTION INSTANCE="nco_counter_3" PORT="ref_clk_i"/>
            <CONNECTION INSTANCE="nco_counter_4" PORT="ref_clk_i"/>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="ref_clk_i"/>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="ref_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rst_o" SIGIS="rst" SIGNAME="redpitaya_converters_0_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_ampl" PORT="ref_rst_i"/>
            <CONNECTION INSTANCE="nco_counter_1" PORT="ref_rst_i"/>
            <CONNECTION INSTANCE="nco_counter_2" PORT="ref_rst_i"/>
            <CONNECTION INSTANCE="dds_ampl1" PORT="ref_rst_i"/>
            <CONNECTION INSTANCE="nco_counter_3" PORT="ref_rst_i"/>
            <CONNECTION INSTANCE="nco_counter_4" PORT="ref_rst_i"/>
            <CONNECTION INSTANCE="pwm_axi_0" PORT="ref_rst_i"/>
            <CONNECTION INSTANCE="pwm_axi_1" PORT="ref_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rstn_o" SIGIS="rst"/>
        <PORT DIR="I" NAME="adc_clk_p_i" SIGIS="undef" SIGNAME="redpitaya_converters_0_adc_clk_p_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="phys_interface_0_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_clk_n_i" SIGIS="undef" SIGNAME="redpitaya_converters_0_adc_clk_n_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="phys_interface_0_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="adc_data_a_i" RIGHT="0" SIGIS="undef" SIGNAME="redpitaya_converters_0_adc_data_a_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="phys_interface_0_adc_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="adc_data_b_i" RIGHT="0" SIGIS="undef" SIGNAME="redpitaya_converters_0_adc_data_b_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="phys_interface_0_adc_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_cdcs" SIGIS="undef" SIGNAME="redpitaya_converters_0_adc_cdcs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="phys_interface_0_adc_cdcs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="data_a_o" RIGHT="0" SIGIS="undef" SIGNAME="adc1_offset_data_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="data_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_a_en_o" SIGIS="undef" SIGNAME="adc1_offset_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="data_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_a_clk_o" SIGIS="undef" SIGNAME="adc1_offset_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="data_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_a_rst_o" SIGIS="undef" SIGNAME="adc1_offset_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc1_offset" PORT="data_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="data_b_o" RIGHT="0" SIGIS="undef" SIGNAME="adc2_offset_data_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="data_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_b_en_o" SIGIS="undef" SIGNAME="adc2_offset_data_en_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="data_en_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_b_clk_o" SIGIS="undef" SIGNAME="adc2_offset_data_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="data_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_b_rst_o" SIGIS="undef" SIGNAME="adc2_offset_data_rst_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc2_offset" PORT="data_rst_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_dat_a_en_i" SIGIS="undef" SIGNAME="dds1_offset_data_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="data_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_dat_a_rst_i" SIGIS="undef" SIGNAME="dds1_offset_data_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="data_rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="dac_dat_a_i" RIGHT="0" SIGIS="undef" SIGNAME="dds1_offset_data_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds1_offset" PORT="data_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_dat_b_en_i" SIGIS="undef" SIGNAME="dds2_offset_data_en_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="data_en_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac_dat_b_rst_i" SIGIS="undef" SIGNAME="dds2_offset_data_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="data_rst_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="dac_dat_b_i" RIGHT="0" SIGIS="undef" SIGNAME="dds2_offset_data_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds2_offset" PORT="data_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="dac_dat_o" RIGHT="0" SIGIS="undef" SIGNAME="redpitaya_converters_0_dac_dat_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="phys_interface_0_dac_dat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_wrt_o" SIGIS="undef" SIGNAME="redpitaya_converters_0_dac_wrt_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="phys_interface_0_dac_wrt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_sel_o" SIGIS="undef" SIGNAME="redpitaya_converters_0_dac_sel_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="phys_interface_0_dac_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_clk_o" SIGIS="undef" SIGNAME="redpitaya_converters_0_dac_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="phys_interface_0_dac_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_rst_o" SIGIS="undef" SIGNAME="redpitaya_converters_0_dac_rst_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="double_dds_imp" PORT="phys_interface_0_dac_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_phys_interface_0" NAME="phys_interface" TYPE="TARGET" VLNV="ggm:interface:redpitaya_converters_if:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="adc_clk_p_i"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="adc_clk_n_i"/>
            <PORTMAP LOGICAL="ADC_A" PHYSICAL="adc_data_a_i"/>
            <PORTMAP LOGICAL="ADC_B" PHYSICAL="adc_data_b_i"/>
            <PORTMAP LOGICAL="ADC_CDCS" PHYSICAL="adc_cdcs"/>
            <PORTMAP LOGICAL="DAC_DAT" PHYSICAL="dac_dat_o"/>
            <PORTMAP LOGICAL="DAC_WRT" PHYSICAL="dac_wrt_o"/>
            <PORTMAP LOGICAL="DAC_SEL" PHYSICAL="dac_sel_o"/>
            <PORTMAP LOGICAL="DAC_CLK" PHYSICAL="dac_clk_o"/>
            <PORTMAP LOGICAL="DAC_RST" PHYSICAL="dac_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="redpitaya_converters_0_dataA_out" NAME="dataA_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data_a_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_a_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_a_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_a_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="redpitaya_converters_0_dataB_out" NAME="dataB_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="data_b_o"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="data_b_en_o"/>
            <PORTMAP LOGICAL="DATA_CLK" PHYSICAL="data_b_clk_o"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="data_b_rst_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dds1_offset_data_out" NAME="dataA_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="dac_dat_a_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="dac_dat_a_en_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="dac_dat_a_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dds2_offset_data_out" NAME="dataB_in" TYPE="TARGET" VLNV="xilinx.com:interface:real:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA" PHYSICAL="dac_dat_b_i"/>
            <PORTMAP LOGICAL="DATA_EN" PHYSICAL="dac_dat_b_en_i"/>
            <PORTMAP LOGICAL="DATA_RST" PHYSICAL="dac_dat_b_rst_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
