Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Apr 24 21:04:04 2021
| Host         : LAPTOP-7J1GTMB0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ALU_main_control_sets_placed.rpt
| Design       : ALU_main
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           18 |
| No           | No                    | Yes                    |              54 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              79 |           36 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------+----------------------+------------------+----------------+--------------+
|     Clock Signal     |  Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------+----------------------+------------------+----------------+--------------+
|  nolabel_line145/CLK |                | nolabel_line145/_rst |                1 |              3 |         3.00 |
|  nolabel_line145/CLK | _rst_IBUF      | nolabel_line145/_rst |                4 |             15 |         3.75 |
|  clk_100M_IBUF_BUFG  |                | nolabel_line145/_rst |                5 |             15 |         3.00 |
| ~_clk_A_IBUF_BUFG    | swtch_IBUF[19] | nolabel_line145/_rst |               11 |             16 |         1.45 |
| ~_clk_A_IBUF_BUFG    | B[15]_i_1_n_1  | nolabel_line145/_rst |                6 |             16 |         2.67 |
| ~_clk_B_IBUF_BUFG    | swtch_IBUF[19] | nolabel_line145/_rst |                8 |             16 |         2.00 |
| ~_clk_B_IBUF_BUFG    | B[15]_i_1_n_1  | nolabel_line145/_rst |                7 |             16 |         2.29 |
| ~_clk_F_IBUF_BUFG    |                | nolabel_line145/_rst |                9 |             36 |         4.00 |
|  n_0_51_BUFG         |                |                      |               18 |             37 |         2.06 |
+----------------------+----------------+----------------------+------------------+----------------+--------------+


