// Seed: 3414254319
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_5;
endmodule
module module_1 (
    output tri   id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  logic id_3,
    inout  logic id_4,
    input  wand  id_5,
    output uwire id_6,
    output wire  id_7
);
  assign id_7 = id_5;
  wor id_9, id_10, id_11;
  assign id_9 = id_9;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11
  );
  assign id_9 = -1 * 1 ^ id_3.id_3#(
      .id_1(1 == id_10),
      .id_9(1)
  );
  always @(*) if (id_2) id_4 = #id_12 id_3;
endmodule
