// Seed: 4113198443
module module_0 (
    output wor id_0,
    output supply0 id_1,
    output supply1 id_2,
    input uwire id_3,
    input wor id_4,
    input tri1 id_5,
    input wand id_6,
    input supply0 id_7,
    input wor id_8
);
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output tri id_2,
    output tri1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    output logic id_6,
    output wire void id_7,
    input tri id_8,
    output tri1 id_9,
    input tri1 id_10,
    output wand id_11,
    output tri id_12,
    output wand id_13,
    output uwire id_14,
    input wor id_15,
    output supply0 id_16,
    input tri0 id_17,
    input wire id_18,
    input uwire id_19,
    input uwire id_20,
    input uwire id_21
);
  realtime id_23;
  module_0(
      id_5, id_11, id_13, id_10, id_4, id_0, id_0, id_19, id_19
  );
  always id_6 <= 1;
  assign {id_8} = 1;
  realtime id_24 = (id_23);
  wire id_25, id_26;
  always id_2 = id_21;
  wire id_27;
  wire id_28;
endmodule
