module controlUnit(
	input clk
);

	always@(posedge clk) begin
	
		
	
	end

endmodule 