{
  "Top": "Pool",
  "RtlTop": "Pool",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "20",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Pool",
    "Version": "1.0",
    "DisplayName": "Pool",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/pool_core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Pool_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/Pool_fadd_32ns_32bkb.vhd",
      "impl\/vhdl\/Pool_fcmp_32ns_32eOg.vhd",
      "impl\/vhdl\/Pool_fdiv_32ns_32cud.vhd",
      "impl\/vhdl\/Pool_feature_in_m_axi.vhd",
      "impl\/vhdl\/Pool_feature_out_m_axi.vhd",
      "impl\/vhdl\/Pool_mac_muladd_1hbi.vhd",
      "impl\/vhdl\/Pool_mul_mul_16s_g8j.vhd",
      "impl\/vhdl\/Pool_sitofp_32ns_dEe.vhd",
      "impl\/vhdl\/Pool_udiv_16ns_8nfYi.vhd",
      "impl\/vhdl\/Pool.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Pool_AXILiteS_s_axi.v",
      "impl\/verilog\/Pool_fadd_32ns_32bkb.v",
      "impl\/verilog\/Pool_fcmp_32ns_32eOg.v",
      "impl\/verilog\/Pool_fdiv_32ns_32cud.v",
      "impl\/verilog\/Pool_feature_in_m_axi.v",
      "impl\/verilog\/Pool_feature_out_m_axi.v",
      "impl\/verilog\/Pool_mac_muladd_1hbi.v",
      "impl\/verilog\/Pool_mul_mul_16s_g8j.v",
      "impl\/verilog\/Pool_sitofp_32ns_dEe.v",
      "impl\/verilog\/Pool_udiv_16ns_8nfYi.v",
      "impl\/verilog\/Pool.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/Pool_v1_0\/data\/Pool.mdd",
      "impl\/misc\/drivers\/Pool_v1_0\/data\/Pool.tcl",
      "impl\/misc\/drivers\/Pool_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/Pool_v1_0\/src\/xpool.c",
      "impl\/misc\/drivers\/Pool_v1_0\/src\/xpool.h",
      "impl\/misc\/drivers\/Pool_v1_0\/src\/xpool_hw.h",
      "impl\/misc\/drivers\/Pool_v1_0\/src\/xpool_linux.c",
      "impl\/misc\/drivers\/Pool_v1_0\/src\/xpool_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/Pool_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/Pool_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/Pool_ap_fdiv_14_no_dsp_32_ip.tcl",
      "impl\/misc\/Pool_ap_sitofp_4_no_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "Pool_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Pool_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "Pool_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name Pool_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "Pool_ap_fdiv_14_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Pool_ap_fdiv_14_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "Pool_ap_sitofp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Pool_ap_sitofp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS m_axi_feature_in m_axi_feature_out",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_feature_in": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_feature_in",
      "data_width": "32",
      "param_prefix": "C_M_AXI_FEATURE_IN",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "0",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "0",
      "offset_slave_name": "",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "m_axi_feature_out": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_feature_out",
      "data_width": "32",
      "param_prefix": "C_M_AXI_FEATURE_OUT",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "0",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "0",
      "offset_slave_name": "",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "CHin_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of CHin_V",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "CHin_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of CHin_V"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "Hin_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Hin_V",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "Hin_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of Hin_V"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "Win_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Win_V",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "Win_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of Win_V"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "Kx_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Kx_V",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "Kx_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of Kx_V"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "Ky_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Ky_V",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "Ky_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of Ky_V"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "mode_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of mode_V",
          "fields": [
            {
              "offset": "0",
              "width": "2",
              "name": "mode_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 1 to 0 Data signal of mode_V"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "2"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_in_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_feature_in_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_feature_in_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_feature_in_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_in_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_feature_in_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_feature_in_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_feature_in_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_feature_in_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_feature_in_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_feature_in_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_feature_in_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_feature_in_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_in_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_feature_in_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_feature_in_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_feature_in_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_feature_in_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_feature_in_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_in_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_in_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_feature_in_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_feature_in_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_feature_in_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_in_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_feature_in_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_feature_in_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_feature_in_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_feature_in_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_feature_in_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_feature_in_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_feature_in_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_feature_in_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_in_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_feature_in_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_feature_in_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_feature_in_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_feature_in_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_in_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_in_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_feature_in_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_feature_in_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_feature_in_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_feature_in_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_in_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_out_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_feature_out_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_feature_out_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_feature_out_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_out_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_feature_out_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_feature_out_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_feature_out_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_feature_out_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_feature_out_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_feature_out_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_feature_out_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_feature_out_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_out_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_feature_out_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_feature_out_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_feature_out_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_feature_out_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_feature_out_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_out_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_out_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_feature_out_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_feature_out_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_feature_out_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_out_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_feature_out_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_feature_out_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_feature_out_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_feature_out_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_feature_out_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_feature_out_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_feature_out_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_feature_out_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_out_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_feature_out_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_feature_out_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_feature_out_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_feature_out_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_out_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_out_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_feature_out_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_feature_out_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_feature_out_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_feature_out_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_feature_out_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "CHin_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "Hin_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "Win_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "Kx_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "Ky_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "48",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "mode_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "56",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "0"
    },
    "feature_in": {
      "interfaceRef": "m_axi_feature_in",
      "dir": "inout"
    },
    "feature_out": {
      "interfaceRef": "m_axi_feature_out",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "Pool"},
    "Metrics": {"Pool": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "21",
          "PipelineIIMax": "0",
          "PipelineII": "21 ~ 0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.48"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "?",
            "Latency": "0 ~ ?",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "4751007959933222",
            "PipelineDepth": "2 ~ 4751007959933222",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "4751007959933220",
                "Latency": "0 ~ 4751007959933220",
                "PipelineII": "",
                "PipelineDepthMin": "2",
                "PipelineDepthMax": "72495734492",
                "PipelineDepth": "2 ~ 72495734492",
                "Loops": [{
                    "Name": "Loop 1.1.1",
                    "TripCount": "",
                    "LatencyMin": "0",
                    "LatencyMax": "72495734490",
                    "Latency": "0 ~ 72495734490",
                    "PipelineII": "",
                    "PipelineDepthMin": "10",
                    "PipelineDepthMax": "1106214",
                    "PipelineDepth": "10 ~ 1106214",
                    "Loops": [{
                        "Name": "Loop 1.1.1.1",
                        "TripCount": "",
                        "LatencyMin": "0",
                        "LatencyMax": "1106190",
                        "Latency": "0 ~ 1106190",
                        "PipelineII": "",
                        "PipelineDepthMin": "3",
                        "PipelineDepthMax": "4338",
                        "PipelineDepth": "3 ~ 4338",
                        "Loops": [{
                            "Name": "Loop 1.1.1.1.1",
                            "TripCount": "",
                            "LatencyMin": "0",
                            "LatencyMax": "4335",
                            "Latency": "0 ~ 4335",
                            "PipelineII": "",
                            "PipelineDepthMin": "2",
                            "PipelineDepthMax": "17",
                            "PipelineDepth": "2 ~ 17"
                          }]
                      }]
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "12",
          "FF": "4127",
          "LUT": "5280"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-08-23 21:56:35 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
