Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: FourDigitLEDdriver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FourDigitLEDdriver.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FourDigitLEDdriver"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : FourDigitLEDdriver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "LEDdecoder.v" in library work
Compiling verilog file "ledDataFeeder.v" in library work
Module <LEDdecoder> compiled
Compiling verilog file "anti-bounce.v" in library work
Module <ledDataFeeder> compiled
Compiling verilog file "ant-bounce_reset.v" in library work
Module <anti_bounce> compiled
Compiling verilog file "system.v" in library work
Module <anti_bounce_reset> compiled
Module <FourDigitLEDdriver> compiled
No errors in compilation
Analysis of file <"FourDigitLEDdriver.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <FourDigitLEDdriver> in library <work>.

Analyzing hierarchy for module <anti_bounce_reset> in library <work>.

Analyzing hierarchy for module <anti_bounce> in library <work>.

Analyzing hierarchy for module <ledDataFeeder> in library <work>.

Analyzing hierarchy for module <LEDdecoder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <FourDigitLEDdriver>.
Module <FourDigitLEDdriver> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <DCM_inst> in unit <FourDigitLEDdriver>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_inst> in unit <FourDigitLEDdriver>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_inst> in unit <FourDigitLEDdriver>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_inst> in unit <FourDigitLEDdriver>.
    Set user-defined property "CLKIN_PERIOD =  0.000000" for instance <DCM_inst> in unit <FourDigitLEDdriver>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_inst> in unit <FourDigitLEDdriver>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_inst> in unit <FourDigitLEDdriver>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_inst> in unit <FourDigitLEDdriver>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_inst> in unit <FourDigitLEDdriver>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_inst> in unit <FourDigitLEDdriver>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_inst> in unit <FourDigitLEDdriver>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_inst> in unit <FourDigitLEDdriver>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_inst> in unit <FourDigitLEDdriver>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_inst> in unit <FourDigitLEDdriver>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_inst> in unit <FourDigitLEDdriver>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_inst> in unit <FourDigitLEDdriver>.
Analyzing module <anti_bounce_reset> in library <work>.
Module <anti_bounce_reset> is correct for synthesis.
 
Analyzing module <anti_bounce> in library <work>.
Module <anti_bounce> is correct for synthesis.
 
Analyzing module <ledDataFeeder> in library <work>.
Module <ledDataFeeder> is correct for synthesis.
 
Analyzing module <LEDdecoder> in library <work>.
Module <LEDdecoder> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <anti_bounce_reset>.
    Related source file is "ant-bounce_reset.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current_state> of Case statement line 37 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | check                     (rising_edge)        |
    | Reset              | reset_initialize          (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <reset_initialize>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <stabilized_button>.
    Found 20-bit up counter for signal <clk_count>.
    Found 1-bit register for signal <saved_button_state>.
    Found 1-bit xor2 for signal <saved_button_state$xor0000> created at line 39.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <anti_bounce_reset> synthesized.


Synthesizing Unit <anti_bounce>.
    Related source file is "anti-bounce.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current_state> of Case statement line 34 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | check                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <stabilized_button>.
    Found 20-bit up counter for signal <clk_count>.
    Found 1-bit register for signal <saved_button_state>.
    Found 1-bit xor2 for signal <saved_button_state$xor0000> created at line 36.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <anti_bounce> synthesized.


Synthesizing Unit <ledDataFeeder>.
    Related source file is "ledDataFeeder.v".
WARNING:Xst:646 - Signal <check_signal_every_second> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8x4-bit ROM for signal <$varindex0000> created at line 73.
    Found 8x4-bit ROM for signal <$varindex0001> created at line 77.
    Found 8x4-bit ROM for signal <$varindex0002> created at line 81.
    Found 8x4-bit ROM for signal <$varindex0003> created at line 85.
    Found 16x4-bit ROM for signal <SystemCounter$rom0000>.
    Found 1-bit register for signal <an0>.
    Found 1-bit register for signal <an1>.
    Found 1-bit register for signal <an2>.
    Found 1-bit register for signal <an3>.
    Found 4-bit register for signal <loadCharLED>.
    Found 3-bit up counter for signal <MemoryCounter>.
    Found 3-bit adder for signal <MemoryCounter1>.
    Found 3-bit adder for signal <MemoryCounter2>.
    Found 3-bit adder for signal <MemoryCounter3>.
    Found 22-bit up counter for signal <signal_every_second>.
    Found 4-bit up counter for signal <SystemCounter>.
    Summary:
	inferred   5 ROM(s).
	inferred   3 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <ledDataFeeder> synthesized.


Synthesizing Unit <LEDdecoder>.
    Related source file is "LEDdecoder.v".
    Found 16x8-bit ROM for signal <LED>.
    Summary:
	inferred   1 ROM(s).
Unit <LEDdecoder> synthesized.


Synthesizing Unit <FourDigitLEDdriver>.
    Related source file is "system.v".
Unit <FourDigitLEDdriver> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x4-bit ROM                                          : 1
 16x8-bit ROM                                          : 1
 8x4-bit ROM                                           : 4
# Adders/Subtractors                                   : 3
 3-bit adder                                           : 3
# Counters                                             : 4
 20-bit up counter                                     : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 9
 1-bit register                                        : 8
 4-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <kmd3/current_state/FSM> on signal <current_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <kmd2/current_state/FSM> on signal <current_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block reset_initialize.
   You should achieve better results by setting this init to 0.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 6
 16x4-bit ROM                                          : 1
 16x8-bit ROM                                          : 1
 8x4-bit ROM                                           : 4
# Adders/Subtractors                                   : 3
 3-bit adder                                           : 3
# Counters                                             : 4
 20-bit up counter                                     : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Latches                                              : 1
 1-bit latch                                           : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch reset_initialize hinder the constant cleaning in the block anti_bounce_reset.
   You should achieve better results by setting this init to 0.

Optimizing unit <FourDigitLEDdriver> ...

Optimizing unit <anti_bounce_reset> ...

Optimizing unit <anti_bounce> ...

Optimizing unit <ledDataFeeder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FourDigitLEDdriver, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 63
 Flip-Flops                                            : 63

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : FourDigitLEDdriver.ngr
Top Level Output File Name         : FourDigitLEDdriver
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 194
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 38
#      LUT2                        : 10
#      LUT3                        : 10
#      LUT4                        : 38
#      MUXCY                       : 48
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 64
#      FD                          : 40
#      FDC                         : 12
#      FDCE                        : 1
#      FDCP                        : 1
#      FDCPE                       : 1
#      FDP                         : 4
#      FDS                         : 4
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 18
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 15
# DCMs                             : 1
#      DCM                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                       53  out of   1920     2%  
 Number of Slice Flip Flops:             64  out of   3840     1%  
 Number of 4 input LUTs:                100  out of   3840     2%  
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    173    10%  
 Number of GCLKs:                         1  out of      8    12%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)               | Load  |
-----------------------------------+-------------------------------------+-------+
kmd2/check(kmd2/check_wg_cy<4>:O)  | NONE(*)(kmd2/current_state_FSM_FFd2)| 4     |
clk                                | IBUFG+BUFG                          | 40    |
kmd2/reset_initialize              | NONE(kmd2/reset_initialize)         | 1     |
kmd3/check(kmd3/check_wg_cy<4>:O)  | NONE(*)(kmd3/current_state_FSM_FFd2)| 4     |
kmd3/stabilized_button             | NONE(kmd1/MemoryCounter_2)          | 3     |
clk                                | DCM_inst:CLKDV                      | 12    |
-----------------------------------+-------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------+----------------------------------+-------+
Control Signal                                                     | Buffer(FF name)                  | Load  |
-------------------------------------------------------------------+----------------------------------+-------+
kmd2/stabilized_button(kmd2/stabilized_button:Q)                   | NONE(kmd1/MemoryCounter_0)       | 11    |
kmd2/reset_initialize(kmd2/reset_initialize:Q)                     | NONE(kmd2/current_state_FSM_FFd1)| 4     |
kmd3/saved_button_state_and0000(kmd3/saved_button_state_and00001:O)| NONE(kmd3/saved_button_state)    | 2     |
kmd3/saved_button_state_and0001(kmd3/saved_button_state_and00011:O)| NONE(kmd3/saved_button_state)    | 2     |
reset                                                              | IBUF                             | 2     |
-------------------------------------------------------------------+----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.182ns (Maximum Frequency: 192.976MHz)
   Minimum input arrival time before clock: 3.967ns
   Maximum output required time after clock: 9.179ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'kmd2/check'
  Clock period: 3.920ns (frequency: 255.102MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               3.920ns (Levels of Logic = 1)
  Source:            kmd2/current_state_FSM_FFd1 (FF)
  Destination:       kmd2/stabilized_button (FF)
  Source Clock:      kmd2/check rising
  Destination Clock: kmd2/check rising

  Data Path: kmd2/current_state_FSM_FFd1 to kmd2/stabilized_button
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   1.246  kmd2/current_state_FSM_FFd1 (kmd2/current_state_FSM_FFd1)
     LUT4:I0->O            1   0.551   0.801  kmd2/stabilized_button_not00011 (kmd2/stabilized_button_not0001)
     FDCE:CE                   0.602          kmd2/stabilized_button
    ----------------------------------------
    Total                      3.920ns (1.873ns logic, 2.047ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.182ns (frequency: 192.976MHz)
  Total number of paths / destination ports: 487 / 56
-------------------------------------------------------------------------
Delay:               5.182ns (Levels of Logic = 20)
  Source:            kmd2/clk_count_1 (FF)
  Destination:       kmd2/clk_count_19 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: kmd2/clk_count_1 to kmd2/clk_count_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.720   1.216  kmd2/clk_count_1 (kmd2/clk_count_1)
     LUT1:I0->O            1   0.551   0.000  kmd2/Mcount_clk_count_cy<1>_rt (kmd2/Mcount_clk_count_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  kmd2/Mcount_clk_count_cy<1> (kmd2/Mcount_clk_count_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  kmd2/Mcount_clk_count_cy<2> (kmd2/Mcount_clk_count_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  kmd2/Mcount_clk_count_cy<3> (kmd2/Mcount_clk_count_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  kmd2/Mcount_clk_count_cy<4> (kmd2/Mcount_clk_count_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  kmd2/Mcount_clk_count_cy<5> (kmd2/Mcount_clk_count_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  kmd2/Mcount_clk_count_cy<6> (kmd2/Mcount_clk_count_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  kmd2/Mcount_clk_count_cy<7> (kmd2/Mcount_clk_count_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  kmd2/Mcount_clk_count_cy<8> (kmd2/Mcount_clk_count_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  kmd2/Mcount_clk_count_cy<9> (kmd2/Mcount_clk_count_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  kmd2/Mcount_clk_count_cy<10> (kmd2/Mcount_clk_count_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  kmd2/Mcount_clk_count_cy<11> (kmd2/Mcount_clk_count_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  kmd2/Mcount_clk_count_cy<12> (kmd2/Mcount_clk_count_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  kmd2/Mcount_clk_count_cy<13> (kmd2/Mcount_clk_count_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  kmd2/Mcount_clk_count_cy<14> (kmd2/Mcount_clk_count_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  kmd2/Mcount_clk_count_cy<15> (kmd2/Mcount_clk_count_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  kmd2/Mcount_clk_count_cy<16> (kmd2/Mcount_clk_count_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  kmd2/Mcount_clk_count_cy<17> (kmd2/Mcount_clk_count_cy<17>)
     MUXCY:CI->O           0   0.064   0.000  kmd2/Mcount_clk_count_cy<18> (kmd2/Mcount_clk_count_cy<18>)
     XORCY:CI->O           1   0.904   0.000  kmd2/Mcount_clk_count_xor<19> (kmd2/Result<19>)
     FD:D                      0.203          kmd2/clk_count_19
    ----------------------------------------
    Total                      5.182ns (3.966ns logic, 1.216ns route)
                                       (76.5% logic, 23.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'kmd3/check'
  Clock period: 3.920ns (frequency: 255.102MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               3.920ns (Levels of Logic = 1)
  Source:            kmd3/current_state_FSM_FFd1 (FF)
  Destination:       kmd3/stabilized_button (FF)
  Source Clock:      kmd3/check rising
  Destination Clock: kmd3/check rising

  Data Path: kmd3/current_state_FSM_FFd1 to kmd3/stabilized_button
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   1.246  kmd3/current_state_FSM_FFd1 (kmd3/current_state_FSM_FFd1)
     LUT4:I0->O            1   0.551   0.801  kmd3/stabilized_button_not00011 (kmd3/stabilized_button_not0001)
     FDCPE:CE                  0.602          kmd3/stabilized_button
    ----------------------------------------
    Total                      3.920ns (1.873ns logic, 2.047ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'kmd3/stabilized_button'
  Clock period: 3.419ns (frequency: 292.483MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               3.419ns (Levels of Logic = 1)
  Source:            kmd1/MemoryCounter_0 (FF)
  Destination:       kmd1/MemoryCounter_0 (FF)
  Source Clock:      kmd3/stabilized_button rising
  Destination Clock: kmd3/stabilized_button rising

  Data Path: kmd1/MemoryCounter_0 to kmd1/MemoryCounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.720   1.144  kmd1/MemoryCounter_0 (kmd1/MemoryCounter_0)
     INV:I->O              1   0.551   0.801  kmd1/Mcount_MemoryCounter_xor<0>11_INV_0 (kmd1/Result<0>)
     FDC:D                     0.203          kmd1/MemoryCounter_0
    ----------------------------------------
    Total                      3.419ns (1.474ns logic, 1.945ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'kmd2/check'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.967ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       kmd2/stabilized_button (FF)
  Destination Clock: kmd2/check rising

  Data Path: reset to kmd2/stabilized_button
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.821   1.192  reset_IBUF (reset_IBUF)
     LUT4:I2->O            1   0.551   0.801  kmd2/stabilized_button_not00011 (kmd2/stabilized_button_not0001)
     FDCE:CE                   0.602          kmd2/stabilized_button
    ----------------------------------------
    Total                      3.967ns (1.974ns logic, 1.993ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'kmd3/check'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.909ns (Levels of Logic = 2)
  Source:            BTN2 (PAD)
  Destination:       kmd3/stabilized_button (FF)
  Destination Clock: kmd3/check rising

  Data Path: BTN2 to kmd3/stabilized_button
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.821   1.134  BTN2_IBUF (BTN2_IBUF)
     LUT4:I2->O            1   0.551   0.801  kmd3/stabilized_button_not00011 (kmd3/stabilized_button_not0001)
     FDCPE:CE                  0.602          kmd3/stabilized_button
    ----------------------------------------
    Total                      3.909ns (1.974ns logic, 1.935ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'kmd2/check'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.482ns (Levels of Logic = 1)
  Source:            kmd2/stabilized_button (FF)
  Destination:       stabilizedRESET (PAD)
  Source Clock:      kmd2/check rising

  Data Path: kmd2/stabilized_button to stabilizedRESET
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.720   1.118  kmd2/stabilized_button (kmd2/stabilized_button)
     OBUF:I->O                 5.644          stabilizedRESET_OBUF (stabilizedRESET)
    ----------------------------------------
    Total                      7.482ns (6.364ns logic, 1.118ns route)
                                       (85.1% logic, 14.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              9.179ns (Levels of Logic = 2)
  Source:            kmd1/loadCharLED_0 (FF)
  Destination:       a (PAD)
  Source Clock:      clk rising 0.1X

  Data Path: kmd1/loadCharLED_0 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              9   0.720   1.463  kmd1/loadCharLED_0 (kmd1/loadCharLED_0)
     LUT4:I0->O            1   0.551   0.801  kmd/Mrom_LED41 (d_OBUF)
     OBUF:I->O                 5.644          d_OBUF (d)
    ----------------------------------------
    Total                      9.179ns (6.915ns logic, 2.264ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'kmd3/check'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.281ns (Levels of Logic = 1)
  Source:            kmd3/stabilized_button (FF)
  Destination:       stabilizedButton (PAD)
  Source Clock:      kmd3/check rising

  Data Path: kmd3/stabilized_button to stabilizedButton
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            4   0.720   0.917  kmd3/stabilized_button (kmd3/stabilized_button)
     OBUF:I->O                 5.644          stabilizedButton_OBUF (stabilizedButton)
    ----------------------------------------
    Total                      7.281ns (6.364ns logic, 0.917ns route)
                                       (87.4% logic, 12.6% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.85 secs
 
--> 

Total memory usage is 309972 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    3 (   0 filtered)

