// Seed: 180260691
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout tri1 id_2;
  output wire id_1;
  wire id_10;
  assign module_1.id_0 = 0;
  assign id_10 = id_9;
  assign id_2 = -1 & -1;
  assign id_8 = id_6;
  wire id_11;
  parameter id_12 = -1;
  logic id_13;
endmodule
module module_1 #(
    parameter id_5 = 32'd30
) (
    input  tri0 id_0,
    output wand id_1,
    input  wand id_2,
    input  tri1 id_3,
    input  wand id_4,
    output tri0 _id_5
);
  logic [-1 : id_5  ==  1] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  logic id_8;
endmodule
