
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000472                       # Number of seconds simulated
sim_ticks                                   471578793                       # Number of ticks simulated
final_tick                                  471578793                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 270163                       # Simulator instruction rate (inst/s)
host_op_rate                                   313759                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              355736849                       # Simulator tick rate (ticks/s)
host_mem_usage                                 644956                       # Number of bytes of host memory used
host_seconds                                     1.33                       # Real time elapsed on the host
sim_insts                                      358133                       # Number of instructions simulated
sim_ops                                        415928                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           833                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    471578793                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           21760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               44480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          22720                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              340                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  695                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           48178587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           46142872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               94321459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      48178587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          48178587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          48178587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          46142872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              94321459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       355.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       340.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1453                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          695                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        695                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   44480                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    44480                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 55                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 31                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 74                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 57                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 64                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 79                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 73                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                22                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                45                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                10                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      471457175                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    695                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      611                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       80                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          134                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     314.746269                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    240.793353                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    254.316087                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            15     11.19%     11.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           42     31.34%     42.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           45     33.58%     76.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           11      8.21%     84.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            2      1.49%     85.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            5      3.73%     89.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            5      3.73%     93.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      0.75%     94.03% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            8      5.97%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           134                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        22720                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        21760                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 48178587.199530832469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 46142872.247437983751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          355                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          340                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     11957582                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     12666176                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33683.33                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     37253.46                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      11592508                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 24623758                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     3475000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16679.87                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35429.87                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         94.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      94.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.74                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.74                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       554                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  79.71                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      678355.65                       # Average gap between requests
system.mem_ctrl.pageHitRate                     79.71                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    721140                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    364320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  3377220                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              12243600                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1037280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        162366780                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         25490880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy           6355620                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               246991320                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             523.754087                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             441815348                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1177823                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       14820000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF      19578428                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     66389495                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       13537140                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    356075907                       # Time in different power states
system.mem_ctrl_1.actEnergy                    285600                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    144210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1585080                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               3821850                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                659040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         25638600                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          6347520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          94399080                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               139027380                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             294.812621                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             461425330                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1439833                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2600000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     388727010                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     16528717                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        6056335                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     56226898                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    471578793                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  106568                       # Number of BP lookups
system.cpu.branchPred.condPredicted             71666                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              6642                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                92898                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   20679                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             22.259898                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   12694                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               6020                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11742                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               5995                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5747                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           86                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    471578793                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    471578793                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    471578793                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    471578793                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       471578793                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           566121                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      358133                       # Number of instructions committed
system.cpu.committedOps                        415928                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                         15178                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               1.580756                       # CPI: cycles per instruction
system.cpu.ipc                               0.632609                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  251530     60.47%     60.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                   6093      1.46%     61.94% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.94% # Class of committed instruction
system.cpu.op_class_0::MemRead                 100477     24.16%     86.10% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 57812     13.90%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite               16      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   415928                       # Class of committed instruction
system.cpu.tickCycles                          504933                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                           61188                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions             276991                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions            134526                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            32439                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    471578793                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           245.134231                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              155357                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               368                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            422.165761                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            219912                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   245.134231                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.478778                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.478778                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            622040                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           622040                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    471578793                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        91476                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           91476                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        51481                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          51481                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6016                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6016                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6016                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6016                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data       142957                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           142957                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       142957                       # number of overall hits
system.cpu.dcache.overall_hits::total          142957                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          146                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           146                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          283                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          283                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          429                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            429                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          429                       # number of overall misses
system.cpu.dcache.overall_misses::total           429                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13347992                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13347992                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     31544044                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     31544044                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     44892036                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     44892036                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     44892036                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     44892036                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        91622                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        91622                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        51764                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        51764                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         6016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6016                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6016                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       143386                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       143386                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       143386                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       143386                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001594                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001594                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005467                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005467                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002992                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002992                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002992                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002992                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 91424.602740                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91424.602740                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 111463.053004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 111463.053004                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 104643.440559                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 104643.440559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 104643.440559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 104643.440559                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.dcache.writebacks::total                 6                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           47                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           61                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           61                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          132                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          132                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          236                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          236                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          368                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          368                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          368                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          368                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12019357                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12019357                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     26241999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     26241999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     38261356                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     38261356                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     38261356                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     38261356                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002566                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002566                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002566                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002566                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91055.734848                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91055.734848                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 111194.911017                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 111194.911017                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 103971.076087                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 103971.076087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 103971.076087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 103971.076087                       # average overall mshr miss latency
system.cpu.dcache.replacements                      8                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    471578793                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           302.638461                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              123380                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               380                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            324.684211                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            105791                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   302.638461                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.591091                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.591091                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          340                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          296                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            493904                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           493904                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    471578793                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       123000                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          123000                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       123000                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           123000                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       123000                       # number of overall hits
system.cpu.icache.overall_hits::total          123000                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          381                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           381                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          381                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            381                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          381                       # number of overall misses
system.cpu.icache.overall_misses::total           381                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38832794                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38832794                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     38832794                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38832794                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38832794                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38832794                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       123381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       123381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       123381                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       123381                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       123381                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       123381                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003088                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003088                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003088                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003088                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003088                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101923.343832                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101923.343832                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101923.343832                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101923.343832                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101923.343832                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101923.343832                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          381                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          381                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          381                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          381                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          381                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          381                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38199714                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38199714                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38199714                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38199714                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38199714                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38199714                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003088                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003088                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003088                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003088                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003088                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003088                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 100261.716535                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100261.716535                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 100261.716535                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100261.716535                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 100261.716535                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100261.716535                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    471578793                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse          525.794309                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs                749                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs              695                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.077698                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            87465                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   297.403128                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data   228.391182                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.018152                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.013940                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.032092                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024          695                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2          605                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.042419                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses             6735                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses            6735                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED    471578793                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks            6                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total            6                       # number of WritebackDirty hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           25                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data           23                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           48                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           25                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data           23                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total              48                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           25                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data           23                       # number of overall hits
system.cpu.l2cache.overall_hits::total             48                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data          236                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total          236                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          356                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          109                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          465                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          356                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          345                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           701                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          356                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          345                       # number of overall misses
system.cpu.l2cache.overall_misses::total          701                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data     25453148                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total     25453148                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     36312136                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     11002264                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     47314400                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     36312136                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     36455412                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     72767548                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     36312136                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     36455412                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     72767548                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks            6                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total            6                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data          236                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total          236                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          381                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          132                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          513                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          381                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data          368                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          749                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          381                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data          368                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          749                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.934383                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.825758                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.906433                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.934383                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.937500                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.935915                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.934383                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.937500                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.935915                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 107852.322034                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 107852.322034                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 102000.382022                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 100938.201835                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 101751.397849                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 102000.382022                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 105667.860870                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 103805.346648                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 102000.382022                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 105667.860870                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 103805.346648                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            5                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            5                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data          236                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total          236                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          104                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          460                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          340                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          696                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          356                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          340                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          696                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     21521388                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     21521388                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     30397836                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8817305                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     39215141                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     30397836                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     30338693                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     60736529                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     30397836                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     30338693                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     60736529                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.934383                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.787879                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.896686                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.934383                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.923913                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.929239                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.934383                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.923913                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.929239                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 91192.322034                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 91192.322034                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 85387.179775                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84781.778846                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85250.306522                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 85387.179775                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 89231.450000                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 87265.127874                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 85387.179775                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 89231.450000                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 87265.127874                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests            797                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests           97                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    471578793                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 512                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             6                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                42                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                236                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               236                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            513                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          801                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          744                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1545                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        24320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        23936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    48256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                749                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.066756                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.249765                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      699     93.32%     93.32% # Request fanout histogram
system.l2bus.snoop_fanout::1                       50      6.68%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  749                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               683893                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1582700                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1536880                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests           695                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    471578793                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                459                       # Transaction distribution
system.membus.trans_dist::ReadExReq               236                       # Transaction distribution
system.membus.trans_dist::ReadExResp              236                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           459                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         1390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        44480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   44480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               695                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     695    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 695                       # Request fanout histogram
system.membus.reqLayer0.occupancy              578935                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3107916                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
