<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='580' ll='584' type='const llvm::TargetRegisterClass * llvm::TargetRegisterInfo::getSubClassWithSubReg(const llvm::TargetRegisterClass * RC, unsigned int Idx) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='568'>/// Returns the largest legal sub-class of RC that
  /// supports the sub-register index Idx.
  /// If no such sub-class exists, return NULL.
  /// If all registers in RC already have an Idx sub-register, return RC.
  ///
  /// TableGen generates a version of this function that is good enough in most
  /// cases.  Targets can override if they have constraints that TableGen
  /// doesn&apos;t understand.  For example, the x86 sub_8bit sub-register index is
  /// supported by the full GR32 register class in 64-bit mode, but only by the
  /// GR32_ABCD regiister class in 32-bit mode.
  ///
  /// TableGen will synthesize missing RC sub-classes.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='916' u='c' c='_ZNK4llvm12MachineInstr27getRegClassConstraintEffectEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1624' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='474' u='c' c='_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeExtInstrERN4llvm12MachineInstrERNS1_17MachineBasicBlockERNS1_15SmallPtrSetImplIPS2_EE'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='484' u='c' c='_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeExtInstrERN4llvm12MachineInstrERNS1_17MachineBasicBlockERNS1_15SmallPtrSetImplIPS2_EE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2244' u='c' c='_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='453' u='c' c='_ZN4llvm12InstrEmitter18ConstrainForSubRegEjjNS_3MVTEbRKNS_8DebugLocE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='466' u='c' c='_ZN4llvm12InstrEmitter18ConstrainForSubRegEjjNS_3MVTEbRKNS_8DebugLocE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='572' u='c' c='_ZN4llvm12InstrEmitter14EmitSubregNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='564' u='c' c='_ZN4llvm11SplitEditor9buildCopyEjjNS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
