$date
	Sat Nov 18 23:45:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & d $end
$var wire 1 ' reset $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
1'
1&
0%
1$
1#
0"
0!
$end
#20
1(
1!
0$
0'
1"
1%
#40
0"
0%
#60
0(
0!
1$
1'
0#
0&
1"
1%
#80
0"
0%
