/*
 * Copyright 2018 Sanitas EG
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/input/input.h>




&iomuxc {
	audmux {
		pinctrl_audmux_1: audmux-1 {
			fsl,pins = <
				MX6QDL_PAD_SD2_DAT0__AUD4_RXD  0x130b0
				MX6QDL_PAD_SD2_DAT3__AUD4_TXC  0x130b0
				MX6QDL_PAD_SD2_DAT2__AUD4_TXD  0x110b0
				MX6QDL_PAD_SD2_DAT1__AUD4_TXFS 0x130b0
			>;
		};

		pinctrl_audmux_2: audmux-2 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD  0x130b0
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC  0x130b0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD  0x110b0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x130b0
			>;
		};

		pinctrl_audmux_3: audmux-3 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT16__AUD5_TXC  0x130b0
				MX6QDL_PAD_DISP0_DAT18__AUD5_TXFS 0x130b0
				MX6QDL_PAD_DISP0_DAT19__AUD5_RXD  0x130b0
			>;
		};

		pinctrl_audmux_6: audmux-6 {
			fsl,pins = <
				MX6QDL_PAD_DI0_PIN2__AUD6_TXD 	0x110b0
				MX6QDL_PAD_DI0_PIN3__AUD6_TXFS  0x130b0
				MX6QDL_PAD_DI0_PIN4__AUD6_RXD   0x130b0
				MX6QDL_PAD_DI0_PIN15__AUD6_TXC  0x130b0
			>;
		};
	};

	ecspi1 {
		pinctrl_ecspi1_cs_1: ecspi1_cs_grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x80000000
			>;
		};

		pinctrl_ecspi1_1: ecspi1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0x100b1
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0x100b1
			>;
		};

		pinctrl_ecspi1_2: ecspi1grp-2 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__ECSPI1_MISO 0x100b1
				MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI 0x100b1
				MX6QDL_PAD_KEY_COL0__ECSPI1_SCLK 0x100b1
			>;
		};

		pinctrl_ecspi1_cs_3: ecspi1_cs_grp-3 {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW1__ECSPI1_SS0 0x80000000
			>;
		};

		pinctrl_ecspi1_3: ecspi1grp-3 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT20__ECSPI1_SCLK 0x100b1
				MX6QDL_PAD_DISP0_DAT21__ECSPI1_MOSI 0x100b1
				MX6QDL_PAD_DISP0_DAT22__ECSPI1_MISO 0x100b1
			>;
		};
	};

	ecspi3 {
		pinctrl_ecspi3_1: ecspi3grp-1 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO 0x100b1
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI 0x100b1
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK 0x100b1
			>;
		};
		
		pinctrl_ecspi3_2: ecspi3grp-2 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO 0x100b1
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI 0x100b1
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK 0x100b1
				MX6QDL_PAD_DISP0_DAT7__ECSPI3_RDY  0x100b1
			>;
		};
	};

	enet {
		pinctrl_enet_1: enetgrp-1 {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK      0x4001b0a8
			>;
		};

		pinctrl_enet_2: enetgrp-2 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__ENET_MDIO        0x1b0b0
				MX6QDL_PAD_KEY_COL2__ENET_MDC         0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK      0x4001b0a8
			>;
		};

		pinctrl_enet_3: enetgrp-3 {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN     0x1b0b0
			>;
		};
		
		pinctrl_enet_4: enetgrp-4 {
			fsl,pins = <
			
				MX6QDL_PAD_KEY_COL1__ENET_MDIO        0x1b0b0
				MX6QDL_PAD_KEY_COL2__ENET_MDC         0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
			/*
                MX6QDL_PAD_RGMII_RD0__RGMII_RD0            0x0001B030
                MX6QDL_PAD_RGMII_RD1__RGMII_RD1            0x0001B030
                MX6QDL_PAD_RGMII_RD2__RGMII_RD2            0x0001B030
                MX6QDL_PAD_RGMII_RD3__RGMII_RD3            0x0001B030
                MX6QDL_PAD_RGMII_RXC__RGMII_RXC            0x00013030
                MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL      0x00013030
                MX6QDL_PAD_RGMII_TD0__RGMII_TD0            0x0001B030
                MX6QDL_PAD_RGMII_TD1__RGMII_TD1            0x0001B030
                MX6QDL_PAD_RGMII_TD2__RGMII_TD2            0x0001B030
                MX6QDL_PAD_RGMII_TD3__RGMII_TD3            0x0001B030
                MX6QDL_PAD_RGMII_TXC__RGMII_TXC            0x00013030
                MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL      0x00013030
			*/
			>;
		};
	};

	esai {
		pinctrl_esai_1: esaigrp-1 {
			fsl,pins = <
				MX6QDL_PAD_ENET_RXD0__ESAI_TX_HF_CLK 0x1b030
				MX6QDL_PAD_ENET_CRS_DV__ESAI_TX_CLK  0x1b030
				MX6QDL_PAD_ENET_RXD1__ESAI_TX_FS     0x1b030
				MX6QDL_PAD_ENET_TX_EN__ESAI_TX3_RX2  0x1b030
				MX6QDL_PAD_ENET_TXD1__ESAI_TX2_RX3   0x1b030
				MX6QDL_PAD_ENET_TXD0__ESAI_TX4_RX1   0x1b030
				MX6QDL_PAD_ENET_MDC__ESAI_TX5_RX0    0x1b030
				MX6QDL_PAD_NANDF_CS2__ESAI_TX0       0x1b030
				MX6QDL_PAD_NANDF_CS3__ESAI_TX1       0x1b030
			>;
		};

		pinctrl_esai_2: esaigrp-2 {
			fsl,pins = <
				MX6QDL_PAD_ENET_CRS_DV__ESAI_TX_CLK 0x1b030
				MX6QDL_PAD_ENET_RXD1__ESAI_TX_FS    0x1b030
				MX6QDL_PAD_ENET_TX_EN__ESAI_TX3_RX2 0x1b030
				MX6QDL_PAD_GPIO_5__ESAI_TX2_RX3     0x1b030
				MX6QDL_PAD_ENET_TXD0__ESAI_TX4_RX1  0x1b030
				MX6QDL_PAD_ENET_MDC__ESAI_TX5_RX0   0x1b030
				MX6QDL_PAD_GPIO_17__ESAI_TX0        0x1b030
				MX6QDL_PAD_NANDF_CS3__ESAI_TX1      0x1b030
				MX6QDL_PAD_ENET_MDIO__ESAI_RX_CLK   0x1b030
				MX6QDL_PAD_GPIO_9__ESAI_RX_FS       0x1b030
			>;
		};
	};

	flexcan1 {
		pinctrl_flexcan1_1: flexcan1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX 0x80000000
				MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX 0x80000000
			>;
		};

		pinctrl_flexcan1_2: flexcan1grp-2 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_7__FLEXCAN1_TX   0x80000000
				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX 0x80000000
			>;
		};
		
		pinctrl_flexcan1_3: flexcan1grp-3 {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__FLEXCAN1_TX   0x80000000
				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX 0x80000000
			>;
		};
	};

	flexcan2 {
		pinctrl_flexcan2_1: flexcan2grp-1 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 0x80000000
				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 0x80000000
			>;
		};
		
		pinctrl_flexcan2_2: flexcan2grp-2 {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT0__FLEXCAN2_TX   0x80000000
				MX6QDL_PAD_SD3_DAT1__FLEXCAN2_RX   0x80000000
			>;
		};
	};

	gpmi-nand {
		pinctrl_gpmi_nand_1: gpmi-nand-1 {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CLE__NAND_CLE     0xb0b1
				MX6QDL_PAD_NANDF_ALE__NAND_ALE     0xb0b1
				MX6QDL_PAD_NANDF_WP_B__NAND_WP_B   0xb0b1
				MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000
				MX6QDL_PAD_NANDF_CS0__NAND_CE0_B   0xb0b1
				MX6QDL_PAD_NANDF_CS1__NAND_CE1_B   0xb0b1
				MX6QDL_PAD_SD4_CMD__NAND_RE_B      0xb0b1
				MX6QDL_PAD_SD4_CLK__NAND_WE_B      0xb0b1
				MX6QDL_PAD_NANDF_D0__NAND_DATA00   0xb0b1
				MX6QDL_PAD_NANDF_D1__NAND_DATA01   0xb0b1
				MX6QDL_PAD_NANDF_D2__NAND_DATA02   0xb0b1
				MX6QDL_PAD_NANDF_D3__NAND_DATA03   0xb0b1
				MX6QDL_PAD_NANDF_D4__NAND_DATA04   0xb0b1
				MX6QDL_PAD_NANDF_D5__NAND_DATA05   0xb0b1
				MX6QDL_PAD_NANDF_D6__NAND_DATA06   0xb0b1
				MX6QDL_PAD_NANDF_D7__NAND_DATA07   0xb0b1
				MX6QDL_PAD_SD4_DAT0__NAND_DQS      0x00b1
			>;
		};
	};

	hdmi_hdcp {
		pinctrl_hdmi_hdcp_1: hdmihdcpgrp-1 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA 0x4001b8b1
			>;
		};

		pinctrl_hdmi_hdcp_2: hdmihdcpgrp-2 {
			fsl,pins = <
				MX6QDL_PAD_EIM_EB2__HDMI_TX_DDC_SCL 0x4001b8b1
				MX6QDL_PAD_EIM_D16__HDMI_TX_DDC_SDA 0x4001b8b1
			>;
		};

		pinctrl_hdmi_hdcp_3: hdmihdcpgrp-3 {
			fsl,pins = <
				MX6QDL_PAD_EIM_EB2__HDMI_TX_DDC_SCL  0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA 0x4001b8b1
			>;
		};
	};

	hdmi_cec {
		pinctrl_hdmi_cec_1: hdmicecgrp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE 0x1f8b0
			>;
		};

		pinctrl_hdmi_cec_2: hdmicecgrp-2 {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x1f8b0
			>;
		};
	};

	i2c1 {
		pinctrl_i2c1_1: i2c1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1
				MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4001b8b1
			>;
		};

		pinctrl_i2c1_2: i2c1grp-2 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
			>;
		};
	};

	i2c2 {
		pinctrl_i2c2_1: i2c2grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_EB2__I2C2_SCL 0x4001b8b1
				MX6QDL_PAD_EIM_D16__I2C2_SDA 0x4001b8b1
			>;
		};

		pinctrl_i2c2_2: i2c2grp-2 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
			>;
		};

		pinctrl_i2c2_3: i2c2grp-3 {
			fsl,pins = <
				MX6QDL_PAD_EIM_EB2__I2C2_SCL  0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
			>;
		};
	};

	i2c3 {
		pinctrl_i2c3_1: i2c3grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__I2C3_SCL 0x4001b8b1
				MX6QDL_PAD_EIM_D18__I2C3_SDA 0x4001b8b1
			>;
		};

		pinctrl_i2c3_2: i2c3grp-2 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
			>;
		};

		pinctrl_i2c3_3: i2c3grp-3 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL  0x4001b8b1
				MX6QDL_PAD_GPIO_16__I2C3_SDA 0x4001b8b1
			>;
		};

		pinctrl_i2c3_4: i2c3grp-4 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_3__I2C3_SCL  0x4001b8b1
				MX6QDL_PAD_EIM_D18__I2C3_SDA 0x4001b8b1
			>;
		};
	};

	ipu1 {
		pinctrl_ipu1_1: ipu1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
				MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
			>;
		};

		pinctrl_ipu1_2: ipu1grp-2 { /* parallel camera */
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x80000000
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x80000000
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x80000000
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x80000000
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x80000000
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x80000000
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x80000000
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x80000000
				MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x80000000
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x80000000
				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x80000000
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x80000000
			>;
		};

		pinctrl_ipu1_3: ipu1grp-3 { /* parallel port 16-bit */
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT4__IPU1_CSI0_DATA04   0x80000000
				MX6QDL_PAD_CSI0_DAT5__IPU1_CSI0_DATA05   0x80000000
				MX6QDL_PAD_CSI0_DAT6__IPU1_CSI0_DATA06   0x80000000
				MX6QDL_PAD_CSI0_DAT7__IPU1_CSI0_DATA07   0x80000000
				MX6QDL_PAD_CSI0_DAT8__IPU1_CSI0_DATA08   0x80000000
				MX6QDL_PAD_CSI0_DAT9__IPU1_CSI0_DATA09   0x80000000
				MX6QDL_PAD_CSI0_DAT10__IPU1_CSI0_DATA10  0x80000000
				MX6QDL_PAD_CSI0_DAT11__IPU1_CSI0_DATA11  0x80000000
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12  0x80000000
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13  0x80000000
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14  0x80000000
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15  0x80000000
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16  0x80000000
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17  0x80000000
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18  0x80000000
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19  0x80000000
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x80000000
				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC    0x80000000
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC   0x80000000
			>;
		};
		
		pinctrl_ipu1_4: ipu1grp-4 { /* parallel port 16-bit */
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT4__IPU1_CSI0_DATA04   0x80000000
				MX6QDL_PAD_CSI0_DAT5__IPU1_CSI0_DATA05   0x80000000
				MX6QDL_PAD_CSI0_DAT6__IPU1_CSI0_DATA06   0x80000000
				MX6QDL_PAD_CSI0_DAT7__IPU1_CSI0_DATA07   0x80000000
				MX6QDL_PAD_CSI0_DAT8__IPU1_CSI0_DATA08   0x80000000
				MX6QDL_PAD_CSI0_DAT9__IPU1_CSI0_DATA09   0x80000000
				MX6QDL_PAD_CSI0_DAT10__IPU1_CSI0_DATA10  0x80000000
				MX6QDL_PAD_CSI0_DAT11__IPU1_CSI0_DATA11  0x80000000
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12  0x80000000
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13  0x80000000
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14  0x80000000
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15  0x80000000
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16  0x80000000
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17  0x80000000
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18  0x80000000
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19  0x80000000
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x80000000
				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC    0x80000000
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC   0x80000000
			>;
		};
	};

	mlb {
		pinctrl_mlb_1: mlbgrp-1 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_3__MLB_CLK  0x71
				MX6QDL_PAD_GPIO_6__MLB_SIG  0x71
				MX6QDL_PAD_GPIO_2__MLB_DATA 0x71
			>;
		};

		pinctrl_mlb_2: mlbgrp-2 {
			fsl,pins = <
				MX6QDL_PAD_ENET_TXD1__MLB_CLK 0x80000000
				MX6QDL_PAD_GPIO_6__MLB_SIG    0x80000000
				MX6QDL_PAD_GPIO_2__MLB_DATA   0x80000000
			>;
		};
	};

	pwm1 {
		pinctrl_pwm1_1: pwm1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT3__PWM1_OUT 0x1b0b1
			>;
		};
	};

	pwm3 {
		pinctrl_pwm3_1: pwm3grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT1__PWM3_OUT 0x1b0b1
			>;
		};
	};

	spdif {
		pinctrl_spdif_1: spdifgrp-1 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__SPDIF_IN 0x1b0b0
			>;
		};

		pinctrl_spdif_2: spdifgrp-2 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_16__SPDIF_IN  0x1b0b0
				MX6QDL_PAD_GPIO_17__SPDIF_OUT 0x1b0b0
			>;
		};
	};

	uart1 {
		pinctrl_uart1_1: uart1grp-1 {
			fsl,pins = <
			
			
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1
			>;
		};

		pinctrl_uart1_2: uart1grp-2 {
			fsl,pins = <
			/*
				MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA 0x1b0b1
				MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA 0x1b0b1
            */ 
             /*   MX6QDL_PAD_EIM_D19__UART1_CTS_B            0x0001B0B0
                MX6QDL_PAD_EIM_D20__UART1_RTS_B            0x0001B0B0
              */
                MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA         0x0001B0B0
                MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA         0x0001B0B0
				
				
			>;
		};
	};

	uart2 {
		pinctrl_uart2_1: uart2grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
			>;
		};

		pinctrl_uart2_2: uart2grp-2 { /* DTE mode */
			fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_RX_DATA   0x1b0b1
				MX6QDL_PAD_EIM_D27__UART2_TX_DATA   0x1b0b1
				MX6QDL_PAD_EIM_D28__UART2_DTE_CTS_B 0x1b0b1
				MX6QDL_PAD_EIM_D29__UART2_DTE_RTS_B 0x1b0b1
			>;
		};
		
		
		pinctrl_uart2_3: uart2grp-3 { /* DTE mode */
			fsl,pins = <
				
				MX6QDL_PAD_GPIO_8__UART2_RX_DATA 0x1b0b1
				MX6QDL_PAD_GPIO_7__UART2_TX_DATA 0x1b0b1
				MX6QDL_PAD_SD4_DAT6__UART2_CTS_B 0x1b0b1
				MX6QDL_PAD_SD4_DAT5__UART2_RTS_B 0x1b0b1
				
		
				
				
			>;
		};
		
	};

	uart3 {
		pinctrl_uart3_1: uart3grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD4_CLK__UART3_RX_DATA 0x1b0b1
				MX6QDL_PAD_SD4_CMD__UART3_TX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D30__UART3_CTS_B   0x1b0b1
				MX6QDL_PAD_EIM_EB3__UART3_RTS_B   0x1b0b1
			>;
		};
		
		pinctrl_uart3_2: uart3grp-2 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
			>;
		};		

		pinctrl_uart3_3: uart3grp-3 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
				MX6QDL_PAD_SD3_RST__UART3_RTS_B   0x1b0b1
				MX6QDL_PAD_SD3_DAT3__UART3_CTS_B  0x1b0b1
			>;
		};		

		pinctrl_uart3_4: uart3grp-4 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
/*				MX6QDL_PAD_SD3_RST__UART3_CTS_B   0x1b0b1 */
				MX6QDL_PAD_SD3_DAT3__UART3_RTS_B  0x1b0b1
			>;
		};		
	};

	uart4 {
		pinctrl_uart4_1: uart4grp-1 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b1
				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
			>;
		};
	};

	usbotg {
		pinctrl_usbotg_1: usbotggrp-1 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
			>;
		};

		pinctrl_usbotg_2: usbotggrp-2 {
			fsl,pins = <
				MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x17059
			>;
		};
	};

	usbh2 {
		pinctrl_usbh2_1: usbh2grp-1 {
			fsl,pins = <
				MX6QDL_PAD_RGMII_TXC__USB_H2_DATA      0x40013030
				MX6QDL_PAD_RGMII_TX_CTL__USB_H2_STROBE 0x40013030
			>;
		};

		pinctrl_usbh2_2: usbh2grp-2 {
			fsl,pins = <
				MX6QDL_PAD_RGMII_TX_CTL__USB_H2_STROBE 0x40017030
			>;
		};
	};

	usbh3 {
		pinctrl_usbh3_1: usbh3grp-1 {
			fsl,pins = <
				MX6QDL_PAD_RGMII_RX_CTL__USB_H3_DATA 0x40013030
				MX6QDL_PAD_RGMII_RXC__USB_H3_STROBE  0x40013030
			>;
		};

		pinctrl_usbh3_2: usbh3grp-2 {
			fsl,pins = <
				MX6QDL_PAD_RGMII_RXC__USB_H3_STROBE 0x40017030
			>;
		};
	};

	usdhc1 {
		pinctrl_usdhc1_1: usdhc1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD    0x17071
				MX6QDL_PAD_SD1_CLK__SD1_CLK    0x10071
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0 0x17071
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1 0x17071
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2 0x17071
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3 0x17071
			>;
		};

		pinctrl_usdhc1_2: usdhc1grp-2 {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD    0x17071
				MX6QDL_PAD_SD1_CLK__SD1_CLK    0x10071
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0 0x17071
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1 0x17071
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2 0x17071
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3 0x17071
				MX6QDL_PAD_NANDF_D0__SD1_DATA4 0x17071
				MX6QDL_PAD_NANDF_D1__SD1_DATA5 0x17071
				MX6QDL_PAD_NANDF_D2__SD1_DATA6 0x17071
				MX6QDL_PAD_NANDF_D3__SD1_DATA7 0x17071
			>;
		};
	};

	usdhc2 {
		pinctrl_usdhc2_1: usdhc2grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
				MX6QDL_PAD_NANDF_D4__SD2_DATA4 0x17059
				MX6QDL_PAD_NANDF_D5__SD2_DATA5 0x17059
				MX6QDL_PAD_NANDF_D6__SD2_DATA6 0x17059
				MX6QDL_PAD_NANDF_D7__SD2_DATA7 0x17059
			>;
		};

		pinctrl_usdhc2_2: usdhc2grp-2 {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
			>;
		};
	};

	usdhc3 {
		pinctrl_usdhc3_1: usdhc3grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD    0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK    0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x17059
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x17059
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x17059
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17059
			>;
		};

		pinctrl_usdhc3_1_100mhz: usdhc3grp-1-100mhz { /* 100Mhz */
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170B9
				MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100B9
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170B9
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170B9
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170B9
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170B9
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x170B9
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x170B9
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x170B9
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x170B9
			>;
		};

		pinctrl_usdhc3_1_200mhz: usdhc3grp-1-200mhz { /* 200Mhz */
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170F9
				MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100F9
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170F9
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170F9
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170F9
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170F9
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x170F9
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x170F9
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x170F9
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x170F9
			>;
		};

		pinctrl_usdhc3_2: usdhc3grp-2 {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD    0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK    0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
			>;
		};
	};

	usdhc4 {
		pinctrl_usdhc4_1: usdhc4grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD    0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK    0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
				MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x17059
				MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x17059
				MX6QDL_PAD_SD4_DAT6__SD4_DATA6 0x17059
				MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17059
			>;
		};

		pinctrl_usdhc4_2: usdhc4grp-2 {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD    0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK    0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
			>;
		};
	};

	weim {
		pinctrl_weim_cs0_1: weim_cs0grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_CS0__EIM_CS0_B   0xb0b1
			>;
		};
		
		pinctrl_weim_cs1_1: weim_cs1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_CS1__EIM_CS1_B   0xb0b1
			>;
		};
		
		pinctrl_weim_nor_1: weim_norgrp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_OE__EIM_OE_B     0xb0b1
				MX6QDL_PAD_EIM_RW__EIM_RW       0xb0b1
				MX6QDL_PAD_EIM_WAIT__EIM_WAIT_B 0xb060
				/* data */
				MX6QDL_PAD_EIM_D16__EIM_DATA16 0x1b0b0
				MX6QDL_PAD_EIM_D17__EIM_DATA17 0x1b0b0
				MX6QDL_PAD_EIM_D18__EIM_DATA18 0x1b0b0
				MX6QDL_PAD_EIM_D19__EIM_DATA19 0x1b0b0
				MX6QDL_PAD_EIM_D20__EIM_DATA20 0x1b0b0
				MX6QDL_PAD_EIM_D21__EIM_DATA21 0x1b0b0
				MX6QDL_PAD_EIM_D22__EIM_DATA22 0x1b0b0
				MX6QDL_PAD_EIM_D23__EIM_DATA23 0x1b0b0
				MX6QDL_PAD_EIM_D24__EIM_DATA24 0x1b0b0
				MX6QDL_PAD_EIM_D25__EIM_DATA25 0x1b0b0
				MX6QDL_PAD_EIM_D26__EIM_DATA26 0x1b0b0
				MX6QDL_PAD_EIM_D27__EIM_DATA27 0x1b0b0
				MX6QDL_PAD_EIM_D28__EIM_DATA28 0x1b0b0
				MX6QDL_PAD_EIM_D29__EIM_DATA29 0x1b0b0
				MX6QDL_PAD_EIM_D30__EIM_DATA30 0x1b0b0
				MX6QDL_PAD_EIM_D31__EIM_DATA31 0x1b0b0
				/* address */
				MX6QDL_PAD_EIM_A23__EIM_ADDR23 0xb0b1
				MX6QDL_PAD_EIM_A22__EIM_ADDR22 0xb0b1
				MX6QDL_PAD_EIM_A21__EIM_ADDR21 0xb0b1
				MX6QDL_PAD_EIM_A20__EIM_ADDR20 0xb0b1
				MX6QDL_PAD_EIM_A19__EIM_ADDR19 0xb0b1
				MX6QDL_PAD_EIM_A18__EIM_ADDR18 0xb0b1
				MX6QDL_PAD_EIM_A17__EIM_ADDR17 0xb0b1
				MX6QDL_PAD_EIM_A16__EIM_ADDR16 0xb0b1
				MX6QDL_PAD_EIM_DA15__EIM_AD15  0xb0b1
				MX6QDL_PAD_EIM_DA14__EIM_AD14  0xb0b1
				MX6QDL_PAD_EIM_DA13__EIM_AD13  0xb0b1
				MX6QDL_PAD_EIM_DA12__EIM_AD12  0xb0b1
				MX6QDL_PAD_EIM_DA11__EIM_AD11  0xb0b1
				MX6QDL_PAD_EIM_DA10__EIM_AD10  0xb0b1
				MX6QDL_PAD_EIM_DA9__EIM_AD09   0xb0b1
				MX6QDL_PAD_EIM_DA8__EIM_AD08   0xb0b1
				MX6QDL_PAD_EIM_DA7__EIM_AD07   0xb0b1
				MX6QDL_PAD_EIM_DA6__EIM_AD06   0xb0b1
				MX6QDL_PAD_EIM_DA5__EIM_AD05   0xb0b1
				MX6QDL_PAD_EIM_DA4__EIM_AD04   0xb0b1
				MX6QDL_PAD_EIM_DA3__EIM_AD03   0xb0b1
				MX6QDL_PAD_EIM_DA2__EIM_AD02   0xb0b1
				MX6QDL_PAD_EIM_DA1__EIM_AD01   0xb0b1
				MX6QDL_PAD_EIM_DA0__EIM_AD00   0xb0b1
			>;
		};
		
		pinctrl_weim_ska_mng_1: weim_ska_mnggrp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_OE__EIM_OE_B     0xb0b1
				MX6QDL_PAD_EIM_RW__EIM_RW       0xb0b1
				MX6QDL_PAD_EIM_WAIT__EIM_WAIT_B 0xb060
				MX6QDL_PAD_EIM_LBA__EIM_LBA_B   0xb0b1
				MX6QDL_PAD_EIM_BCLK__EIM_BCLK   0xb0b1
				/* address */
				MX6QDL_PAD_EIM_A24__EIM_ADDR24 0xb0b1
				MX6QDL_PAD_EIM_A23__EIM_ADDR23 0xb0b1
				MX6QDL_PAD_EIM_A22__EIM_ADDR22 0xb0b1
				MX6QDL_PAD_EIM_A21__EIM_ADDR21 0xb0b1
				MX6QDL_PAD_EIM_A20__EIM_ADDR20 0xb0b1
				MX6QDL_PAD_EIM_A19__EIM_ADDR19 0xb0b1
				MX6QDL_PAD_EIM_A18__EIM_ADDR18 0xb0b1
				MX6QDL_PAD_EIM_A17__EIM_ADDR17 0xb0b1
				MX6QDL_PAD_EIM_A16__EIM_ADDR16 0xb0b1
				/* address - data */
				MX6QDL_PAD_EIM_DA15__EIM_AD15  0xb0b1
				MX6QDL_PAD_EIM_DA14__EIM_AD14  0xb0b1
				MX6QDL_PAD_EIM_DA13__EIM_AD13  0xb0b1
				MX6QDL_PAD_EIM_DA12__EIM_AD12  0xb0b1
				MX6QDL_PAD_EIM_DA11__EIM_AD11  0xb0b1
				MX6QDL_PAD_EIM_DA10__EIM_AD10  0xb0b1
				MX6QDL_PAD_EIM_DA9__EIM_AD09   0xb0b1
				MX6QDL_PAD_EIM_DA8__EIM_AD08   0xb0b1
				MX6QDL_PAD_EIM_DA7__EIM_AD07   0xb0b1
				MX6QDL_PAD_EIM_DA6__EIM_AD06   0xb0b1
				MX6QDL_PAD_EIM_DA5__EIM_AD05   0xb0b1
				MX6QDL_PAD_EIM_DA4__EIM_AD04   0xb0b1
				MX6QDL_PAD_EIM_DA3__EIM_AD03   0xb0b1
				MX6QDL_PAD_EIM_DA2__EIM_AD02   0xb0b1
				MX6QDL_PAD_EIM_DA1__EIM_AD01   0xb0b1
				MX6QDL_PAD_EIM_DA0__EIM_AD00   0xb0b1
			>;
		};
	};
};







