Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Aug 30 17:28:28 2023
| Host         : DESKTOP-IDDFDEU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_loop_timing_summary_routed.rpt -rpx hdmi_loop_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_loop
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][9]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: reset_power_on_m0/rst_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.935    -2736.556                   2407                20384        0.073        0.000                      0                20384        1.025        0.000                       0                  6573  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
VIRTUAL_clk_out1_sys_pll                                                                    {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_p                                                                                   {0.000 2.500}        5.000           200.000         
  clk_out1_sys_pll                                                                          {0.000 5.000}        10.000          100.000         
  clk_out2_sys_pll                                                                          {0.000 2.500}        5.000           200.000         
  clkfbout_sys_pll                                                                          {0.000 2.500}        5.000           200.000         
vin1_clk                                                                                    {0.000 1.667}        6.667           149.992         
vin2_clk                                                                                    {0.000 1.667}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.177        0.000                      0                  935        0.075        0.000                      0                  935       15.732        0.000                       0                   480  
sys_clk_p                                                                                                                                                                                                                                     1.100        0.000                       0                     1  
  clk_out1_sys_pll                                                                                4.052        0.000                      0                 1341        0.126        0.000                      0                 1341        4.600        0.000                       0                   684  
  clk_out2_sys_pll                                                                               -0.320       -0.320                      1                 4134        0.073        0.000                      0                 4134        1.732        0.000                       0                  2664  
  clkfbout_sys_pll                                                                                                                                                                                                                            3.592        0.000                       0                     3  
vin1_clk                                                                                         -1.802    -1387.302                   2166                13273        0.084        0.000                      0                13273        1.025        0.000                       0                  2741  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vin1_clk          clk_out2_sys_pll       -5.935    -1348.933                    240                  240        2.290        0.000                      0                  240  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_sys_pll                                                                            clk_out1_sys_pll                                                                                  6.736        0.000                      0                  238        0.305        0.000                      0                  238  
**async_default**                                                                           clk_out2_sys_pll                                                                            clk_out2_sys_pll                                                                                  2.360        0.000                      0                   91        0.259        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.728        0.000                      0                  100        0.279        0.000                      0                  100  
**async_default**                                                                           vin1_clk                                                                                    vin1_clk                                                                                          4.952        0.000                      0                   48        0.465        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.395ns (10.795%)  route 3.264ns (89.205%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns = ( 36.502 - 33.000 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.282     4.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X39Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y161        FDRE (Prop_fdre_C_Q)         0.223     4.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           1.454     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in_0
    SLICE_X56Y158        LUT2 (Prop_lut2_I1_O)        0.043     5.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1__0/O
                         net (fo=6, routed)           0.369     6.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X57Y158        LUT6 (Prop_lut6_I4_O)        0.043     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.910     7.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/lopt_6
    SLICE_X66Y157        LUT6 (Prop_lut6_I1_O)        0.043     7.212 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/xlnx_opt_LUT_ram_full_i_i_1_2/O
                         net (fo=1, routed)           0.105     7.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/xlnx_opt_ram_full_fb_i_reg
    SLICE_X66Y157        LUT6 (Prop_lut6_I5_O)        0.043     7.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/xlnx_opt_LUT_ram_full_i_i_1_3/O
                         net (fo=2, routed)           0.425     7.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gnxpm_cdc.rd_pntr_bin_reg[1]
    SLICE_X64Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.089    36.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X64Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.518    37.020    
                         clock uncertainty           -0.035    36.985    
    SLICE_X64Y157        FDCE (Setup_fdce_C_D)       -0.022    36.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.963    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                 29.177    

Slack (MET) :             29.391ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.395ns (11.499%)  route 3.040ns (88.501%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns = ( 36.502 - 33.000 ) 
    Source Clock Delay      (SCD):    4.127ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.282     4.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X39Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y161        FDRE (Prop_fdre_C_Q)         0.223     4.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           1.454     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in_0
    SLICE_X56Y158        LUT2 (Prop_lut2_I1_O)        0.043     5.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1__0/O
                         net (fo=6, routed)           0.369     6.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X57Y158        LUT6 (Prop_lut6_I4_O)        0.043     6.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.910     7.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/lopt_6
    SLICE_X66Y157        LUT6 (Prop_lut6_I1_O)        0.043     7.212 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/xlnx_opt_LUT_ram_full_i_i_1_2/O
                         net (fo=1, routed)           0.105     7.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/xlnx_opt_ram_full_fb_i_reg
    SLICE_X66Y157        LUT6 (Prop_lut6_I5_O)        0.043     7.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/xlnx_opt_LUT_ram_full_i_i_1_3/O
                         net (fo=2, routed)           0.201     7.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gnxpm_cdc.rd_pntr_bin_reg[1]
    SLICE_X64Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.089    36.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X64Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.518    37.020    
                         clock uncertainty           -0.035    36.985    
    SLICE_X64Y157        FDCE (Setup_fdce_C_D)       -0.031    36.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         36.954    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                 29.391    

Slack (MET) :             29.503ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.532ns (15.180%)  route 2.973ns (84.820%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 36.735 - 33.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.456     4.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.223     4.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.482     6.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X39Y146        LUT4 (Prop_lut4_I1_O)        0.043     6.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=3, routed)           0.455     6.504    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X38Y147        LUT6 (Prop_lut6_I3_O)        0.043     6.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     6.547    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X38Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     6.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.035     7.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X38Y141        LUT6 (Prop_lut6_I4_O)        0.043     7.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X38Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.322    36.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.545    37.280    
                         clock uncertainty           -0.035    37.245    
    SLICE_X38Y141        FDRE (Setup_fdre_C_D)        0.064    37.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.309    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                 29.503    

Slack (MET) :             29.631ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.361ns (13.532%)  route 2.307ns (86.468%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.563ns = ( 36.563 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.459     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.223     4.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.569     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.043     5.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.687     5.826    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y149        LUT5 (Prop_lut5_I0_O)        0.043     5.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.667     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X39Y160        LUT5 (Prop_lut5_I2_O)        0.052     6.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.384     6.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X38Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.150    36.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X38Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.445    37.008    
                         clock uncertainty           -0.035    36.973    
    SLICE_X38Y161        FDRE (Setup_fdre_C_R)       -0.370    36.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         36.603    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                 29.631    

Slack (MET) :             29.631ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.361ns (13.532%)  route 2.307ns (86.468%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.563ns = ( 36.563 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.459     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.223     4.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.569     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.043     5.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.687     5.826    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y149        LUT5 (Prop_lut5_I0_O)        0.043     5.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.667     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X39Y160        LUT5 (Prop_lut5_I2_O)        0.052     6.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.384     6.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X38Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.150    36.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X38Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.445    37.008    
                         clock uncertainty           -0.035    36.973    
    SLICE_X38Y161        FDRE (Setup_fdre_C_R)       -0.370    36.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         36.603    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                 29.631    

Slack (MET) :             29.635ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.361ns (13.664%)  route 2.281ns (86.336%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 36.564 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.459     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.223     4.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.569     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.043     5.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.687     5.826    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y149        LUT5 (Prop_lut5_I0_O)        0.043     5.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.667     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X39Y160        LUT5 (Prop_lut5_I2_O)        0.052     6.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.358     6.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X39Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.151    36.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X39Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.445    37.009    
                         clock uncertainty           -0.035    36.974    
    SLICE_X39Y160        FDRE (Setup_fdre_C_R)       -0.393    36.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         36.581    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                 29.635    

Slack (MET) :             29.635ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.361ns (13.664%)  route 2.281ns (86.336%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 36.564 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.459     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.223     4.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.569     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.043     5.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.687     5.826    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y149        LUT5 (Prop_lut5_I0_O)        0.043     5.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.667     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X39Y160        LUT5 (Prop_lut5_I2_O)        0.052     6.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.358     6.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X39Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.151    36.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X39Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.445    37.009    
                         clock uncertainty           -0.035    36.974    
    SLICE_X39Y160        FDRE (Setup_fdre_C_R)       -0.393    36.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         36.581    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                 29.635    

Slack (MET) :             29.649ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.395ns (14.536%)  route 2.322ns (85.464%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.459     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.223     4.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.569     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.043     5.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.687     5.826    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y149        LUT5 (Prop_lut5_I0_O)        0.043     5.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.667     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X39Y160        LUT4 (Prop_lut4_I1_O)        0.043     6.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.191     6.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y159        LUT6 (Prop_lut6_I5_O)        0.043     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.209     7.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.152    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.445    37.010    
                         clock uncertainty           -0.035    36.975    
    SLICE_X41Y158        FDRE (Setup_fdre_C_R)       -0.304    36.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.671    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                 29.649    

Slack (MET) :             29.649ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.395ns (14.536%)  route 2.322ns (85.464%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.459     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.223     4.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.569     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.043     5.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.687     5.826    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y149        LUT5 (Prop_lut5_I0_O)        0.043     5.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.667     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X39Y160        LUT4 (Prop_lut4_I1_O)        0.043     6.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.191     6.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y159        LUT6 (Prop_lut6_I5_O)        0.043     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.209     7.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.152    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.445    37.010    
                         clock uncertainty           -0.035    36.975    
    SLICE_X41Y158        FDRE (Setup_fdre_C_R)       -0.304    36.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.671    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                 29.649    

Slack (MET) :             29.649ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.395ns (14.536%)  route 2.322ns (85.464%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.459     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.223     4.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.569     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.043     5.138 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.687     5.826    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y149        LUT5 (Prop_lut5_I0_O)        0.043     5.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.667     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X39Y160        LUT4 (Prop_lut4_I1_O)        0.043     6.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.191     6.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y159        LUT6 (Prop_lut6_I5_O)        0.043     6.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.209     7.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.152    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.445    37.010    
                         clock uncertainty           -0.035    36.975    
    SLICE_X41Y158        FDRE (Setup_fdre_C_R)       -0.304    36.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.671    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                 29.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.541     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X63Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y159        FDCE (Prop_fdce_C_Q)         0.100     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.101     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X62Y159        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.740     2.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y159        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.447     2.039    
    SLICE_X62Y159        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.431%)  route 0.071ns (35.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     2.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y145        FDRE (Prop_fdre_C_Q)         0.100     2.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/Q
                         net (fo=3, routed)           0.071     2.289    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[19]
    SLICE_X38Y145        LUT5 (Prop_lut5_I2_O)        0.028     2.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[18]_i_1_n_0
    SLICE_X38Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.851     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y145        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]/C
                         clock pessimism             -0.468     2.129    
    SLICE_X38Y145        FDRE (Hold_fdre_C_D)         0.087     2.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.539     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X61Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y163        FDPE (Prop_fdpe_C_Q)         0.100     2.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X61Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.737     2.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X61Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.457     2.026    
    SLICE_X61Y163        FDPE (Hold_fdpe_C_D)         0.047     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.541     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X65Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y158        FDCE (Prop_fdce_C_Q)         0.100     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X65Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.740     2.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X65Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.458     2.028    
    SLICE_X65Y158        FDCE (Hold_fdce_C_D)         0.047     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.575     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X47Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y159        FDRE (Prop_fdre_C_Q)         0.100     2.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.055     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X47Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.774     2.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X47Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                         clock pessimism             -0.458     2.062    
    SLICE_X47Y159        FDRE (Hold_fdre_C_D)         0.047     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.542     2.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X51Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y160        FDRE (Prop_fdre_C_Q)         0.100     2.129 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X51Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.741     2.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X51Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.458     2.029    
    SLICE_X51Y160        FDRE (Hold_fdre_C_D)         0.047     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.541     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X65Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y158        FDCE (Prop_fdce_C_Q)         0.100     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X65Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.740     2.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X65Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.458     2.028    
    SLICE_X65Y158        FDCE (Hold_fdce_C_D)         0.044     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.477%)  route 0.153ns (60.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.541     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X63Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y157        FDCE (Prop_fdce_C_Q)         0.100     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.153     2.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X62Y157        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.740     2.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y157        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.447     2.039    
    SLICE_X62Y157        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.672%)  route 0.056ns (30.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.627     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDRE (Prop_fdre_C_Q)         0.100     2.214 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/Q
                         net (fo=1, routed)           0.056     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[17]
    SLICE_X40Y115        LUT2 (Prop_lut2_I1_O)        0.028     2.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[16]_i_1/O
                         net (fo=1, routed)           0.000     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[16]_i_1_n_0
    SLICE_X40Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.845     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/C
                         clock pessimism             -0.466     2.125    
    SLICE_X40Y115        FDRE (Hold_fdre_C_D)         0.061     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.541     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X64Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y158        FDCE (Prop_fdce_C_Q)         0.100     2.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X64Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.740     2.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X64Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.458     2.028    
    SLICE_X64Y158        FDCE (Hold_fdce_C_D)         0.044     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X43Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X48Y164  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X47Y164  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X46Y165  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X45Y165  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X44Y164  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X48Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X47Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X46Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y159  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y157  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_pll
  To Clock:  clk_out1_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/cycle_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 0.395ns (7.494%)  route 4.876ns (92.506%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 8.299 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.977ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.687    -1.977    reset_power_on_m0/clk_out1
    SLICE_X7Y80          FDCE                                         r  reset_power_on_m0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.223    -1.754 r  reset_power_on_m0/cnt_reg[13]/Q
                         net (fo=2, routed)           0.443    -1.311    reset_power_on_m0/cnt_reg[13]
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.043    -1.268 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.243    -1.025    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X6Y80          LUT5 (Prop_lut5_I3_O)        0.043    -0.982 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.372    -0.610    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.043    -0.567 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=43, routed)          3.415     2.847    uart_rs_inst/uart_rx_inst/pwropt
    SLICE_X88Y125        LUT1 (Prop_lut1_I0_O)        0.043     2.890 r  uart_rs_inst/uart_rx_inst/state_reg[0]_CE_cooolgate_en_gate_1088/O
                         net (fo=5, routed)           0.403     3.294    uart_rs_inst/uart_rx_inst/state_reg[0]_CE_cooolgate_en_sig_849
    SLICE_X101Y124       FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.262     8.299    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X101Y124       FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[4]/C
                         clock pessimism             -0.686     7.613    
                         clock uncertainty           -0.066     7.546    
    SLICE_X101Y124       FDCE (Setup_fdce_C_CE)      -0.201     7.345    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.345    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/cycle_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 0.395ns (7.494%)  route 4.876ns (92.506%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 8.299 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.977ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.687    -1.977    reset_power_on_m0/clk_out1
    SLICE_X7Y80          FDCE                                         r  reset_power_on_m0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.223    -1.754 r  reset_power_on_m0/cnt_reg[13]/Q
                         net (fo=2, routed)           0.443    -1.311    reset_power_on_m0/cnt_reg[13]
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.043    -1.268 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.243    -1.025    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X6Y80          LUT5 (Prop_lut5_I3_O)        0.043    -0.982 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.372    -0.610    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.043    -0.567 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=43, routed)          3.415     2.847    uart_rs_inst/uart_rx_inst/pwropt
    SLICE_X88Y125        LUT1 (Prop_lut1_I0_O)        0.043     2.890 r  uart_rs_inst/uart_rx_inst/state_reg[0]_CE_cooolgate_en_gate_1088/O
                         net (fo=5, routed)           0.403     3.294    uart_rs_inst/uart_rx_inst/state_reg[0]_CE_cooolgate_en_sig_849
    SLICE_X101Y124       FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.262     8.299    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X101Y124       FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[6]/C
                         clock pessimism             -0.686     7.613    
                         clock uncertainty           -0.066     7.546    
    SLICE_X101Y124       FDCE (Setup_fdce_C_CE)      -0.201     7.345    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.345    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/rx_d1_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.395ns (7.485%)  route 4.882ns (92.515%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 8.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.977ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.687    -1.977    reset_power_on_m0/clk_out1
    SLICE_X7Y80          FDCE                                         r  reset_power_on_m0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.223    -1.754 r  reset_power_on_m0/cnt_reg[13]/Q
                         net (fo=2, routed)           0.443    -1.311    reset_power_on_m0/cnt_reg[13]
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.043    -1.268 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.243    -1.025    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X6Y80          LUT5 (Prop_lut5_I3_O)        0.043    -0.982 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.372    -0.610    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.043    -0.567 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=43, routed)          3.415     2.847    uart_rs_inst/uart_rx_inst/pwropt
    SLICE_X88Y125        LUT1 (Prop_lut1_I0_O)        0.043     2.890 r  uart_rs_inst/uart_rx_inst/state_reg[0]_CE_cooolgate_en_gate_1088/O
                         net (fo=5, routed)           0.410     3.300    uart_rs_inst/uart_rx_inst/state_reg[0]_CE_cooolgate_en_sig_849
    SLICE_X98Y125        FDCE                                         r  uart_rs_inst/uart_rx_inst/rx_d1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.260     8.297    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X98Y125        FDCE                                         r  uart_rs_inst/uart_rx_inst/rx_d1_reg/C
                         clock pessimism             -0.686     7.611    
                         clock uncertainty           -0.066     7.544    
    SLICE_X98Y125        FDCE (Setup_fdce_C_CE)      -0.178     7.366    uart_rs_inst/uart_rx_inst/rx_d1_reg
  -------------------------------------------------------------------
                         required time                          7.366    
                         arrival time                          -3.300    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/tx_data_valid_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 0.395ns (7.641%)  route 4.775ns (92.359%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 8.294 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.977ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.687    -1.977    reset_power_on_m0/clk_out1
    SLICE_X7Y80          FDCE                                         r  reset_power_on_m0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.223    -1.754 r  reset_power_on_m0/cnt_reg[13]/Q
                         net (fo=2, routed)           0.443    -1.311    reset_power_on_m0/cnt_reg[13]
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.043    -1.268 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.243    -1.025    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X6Y80          LUT5 (Prop_lut5_I3_O)        0.043    -0.982 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.372    -0.610    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.043    -0.567 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=43, routed)          3.416     2.849    uart_rs_inst/pwropt_2
    SLICE_X88Y125        LUT3 (Prop_lut3_I2_O)        0.043     2.892 r  uart_rs_inst/tx_data_valid_reg_CE_cooolgate_en_gate_1334/O
                         net (fo=1, routed)           0.301     3.193    uart_rs_inst/tx_data_valid_reg_CE_cooolgate_en_sig_953
    SLICE_X89Y125        FDCE                                         r  uart_rs_inst/tx_data_valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.257     8.294    uart_rs_inst/clk_out1
    SLICE_X89Y125        FDCE                                         r  uart_rs_inst/tx_data_valid_reg/C
                         clock pessimism             -0.686     7.608    
                         clock uncertainty           -0.066     7.541    
    SLICE_X89Y125        FDCE (Setup_fdce_C_CE)      -0.201     7.340    uart_rs_inst/tx_data_valid_reg
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.395ns (7.647%)  route 4.770ns (92.353%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 8.294 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.977ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.687    -1.977    reset_power_on_m0/clk_out1
    SLICE_X7Y80          FDCE                                         r  reset_power_on_m0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.223    -1.754 r  reset_power_on_m0/cnt_reg[13]/Q
                         net (fo=2, routed)           0.443    -1.311    reset_power_on_m0/cnt_reg[13]
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.043    -1.268 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.243    -1.025    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X6Y80          LUT5 (Prop_lut5_I3_O)        0.043    -0.982 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.372    -0.610    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.043    -0.567 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=43, routed)          3.415     2.847    uart_rs_inst/uart_rx_inst/pwropt
    SLICE_X88Y125        LUT1 (Prop_lut1_I0_O)        0.043     2.890 r  uart_rs_inst/uart_rx_inst/state_reg[0]_CE_cooolgate_en_gate_1088/O
                         net (fo=5, routed)           0.298     3.188    uart_rs_inst/pwropt_3
    SLICE_X90Y125        FDCE                                         r  uart_rs_inst/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.257     8.294    uart_rs_inst/clk_out1
    SLICE_X90Y125        FDCE                                         r  uart_rs_inst/state_reg[0]/C
                         clock pessimism             -0.686     7.608    
                         clock uncertainty           -0.066     7.541    
    SLICE_X90Y125        FDCE (Setup_fdce_C_CE)      -0.178     7.363    uart_rs_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.363    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.395ns (7.647%)  route 4.770ns (92.353%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 8.294 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.977ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.687    -1.977    reset_power_on_m0/clk_out1
    SLICE_X7Y80          FDCE                                         r  reset_power_on_m0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.223    -1.754 r  reset_power_on_m0/cnt_reg[13]/Q
                         net (fo=2, routed)           0.443    -1.311    reset_power_on_m0/cnt_reg[13]
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.043    -1.268 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.243    -1.025    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X6Y80          LUT5 (Prop_lut5_I3_O)        0.043    -0.982 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.372    -0.610    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.043    -0.567 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=43, routed)          3.415     2.847    uart_rs_inst/uart_rx_inst/pwropt
    SLICE_X88Y125        LUT1 (Prop_lut1_I0_O)        0.043     2.890 r  uart_rs_inst/uart_rx_inst/state_reg[0]_CE_cooolgate_en_gate_1088/O
                         net (fo=5, routed)           0.298     3.188    uart_rs_inst/pwropt_3
    SLICE_X90Y125        FDCE                                         r  uart_rs_inst/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.257     8.294    uart_rs_inst/clk_out1
    SLICE_X90Y125        FDCE                                         r  uart_rs_inst/state_reg[1]/C
                         clock pessimism             -0.686     7.608    
                         clock uncertainty           -0.066     7.541    
    SLICE_X90Y125        FDCE (Setup_fdce_C_CE)      -0.178     7.363    uart_rs_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.363    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/tx_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 0.395ns (7.754%)  route 4.699ns (92.246%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 8.294 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.977ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.687    -1.977    reset_power_on_m0/clk_out1
    SLICE_X7Y80          FDCE                                         r  reset_power_on_m0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.223    -1.754 r  reset_power_on_m0/cnt_reg[13]/Q
                         net (fo=2, routed)           0.443    -1.311    reset_power_on_m0/cnt_reg[13]
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.043    -1.268 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.243    -1.025    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X6Y80          LUT5 (Prop_lut5_I3_O)        0.043    -0.982 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.372    -0.610    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.043    -0.567 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=43, routed)          3.445     2.878    uart_rs_inst/pwropt_2
    SLICE_X86Y124        LUT6 (Prop_lut6_I4_O)        0.043     2.921 r  uart_rs_inst/xlnx_opt_LUT_tx_cnt_reg[0]_CE_cooolgate_en_gate_1100/O
                         net (fo=4, routed)           0.196     3.117    uart_rs_inst/tx_cnt_reg[0]_CE_cooolgate_en_sig_853
    SLICE_X88Y124        FDCE                                         r  uart_rs_inst/tx_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.257     8.294    uart_rs_inst/clk_out1
    SLICE_X88Y124        FDCE                                         r  uart_rs_inst/tx_cnt_reg[0]/C
                         clock pessimism             -0.686     7.608    
                         clock uncertainty           -0.066     7.541    
    SLICE_X88Y124        FDCE (Setup_fdce_C_CE)      -0.201     7.340    uart_rs_inst/tx_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/tx_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 0.395ns (7.754%)  route 4.699ns (92.246%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 8.294 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.977ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.687    -1.977    reset_power_on_m0/clk_out1
    SLICE_X7Y80          FDCE                                         r  reset_power_on_m0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.223    -1.754 r  reset_power_on_m0/cnt_reg[13]/Q
                         net (fo=2, routed)           0.443    -1.311    reset_power_on_m0/cnt_reg[13]
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.043    -1.268 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.243    -1.025    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X6Y80          LUT5 (Prop_lut5_I3_O)        0.043    -0.982 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.372    -0.610    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.043    -0.567 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=43, routed)          3.445     2.878    uart_rs_inst/pwropt_2
    SLICE_X86Y124        LUT6 (Prop_lut6_I4_O)        0.043     2.921 r  uart_rs_inst/xlnx_opt_LUT_tx_cnt_reg[0]_CE_cooolgate_en_gate_1100/O
                         net (fo=4, routed)           0.196     3.117    uart_rs_inst/tx_cnt_reg[0]_CE_cooolgate_en_sig_853
    SLICE_X88Y124        FDCE                                         r  uart_rs_inst/tx_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.257     8.294    uart_rs_inst/clk_out1
    SLICE_X88Y124        FDCE                                         r  uart_rs_inst/tx_cnt_reg[1]/C
                         clock pessimism             -0.686     7.608    
                         clock uncertainty           -0.066     7.541    
    SLICE_X88Y124        FDCE (Setup_fdce_C_CE)      -0.201     7.340    uart_rs_inst/tx_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/tx_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 0.395ns (7.754%)  route 4.699ns (92.246%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 8.294 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.977ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.687    -1.977    reset_power_on_m0/clk_out1
    SLICE_X7Y80          FDCE                                         r  reset_power_on_m0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.223    -1.754 r  reset_power_on_m0/cnt_reg[13]/Q
                         net (fo=2, routed)           0.443    -1.311    reset_power_on_m0/cnt_reg[13]
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.043    -1.268 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.243    -1.025    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X6Y80          LUT5 (Prop_lut5_I3_O)        0.043    -0.982 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.372    -0.610    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.043    -0.567 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=43, routed)          3.445     2.878    uart_rs_inst/pwropt_2
    SLICE_X86Y124        LUT6 (Prop_lut6_I4_O)        0.043     2.921 r  uart_rs_inst/xlnx_opt_LUT_tx_cnt_reg[0]_CE_cooolgate_en_gate_1100/O
                         net (fo=4, routed)           0.196     3.117    uart_rs_inst/tx_cnt_reg[0]_CE_cooolgate_en_sig_853
    SLICE_X88Y124        FDCE                                         r  uart_rs_inst/tx_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.257     8.294    uart_rs_inst/clk_out1
    SLICE_X88Y124        FDCE                                         r  uart_rs_inst/tx_cnt_reg[2]/C
                         clock pessimism             -0.686     7.608    
                         clock uncertainty           -0.066     7.541    
    SLICE_X88Y124        FDCE (Setup_fdce_C_CE)      -0.201     7.340    uart_rs_inst/tx_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 reset_power_on_m0/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/tx_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 0.395ns (7.754%)  route 4.699ns (92.246%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 8.294 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.977ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.687    -1.977    reset_power_on_m0/clk_out1
    SLICE_X7Y80          FDCE                                         r  reset_power_on_m0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.223    -1.754 r  reset_power_on_m0/cnt_reg[13]/Q
                         net (fo=2, routed)           0.443    -1.311    reset_power_on_m0/cnt_reg[13]
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.043    -1.268 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1/O
                         net (fo=1, routed)           0.243    -1.025    reset_power_on_m0/xlnx_opt_sel_5
    SLICE_X6Y80          LUT5 (Prop_lut5_I3_O)        0.043    -0.982 r  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_2/O
                         net (fo=1, routed)           0.372    -0.610    reset_power_on_m0/xlnx_opt_sel_3
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.043    -0.567 f  reset_power_on_m0/xlnx_opt_LUT_rst_reg_i_1_6/O
                         net (fo=43, routed)          3.445     2.878    uart_rs_inst/pwropt_2
    SLICE_X86Y124        LUT6 (Prop_lut6_I4_O)        0.043     2.921 r  uart_rs_inst/xlnx_opt_LUT_tx_cnt_reg[0]_CE_cooolgate_en_gate_1100/O
                         net (fo=4, routed)           0.196     3.117    uart_rs_inst/tx_cnt_reg[0]_CE_cooolgate_en_sig_853
    SLICE_X88Y124        FDCE                                         r  uart_rs_inst/tx_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.257     8.294    uart_rs_inst/clk_out1
    SLICE_X88Y124        FDCE                                         r  uart_rs_inst/tx_cnt_reg[3]/C
                         clock pessimism             -0.686     7.608    
                         clock uncertainty           -0.066     7.541    
    SLICE_X88Y124        FDCE (Setup_fdce_C_CE)      -0.201     7.340    uart_rs_inst/tx_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  4.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m0/I2C_SlaveController/DONE_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.146ns (41.395%)  route 0.207ns (58.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.632    -0.585    EEPROM_8b_m0/I2C_SlaveController/clk_out1
    SLICE_X38Y149        FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDRE (Prop_fdre_C_Q)         0.118    -0.467 r  EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=20, routed)          0.207    -0.261    EEPROM_8b_m0/I2C_SlaveController/state[2]
    SLICE_X38Y150        LUT6 (Prop_lut6_I1_O)        0.028    -0.233 r  EEPROM_8b_m0/I2C_SlaveController/xlnx_opt_LUT_DONE_O_i_1_2/O
                         net (fo=1, routed)           0.000    -0.233    EEPROM_8b_m0/I2C_SlaveController/iDone
    SLICE_X38Y150        FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/DONE_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.780    -0.691    EEPROM_8b_m0/I2C_SlaveController/clk_out1
    SLICE_X38Y150        FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/DONE_O_reg/C
                         clock pessimism              0.246    -0.445    
    SLICE_X38Y150        FDRE (Hold_fdre_C_D)         0.087    -0.358    EEPROM_8b_m0/I2C_SlaveController/DONE_O_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.629    -0.588    EEPROM_8b_m0/I2C_SlaveController/SyncSCL/clk_out1
    SLICE_X38Y139        FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y139        FDRE (Prop_fdre_C_Q)         0.118    -0.470 r  EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.415    EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X38Y139        FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.849    -0.622    EEPROM_8b_m0/I2C_SlaveController/SyncSCL/clk_out1
    SLICE_X38Y139        FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism              0.034    -0.588    
    SLICE_X38Y139        FDRE (Hold_fdre_C_D)         0.042    -0.546    EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.589    -0.628    EEPROM_8b_m0/I2C_SlaveController/SyncSDA/clk_out1
    SLICE_X20Y154        FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.118    -0.510 r  EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.455    EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X20Y154        FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.790    -0.681    EEPROM_8b_m0/I2C_SlaveController/SyncSDA/clk_out1
    SLICE_X20Y154        FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism              0.053    -0.628    
    SLICE_X20Y154        FDRE (Hold_fdre_C_D)         0.042    -0.586    EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 EEPROM_8b_m1/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m1/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.642    -0.575    EEPROM_8b_m1/I2C_SlaveController/SyncSCL/clk_out1
    SLICE_X16Y143        FDRE                                         r  EEPROM_8b_m1/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y143        FDRE (Prop_fdre_C_Q)         0.118    -0.457 r  EEPROM_8b_m1/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.402    EEPROM_8b_m1/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X16Y143        FDRE                                         r  EEPROM_8b_m1/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.863    -0.608    EEPROM_8b_m1/I2C_SlaveController/SyncSCL/clk_out1
    SLICE_X16Y143        FDRE                                         r  EEPROM_8b_m1/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism              0.033    -0.575    
    SLICE_X16Y143        FDRE (Hold_fdre_C_D)         0.042    -0.533    EEPROM_8b_m1/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.583%)  route 0.102ns (44.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.716    -0.501    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X1Y76          FDSE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.100    -0.401 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/Q
                         net (fo=2, routed)           0.102    -0.299    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg_n_0_[0]
    SLICE_X2Y76          LUT4 (Prop_lut4_I0_O)        0.028    -0.271 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/sSDA_i_1__0/O
                         net (fo=1, routed)           0.000    -0.271    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/sSDA_i_1__0_n_0
    SLICE_X2Y76          FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.953    -0.518    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X2Y76          FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/C
                         clock pessimism              0.028    -0.490    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.087    -0.403    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart_rs_inst/tx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_tx_inst/tx_data_latch_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.250%)  route 0.103ns (50.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.586    -0.631    uart_rs_inst/clk_out1
    SLICE_X89Y124        FDCE                                         r  uart_rs_inst/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y124        FDCE (Prop_fdce_C_Q)         0.100    -0.531 r  uart_rs_inst/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.103    -0.428    uart_rs_inst/uart_tx_inst/tx_data_reg[7][1]
    SLICE_X87Y124        FDCE                                         r  uart_rs_inst/uart_tx_inst/tx_data_latch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.800    -0.671    uart_rs_inst/uart_tx_inst/clk_out1
    SLICE_X87Y124        FDCE                                         r  uart_rs_inst/uart_tx_inst/tx_data_latch_reg[1]/C
                         clock pessimism              0.066    -0.605    
    SLICE_X87Y124        FDCE (Hold_fdce_C_D)         0.038    -0.567    uart_rs_inst/uart_tx_inst/tx_data_latch_reg[1]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.981%)  route 0.109ns (46.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.639    -0.578    EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/clk_out1
    SLICE_X21Y138        FDRE                                         r  EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y138        FDRE (Prop_fdre_C_Q)         0.100    -0.478 r  EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/Q
                         net (fo=4, routed)           0.109    -0.369    EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg_n_0
    SLICE_X20Y138        LUT6 (Prop_lut6_I3_O)        0.028    -0.341 r  EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.341    EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[2]_i_1__0_n_0
    SLICE_X20Y138        FDRE                                         r  EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.860    -0.611    EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/clk_out1
    SLICE_X20Y138        FDRE                                         r  EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
                         clock pessimism              0.044    -0.567    
    SLICE_X20Y138        FDRE (Hold_fdre_C_D)         0.087    -0.480    EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart_rs_inst/instruct_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/value_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.681%)  route 0.105ns (51.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.588    -0.629    uart_rs_inst/clk_out1
    SLICE_X92Y125        FDRE                                         r  uart_rs_inst/instruct_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y125        FDRE (Prop_fdre_C_Q)         0.100    -0.529 r  uart_rs_inst/instruct_reg[1][3]/Q
                         net (fo=1, routed)           0.105    -0.424    uart_rs_inst/data0[27]
    SLICE_X91Y125        FDRE                                         r  uart_rs_inst/value_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.802    -0.669    uart_rs_inst/clk_out1
    SLICE_X91Y125        FDRE                                         r  uart_rs_inst/value_reg_reg[27]/C
                         clock pessimism              0.066    -0.603    
    SLICE_X91Y125        FDRE (Hold_fdre_C_D)         0.038    -0.565    uart_rs_inst/value_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart_rs_inst/instruct_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/value_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.587    -0.630    uart_rs_inst/clk_out1
    SLICE_X91Y126        FDRE                                         r  uart_rs_inst/instruct_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y126        FDRE (Prop_fdre_C_Q)         0.100    -0.530 r  uart_rs_inst/instruct_reg[1][6]/Q
                         net (fo=1, routed)           0.096    -0.434    uart_rs_inst/data0[30]
    SLICE_X91Y127        FDRE                                         r  uart_rs_inst/value_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.805    -0.666    uart_rs_inst/clk_out1
    SLICE_X91Y127        FDRE                                         r  uart_rs_inst/value_reg_reg[30]/C
                         clock pessimism              0.049    -0.617    
    SLICE_X91Y127        FDRE (Hold_fdre_C_D)         0.041    -0.576    uart_rs_inst/value_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_rs_inst/instruct_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/value_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.587    -0.630    uart_rs_inst/clk_out1
    SLICE_X91Y126        FDRE                                         r  uart_rs_inst/instruct_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y126        FDRE (Prop_fdre_C_Q)         0.100    -0.530 r  uart_rs_inst/instruct_reg[1][0]/Q
                         net (fo=1, routed)           0.096    -0.434    uart_rs_inst/data0[24]
    SLICE_X91Y127        FDRE                                         r  uart_rs_inst/value_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.805    -0.666    uart_rs_inst/clk_out1
    SLICE_X91Y127        FDRE                                         r  uart_rs_inst/value_reg_reg[24]/C
                         clock pessimism              0.049    -0.617    
    SLICE_X91Y127        FDRE (Hold_fdre_C_D)         0.040    -0.577    uart_rs_inst/value_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y2    sys_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X1Y78      i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X22Y154    EEPROM_8b_m0/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X38Y139    EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X20Y154    EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X39Y149    EEPROM_8b_m0/I2C_SlaveController/bitCount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X37Y153    EEPROM_8b_m0/I2C_SlaveController/dSda_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X38Y152    EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X3Y71      i2c_config_m1/i2c_master_top_m0/byte_controller/dcnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y78      i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X38Y139    EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X39Y149    EEPROM_8b_m0/I2C_SlaveController/bitCount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X39Y149    EEPROM_8b_m0/I2C_SlaveController/bitCount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X37Y153    EEPROM_8b_m0/I2C_SlaveController/dSda_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X38Y152    EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X3Y71      i2c_config_m1/i2c_master_top_m0/byte_controller/dcnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X38Y152    EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X38Y152    EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X38Y152    EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y79      i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y79      i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y79      i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y80      i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y80      i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y78      i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y78      i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y78      i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y78      i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y78      i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_sys_pll
  To Clock:  clk_out2_sys_pll

Setup :            1  Failing Endpoint ,  Worst Slack       -0.320ns,  Total Violation       -0.320ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 0.223ns (4.762%)  route 4.460ns (95.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 3.267 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.273ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.391    -2.273    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X53Y137        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDRE (Prop_fdre_C_Q)         0.223    -2.050 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/Q
                         net (fo=5, routed)           4.460     2.410    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[9][6]
    RAMB36_X2Y50         RAMB36E1                                     r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.230     3.267    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y50         RAMB36E1                                     r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.701     2.566    
                         clock uncertainty           -0.060     2.506    
    RAMB36_X2Y50         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416     2.090    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.090    
                         arrival time                          -2.410    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.223ns (5.418%)  route 3.893ns (94.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 3.267 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.393    -2.271    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X53Y141        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y141        FDRE (Prop_fdre_C_Q)         0.223    -2.048 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/Q
                         net (fo=7, routed)           3.893     1.845    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/Q[5]
    RAMB36_X2Y50         RAMB36E1                                     r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.230     3.267    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X2Y50         RAMB36E1                                     r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.701     2.566    
                         clock uncertainty           -0.060     2.506    
    RAMB36_X2Y50         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.416     2.090    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.090    
                         arrival time                          -1.845    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.236ns (5.588%)  route 3.987ns (94.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 3.267 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.392    -2.272    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/clk
    SLICE_X50Y140        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y140        FDRE (Prop_fdre_C_Q)         0.236    -2.036 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/Q
                         net (fo=2, routed)           3.987     1.951    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[18]
    RAMB36_X2Y50         RAMB36E1                                     r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.230     3.267    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y50         RAMB36E1                                     r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.701     2.566    
                         clock uncertainty           -0.060     2.506    
    RAMB36_X2Y50         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[27])
                                                     -0.262     2.244    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.244    
                         arrival time                          -1.951    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 0.259ns (6.366%)  route 3.810ns (93.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 3.267 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.277ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.387    -2.277    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X52Y134        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y134        FDRE (Prop_fdre_C_Q)         0.259    -2.018 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/Q
                         net (fo=5, routed)           3.810     1.791    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[9][0]
    RAMB36_X2Y50         RAMB36E1                                     r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.230     3.267    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y50         RAMB36E1                                     r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.701     2.566    
                         clock uncertainty           -0.060     2.506    
    RAMB36_X2Y50         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.416     2.090    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.090    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.309ns (7.029%)  route 4.087ns (92.971%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.284    -2.380    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X43Y155        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y155        FDRE (Prop_fdre_C_Q)         0.223    -2.157 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=165, routed)         2.375     0.218    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_daddr_o[0]
    SLICE_X53Y155        LUT2 (Prop_lut2_I1_O)        0.043     0.261 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/xsdb_reg[15]_i_3__1/O
                         net (fo=7, routed)           1.121     1.383    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X46Y149        LUT6 (Prop_lut6_I1_O)        0.043     1.426 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9/O
                         net (fo=16, routed)          0.590     2.016    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0
    SLICE_X44Y151        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.152     3.189    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X44Y151        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                         clock pessimism             -0.594     2.595    
                         clock uncertainty           -0.060     2.534    
    SLICE_X44Y151        FDRE (Setup_fdre_C_CE)      -0.201     2.333    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.333    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.309ns (7.029%)  route 4.087ns (92.971%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.284    -2.380    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X43Y155        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y155        FDRE (Prop_fdre_C_Q)         0.223    -2.157 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=165, routed)         2.375     0.218    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_daddr_o[0]
    SLICE_X53Y155        LUT2 (Prop_lut2_I1_O)        0.043     0.261 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/xsdb_reg[15]_i_3__1/O
                         net (fo=7, routed)           1.121     1.383    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X46Y149        LUT6 (Prop_lut6_I1_O)        0.043     1.426 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9/O
                         net (fo=16, routed)          0.590     2.016    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0
    SLICE_X44Y151        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.152     3.189    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X44Y151        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                         clock pessimism             -0.594     2.595    
                         clock uncertainty           -0.060     2.534    
    SLICE_X44Y151        FDRE (Setup_fdre_C_CE)      -0.201     2.333    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          2.333    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.309ns (7.029%)  route 4.087ns (92.971%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.284    -2.380    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X43Y155        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y155        FDRE (Prop_fdre_C_Q)         0.223    -2.157 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=165, routed)         2.375     0.218    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_daddr_o[0]
    SLICE_X53Y155        LUT2 (Prop_lut2_I1_O)        0.043     0.261 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/xsdb_reg[15]_i_3__1/O
                         net (fo=7, routed)           1.121     1.383    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X46Y149        LUT6 (Prop_lut6_I1_O)        0.043     1.426 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9/O
                         net (fo=16, routed)          0.590     2.016    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0
    SLICE_X44Y151        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.152     3.189    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X44Y151        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
                         clock pessimism             -0.594     2.595    
                         clock uncertainty           -0.060     2.534    
    SLICE_X44Y151        FDRE (Setup_fdre_C_CE)      -0.201     2.333    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          2.333    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.309ns (7.029%)  route 4.087ns (92.971%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.284    -2.380    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X43Y155        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y155        FDRE (Prop_fdre_C_Q)         0.223    -2.157 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=165, routed)         2.375     0.218    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_daddr_o[0]
    SLICE_X53Y155        LUT2 (Prop_lut2_I1_O)        0.043     0.261 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/xsdb_reg[15]_i_3__1/O
                         net (fo=7, routed)           1.121     1.383    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X46Y149        LUT6 (Prop_lut6_I1_O)        0.043     1.426 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9/O
                         net (fo=16, routed)          0.590     2.016    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0
    SLICE_X44Y151        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.152     3.189    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X44Y151        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                         clock pessimism             -0.594     2.595    
                         clock uncertainty           -0.060     2.534    
    SLICE_X44Y151        FDRE (Setup_fdre_C_CE)      -0.201     2.333    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          2.333    
                         arrival time                          -2.016    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 0.445ns (9.324%)  route 4.327ns (90.676%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 3.357 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.442ns
    Clock Pessimism Removal (CPR):    -0.688ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.222    -2.442    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y154        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y154        FDRE (Prop_fdre_C_Q)         0.236    -2.206 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=117, routed)         3.213     1.007    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/s_daddr[2]
    SLICE_X46Y147        LUT3 (Prop_lut3_I0_O)        0.123     1.130 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=8, routed)           0.485     1.615    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/lopt_15
    SLICE_X42Y148        LUT6 (Prop_lut6_I2_O)        0.043     1.658 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xlnx_opt_LUT_slaveRegDo_mux_0[15]_i_2_5/O
                         net (fo=1, routed)           0.629     2.287    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xlnx_opt_slaveRegDo_mux_0_reg[15]
    SLICE_X46Y147        LUT6 (Prop_lut6_I5_O)        0.043     2.330 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xlnx_opt_LUT_slaveRegDo_mux_0[15]_i_2_6/O
                         net (fo=1, routed)           0.000     2.330    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_17_n_1
    SLICE_X46Y147        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.320     3.357    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X46Y147        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/C
                         clock pessimism             -0.688     2.669    
                         clock uncertainty           -0.060     2.608    
    SLICE_X46Y147        FDRE (Setup_fdre_C_D)        0.064     2.672    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]
  -------------------------------------------------------------------
                         required time                          2.672    
                         arrival time                          -2.330    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.309ns (7.148%)  route 4.014ns (92.852%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 3.191 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.380ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.284    -2.380    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X43Y155        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y155        FDRE (Prop_fdre_C_Q)         0.223    -2.157 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=165, routed)         2.375     0.218    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_daddr_o[0]
    SLICE_X53Y155        LUT2 (Prop_lut2_I1_O)        0.043     0.261 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/xsdb_reg[15]_i_3__1/O
                         net (fo=7, routed)           1.121     1.383    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X46Y149        LUT6 (Prop_lut6_I1_O)        0.043     1.426 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9/O
                         net (fo=16, routed)          0.517     1.943    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0
    SLICE_X41Y150        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.154     3.191    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X41Y150        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
                         clock pessimism             -0.615     2.576    
                         clock uncertainty           -0.060     2.515    
    SLICE_X41Y150        FDRE (Setup_fdre_C_CE)      -0.201     2.314    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          2.314    
                         arrival time                          -1.943    
  -------------------------------------------------------------------
                         slack                                  0.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[8][101]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.107ns (43.127%)  route 0.141ns (56.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.554    -0.663    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X106Y161       FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[8][101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y161       FDRE (Prop_fdre_C_Q)         0.107    -0.556 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[8][101]/Q
                         net (fo=1, routed)           0.141    -0.415    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][124][10]
    RAMB36_X3Y32         RAMB36E1                                     r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.781    -0.691    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y32         RAMB36E1                                     r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.086    -0.605    
    RAMB36_X3Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.117    -0.488    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.118ns (45.629%)  route 0.141ns (54.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.597    -0.620    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X50Y149        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y149        FDRE (Prop_fdre_C_Q)         0.118    -0.502 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[8]/Q
                         net (fo=2, routed)           0.141    -0.362    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg_n_11
    SLICE_X51Y150        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.744    -0.727    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X51Y150        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]/C
                         clock pessimism              0.246    -0.481    
    SLICE_X51Y150        FDRE (Hold_fdre_C_D)         0.047    -0.434    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[8][94]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.632%)  route 0.144ns (57.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.554    -0.663    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X106Y160       FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[8][94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y160       FDRE (Prop_fdre_C_Q)         0.107    -0.556 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[8][94]/Q
                         net (fo=1, routed)           0.144    -0.412    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][124][4]
    RAMB36_X3Y32         RAMB36E1                                     r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.781    -0.691    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y32         RAMB36E1                                     r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.086    -0.605    
    RAMB36_X3Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.119    -0.486    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.327%)  route 0.154ns (60.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.596    -0.621    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X60Y149        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.521 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[11]/Q
                         net (fo=2, routed)           0.154    -0.367    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/Q[11]
    SLICE_X56Y150        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.743    -0.728    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X56Y150        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[10]/C
                         clock pessimism              0.246    -0.482    
    SLICE_X56Y150        FDRE (Hold_fdre_C_D)         0.037    -0.445    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[8][111]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.107ns (42.751%)  route 0.143ns (57.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.553    -0.664    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X106Y162       FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[8][111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y162       FDRE (Prop_fdre_C_Q)         0.107    -0.557 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[8][111]/Q
                         net (fo=1, routed)           0.143    -0.414    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][124][19]
    RAMB36_X3Y32         RAMB36E1                                     r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.781    -0.691    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y32         RAMB36E1                                     r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.086    -0.605    
    RAMB36_X3Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.111    -0.494    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[8][103]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.559%)  route 0.144ns (57.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.554    -0.663    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X106Y161       FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[8][103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y161       FDRE (Prop_fdre_C_Q)         0.107    -0.556 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[8][103]/Q
                         net (fo=1, routed)           0.144    -0.412    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][124][12]
    RAMB36_X3Y32         RAMB36E1                                     r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.781    -0.691    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y32         RAMB36E1                                     r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.086    -0.605    
    RAMB36_X3Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.111    -0.494    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.641%)  route 0.146ns (59.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.541    -0.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X55Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y160        FDRE (Prop_fdre_C_Q)         0.100    -0.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/Q
                         net (fo=1, routed)           0.146    -0.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X58Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.740    -0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y161        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism              0.086    -0.645    
    SLICE_X58Y161        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.542    -0.675    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_o
    SLICE_X63Y154        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y154        FDRE (Prop_fdre_C_Q)         0.100    -0.575 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[6]/Q
                         net (fo=1, routed)           0.054    -0.522    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg_n_0_[6]
    SLICE_X62Y154        LUT6 (Prop_lut6_I5_O)        0.028    -0.494 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[5]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.494    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[5]_i_1__7_n_0
    SLICE_X62Y154        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.741    -0.730    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_o
    SLICE_X62Y154        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[5]/C
                         clock pessimism              0.066    -0.664    
    SLICE_X62Y154        FDRE (Hold_fdre_C_D)         0.087    -0.577    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[8][93]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.106%)  route 0.153ns (58.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.554    -0.663    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X106Y160       FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[8][93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y160       FDRE (Prop_fdre_C_Q)         0.107    -0.556 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[8][93]/Q
                         net (fo=1, routed)           0.153    -0.403    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][124][3]
    RAMB36_X3Y32         RAMB36E1                                     r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.781    -0.691    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y32         RAMB36E1                                     r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.086    -0.605    
    RAMB36_X3Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.117    -0.488    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.941%)  route 0.150ns (60.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.542    -0.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X53Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y161        FDRE (Prop_fdre_C_Q)         0.100    -0.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.150    -0.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X56Y162        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.738    -0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X56Y162        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.086    -0.647    
    SLICE_X56Y162        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    -0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_sys_pll
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X3Y55     plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB18_X3Y55     plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X3Y33     plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X3Y33     plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X3Y28     plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X3Y28     plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X3Y32     plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X3Y32     plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y50     plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y50     plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X56Y162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_pll
  To Clock:  clkfbout_sys_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_pll
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4    sys_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vin1_clk
  To Clock:  vin1_clk

Setup :         2166  Failing Endpoints,  Worst Slack       -1.802ns,  Total Violation    -1387.302ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.802ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.223ns (2.673%)  route 8.118ns (97.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 11.344 - 6.667 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.382     4.622    plot_m1/vout1_clk_OBUF
    SLICE_X53Y120        FDCE                                         r  plot_m1/addrb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y120        FDCE (Prop_fdce_C_Q)         0.223     4.845 r  plot_m1/addrb_reg[6]/Q
                         net (fo=352, routed)         8.118    12.964    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/addra[6]
    RAMB36_X6Y4          RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.690    11.344    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/clka
    RAMB36_X6Y4          RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    11.613    
                         clock uncertainty           -0.035    11.577    
    RAMB36_X6Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416    11.161    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                 -1.802    

Slack (VIOLATED) :        -1.534ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 0.223ns (2.762%)  route 7.852ns (97.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 11.344 - 6.667 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.380     4.620    plot_m1/vout1_clk_OBUF
    SLICE_X53Y121        FDCE                                         r  plot_m1/addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y121        FDCE (Prop_fdce_C_Q)         0.223     4.843 r  plot_m1/addrb_reg[10]/Q
                         net (fo=352, routed)         7.852    12.696    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/addra[10]
    RAMB36_X6Y4          RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.690    11.344    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/clka
    RAMB36_X6Y4          RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    11.613    
                         clock uncertainty           -0.035    11.577    
    RAMB36_X6Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416    11.161    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.161    
                         arrival time                         -12.696    
  -------------------------------------------------------------------
                         slack                                 -1.534    

Slack (VIOLATED) :        -1.532ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        8.076ns  (logic 0.223ns (2.761%)  route 7.853ns (97.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 11.349 - 6.667 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.382     4.622    plot_m1/vout1_clk_OBUF
    SLICE_X53Y120        FDCE                                         r  plot_m1/addrb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y120        FDCE (Prop_fdce_C_Q)         0.223     4.845 r  plot_m1/addrb_reg[6]/Q
                         net (fo=352, routed)         7.853    12.699    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/addra[6]
    RAMB36_X6Y5          RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.695    11.349    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/clka
    RAMB36_X6Y5          RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    11.618    
                         clock uncertainty           -0.035    11.582    
    RAMB36_X6Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416    11.166    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.166    
                         arrival time                         -12.699    
  -------------------------------------------------------------------
                         slack                                 -1.532    

Slack (VIOLATED) :        -1.507ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        8.053ns  (logic 0.223ns (2.769%)  route 7.830ns (97.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 11.352 - 6.667 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.382     4.622    plot_m1/vout1_clk_OBUF
    SLICE_X53Y120        FDCE                                         r  plot_m1/addrb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y120        FDCE (Prop_fdce_C_Q)         0.223     4.845 r  plot_m1/addrb_reg[6]/Q
                         net (fo=352, routed)         7.830    12.676    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/addra[6]
    RAMB36_X5Y2          RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.698    11.352    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    11.621    
                         clock uncertainty           -0.035    11.585    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416    11.169    plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.169    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                 -1.507    

Slack (VIOLATED) :        -1.483ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 0.223ns (2.925%)  route 7.400ns (97.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 10.958 - 6.667 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.380     4.620    plot_m1/vout1_clk_OBUF
    SLICE_X53Y121        FDCE                                         r  plot_m1/addrb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y121        FDCE (Prop_fdce_C_Q)         0.223     4.843 r  plot_m1/addrb_reg[9]/Q
                         net (fo=352, routed)         7.400    12.243    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y51         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.304    10.958    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y51         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.253    11.212    
                         clock uncertainty           -0.035    11.176    
    RAMB36_X1Y51         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    10.760    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.760    
                         arrival time                         -12.243    
  -------------------------------------------------------------------
                         slack                                 -1.483    

Slack (VIOLATED) :        -1.482ns  (required time - arrival time)
  Source:                 plot_m1/addra_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.619ns  (logic 0.223ns (2.927%)  route 7.396ns (97.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 10.949 - 6.667 ) 
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.374     4.614    plot_m1/vout1_clk_OBUF
    SLICE_X69Y124        FDCE                                         r  plot_m1/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.223     4.837 r  plot_m1/addra_reg[3]/Q
                         net (fo=208, routed)         7.396    12.233    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X4Y56         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.295    10.949    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y56         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.253    11.203    
                         clock uncertainty           -0.035    11.167    
    RAMB36_X4Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.416    10.751    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.751    
                         arrival time                         -12.233    
  -------------------------------------------------------------------
                         slack                                 -1.482    

Slack (VIOLATED) :        -1.466ns  (required time - arrival time)
  Source:                 plot_m1/addra_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.606ns  (logic 0.223ns (2.932%)  route 7.383ns (97.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 10.952 - 6.667 ) 
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.374     4.614    plot_m1/vout1_clk_OBUF
    SLICE_X69Y124        FDCE                                         r  plot_m1/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.223     4.837 r  plot_m1/addra_reg[3]/Q
                         net (fo=208, routed)         7.383    12.220    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X4Y57         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.298    10.952    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y57         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    11.206    
                         clock uncertainty           -0.035    11.170    
    RAMB36_X4Y57         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416    10.754    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.754    
                         arrival time                         -12.220    
  -------------------------------------------------------------------
                         slack                                 -1.466    

Slack (VIOLATED) :        -1.439ns  (required time - arrival time)
  Source:                 plot_m1/addra_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 0.223ns (2.980%)  route 7.260ns (97.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 10.875 - 6.667 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.393     4.633    plot_m1/vout1_clk_OBUF
    SLICE_X99Y127        FDCE                                         r  plot_m1/addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y127        FDCE (Prop_fdce_C_Q)         0.223     4.856 r  plot_m1/addra_reg[8]/Q
                         net (fo=208, routed)         7.260    12.116    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y53         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.221    10.875    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y53         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    11.129    
                         clock uncertainty           -0.035    11.093    
    RAMB36_X2Y53         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416    10.677    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.677    
                         arrival time                         -12.116    
  -------------------------------------------------------------------
                         slack                                 -1.439    

Slack (VIOLATED) :        -1.423ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.917ns  (logic 0.223ns (2.817%)  route 7.694ns (97.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 11.300 - 6.667 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.383     4.623    plot_m1/vout1_clk_OBUF
    SLICE_X53Y119        FDCE                                         r  plot_m1/addrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y119        FDCE (Prop_fdce_C_Q)         0.223     4.846 r  plot_m1/addrb_reg[1]/Q
                         net (fo=352, routed)         7.694    12.541    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X3Y0          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.646    11.300    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.268    11.569    
                         clock uncertainty           -0.035    11.533    
    RAMB36_X3Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.416    11.117    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.117    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                 -1.423    

Slack (VIOLATED) :        -1.417ns  (required time - arrival time)
  Source:                 plot_m1/addrb_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 0.223ns (3.003%)  route 7.202ns (96.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.162ns = ( 10.829 - 6.667 ) 
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.383     4.623    plot_m1/vout1_clk_OBUF
    SLICE_X53Y119        FDCE                                         r  plot_m1/addrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y119        FDCE (Prop_fdce_C_Q)         0.223     4.846 r  plot_m1/addrb_reg[1]/Q
                         net (fo=352, routed)         7.202    12.048    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X5Y49         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.175    10.829    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y49         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.253    11.083    
                         clock uncertainty           -0.035    11.047    
    RAMB36_X5Y49         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.416    10.631    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.631    
                         arrival time                         -12.048    
  -------------------------------------------------------------------
                         slack                                 -1.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 YCbCr2RGB_m1/r_b_sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            YCbCr2RGB_m1/o_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.147ns (41.577%)  route 0.207ns (58.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.537     1.718    YCbCr2RGB_m1/vout1_clk_OBUF
    SLICE_X78Y159        FDRE                                         r  YCbCr2RGB_m1/r_b_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y159        FDRE (Prop_fdre_C_Q)         0.118     1.836 r  YCbCr2RGB_m1/r_b_sum_reg[15]/Q
                         net (fo=1, routed)           0.207     2.043    YCbCr2RGB_m1/r_b_sum_reg_n_0_[15]
    SLICE_X80Y160        LUT3 (Prop_lut3_I0_O)        0.029     2.072 r  YCbCr2RGB_m1/o_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     2.072    YCbCr2RGB_m1/o_blue[5]_i_1_n_0
    SLICE_X80Y160        FDRE                                         r  YCbCr2RGB_m1/o_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.740     2.188    YCbCr2RGB_m1/vout1_clk_OBUF
    SLICE_X80Y160        FDRE                                         r  YCbCr2RGB_m1/o_blue_reg[5]/C
                         clock pessimism             -0.275     1.913    
    SLICE_X80Y160        FDRE (Hold_fdre_C_D)         0.075     1.988    YCbCr2RGB_m1/o_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 YCbCr2RGB_m1/o_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/i_data_d1_reg[6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.392%)  route 0.095ns (48.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.541     1.722    YCbCr2RGB_m1/vout1_clk_OBUF
    SLICE_X80Y160        FDRE                                         r  YCbCr2RGB_m1/o_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y160        FDRE (Prop_fdre_C_Q)         0.100     1.822 r  YCbCr2RGB_m1/o_blue_reg[6]/Q
                         net (fo=1, routed)           0.095     1.917    plot_m1/color_b[6]
    SLICE_X82Y160        SRL16E                                       r  plot_m1/i_data_d1_reg[6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.740     2.188    plot_m1/vout1_clk_OBUF
    SLICE_X82Y160        SRL16E                                       r  plot_m1/i_data_d1_reg[6]_srl4/CLK
                         clock pessimism             -0.452     1.736    
    SLICE_X82Y160        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.830    plot_m1/i_data_d1_reg[6]_srl4
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/y_reg[3][6]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/out4_y_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.179ns (50.366%)  route 0.176ns (49.634%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.582     1.763    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X79Y130        FDPE                                         r  plot_m1/scale_p/y_reg[3][6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y130        FDPE (Prop_fdpe_C_Q)         0.100     1.863 r  plot_m1/scale_p/y_reg[3][6]_P/Q
                         net (fo=3, routed)           0.176     2.040    plot_m1/scale_p/y_reg[3][6]_P_n_0
    SLICE_X80Y130        LUT4 (Prop_lut4_I2_O)        0.028     2.068 r  plot_m1/scale_p/out4_y_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     2.068    plot_m1/scale_p/out4_y_reg[7]_i_7_n_0
    SLICE_X80Y130        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.119 r  plot_m1/scale_p/out4_y_reg_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.119    plot_m1/scale_p/out4_y_reg0[6]
    SLICE_X80Y130        FDRE                                         r  plot_m1/scale_p/out4_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.804     2.252    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X80Y130        FDRE                                         r  plot_m1/scale_p/out4_y_reg_reg[6]/C
                         clock pessimism             -0.295     1.957    
    SLICE_X80Y130        FDRE (Hold_fdre_C_D)         0.071     2.028    plot_m1/scale_p/out4_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 YCbCr2RGB_m1/o_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/i_data_d1_reg[7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.091ns (40.283%)  route 0.135ns (59.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.541     1.722    YCbCr2RGB_m1/vout1_clk_OBUF
    SLICE_X80Y160        FDRE                                         r  YCbCr2RGB_m1/o_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y160        FDRE (Prop_fdre_C_Q)         0.091     1.813 r  YCbCr2RGB_m1/o_blue_reg[7]/Q
                         net (fo=1, routed)           0.135     1.948    plot_m1/color_b[7]
    SLICE_X82Y160        SRL16E                                       r  plot_m1/i_data_d1_reg[7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.740     2.188    plot_m1/vout1_clk_OBUF
    SLICE_X82Y160        SRL16E                                       r  plot_m1/i_data_d1_reg[7]_srl4/CLK
                         clock pessimism             -0.452     1.736    
    SLICE_X82Y160        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.854    plot_m1/i_data_d1_reg[7]_srl4
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 YCbCr2RGB_m1/o_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/i_data_d1_reg[15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.091ns (40.222%)  route 0.135ns (59.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.538     1.719    YCbCr2RGB_m1/vout1_clk_OBUF
    SLICE_X73Y160        FDRE                                         r  YCbCr2RGB_m1/o_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y160        FDRE (Prop_fdre_C_Q)         0.091     1.810 r  YCbCr2RGB_m1/o_green_reg[7]/Q
                         net (fo=1, routed)           0.135     1.945    plot_m1/color_g[7]
    SLICE_X70Y159        SRL16E                                       r  plot_m1/i_data_d1_reg[15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.739     2.187    plot_m1/vout1_clk_OBUF
    SLICE_X70Y159        SRL16E                                       r  plot_m1/i_data_d1_reg[15]_srl4/CLK
                         clock pessimism             -0.453     1.734    
    SLICE_X70Y159        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     1.850    plot_m1/i_data_d1_reg[15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 YCbCr2RGB_m1/r_b_sum_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            YCbCr2RGB_m1/o_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.147ns (40.175%)  route 0.219ns (59.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.537     1.718    YCbCr2RGB_m1/vout1_clk_OBUF
    SLICE_X78Y158        FDRE                                         r  YCbCr2RGB_m1/r_b_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDRE (Prop_fdre_C_Q)         0.118     1.836 r  YCbCr2RGB_m1/r_b_sum_reg[11]/Q
                         net (fo=1, routed)           0.219     2.055    YCbCr2RGB_m1/r_b_sum_reg_n_0_[11]
    SLICE_X80Y160        LUT3 (Prop_lut3_I0_O)        0.029     2.084 r  YCbCr2RGB_m1/o_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.084    YCbCr2RGB_m1/o_blue[1]_i_1_n_0
    SLICE_X80Y160        FDRE                                         r  YCbCr2RGB_m1/o_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.740     2.188    YCbCr2RGB_m1/vout1_clk_OBUF
    SLICE_X80Y160        FDRE                                         r  YCbCr2RGB_m1/o_blue_reg[1]/C
                         clock pessimism             -0.275     1.913    
    SLICE_X80Y160        FDRE (Hold_fdre_C_D)         0.075     1.988    YCbCr2RGB_m1/o_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 YCbCr2RGB_m1/o_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/i_data_d1_reg[2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.990%)  route 0.096ns (49.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.541     1.722    YCbCr2RGB_m1/vout1_clk_OBUF
    SLICE_X80Y160        FDRE                                         r  YCbCr2RGB_m1/o_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y160        FDRE (Prop_fdre_C_Q)         0.100     1.822 r  YCbCr2RGB_m1/o_blue_reg[2]/Q
                         net (fo=1, routed)           0.096     1.918    plot_m1/color_b[2]
    SLICE_X82Y160        SRL16E                                       r  plot_m1/i_data_d1_reg[2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.740     2.188    plot_m1/vout1_clk_OBUF
    SLICE_X82Y160        SRL16E                                       r  plot_m1/i_data_d1_reg[2]_srl4/CLK
                         clock pessimism             -0.452     1.736    
    SLICE_X82Y160        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.822    plot_m1/i_data_d1_reg[2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 plot_m1/icon_ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/icon/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.118ns (33.549%)  route 0.234ns (66.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.604     1.785    plot_m1/vout1_clk_OBUF
    SLICE_X108Y133       FDRE                                         r  plot_m1/icon_ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y133       FDRE (Prop_fdre_C_Q)         0.118     1.903 r  plot_m1/icon_ram_addr_reg[10]/Q
                         net (fo=2, routed)           0.234     2.137    plot_m1/icon/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X3Y54         RAMB18E1                                     r  plot_m1/icon/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.856     2.304    plot_m1/icon/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y54         RAMB18E1                                     r  plot_m1/icon/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.455     1.849    
    RAMB18_X3Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.032    plot_m1/icon/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 YCbCr2RGB_m1/r_b_sum_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            YCbCr2RGB_m1/o_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.146ns (40.477%)  route 0.215ns (59.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.537     1.718    YCbCr2RGB_m1/vout1_clk_OBUF
    SLICE_X78Y158        FDRE                                         r  YCbCr2RGB_m1/r_b_sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDRE (Prop_fdre_C_Q)         0.118     1.836 r  YCbCr2RGB_m1/r_b_sum_reg[10]/Q
                         net (fo=1, routed)           0.215     2.051    YCbCr2RGB_m1/r_b_sum_reg_n_0_[10]
    SLICE_X80Y160        LUT3 (Prop_lut3_I0_O)        0.028     2.079 r  YCbCr2RGB_m1/o_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     2.079    YCbCr2RGB_m1/o_blue[0]_i_1_n_0
    SLICE_X80Y160        FDRE                                         r  YCbCr2RGB_m1/o_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.740     2.188    YCbCr2RGB_m1/vout1_clk_OBUF
    SLICE_X80Y160        FDRE                                         r  YCbCr2RGB_m1/o_blue_reg[0]/C
                         clock pessimism             -0.275     1.913    
    SLICE_X80Y160        FDRE (Hold_fdre_C_D)         0.060     1.973    YCbCr2RGB_m1/o_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 plot_m1/icon_ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/icon/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.118ns (33.674%)  route 0.232ns (66.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.604     1.785    plot_m1/vout1_clk_OBUF
    SLICE_X108Y133       FDRE                                         r  plot_m1/icon_ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y133       FDRE (Prop_fdre_C_Q)         0.118     1.903 r  plot_m1/icon_ram_addr_reg[10]/Q
                         net (fo=2, routed)           0.232     2.136    plot_m1/icon/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X3Y54         RAMB18E1                                     r  plot_m1/icon/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.853     2.301    plot_m1/icon/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y54         RAMB18E1                                     r  plot_m1/icon/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.455     1.846    
    RAMB18_X3Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.029    plot_m1/icon/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vin1_clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         6.667
Sources:            { vin1_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X5Y38   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         6.667       4.642      RAMB36_X5Y38   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X4Y16   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         6.667       4.642      RAMB36_X4Y16   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X2Y21   plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X4Y55   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         6.667       4.642      RAMB36_X4Y55   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X5Y39   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         6.667       4.642      RAMB36_X5Y39   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X4Y17   plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y159  plot_m1/i_data_d1_reg[10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y159  plot_m1/i_data_d1_reg[10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y159  plot_m1/i_data_d1_reg[11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y159  plot_m1/i_data_d1_reg[11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y159  plot_m1/i_data_d1_reg[12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y159  plot_m1/i_data_d1_reg[12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y159  plot_m1/i_data_d1_reg[13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y159  plot_m1/i_data_d1_reg[13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y159  plot_m1/i_data_d1_reg[14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X70Y159  plot_m1/i_data_d1_reg[14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X2Y65    plot_m1/hs_d1_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X82Y160  plot_m1/i_data_d1_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X70Y159  plot_m1/i_data_d1_reg[10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X70Y159  plot_m1/i_data_d1_reg[11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X70Y159  plot_m1/i_data_d1_reg[12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X70Y159  plot_m1/i_data_d1_reg[13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X70Y159  plot_m1/i_data_d1_reg[14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X70Y159  plot_m1/i_data_d1_reg[15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X66Y162  plot_m1/i_data_d1_reg[16]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X66Y162  plot_m1/i_data_d1_reg[16]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vin1_clk
  To Clock:  clk_out2_sys_pll

Setup :          240  Failing Endpoints,  Worst Slack       -5.935ns,  Total Violation    -1348.933ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.935ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/x_reg[2][4]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.844ns  (logic 0.302ns (35.787%)  route 0.542ns (64.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 4993.292 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.627ns = ( 4998.210 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2743, routed)        1.387  4998.210    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X56Y135        FDPE                                         r  plot_m1/scale_p/x_reg[2][4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y135        FDPE (Prop_fdpe_C_Q)         0.259  4998.469 r  plot_m1/scale_p/x_reg[2][4]_P/Q
                         net (fo=1, routed)           0.238  4998.706    plot_m1/scale_p/x_reg[2][4]_P_n_0
    SLICE_X57Y135        LUT3 (Prop_lut3_I0_O)        0.043  4998.749 r  plot_m1/scale_p/x[2]_inferred_i_8/O
                         net (fo=5, routed)           0.304  4999.053    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe0[4]
    SLICE_X58Y134        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.255  4993.292    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X58Y134        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
                         clock pessimism              0.000  4993.292    
                         clock uncertainty           -0.150  4993.141    
    SLICE_X58Y134        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022  4993.119    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                       4993.119    
                         arrival time                       -4999.054    
  -------------------------------------------------------------------
                         slack                                 -5.935    

Slack (VIOLATED) :        -5.933ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/x_reg[2][10]_C/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.813ns  (logic 0.330ns (40.568%)  route 0.483ns (59.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 4993.294 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 4998.216 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2743, routed)        1.393  4998.216    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X60Y142        FDCE                                         r  plot_m1/scale_p/x_reg[2][10]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y142        FDCE (Prop_fdce_C_Q)         0.204  4998.420 r  plot_m1/scale_p/x_reg[2][10]_C/Q
                         net (fo=1, routed)           0.105  4998.524    plot_m1/scale_p/x_reg[2][10]_C_n_0
    SLICE_X60Y142        LUT3 (Prop_lut3_I2_O)        0.126  4998.650 r  plot_m1/scale_p/x[2]_inferred_i_2/O
                         net (fo=6, routed)           0.379  4999.029    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe0[10]
    SLICE_X62Y139        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.257  4993.293    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X62Y139        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
                         clock pessimism              0.000  4993.293    
                         clock uncertainty           -0.150  4993.143    
    SLICE_X62Y139        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047  4993.096    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8
  -------------------------------------------------------------------
                         required time                       4993.096    
                         arrival time                       -4999.030    
  -------------------------------------------------------------------
                         slack                                 -5.933    

Slack (VIOLATED) :        -5.925ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/y_reg[2][5]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.831ns  (logic 0.302ns (36.322%)  route 0.529ns (63.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 4993.289 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.623ns = ( 4998.207 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2743, routed)        1.383  4998.206    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X66Y132        FDPE                                         r  plot_m1/scale_p/y_reg[2][5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y132        FDPE (Prop_fdpe_C_Q)         0.259  4998.464 r  plot_m1/scale_p/y_reg[2][5]_P/Q
                         net (fo=1, routed)           0.320  4998.784    plot_m1/scale_p/y_reg[2][5]_P_n_0
    SLICE_X69Y133        LUT3 (Prop_lut3_I0_O)        0.043  4998.827 r  plot_m1/scale_p/y[2]_inferred_i_7/O
                         net (fo=6, routed)           0.210  4999.037    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe1[5]
    SLICE_X70Y133        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.252  4993.289    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X70Y133        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/CLK
                         clock pessimism              0.000  4993.289    
                         clock uncertainty           -0.150  4993.138    
    SLICE_X70Y133        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026  4993.112    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8
  -------------------------------------------------------------------
                         required time                       4993.112    
                         arrival time                       -4999.038    
  -------------------------------------------------------------------
                         slack                                 -5.925    

Slack (VIOLATED) :        -5.905ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/y_reg[2][1]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.808ns  (logic 0.266ns (32.919%)  route 0.542ns (67.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 4993.289 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.622ns = ( 4998.205 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2743, routed)        1.382  4998.205    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X68Y131        FDPE                                         r  plot_m1/scale_p/y_reg[2][1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDPE (Prop_fdpe_C_Q)         0.223  4998.428 r  plot_m1/scale_p/y_reg[2][1]_P/Q
                         net (fo=1, routed)           0.319  4998.747    plot_m1/scale_p/y_reg[2][1]_P_n_0
    SLICE_X68Y132        LUT3 (Prop_lut3_I0_O)        0.043  4998.790 r  plot_m1/scale_p/y[2]_inferred_i_11/O
                         net (fo=5, routed)           0.223  4999.013    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe1[1]
    SLICE_X70Y133        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.252  4993.289    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X70Y133        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/CLK
                         clock pessimism              0.000  4993.289    
                         clock uncertainty           -0.150  4993.138    
    SLICE_X70Y133        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030  4993.108    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8
  -------------------------------------------------------------------
                         required time                       4993.108    
                         arrival time                       -4999.013    
  -------------------------------------------------------------------
                         slack                                 -5.905    

Slack (VIOLATED) :        -5.879ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/y_reg[2][7]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.880ns  (logic 0.266ns (30.215%)  route 0.614ns (69.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 4993.289 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.623ns = ( 4998.207 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2743, routed)        1.383  4998.206    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X67Y132        FDPE                                         r  plot_m1/scale_p/y_reg[2][7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y132        FDPE (Prop_fdpe_C_Q)         0.223  4998.429 r  plot_m1/scale_p/y_reg[2][7]_P/Q
                         net (fo=1, routed)           0.319  4998.747    plot_m1/scale_p/y_reg[2][7]_P_n_0
    SLICE_X68Y132        LUT3 (Prop_lut3_I0_O)        0.043  4998.790 r  plot_m1/scale_p/y[2]_inferred_i_5/O
                         net (fo=6, routed)           0.296  4999.086    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe1[7]
    SLICE_X70Y133        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.252  4993.289    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X70Y133        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/CLK
                         clock pessimism              0.000  4993.289    
                         clock uncertainty           -0.150  4993.138    
    SLICE_X70Y133        SRL16E (Setup_srl16e_CLK_D)
                                                      0.069  4993.207    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8
  -------------------------------------------------------------------
                         required time                       4993.208    
                         arrival time                       -4999.087    
  -------------------------------------------------------------------
                         slack                                 -5.879    

Slack (VIOLATED) :        -5.875ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/y_reg[2][6]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.797ns  (logic 0.266ns (33.361%)  route 0.531ns (66.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns = ( 4993.288 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.624ns = ( 4998.208 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2743, routed)        1.384  4998.207    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X69Y133        FDPE                                         r  plot_m1/scale_p/y_reg[2][6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDPE (Prop_fdpe_C_Q)         0.223  4998.430 r  plot_m1/scale_p/y_reg[2][6]_P/Q
                         net (fo=1, routed)           0.321  4998.751    plot_m1/scale_p/y_reg[2][6]_P_n_0
    SLICE_X71Y133        LUT3 (Prop_lut3_I0_O)        0.043  4998.794 r  plot_m1/scale_p/y[2]_inferred_i_6/O
                         net (fo=6, routed)           0.210  4999.004    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[6]
    SLICE_X71Y132        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.251  4993.288    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X71Y132        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000  4993.288    
                         clock uncertainty           -0.150  4993.137    
    SLICE_X71Y132        FDRE (Setup_fdre_C_D)       -0.008  4993.129    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                       4993.129    
                         arrival time                       -4999.004    
  -------------------------------------------------------------------
                         slack                                 -5.875    

Slack (VIOLATED) :        -5.866ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/y_reg[2][5]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.819ns  (logic 0.302ns (36.893%)  route 0.517ns (63.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 4993.289 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.623ns = ( 4998.207 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2743, routed)        1.383  4998.206    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X66Y132        FDPE                                         r  plot_m1/scale_p/y_reg[2][5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y132        FDPE (Prop_fdpe_C_Q)         0.259  4998.464 r  plot_m1/scale_p/y_reg[2][5]_P/Q
                         net (fo=1, routed)           0.320  4998.784    plot_m1/scale_p/y_reg[2][5]_P_n_0
    SLICE_X69Y133        LUT3 (Prop_lut3_I0_O)        0.043  4998.827 r  plot_m1/scale_p/y[2]_inferred_i_7/O
                         net (fo=6, routed)           0.197  4999.024    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[5]
    SLICE_X66Y133        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.252  4993.289    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X66Y133        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000  4993.289    
                         clock uncertainty           -0.150  4993.138    
    SLICE_X66Y133        FDRE (Setup_fdre_C_D)        0.021  4993.159    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                       4993.159    
                         arrival time                       -4999.025    
  -------------------------------------------------------------------
                         slack                                 -5.866    

Slack (VIOLATED) :        -5.863ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/y_reg[2][0]_C/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.763ns  (logic 0.364ns (47.734%)  route 0.399ns (52.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 4993.289 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.624ns = ( 4998.208 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2743, routed)        1.384  4998.207    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X70Y134        FDCE                                         r  plot_m1/scale_p/y_reg[2][0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDCE (Prop_fdce_C_Q)         0.236  4998.442 r  plot_m1/scale_p/y_reg[2][0]_C/Q
                         net (fo=1, routed)           0.109  4998.552    plot_m1/scale_p/y_reg[2][0]_C_n_0
    SLICE_X70Y134        LUT3 (Prop_lut3_I2_O)        0.128  4998.680 r  plot_m1/scale_p/y[2]_inferred_i_12/O
                         net (fo=5, routed)           0.289  4998.969    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe1[0]
    SLICE_X70Y133        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.252  4993.289    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X70Y133        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/CLK
                         clock pessimism              0.000  4993.289    
                         clock uncertainty           -0.150  4993.138    
    SLICE_X70Y133        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031  4993.107    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8
  -------------------------------------------------------------------
                         required time                       4993.107    
                         arrival time                       -4998.970    
  -------------------------------------------------------------------
                         slack                                 -5.863    

Slack (VIOLATED) :        -5.862ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/y_reg[2][3]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.759ns  (logic 0.266ns (35.045%)  route 0.493ns (64.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 4993.289 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.624ns = ( 4998.208 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2743, routed)        1.384  4998.207    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X69Y133        FDPE                                         r  plot_m1/scale_p/y_reg[2][3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDPE (Prop_fdpe_C_Q)         0.223  4998.430 r  plot_m1/scale_p/y_reg[2][3]_P/Q
                         net (fo=1, routed)           0.284  4998.713    plot_m1/scale_p/y_reg[2][3]_P_n_0
    SLICE_X71Y133        LUT3 (Prop_lut3_I0_O)        0.043  4998.756 r  plot_m1/scale_p/y[2]_inferred_i_9/O
                         net (fo=5, routed)           0.209  4998.966    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe1[3]
    SLICE_X70Y133        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.252  4993.289    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X70Y133        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8/CLK
                         clock pessimism              0.000  4993.289    
                         clock uncertainty           -0.150  4993.138    
    SLICE_X70Y133        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034  4993.104    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8
  -------------------------------------------------------------------
                         required time                       4993.104    
                         arrival time                       -4998.966    
  -------------------------------------------------------------------
                         slack                                 -5.862    

Slack (VIOLATED) :        -5.858ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/x_reg[2][6]_P/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.754ns  (logic 0.302ns (40.039%)  route 0.452ns (59.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 4993.292 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.626ns = ( 4998.209 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2743, routed)        1.386  4998.209    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X56Y134        FDPE                                         r  plot_m1/scale_p/x_reg[2][6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y134        FDPE (Prop_fdpe_C_Q)         0.259  4998.468 r  plot_m1/scale_p/x_reg[2][6]_P/Q
                         net (fo=1, routed)           0.234  4998.702    plot_m1/scale_p/x_reg[2][6]_P_n_0
    SLICE_X57Y134        LUT3 (Prop_lut3_I0_O)        0.043  4998.745 r  plot_m1/scale_p/x[2]_inferred_i_6/O
                         net (fo=5, routed)           0.219  4998.963    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe0[6]
    SLICE_X58Y134        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.255  4993.292    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X58Y134        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
                         clock pessimism              0.000  4993.292    
                         clock uncertainty           -0.150  4993.141    
    SLICE_X58Y134        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036  4993.105    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8
  -------------------------------------------------------------------
                         required time                       4993.105    
                         arrival time                       -4998.963    
  -------------------------------------------------------------------
                         slack                                 -5.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.290ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/y_reg[2][31]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        -2.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.589     1.770    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X79Y140        FDCE                                         r  plot_m1/scale_p/y_reg[2][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDCE (Prop_fdce_C_Q)         0.100     1.870 r  plot_m1/scale_p/y_reg[2][31]/Q
                         net (fo=4, routed)           0.062     1.932    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe1[31]
    SLICE_X78Y140        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.809    -0.662    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X78Y140        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/CLK
                         clock pessimism              0.000    -0.662    
                         clock uncertainty            0.150    -0.512    
    SLICE_X78Y140        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.358    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.290ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/x_reg[2][31]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        -2.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.592     1.773    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X67Y142        FDCE                                         r  plot_m1/scale_p/x_reg[2][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y142        FDCE (Prop_fdce_C_Q)         0.100     1.873 r  plot_m1/scale_p/x_reg[2][31]/Q
                         net (fo=4, routed)           0.062     1.936    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe0[31]
    SLICE_X66Y142        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.812    -0.659    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X66Y142        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/CLK
                         clock pessimism              0.000    -0.659    
                         clock uncertainty            0.150    -0.509    
    SLICE_X66Y142        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.355    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.290ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/y_reg[2][23]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        -2.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.590     1.771    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X75Y140        FDCE                                         r  plot_m1/scale_p/y_reg[2][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y140        FDCE (Prop_fdce_C_Q)         0.100     1.871 r  plot_m1/scale_p/y_reg[2][23]/Q
                         net (fo=3, routed)           0.062     1.934    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe1[23]
    SLICE_X74Y140        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.810    -0.661    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X74Y140        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/CLK
                         clock pessimism              0.000    -0.661    
                         clock uncertainty            0.150    -0.511    
    SLICE_X74Y140        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.357    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.290ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/display_height_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][127]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        -2.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.593     1.774    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X67Y145        FDCE                                         r  plot_m1/scale_p/display_height_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDCE (Prop_fdce_C_Q)         0.100     1.874 r  plot_m1/scale_p/display_height_reg[3]/Q
                         net (fo=2, routed)           0.062     1.937    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe7[3]
    SLICE_X66Y145        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][127]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.813    -0.658    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X66Y145        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][127]_srl8/CLK
                         clock pessimism              0.000    -0.658    
                         clock uncertainty            0.150    -0.508    
    SLICE_X66Y145        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.354    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][127]_srl8
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.291ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/display_width_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][119]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        -2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.593     1.774    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X63Y142        FDPE                                         r  plot_m1/scale_p/display_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y142        FDPE (Prop_fdpe_C_Q)         0.100     1.874 r  plot_m1/scale_p/display_width_reg[7]/Q
                         net (fo=2, routed)           0.062     1.937    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe6[7]
    SLICE_X62Y142        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][119]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.812    -0.659    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X62Y142        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][119]_srl8/CLK
                         clock pessimism              0.000    -0.659    
                         clock uncertainty            0.150    -0.509    
    SLICE_X62Y142        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.355    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][119]_srl8
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.298ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][143]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.859%)  route 0.070ns (41.141%))
  Logic Levels:           0  
  Clock Path Skew:        -2.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.591     1.772    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X75Y145        FDCE                                         r  plot_m1/scale_p/scale_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y145        FDCE (Prop_fdce_C_Q)         0.100     1.872 r  plot_m1/scale_p/scale_reg[7]/Q
                         net (fo=10, routed)          0.070     1.942    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe8[7]
    SLICE_X74Y145        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][143]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.811    -0.660    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X74Y145        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][143]_srl8/CLK
                         clock pessimism              0.000    -0.660    
                         clock uncertainty            0.150    -0.510    
    SLICE_X74Y145        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.356    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][143]_srl8
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.299ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_origin_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.859%)  route 0.070ns (41.141%))
  Logic Levels:           0  
  Clock Path Skew:        -2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.594     1.775    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X83Y140        FDCE                                         r  plot_m1/scale_p/scale_origin_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y140        FDCE (Prop_fdce_C_Q)         0.100     1.875 r  plot_m1/scale_p/scale_origin_y_reg[3]/Q
                         net (fo=8, routed)           0.070     1.945    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe3[3]
    SLICE_X82Y140        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.813    -0.658    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X82Y140        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/CLK
                         clock pessimism              0.000    -0.658    
                         clock uncertainty            0.150    -0.508    
    SLICE_X82Y140        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.354    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.342ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/x_reg[2][28]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        -2.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.592     1.773    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X67Y142        FDCE                                         r  plot_m1/scale_p/x_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y142        FDCE (Prop_fdce_C_Q)         0.100     1.873 r  plot_m1/scale_p/x_reg[2][28]/Q
                         net (fo=3, routed)           0.062     1.936    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe0[28]
    SLICE_X66Y142        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.812    -0.659    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X66Y142        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/CLK
                         clock pessimism              0.000    -0.659    
                         clock uncertainty            0.150    -0.509    
    SLICE_X66Y142        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.407    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.342ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/y_reg[2][20]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        -2.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.590     1.771    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X75Y140        FDCE                                         r  plot_m1/scale_p/y_reg[2][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y140        FDCE (Prop_fdce_C_Q)         0.100     1.871 r  plot_m1/scale_p/y_reg[2][20]/Q
                         net (fo=3, routed)           0.062     1.934    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe1[20]
    SLICE_X74Y140        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.810    -0.661    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X74Y140        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/CLK
                         clock pessimism              0.000    -0.661    
                         clock uncertainty            0.150    -0.511    
    SLICE_X74Y140        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.409    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.343ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/display_width_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][116]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        -2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.593     1.774    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X63Y142        FDCE                                         r  plot_m1/scale_p/display_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y142        FDCE (Prop_fdce_C_Q)         0.100     1.874 r  plot_m1/scale_p/display_width_reg[4]/Q
                         net (fo=2, routed)           0.062     1.937    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe6[4]
    SLICE_X62Y142        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][116]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.812    -0.659    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X62Y142        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][116]_srl8/CLK
                         clock pessimism              0.000    -0.659    
                         clock uncertainty            0.150    -0.509    
    SLICE_X62Y142        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.407    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][116]_srl8
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  2.343    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_pll
  To Clock:  clk_out1_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/lut_index_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.259ns (8.800%)  route 2.684ns (91.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.975ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.689    -1.975    reset_power_on_m1/clk_out1
    SLICE_X6Y82          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.716 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         2.684     0.968    i2c_config_m1/power_on_rst1
    SLICE_X12Y67         FDCE                                         f  i2c_config_m1/lut_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.499     8.536    i2c_config_m1/clk_out1
    SLICE_X12Y67         FDCE                                         r  i2c_config_m1/lut_index_reg[0]/C
                         clock pessimism             -0.611     7.925    
                         clock uncertainty           -0.066     7.858    
    SLICE_X12Y67         FDCE (Recov_fdce_C_CLR)     -0.154     7.704    i2c_config_m1/lut_index_reg[0]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/lut_index_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.259ns (8.800%)  route 2.684ns (91.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.975ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.689    -1.975    reset_power_on_m1/clk_out1
    SLICE_X6Y82          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.716 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         2.684     0.968    i2c_config_m1/power_on_rst1
    SLICE_X12Y67         FDCE                                         f  i2c_config_m1/lut_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.499     8.536    i2c_config_m1/clk_out1
    SLICE_X12Y67         FDCE                                         r  i2c_config_m1/lut_index_reg[1]/C
                         clock pessimism             -0.611     7.925    
                         clock uncertainty           -0.066     7.858    
    SLICE_X12Y67         FDCE (Recov_fdce_C_CLR)     -0.154     7.704    i2c_config_m1/lut_index_reg[1]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/lut_index_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.259ns (8.800%)  route 2.684ns (91.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.975ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.689    -1.975    reset_power_on_m1/clk_out1
    SLICE_X6Y82          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.716 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         2.684     0.968    i2c_config_m1/power_on_rst1
    SLICE_X12Y67         FDCE                                         f  i2c_config_m1/lut_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.499     8.536    i2c_config_m1/clk_out1
    SLICE_X12Y67         FDCE                                         r  i2c_config_m1/lut_index_reg[6]/C
                         clock pessimism             -0.611     7.925    
                         clock uncertainty           -0.066     7.858    
    SLICE_X12Y67         FDCE (Recov_fdce_C_CLR)     -0.154     7.704    i2c_config_m1/lut_index_reg[6]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/lut_index_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.259ns (8.800%)  route 2.684ns (91.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.975ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.689    -1.975    reset_power_on_m1/clk_out1
    SLICE_X6Y82          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.716 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         2.684     0.968    i2c_config_m1/power_on_rst1
    SLICE_X12Y67         FDCE                                         f  i2c_config_m1/lut_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.499     8.536    i2c_config_m1/clk_out1
    SLICE_X12Y67         FDCE                                         r  i2c_config_m1/lut_index_reg[7]/C
                         clock pessimism             -0.611     7.925    
                         clock uncertainty           -0.066     7.858    
    SLICE_X12Y67         FDCE (Recov_fdce_C_CLR)     -0.154     7.704    i2c_config_m1/lut_index_reg[7]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/cycle_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.223ns (8.037%)  route 2.552ns (91.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 8.302 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.450    -2.214    reset_power_on_m0/clk_out1
    SLICE_X36Y132        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.223    -1.991 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=746, routed)         2.552     0.561    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X100Y128       FDCE                                         f  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.265     8.302    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X100Y128       FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[13]/C
                         clock pessimism             -0.686     7.616    
                         clock uncertainty           -0.066     7.549    
    SLICE_X100Y128       FDCE (Recov_fdce_C_CLR)     -0.212     7.337    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.337    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/cycle_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.223ns (8.037%)  route 2.552ns (91.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 8.302 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.450    -2.214    reset_power_on_m0/clk_out1
    SLICE_X36Y132        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.223    -1.991 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=746, routed)         2.552     0.561    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X100Y128       FDCE                                         f  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.265     8.302    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X100Y128       FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[14]/C
                         clock pessimism             -0.686     7.616    
                         clock uncertainty           -0.066     7.549    
    SLICE_X100Y128       FDCE (Recov_fdce_C_CLR)     -0.212     7.337    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          7.337    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/cycle_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.223ns (8.037%)  route 2.552ns (91.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 8.302 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.450    -2.214    reset_power_on_m0/clk_out1
    SLICE_X36Y132        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.223    -1.991 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=746, routed)         2.552     0.561    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X100Y128       FDCE                                         f  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.265     8.302    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X100Y128       FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[15]/C
                         clock pessimism             -0.686     7.616    
                         clock uncertainty           -0.066     7.549    
    SLICE_X100Y128       FDCE (Recov_fdce_C_CLR)     -0.212     7.337    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          7.337    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/ms_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.259ns (9.109%)  route 2.584ns (90.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.975ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.689    -1.975    reset_power_on_m1/clk_out1
    SLICE_X6Y82          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.716 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         2.584     0.868    i2c_config_m1/power_on_rst1
    SLICE_X11Y66         FDCE                                         f  i2c_config_m1/ms_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.500     8.537    i2c_config_m1/clk_out1
    SLICE_X11Y66         FDCE                                         r  i2c_config_m1/ms_cnt_reg[1]/C
                         clock pessimism             -0.611     7.926    
                         clock uncertainty           -0.066     7.859    
    SLICE_X11Y66         FDCE (Recov_fdce_C_CLR)     -0.212     7.647    i2c_config_m1/ms_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/ms_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.259ns (9.109%)  route 2.584ns (90.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.975ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.689    -1.975    reset_power_on_m1/clk_out1
    SLICE_X6Y82          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.716 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         2.584     0.868    i2c_config_m1/power_on_rst1
    SLICE_X11Y66         FDCE                                         f  i2c_config_m1/ms_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.500     8.537    i2c_config_m1/clk_out1
    SLICE_X11Y66         FDCE                                         r  i2c_config_m1/ms_cnt_reg[2]/C
                         clock pessimism             -0.611     7.926    
                         clock uncertainty           -0.066     7.859    
    SLICE_X11Y66         FDCE (Recov_fdce_C_CLR)     -0.212     7.647    i2c_config_m1/ms_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/ms_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.259ns (9.109%)  route 2.584ns (90.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.975ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.689    -1.975    reset_power_on_m1/clk_out1
    SLICE_X6Y82          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.716 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         2.584     0.868    i2c_config_m1/power_on_rst1
    SLICE_X11Y66         FDCE                                         f  i2c_config_m1/ms_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.500     8.537    i2c_config_m1/clk_out1
    SLICE_X11Y66         FDCE                                         r  i2c_config_m1/ms_cnt_reg[3]/C
                         clock pessimism             -0.611     7.926    
                         clock uncertainty           -0.066     7.859    
    SLICE_X11Y66         FDCE (Recov_fdce_C_CLR)     -0.212     7.647    i2c_config_m1/ms_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  6.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/ack_in_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.226%)  route 0.149ns (55.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.721    -0.496    reset_power_on_m1/clk_out1
    SLICE_X6Y82          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.118    -0.378 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.149    -0.229    i2c_config_m0/i2c_master_top_m0/power_on_rst1
    SLICE_X3Y82          FDCE                                         f  i2c_config_m0/i2c_master_top_m0/ack_in_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.960    -0.511    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X3Y82          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/ack_in_reg/C
                         clock pessimism              0.046    -0.465    
    SLICE_X3Y82          FDCE (Remov_fdce_C_CLR)     -0.069    -0.534    i2c_config_m0/i2c_master_top_m0/ack_in_reg
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_tx_inst/cycle_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.100ns (11.355%)  route 0.781ns (88.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.626    -0.591    reset_power_on_m0/clk_out1
    SLICE_X36Y132        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.100    -0.491 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=746, routed)         0.781     0.289    uart_rs_inst/uart_tx_inst/power_on_rst
    SLICE_X85Y127        FDCE                                         f  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.803    -0.668    uart_rs_inst/uart_tx_inst/clk_out1
    SLICE_X85Y127        FDCE                                         r  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[13]/C
                         clock pessimism              0.226    -0.442    
    SLICE_X85Y127        FDCE (Remov_fdce_C_CLR)     -0.069    -0.511    uart_rs_inst/uart_tx_inst/cycle_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_tx_inst/cycle_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.100ns (11.355%)  route 0.781ns (88.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.626    -0.591    reset_power_on_m0/clk_out1
    SLICE_X36Y132        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.100    -0.491 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=746, routed)         0.781     0.289    uart_rs_inst/uart_tx_inst/power_on_rst
    SLICE_X85Y127        FDCE                                         f  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.803    -0.668    uart_rs_inst/uart_tx_inst/clk_out1
    SLICE_X85Y127        FDCE                                         r  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[14]/C
                         clock pessimism              0.226    -0.442    
    SLICE_X85Y127        FDCE (Remov_fdce_C_CLR)     -0.069    -0.511    uart_rs_inst/uart_tx_inst/cycle_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_tx_inst/cycle_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.100ns (11.355%)  route 0.781ns (88.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.626    -0.591    reset_power_on_m0/clk_out1
    SLICE_X36Y132        FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.100    -0.491 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=746, routed)         0.781     0.289    uart_rs_inst/uart_tx_inst/power_on_rst
    SLICE_X85Y127        FDCE                                         f  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.803    -0.668    uart_rs_inst/uart_tx_inst/clk_out1
    SLICE_X85Y127        FDCE                                         r  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[15]/C
                         clock pessimism              0.226    -0.442    
    SLICE_X85Y127        FDCE (Remov_fdce_C_CLR)     -0.069    -0.511    uart_rs_inst/uart_tx_inst/cycle_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/write_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.118ns (15.037%)  route 0.667ns (84.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.721    -0.496    reset_power_on_m1/clk_out1
    SLICE_X6Y82          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.118    -0.378 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.667     0.289    i2c_config_m0/i2c_master_top_m0/power_on_rst1
    SLICE_X3Y90          FDCE                                         f  i2c_config_m0/i2c_master_top_m0/write_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.967    -0.504    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X3Y90          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/write_reg/C
                         clock pessimism              0.046    -0.458    
    SLICE_X3Y90          FDCE (Remov_fdce_C_CLR)     -0.069    -0.527    i2c_config_m0/i2c_master_top_m0/write_reg
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/ms_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.118ns (14.179%)  route 0.714ns (85.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.721    -0.496    reset_power_on_m1/clk_out1
    SLICE_X6Y82          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.118    -0.378 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.714     0.336    i2c_config_m0/power_on_rst1
    SLICE_X2Y91          FDCE                                         f  i2c_config_m0/ms_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.967    -0.504    i2c_config_m0/clk_out1
    SLICE_X2Y91          FDCE                                         r  i2c_config_m0/ms_cnt_reg[2]/C
                         clock pessimism              0.046    -0.458    
    SLICE_X2Y91          FDCE (Remov_fdce_C_CLR)     -0.050    -0.508    i2c_config_m0/ms_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/ms_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.118ns (14.179%)  route 0.714ns (85.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.721    -0.496    reset_power_on_m1/clk_out1
    SLICE_X6Y82          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.118    -0.378 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.714     0.336    i2c_config_m0/power_on_rst1
    SLICE_X2Y91          FDCE                                         f  i2c_config_m0/ms_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.967    -0.504    i2c_config_m0/clk_out1
    SLICE_X2Y91          FDCE                                         r  i2c_config_m0/ms_cnt_reg[3]/C
                         clock pessimism              0.046    -0.458    
    SLICE_X2Y91          FDCE (Remov_fdce_C_CLR)     -0.050    -0.508    i2c_config_m0/ms_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/ms_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.118ns (14.179%)  route 0.714ns (85.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.721    -0.496    reset_power_on_m1/clk_out1
    SLICE_X6Y82          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.118    -0.378 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.714     0.336    i2c_config_m0/power_on_rst1
    SLICE_X2Y91          FDCE                                         f  i2c_config_m0/ms_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.967    -0.504    i2c_config_m0/clk_out1
    SLICE_X2Y91          FDCE                                         r  i2c_config_m0/ms_cnt_reg[5]/C
                         clock pessimism              0.046    -0.458    
    SLICE_X2Y91          FDCE (Remov_fdce_C_CLR)     -0.050    -0.508    i2c_config_m0/ms_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/ms_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.118ns (14.179%)  route 0.714ns (85.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.721    -0.496    reset_power_on_m1/clk_out1
    SLICE_X6Y82          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.118    -0.378 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.714     0.336    i2c_config_m0/power_on_rst1
    SLICE_X2Y91          FDCE                                         f  i2c_config_m0/ms_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.967    -0.504    i2c_config_m0/clk_out1
    SLICE_X2Y91          FDCE                                         r  i2c_config_m0/ms_cnt_reg[8]/C
                         clock pessimism              0.046    -0.458    
    SLICE_X2Y91          FDCE (Remov_fdce_C_CLR)     -0.050    -0.508    i2c_config_m0/ms_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/read_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.118ns (14.447%)  route 0.699ns (85.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.721    -0.496    reset_power_on_m1/clk_out1
    SLICE_X6Y82          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.118    -0.378 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=255, routed)         0.699     0.321    i2c_config_m0/i2c_master_top_m0/power_on_rst1
    SLICE_X0Y90          FDCE                                         f  i2c_config_m0/i2c_master_top_m0/read_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.967    -0.504    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X0Y90          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/read_reg/C
                         clock pessimism              0.046    -0.458    
    SLICE_X0Y90          FDCE (Remov_fdce_C_CLR)     -0.069    -0.527    i2c_config_m0/i2c_master_top_m0/read_reg
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.848    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_sys_pll
  To Clock:  clk_out2_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.223ns (9.876%)  route 2.035ns (90.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.879ns = ( 3.121 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.279    -2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.223    -2.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.035    -0.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.084     3.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.615     2.506    
                         clock uncertainty           -0.060     2.445    
    SLICE_X51Y166        FDCE (Recov_fdce_C_CLR)     -0.212     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          2.233    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.223ns (9.876%)  route 2.035ns (90.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.879ns = ( 3.121 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.279    -2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.223    -2.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.035    -0.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X50Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.084     3.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.615     2.506    
                         clock uncertainty           -0.060     2.445    
    SLICE_X50Y166        FDCE (Recov_fdce_C_CLR)     -0.154     2.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.291    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.223ns (9.876%)  route 2.035ns (90.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.879ns = ( 3.121 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.279    -2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.223    -2.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.035    -0.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X50Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.084     3.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism             -0.615     2.506    
                         clock uncertainty           -0.060     2.445    
    SLICE_X50Y166        FDCE (Recov_fdce_C_CLR)     -0.154     2.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.291    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.223ns (10.304%)  route 1.941ns (89.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.878ns = ( 3.122 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.279    -2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.223    -2.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.941    -0.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X52Y166        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.085     3.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y166        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism             -0.615     2.507    
                         clock uncertainty           -0.060     2.446    
    SLICE_X52Y166        FDCE (Recov_fdce_C_CLR)     -0.154     2.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          2.292    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.223ns (10.728%)  route 1.856ns (89.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 3.123 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.279    -2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.223    -2.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.856    -0.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X52Y165        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.086     3.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X52Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.615     2.508    
                         clock uncertainty           -0.060     2.447    
    SLICE_X52Y165        FDCE (Recov_fdce_C_CLR)     -0.154     2.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          2.293    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.223ns (11.319%)  route 1.747ns (88.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.876ns = ( 3.124 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.279    -2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.223    -2.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.747    -0.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y162        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.087     3.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.615     2.509    
                         clock uncertainty           -0.060     2.448    
    SLICE_X51Y162        FDCE (Recov_fdce_C_CLR)     -0.212     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          2.236    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  2.651    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.223ns (11.319%)  route 1.747ns (88.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.876ns = ( 3.124 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.279    -2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.223    -2.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.747    -0.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X50Y162        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.087     3.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y162        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.615     2.509    
                         clock uncertainty           -0.060     2.448    
    SLICE_X50Y162        FDCE (Recov_fdce_C_CLR)     -0.154     2.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          2.294    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.223ns (11.829%)  route 1.662ns (88.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.876ns = ( 3.124 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.279    -2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.223    -2.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.662    -0.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.087     3.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.615     2.509    
                         clock uncertainty           -0.060     2.448    
    SLICE_X51Y163        FDCE (Recov_fdce_C_CLR)     -0.212     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          2.236    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.223ns (11.829%)  route 1.662ns (88.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.876ns = ( 3.124 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.279    -2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.223    -2.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.662    -0.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X50Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.087     3.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.615     2.509    
                         clock uncertainty           -0.060     2.448    
    SLICE_X50Y163        FDCE (Recov_fdce_C_CLR)     -0.154     2.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          2.294    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.223ns (11.829%)  route 1.662ns (88.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.876ns = ( 3.124 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.615ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.279    -2.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.223    -2.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.662    -0.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X50Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        1.087     3.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.615     2.509    
                         clock uncertainty           -0.060     2.448    
    SLICE_X50Y163        FDCE (Recov_fdce_C_CLR)     -0.154     2.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          2.294    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  2.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.179%)  route 0.104ns (46.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.540    -0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X62Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y160        FDPE (Prop_fdpe_C_Q)         0.118    -0.559 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104    -0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X61Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.740    -0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X61Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.086    -0.645    
    SLICE_X61Y160        FDCE (Remov_fdce_C_CLR)     -0.069    -0.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.179%)  route 0.104ns (46.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.540    -0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X62Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y160        FDPE (Prop_fdpe_C_Q)         0.118    -0.559 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104    -0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X61Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.740    -0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X61Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.086    -0.645    
    SLICE_X61Y160        FDCE (Remov_fdce_C_CLR)     -0.069    -0.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.179%)  route 0.104ns (46.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.540    -0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X62Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y160        FDPE (Prop_fdpe_C_Q)         0.118    -0.559 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104    -0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X61Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.740    -0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X61Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.086    -0.645    
    SLICE_X61Y160        FDCE (Remov_fdce_C_CLR)     -0.069    -0.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.179%)  route 0.104ns (46.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.540    -0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X62Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y160        FDPE (Prop_fdpe_C_Q)         0.118    -0.559 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104    -0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X61Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.740    -0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X61Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.086    -0.645    
    SLICE_X61Y160        FDCE (Remov_fdce_C_CLR)     -0.069    -0.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.576%)  route 0.141ns (58.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.539    -0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X61Y164        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y164        FDPE (Prop_fdpe_C_Q)         0.100    -0.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.141    -0.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X58Y165        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.736    -0.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.069    -0.666    
    SLICE_X58Y165        FDCE (Remov_fdce_C_CLR)     -0.050    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.576%)  route 0.141ns (58.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.539    -0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X61Y164        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y164        FDPE (Prop_fdpe_C_Q)         0.100    -0.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.141    -0.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X58Y165        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.736    -0.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.069    -0.666    
    SLICE_X58Y165        FDCE (Remov_fdce_C_CLR)     -0.050    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.576%)  route 0.141ns (58.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.539    -0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X61Y164        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y164        FDPE (Prop_fdpe_C_Q)         0.100    -0.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.141    -0.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X58Y165        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.736    -0.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.069    -0.666    
    SLICE_X58Y165        FDCE (Remov_fdce_C_CLR)     -0.050    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.576%)  route 0.141ns (58.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.539    -0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X61Y164        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y164        FDPE (Prop_fdpe_C_Q)         0.100    -0.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.141    -0.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X58Y165        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.736    -0.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.069    -0.666    
    SLICE_X58Y165        FDCE (Remov_fdce_C_CLR)     -0.050    -0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.540    -0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDPE (Prop_fdpe_C_Q)         0.091    -0.586 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092    -0.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X63Y161        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.739    -0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X63Y161        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.069    -0.663    
    SLICE_X63Y161        FDPE (Remov_fdpe_C_PRE)     -0.110    -0.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.889%)  route 0.151ns (60.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.539    -0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X61Y164        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y164        FDPE (Prop_fdpe_C_Q)         0.100    -0.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.151    -0.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X57Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2662, routed)        0.737    -0.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/clk
    SLICE_X57Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.086    -0.648    
    SLICE_X57Y164        FDCE (Remov_fdce_C_CLR)     -0.069    -0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.290    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.728ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.352ns (12.892%)  route 2.378ns (87.108%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.459     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.223     4.527 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.569     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.043     5.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.692     5.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y149        LUT4 (Prop_lut4_I0_O)        0.043     5.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.595     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y155        LUT1 (Prop_lut1_I0_O)        0.043     6.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.523     7.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.152    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.445    37.010    
                         clock uncertainty           -0.035    36.975    
    SLICE_X39Y159        FDCE (Recov_fdce_C_CLR)     -0.212    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.763    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                 29.728    

Slack (MET) :             29.728ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.352ns (12.892%)  route 2.378ns (87.108%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.459     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.223     4.527 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.569     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.043     5.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.692     5.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y149        LUT4 (Prop_lut4_I0_O)        0.043     5.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.595     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y155        LUT1 (Prop_lut1_I0_O)        0.043     6.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.523     7.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.152    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.445    37.010    
                         clock uncertainty           -0.035    36.975    
    SLICE_X39Y159        FDCE (Recov_fdce_C_CLR)     -0.212    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.763    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                 29.728    

Slack (MET) :             29.728ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.352ns (12.892%)  route 2.378ns (87.108%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.459     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.223     4.527 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.569     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.043     5.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.692     5.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y149        LUT4 (Prop_lut4_I0_O)        0.043     5.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.595     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y155        LUT1 (Prop_lut1_I0_O)        0.043     6.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.523     7.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.152    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.445    37.010    
                         clock uncertainty           -0.035    36.975    
    SLICE_X39Y159        FDCE (Recov_fdce_C_CLR)     -0.212    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.763    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                 29.728    

Slack (MET) :             29.728ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.352ns (12.892%)  route 2.378ns (87.108%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.459     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.223     4.527 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.569     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.043     5.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.692     5.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y149        LUT4 (Prop_lut4_I0_O)        0.043     5.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.595     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y155        LUT1 (Prop_lut1_I0_O)        0.043     6.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.523     7.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.152    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.445    37.010    
                         clock uncertainty           -0.035    36.975    
    SLICE_X39Y159        FDCE (Recov_fdce_C_CLR)     -0.212    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.763    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                 29.728    

Slack (MET) :             29.728ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.352ns (12.892%)  route 2.378ns (87.108%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.459     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.223     4.527 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.569     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.043     5.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.692     5.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y149        LUT4 (Prop_lut4_I0_O)        0.043     5.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.595     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y155        LUT1 (Prop_lut1_I0_O)        0.043     6.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.523     7.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.152    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.445    37.010    
                         clock uncertainty           -0.035    36.975    
    SLICE_X39Y159        FDCE (Recov_fdce_C_CLR)     -0.212    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.763    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                 29.728    

Slack (MET) :             29.728ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.352ns (12.892%)  route 2.378ns (87.108%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.459     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.223     4.527 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.569     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.043     5.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.692     5.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y149        LUT4 (Prop_lut4_I0_O)        0.043     5.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.595     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y155        LUT1 (Prop_lut1_I0_O)        0.043     6.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.523     7.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.152    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.445    37.010    
                         clock uncertainty           -0.035    36.975    
    SLICE_X39Y159        FDCE (Recov_fdce_C_CLR)     -0.212    36.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.763    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                 29.728    

Slack (MET) :             29.786ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.352ns (12.892%)  route 2.378ns (87.108%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.459     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.223     4.527 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.569     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.043     5.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.692     5.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y149        LUT4 (Prop_lut4_I0_O)        0.043     5.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.595     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y155        LUT1 (Prop_lut1_I0_O)        0.043     6.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.523     7.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.152    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.445    37.010    
                         clock uncertainty           -0.035    36.975    
    SLICE_X38Y159        FDCE (Recov_fdce_C_CLR)     -0.154    36.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.821    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                 29.786    

Slack (MET) :             29.786ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.352ns (12.892%)  route 2.378ns (87.108%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.459     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.223     4.527 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.569     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.043     5.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.692     5.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y149        LUT4 (Prop_lut4_I0_O)        0.043     5.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.595     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y155        LUT1 (Prop_lut1_I0_O)        0.043     6.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.523     7.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.152    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.445    37.010    
                         clock uncertainty           -0.035    36.975    
    SLICE_X38Y159        FDCE (Recov_fdce_C_CLR)     -0.154    36.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.821    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                 29.786    

Slack (MET) :             29.786ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.352ns (12.892%)  route 2.378ns (87.108%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.459     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.223     4.527 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.569     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.043     5.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.692     5.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y149        LUT4 (Prop_lut4_I0_O)        0.043     5.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.595     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y155        LUT1 (Prop_lut1_I0_O)        0.043     6.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.523     7.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.152    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.445    37.010    
                         clock uncertainty           -0.035    36.975    
    SLICE_X38Y159        FDCE (Recov_fdce_C_CLR)     -0.154    36.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.821    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                 29.786    

Slack (MET) :             29.786ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.352ns (12.892%)  route 2.378ns (87.108%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.565 - 33.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.459     4.304    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y142        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.223     4.527 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.569     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X36Y140        LUT6 (Prop_lut6_I2_O)        0.043     5.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.692     5.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X37Y149        LUT4 (Prop_lut4_I0_O)        0.043     5.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.595     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X38Y155        LUT1 (Prop_lut1_I0_O)        0.043     6.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.523     7.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y159        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.152    36.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y159        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.445    37.010    
                         clock uncertainty           -0.035    36.975    
    SLICE_X38Y159        FDCE (Recov_fdce_C_CLR)     -0.154    36.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.821    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                 29.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.611%)  route 0.159ns (61.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.539     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDPE (Prop_fdpe_C_Q)         0.100     2.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.159     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X58Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.737     2.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X58Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.427     2.056    
    SLICE_X58Y163        FDCE (Remov_fdce_C_CLR)     -0.050     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.611%)  route 0.159ns (61.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.539     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDPE (Prop_fdpe_C_Q)         0.100     2.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.159     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X58Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.737     2.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X58Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.427     2.056    
    SLICE_X58Y163        FDCE (Remov_fdce_C_CLR)     -0.050     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.611%)  route 0.159ns (61.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.539     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDPE (Prop_fdpe_C_Q)         0.100     2.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.159     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X58Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.737     2.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X58Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.427     2.056    
    SLICE_X58Y163        FDCE (Remov_fdce_C_CLR)     -0.050     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.611%)  route 0.159ns (61.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.539     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y163        FDPE (Prop_fdpe_C_Q)         0.100     2.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.159     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X58Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.737     2.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X58Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.427     2.056    
    SLICE_X58Y163        FDCE (Remov_fdce_C_CLR)     -0.050     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.659%)  route 0.159ns (61.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.539     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X55Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y163        FDPE (Prop_fdpe_C_Q)         0.100     2.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.159     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X52Y163        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.738     2.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X52Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.427     2.057    
    SLICE_X52Y163        FDPE (Remov_fdpe_C_PRE)     -0.052     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.659%)  route 0.159ns (61.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.539     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X55Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y163        FDPE (Prop_fdpe_C_Q)         0.100     2.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.159     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X52Y163        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.738     2.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X52Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.427     2.057    
    SLICE_X52Y163        FDPE (Remov_fdpe_C_PRE)     -0.052     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.627%)  route 0.159ns (61.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.539     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X55Y163        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y163        FDPE (Prop_fdpe_C_Q)         0.100     2.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.159     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X52Y164        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.738     2.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X52Y164        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.427     2.057    
    SLICE_X52Y164        FDPE (Remov_fdpe_C_PRE)     -0.052     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.444%)  route 0.142ns (54.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.539     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X66Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y160        FDPE (Prop_fdpe_C_Q)         0.118     2.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.142     2.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X66Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.740     2.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X66Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.445     2.041    
    SLICE_X66Y158        FDCE (Remov_fdce_C_CLR)     -0.050     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.444%)  route 0.142ns (54.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.539     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X66Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y160        FDPE (Prop_fdpe_C_Q)         0.118     2.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.142     2.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X66Y158        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.740     2.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X66Y158        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.445     2.041    
    SLICE_X66Y158        FDCE (Remov_fdce_C_CLR)     -0.050     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (38.998%)  route 0.142ns (61.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.540     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X64Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y160        FDPE (Prop_fdpe_C_Q)         0.091     2.118 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.142     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X67Y160        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.739     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X67Y160        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.427     2.058    
    SLICE_X67Y160        FDPE (Remov_fdpe_C_PRE)     -0.110     1.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.312    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vin1_clk
  To Clock:  vin1_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][3]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.277ns (20.903%)  route 1.048ns (79.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 10.920 - 6.667 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.402     4.642    plot_m1/scale_p/simu_p/clk
    SLICE_X92Y136        FDPE                                         r  plot_m1/scale_p/simu_p/x_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y136        FDPE (Prop_fdpe_C_Q)         0.223     4.865 r  plot_m1/scale_p/simu_p/x_reg[0][3]/Q
                         net (fo=7, routed)           0.458     5.323    reset_power_on_m0/out1_x[3]
    SLICE_X92Y135        LUT2 (Prop_lut2_I1_O)        0.054     5.377 f  reset_power_on_m0/x_reg[0][3]_LDC_i_2/O
                         net (fo=2, routed)           0.590     5.967    plot_m1/scale_p/rst_reg_reg_16
    SLICE_X89Y134        FDCE                                         f  plot_m1/scale_p/x_reg[0][3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.266    10.920    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X89Y134        FDCE                                         r  plot_m1/scale_p/x_reg[0][3]_C/C
                         clock pessimism              0.341    11.261    
                         clock uncertainty           -0.035    11.226    
    SLICE_X89Y134        FDCE (Recov_fdce_C_CLR)     -0.306    10.920    plot_m1/scale_p/x_reg[0][3]_C
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][2]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][2]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.277ns (21.074%)  route 1.037ns (78.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 10.922 - 6.667 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.402     4.642    plot_m1/scale_p/simu_p/clk
    SLICE_X92Y136        FDPE                                         r  plot_m1/scale_p/simu_p/x_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y136        FDPE (Prop_fdpe_C_Q)         0.223     4.865 r  plot_m1/scale_p/simu_p/x_reg[0][2]/Q
                         net (fo=7, routed)           0.617     5.482    reset_power_on_m0/out1_x[2]
    SLICE_X93Y136        LUT2 (Prop_lut2_I1_O)        0.054     5.536 f  reset_power_on_m0/x_reg[0][2]_LDC_i_2/O
                         net (fo=2, routed)           0.421     5.957    plot_m1/scale_p/rst_reg_reg_18
    SLICE_X93Y134        FDCE                                         f  plot_m1/scale_p/x_reg[0][2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.268    10.922    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X93Y134        FDCE                                         r  plot_m1/scale_p/x_reg[0][2]_C/C
                         clock pessimism              0.361    11.283    
                         clock uncertainty           -0.035    11.248    
    SLICE_X93Y134        FDCE (Recov_fdce_C_CLR)     -0.306    10.942    plot_m1/scale_p/x_reg[0][2]_C
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][8]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][8]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.266ns (19.133%)  route 1.124ns (80.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 10.927 - 6.667 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.405     4.645    plot_m1/scale_p/simu_p/clk
    SLICE_X97Y137        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y137        FDCE (Prop_fdce_C_Q)         0.223     4.868 f  plot_m1/scale_p/simu_p/y_reg[0][8]/Q
                         net (fo=7, routed)           0.470     5.339    reset_power_on_m0/out1_y[8]
    SLICE_X99Y137        LUT2 (Prop_lut2_I1_O)        0.043     5.382 f  reset_power_on_m0/y_reg[0][8]_LDC_i_1/O
                         net (fo=2, routed)           0.654     6.036    plot_m1/scale_p/rst_reg_reg_29
    SLICE_X101Y136       FDPE                                         f  plot_m1/scale_p/y_reg[0][8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.273    10.927    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X101Y136       FDPE                                         r  plot_m1/scale_p/y_reg[0][8]_P/C
                         clock pessimism              0.341    11.268    
                         clock uncertainty           -0.035    11.233    
    SLICE_X101Y136       FDPE (Recov_fdpe_C_PRE)     -0.178    11.055    plot_m1/scale_p/y_reg[0][8]_P
  -------------------------------------------------------------------
                         required time                         11.055    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][5]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.277ns (22.173%)  route 0.972ns (77.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 10.925 - 6.667 ) 
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.404     4.644    plot_m1/scale_p/simu_p/clk
    SLICE_X97Y136        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y136        FDCE (Prop_fdce_C_Q)         0.223     4.867 r  plot_m1/scale_p/simu_p/y_reg[0][5]/Q
                         net (fo=7, routed)           0.549     5.416    reset_power_on_m0/out1_y[5]
    SLICE_X99Y136        LUT2 (Prop_lut2_I1_O)        0.054     5.470 f  reset_power_on_m0/y_reg[0][5]_LDC_i_2/O
                         net (fo=2, routed)           0.423     5.894    plot_m1/scale_p/rst_reg_reg_36
    SLICE_X100Y134       FDCE                                         f  plot_m1/scale_p/y_reg[0][5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.271    10.925    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X100Y134       FDCE                                         r  plot_m1/scale_p/y_reg[0][5]_C/C
                         clock pessimism              0.341    11.266    
                         clock uncertainty           -0.035    11.231    
    SLICE_X100Y134       FDCE (Recov_fdce_C_CLR)     -0.306    10.925    plot_m1/scale_p/y_reg[0][5]_C
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][6]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.277ns (22.051%)  route 0.979ns (77.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 10.920 - 6.667 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.403     4.643    plot_m1/scale_p/simu_p/clk
    SLICE_X92Y137        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y137        FDCE (Prop_fdce_C_Q)         0.223     4.866 r  plot_m1/scale_p/simu_p/x_reg[0][6]/Q
                         net (fo=7, routed)           0.650     5.516    reset_power_on_m0/out1_x[6]
    SLICE_X89Y138        LUT2 (Prop_lut2_I1_O)        0.054     5.570 f  reset_power_on_m0/x_reg[0][6]_LDC_i_2/O
                         net (fo=2, routed)           0.329     5.899    plot_m1/scale_p/rst_reg_reg_10
    SLICE_X86Y138        FDCE                                         f  plot_m1/scale_p/x_reg[0][6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.266    10.920    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X86Y138        FDCE                                         r  plot_m1/scale_p/x_reg[0][6]_C/C
                         clock pessimism              0.341    11.261    
                         clock uncertainty           -0.035    11.226    
    SLICE_X86Y138        FDCE (Recov_fdce_C_CLR)     -0.248    10.978    plot_m1/scale_p/x_reg[0][6]_C
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                          -5.899    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][3]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.266ns (20.318%)  route 1.043ns (79.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 10.920 - 6.667 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.402     4.642    plot_m1/scale_p/simu_p/clk
    SLICE_X92Y136        FDPE                                         r  plot_m1/scale_p/simu_p/x_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y136        FDPE (Prop_fdpe_C_Q)         0.223     4.865 f  plot_m1/scale_p/simu_p/x_reg[0][3]/Q
                         net (fo=7, routed)           0.458     5.323    reset_power_on_m0/out1_x[3]
    SLICE_X92Y135        LUT2 (Prop_lut2_I1_O)        0.043     5.366 f  reset_power_on_m0/x_reg[0][3]_LDC_i_1/O
                         net (fo=2, routed)           0.585     5.951    plot_m1/scale_p/rst_reg_reg_15
    SLICE_X88Y134        FDPE                                         f  plot_m1/scale_p/x_reg[0][3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.266    10.920    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X88Y134        FDPE                                         r  plot_m1/scale_p/x_reg[0][3]_P/C
                         clock pessimism              0.341    11.261    
                         clock uncertainty           -0.035    11.226    
    SLICE_X88Y134        FDPE (Recov_fdpe_C_PRE)     -0.178    11.048    plot_m1/scale_p/x_reg[0][3]_P
  -------------------------------------------------------------------
                         required time                         11.048    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][7]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.277ns (23.754%)  route 0.889ns (76.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 10.923 - 6.667 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.403     4.643    plot_m1/scale_p/simu_p/clk
    SLICE_X92Y137        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y137        FDCE (Prop_fdce_C_Q)         0.223     4.866 r  plot_m1/scale_p/simu_p/x_reg[0][7]/Q
                         net (fo=7, routed)           0.559     5.425    reset_power_on_m0/out1_x[7]
    SLICE_X88Y138        LUT2 (Prop_lut2_I1_O)        0.054     5.479 f  reset_power_on_m0/x_reg[0][7]_LDC_i_2/O
                         net (fo=2, routed)           0.331     5.809    plot_m1/scale_p/rst_reg_reg_8
    SLICE_X88Y139        FDCE                                         f  plot_m1/scale_p/x_reg[0][7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.269    10.923    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X88Y139        FDCE                                         r  plot_m1/scale_p/x_reg[0][7]_C/C
                         clock pessimism              0.341    11.264    
                         clock uncertainty           -0.035    11.229    
    SLICE_X88Y139        FDCE (Recov_fdce_C_CLR)     -0.306    10.923    plot_m1/scale_p/x_reg[0][7]_C
  -------------------------------------------------------------------
                         required time                         10.923    
                         arrival time                          -5.809    
  -------------------------------------------------------------------
                         slack                                  5.114    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][7]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.266ns (21.578%)  route 0.967ns (78.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 10.922 - 6.667 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.403     4.643    plot_m1/scale_p/simu_p/clk
    SLICE_X92Y137        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y137        FDCE (Prop_fdce_C_Q)         0.223     4.866 f  plot_m1/scale_p/simu_p/x_reg[0][7]/Q
                         net (fo=7, routed)           0.559     5.425    reset_power_on_m0/out1_x[7]
    SLICE_X88Y138        LUT2 (Prop_lut2_I1_O)        0.043     5.468 f  reset_power_on_m0/x_reg[0][7]_LDC_i_1/O
                         net (fo=2, routed)           0.408     5.876    plot_m1/scale_p/rst_reg_reg_7
    SLICE_X88Y138        FDPE                                         f  plot_m1/scale_p/x_reg[0][7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.268    10.922    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X88Y138        FDPE                                         r  plot_m1/scale_p/x_reg[0][7]_P/C
                         clock pessimism              0.341    11.263    
                         clock uncertainty           -0.035    11.228    
    SLICE_X88Y138        FDPE (Recov_fdpe_C_PRE)     -0.178    11.050    plot_m1/scale_p/x_reg[0][7]_P
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][9]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][9]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.275ns (24.956%)  route 0.827ns (75.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 10.924 - 6.667 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.403     4.643    plot_m1/scale_p/simu_p/clk
    SLICE_X92Y138        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        FDCE (Prop_fdce_C_Q)         0.223     4.866 r  plot_m1/scale_p/simu_p/x_reg[0][9]/Q
                         net (fo=7, routed)           0.432     5.298    reset_power_on_m0/out1_x[9]
    SLICE_X92Y140        LUT2 (Prop_lut2_I1_O)        0.052     5.350 f  reset_power_on_m0/x_reg[0][9]_LDC_i_2/O
                         net (fo=2, routed)           0.395     5.745    plot_m1/scale_p/rst_reg_reg_4
    SLICE_X91Y141        FDCE                                         f  plot_m1/scale_p/x_reg[0][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.270    10.924    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X91Y141        FDCE                                         r  plot_m1/scale_p/x_reg[0][9]_C/C
                         clock pessimism              0.341    11.265    
                         clock uncertainty           -0.035    11.230    
    SLICE_X91Y141        FDCE (Recov_fdce_C_CLR)     -0.305    10.925    plot_m1/scale_p/x_reg[0][9]_C
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][0]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.274ns (23.822%)  route 0.876ns (76.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 10.921 - 6.667 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2743, routed)        1.402     4.642    plot_m1/scale_p/simu_p/clk
    SLICE_X97Y135        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y135        FDCE (Prop_fdce_C_Q)         0.223     4.865 r  plot_m1/scale_p/simu_p/y_reg[0][0]/Q
                         net (fo=8, routed)           0.494     5.360    reset_power_on_m0/out1_y[0]
    SLICE_X94Y135        LUT2 (Prop_lut2_I1_O)        0.051     5.411 f  reset_power_on_m0/y_reg[0][0]_LDC_i_2/O
                         net (fo=2, routed)           0.382     5.793    plot_m1/scale_p/rst_reg_reg_46
    SLICE_X94Y133        FDCE                                         f  plot_m1/scale_p/y_reg[0][0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2743, routed)        1.267    10.921    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X94Y133        FDCE                                         r  plot_m1/scale_p/y_reg[0][0]_C/C
                         clock pessimism              0.341    11.262    
                         clock uncertainty           -0.035    11.227    
    SLICE_X94Y133        FDCE (Recov_fdce_C_CLR)     -0.249    10.978    plot_m1/scale_p/y_reg[0][0]_C
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                  5.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][11]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.478%)  route 0.279ns (68.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.599     1.780    plot_m1/scale_p/simu_p/clk
    SLICE_X92Y138        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        FDCE (Prop_fdce_C_Q)         0.100     1.880 f  plot_m1/scale_p/simu_p/x_reg[0][11]/Q
                         net (fo=5, routed)           0.183     2.063    reset_power_on_m0/out1_x[11]
    SLICE_X92Y139        LUT2 (Prop_lut2_I1_O)        0.028     2.091 f  reset_power_on_m0/x_reg[0][11]_LDC_i_1/O
                         net (fo=2, routed)           0.096     2.187    plot_m1/scale_p/rst_reg_reg
    SLICE_X95Y139        FDPE                                         f  plot_m1/scale_p/x_reg[0][11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.818     2.266    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X95Y139        FDPE                                         r  plot_m1/scale_p/x_reg[0][11]_P/C
                         clock pessimism             -0.472     1.794    
    SLICE_X95Y139        FDPE (Remov_fdpe_C_PRE)     -0.072     1.722    plot_m1/scale_p/x_reg[0][11]_P
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][9]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][9]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.130ns (33.760%)  route 0.255ns (66.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.600     1.781    plot_m1/scale_p/simu_p/clk
    SLICE_X97Y137        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y137        FDCE (Prop_fdce_C_Q)         0.100     1.881 r  plot_m1/scale_p/simu_p/y_reg[0][9]/Q
                         net (fo=7, routed)           0.154     2.035    reset_power_on_m0/out1_y[9]
    SLICE_X96Y137        LUT2 (Prop_lut2_I1_O)        0.030     2.065 f  reset_power_on_m0/y_reg[0][9]_LDC_i_2/O
                         net (fo=2, routed)           0.101     2.166    plot_m1/scale_p/rst_reg_reg_28
    SLICE_X96Y138        FDCE                                         f  plot_m1/scale_p/y_reg[0][9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.820     2.268    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X96Y138        FDCE                                         r  plot_m1/scale_p/y_reg[0][9]_C/C
                         clock pessimism             -0.472     1.796    
    SLICE_X96Y138        FDCE (Remov_fdce_C_CLR)     -0.110     1.686    plot_m1/scale_p/y_reg[0][9]_C
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][0]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.418%)  route 0.307ns (70.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.597     1.778    plot_m1/scale_p/simu_p/clk
    SLICE_X92Y136        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y136        FDCE (Prop_fdce_C_Q)         0.100     1.878 f  plot_m1/scale_p/simu_p/x_reg[0][0]/Q
                         net (fo=8, routed)           0.105     1.984    reset_power_on_m0/out1_x[0]
    SLICE_X93Y136        LUT2 (Prop_lut2_I1_O)        0.028     2.012 f  reset_power_on_m0/x_reg[0][0]_LDC_i_1/O
                         net (fo=2, routed)           0.202     2.213    plot_m1/scale_p/rst_reg_reg_21
    SLICE_X92Y134        FDPE                                         f  plot_m1/scale_p/x_reg[0][0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.814     2.262    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X92Y134        FDPE                                         r  plot_m1/scale_p/x_reg[0][0]_P/C
                         clock pessimism             -0.472     1.790    
    SLICE_X92Y134        FDPE (Remov_fdpe_C_PRE)     -0.072     1.718    plot_m1/scale_p/x_reg[0][0]_P
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][6]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][6]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.128ns (26.677%)  route 0.352ns (73.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.599     1.780    plot_m1/scale_p/simu_p/clk
    SLICE_X97Y136        FDPE                                         r  plot_m1/scale_p/simu_p/y_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y136        FDPE (Prop_fdpe_C_Q)         0.100     1.880 f  plot_m1/scale_p/simu_p/y_reg[0][6]/Q
                         net (fo=7, routed)           0.198     2.078    reset_power_on_m0/out1_y[6]
    SLICE_X94Y136        LUT2 (Prop_lut2_I1_O)        0.028     2.106 f  reset_power_on_m0/y_reg[0][6]_LDC_i_1/O
                         net (fo=2, routed)           0.154     2.260    plot_m1/scale_p/rst_reg_reg_33
    SLICE_X94Y137        FDPE                                         f  plot_m1/scale_p/y_reg[0][6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.816     2.264    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X94Y137        FDPE                                         r  plot_m1/scale_p/y_reg[0][6]_P/C
                         clock pessimism             -0.455     1.809    
    SLICE_X94Y137        FDPE (Remov_fdpe_C_PRE)     -0.052     1.757    plot_m1/scale_p/y_reg[0][6]_P
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][2]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.128ns (26.653%)  route 0.352ns (73.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.599     1.780    plot_m1/scale_p/simu_p/clk
    SLICE_X97Y135        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y135        FDCE (Prop_fdce_C_Q)         0.100     1.880 f  plot_m1/scale_p/simu_p/y_reg[0][2]/Q
                         net (fo=7, routed)           0.257     2.137    reset_power_on_m0/out1_y[2]
    SLICE_X97Y133        LUT2 (Prop_lut2_I1_O)        0.028     2.165 f  reset_power_on_m0/y_reg[0][2]_LDC_i_1/O
                         net (fo=2, routed)           0.095     2.260    plot_m1/scale_p/rst_reg_reg_41
    SLICE_X98Y133        FDPE                                         f  plot_m1/scale_p/y_reg[0][2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.815     2.263    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X98Y133        FDPE                                         r  plot_m1/scale_p/y_reg[0][2]_P/C
                         clock pessimism             -0.472     1.791    
    SLICE_X98Y133        FDPE (Remov_fdpe_C_PRE)     -0.052     1.739    plot_m1/scale_p/y_reg[0][2]_P
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][9]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][9]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.059%)  route 0.345ns (72.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.600     1.781    plot_m1/scale_p/simu_p/clk
    SLICE_X97Y137        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y137        FDCE (Prop_fdce_C_Q)         0.100     1.881 f  plot_m1/scale_p/simu_p/y_reg[0][9]/Q
                         net (fo=7, routed)           0.154     2.035    reset_power_on_m0/out1_y[9]
    SLICE_X96Y137        LUT2 (Prop_lut2_I1_O)        0.028     2.063 f  reset_power_on_m0/y_reg[0][9]_LDC_i_1/O
                         net (fo=2, routed)           0.191     2.254    plot_m1/scale_p/rst_reg_reg_27
    SLICE_X97Y138        FDPE                                         f  plot_m1/scale_p/y_reg[0][9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.820     2.268    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X97Y138        FDPE                                         r  plot_m1/scale_p/y_reg[0][9]_P/C
                         clock pessimism             -0.472     1.796    
    SLICE_X97Y138        FDPE (Remov_fdpe_C_PRE)     -0.072     1.724    plot_m1/scale_p/y_reg[0][9]_P
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][8]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][8]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.128ns (26.038%)  route 0.364ns (73.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.599     1.780    plot_m1/scale_p/simu_p/clk
    SLICE_X92Y138        FDPE                                         r  plot_m1/scale_p/simu_p/x_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        FDPE (Prop_fdpe_C_Q)         0.100     1.880 f  plot_m1/scale_p/simu_p/x_reg[0][8]/Q
                         net (fo=7, routed)           0.215     2.096    reset_power_on_m0/out1_x[8]
    SLICE_X91Y139        LUT2 (Prop_lut2_I1_O)        0.028     2.124 f  reset_power_on_m0/x_reg[0][8]_LDC_i_1/O
                         net (fo=2, routed)           0.148     2.272    plot_m1/scale_p/rst_reg_reg_5
    SLICE_X88Y140        FDPE                                         f  plot_m1/scale_p/x_reg[0][8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.817     2.265    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X88Y140        FDPE                                         r  plot_m1/scale_p/x_reg[0][8]_P/C
                         clock pessimism             -0.455     1.810    
    SLICE_X88Y140        FDPE (Remov_fdpe_C_PRE)     -0.072     1.738    plot_m1/scale_p/x_reg[0][8]_P
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][8]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][8]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.130ns (28.628%)  route 0.324ns (71.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.599     1.780    plot_m1/scale_p/simu_p/clk
    SLICE_X92Y138        FDPE                                         r  plot_m1/scale_p/simu_p/x_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        FDPE (Prop_fdpe_C_Q)         0.100     1.880 r  plot_m1/scale_p/simu_p/x_reg[0][8]/Q
                         net (fo=7, routed)           0.215     2.096    reset_power_on_m0/out1_x[8]
    SLICE_X91Y139        LUT2 (Prop_lut2_I1_O)        0.030     2.126 f  reset_power_on_m0/x_reg[0][8]_LDC_i_2/O
                         net (fo=2, routed)           0.109     2.234    plot_m1/scale_p/rst_reg_reg_6
    SLICE_X91Y139        FDCE                                         f  plot_m1/scale_p/x_reg[0][8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.816     2.264    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X91Y139        FDCE                                         r  plot_m1/scale_p/x_reg[0][8]_C/C
                         clock pessimism             -0.455     1.809    
    SLICE_X91Y139        FDCE (Remov_fdce_C_CLR)     -0.110     1.699    plot_m1/scale_p/x_reg[0][8]_C
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][4]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.129ns (26.811%)  route 0.352ns (73.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.599     1.780    plot_m1/scale_p/simu_p/clk
    SLICE_X97Y136        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y136        FDCE (Prop_fdce_C_Q)         0.100     1.880 r  plot_m1/scale_p/simu_p/y_reg[0][4]/Q
                         net (fo=7, routed)           0.210     2.090    reset_power_on_m0/out1_y[4]
    SLICE_X99Y135        LUT2 (Prop_lut2_I1_O)        0.029     2.119 f  reset_power_on_m0/y_reg[0][4]_LDC_i_2/O
                         net (fo=2, routed)           0.142     2.261    plot_m1/scale_p/rst_reg_reg_38
    SLICE_X94Y135        FDCE                                         f  plot_m1/scale_p/y_reg[0][4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.815     2.263    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X94Y135        FDCE                                         r  plot_m1/scale_p/y_reg[0][4]_C/C
                         clock pessimism             -0.455     1.808    
    SLICE_X94Y135        FDCE (Remov_fdce_C_CLR)     -0.090     1.718    plot_m1/scale_p/y_reg[0][4]_C
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][1]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.128ns (25.658%)  route 0.371ns (74.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2743, routed)        0.597     1.778    plot_m1/scale_p/simu_p/clk
    SLICE_X92Y136        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y136        FDCE (Prop_fdce_C_Q)         0.100     1.878 f  plot_m1/scale_p/simu_p/x_reg[0][1]/Q
                         net (fo=7, routed)           0.262     2.140    reset_power_on_m0/out1_x[1]
    SLICE_X93Y135        LUT2 (Prop_lut2_I1_O)        0.028     2.168 f  reset_power_on_m0/x_reg[0][1]_LDC_i_1/O
                         net (fo=2, routed)           0.109     2.277    plot_m1/scale_p/rst_reg_reg_19
    SLICE_X92Y135        FDPE                                         f  plot_m1/scale_p/x_reg[0][1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2743, routed)        0.815     2.263    plot_m1/scale_p/vout1_clk_OBUF
    SLICE_X92Y135        FDPE                                         r  plot_m1/scale_p/x_reg[0][1]_P/C
                         clock pessimism             -0.472     1.791    
    SLICE_X92Y135        FDPE (Remov_fdpe_C_PRE)     -0.072     1.719    plot_m1/scale_p/x_reg[0][1]_P
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.558    





