// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "04/25/2018 22:20:29"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module final_top_level (
	CLOCK_50,
	KEY,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N,
	VGA_VS,
	VGA_HS);
input 	logic CLOCK_50 ;
input 	logic [3:0] KEY ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	logic VGA_CLK ;
output 	logic VGA_SYNC_N ;
output 	logic VGA_BLANK_N ;
output 	logic VGA_VS ;
output 	logic VGA_HS ;

// Design Ports Information
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("final_project_top_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~0 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~0 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~0 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~0 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT28 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT29 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT30 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT31 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT32 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT33 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT34 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT35 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~0 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~0 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~0 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT35 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~0 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT35 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~0 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~0 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT35 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~0 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~12 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~0 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~1 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~0 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~1 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~0 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~1 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~2 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~3 ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \vga_clk_instance|altpll_component|auto_generated|wire_pll1_fbout ;
wire \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \KEY[0]~input_o ;
wire \vga|h_counter~7_combout ;
wire \vga|Add0~0_combout ;
wire \vga|h_counter~3_combout ;
wire \vga|Add0~1 ;
wire \vga|Add0~2_combout ;
wire \vga|h_counter~4_combout ;
wire \vga|Add0~3 ;
wire \vga|Add0~4_combout ;
wire \vga|h_counter~5_combout ;
wire \vga|Add0~5 ;
wire \vga|Add0~6_combout ;
wire \vga|h_counter~6_combout ;
wire \vga|Add0~7 ;
wire \vga|Add0~8_combout ;
wire \vga|h_counter~9_combout ;
wire \vga|Add0~9 ;
wire \vga|Add0~10_combout ;
wire \vga|h_counter~8_combout ;
wire \vga|Add0~11 ;
wire \vga|Add0~12_combout ;
wire \vga|Equal0~0_combout ;
wire \vga|h_counter~1_combout ;
wire \vga|Add0~13 ;
wire \vga|Add0~14_combout ;
wire \vga|h_counter~2_combout ;
wire \vga|Add0~15 ;
wire \vga|Add0~16_combout ;
wire \vga|h_counter~0_combout ;
wire \vga|Add0~17 ;
wire \vga|Add0~18_combout ;
wire \vga|Equal0~1_combout ;
wire \vga|Equal0~2_combout ;
wire \vga|v_counter_in[9]~0_combout ;
wire \vga|v_counter~0_combout ;
wire \vga|Add1~17 ;
wire \vga|Add1~18_combout ;
wire \vga|v_counter~7_combout ;
wire \vga|v_counter~8_combout ;
wire \vga|Add1~0_combout ;
wire \vga|v_counter_in[0]~2_combout ;
wire \vga|Add1~1 ;
wire \vga|Add1~2_combout ;
wire \vga|v_counter~9_combout ;
wire \vga|Add1~3 ;
wire \vga|Add1~4_combout ;
wire \vga|Add1~5 ;
wire \vga|Add1~6_combout ;
wire \vga|Equal1~1_combout ;
wire \vga|Equal1~0_combout ;
wire \vga|Equal1~2_combout ;
wire \vga|v_counter_in[3]~1_combout ;
wire \vga|v_counter~6_combout ;
wire \vga|Add1~7 ;
wire \vga|Add1~8_combout ;
wire \vga|v_counter~5_combout ;
wire \vga|Add1~9 ;
wire \vga|Add1~10_combout ;
wire \vga|v_counter~4_combout ;
wire \vga|Add1~11 ;
wire \vga|Add1~12_combout ;
wire \vga|v_counter~3_combout ;
wire \vga|Add1~13 ;
wire \vga|Add1~14_combout ;
wire \vga|v_counter~1_combout ;
wire \vga|Add1~15 ;
wire \vga|Add1~16_combout ;
wire \vga|v_counter~2_combout ;
wire \fb|Add2~1 ;
wire \fb|Add2~3 ;
wire \fb|Add2~5 ;
wire \fb|Add2~7 ;
wire \fb|Add2~9 ;
wire \fb|Add2~11 ;
wire \fb|Add2~13 ;
wire \fb|Add2~15 ;
wire \fb|Add2~16_combout ;
wire \fb|Add2~14_combout ;
wire \fb|Add2~12_combout ;
wire \fb|Add2~10_combout ;
wire \fb|Add2~8_combout ;
wire \fb|Add2~6_combout ;
wire \fb|Add2~4_combout ;
wire \fb|Add2~2_combout ;
wire \fb|Add2~0_combout ;
wire \fb|Read_Index[7]~1 ;
wire \fb|Read_Index[8]~3 ;
wire \fb|Read_Index[9]~5 ;
wire \fb|Read_Index[10]~7 ;
wire \fb|Read_Index[11]~9 ;
wire \fb|Read_Index[12]~11 ;
wire \fb|Read_Index[13]~13 ;
wire \fb|Read_Index[14]~15 ;
wire \fb|Read_Index[15]~17 ;
wire \fb|Read_Index[16]~19 ;
wire \fb|Read_Index[17]~20_combout ;
wire \fb|Read_Index[16]~18_combout ;
wire \fb|Read_Index[15]~16_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~22_combout ;
wire \fb|Read_Index[13]~12_combout ;
wire \fb|buffer_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ;
wire \State.Sphere1~0_combout ;
wire \State.Sphere1~q ;
wire \reset_clk~feeder_combout ;
wire \reset_clk~q ;
wire \reset_clk~clkctrl_outclk ;
wire \iw|Add0~0_combout ;
wire \iw|Add0~1 ;
wire \iw|Add0~2_combout ;
wire \iw|Add0~3 ;
wire \iw|Add0~4_combout ;
wire \iw|Add0~5 ;
wire \iw|Add0~6_combout ;
wire \iw|Add0~7 ;
wire \iw|Add0~8_combout ;
wire \iw|Add0~9 ;
wire \iw|Add0~10_combout ;
wire \iw|Equal0~0_combout ;
wire \iw|Equal0~3_combout ;
wire \iw|Add1~0_combout ;
wire \iw|Equal0~5_combout ;
wire \iw|WriteX[9]~2_combout ;
wire \iw|h_counter[9]~feeder_combout ;
wire \iw|Add0~11 ;
wire \iw|Add0~12_combout ;
wire \iw|Add0~13 ;
wire \iw|Add0~15 ;
wire \iw|Add0~16_combout ;
wire \iw|Add0~17 ;
wire \iw|Add0~18_combout ;
wire \iw|WriteX[7]~4_combout ;
wire \iw|WriteX[7]~3_combout ;
wire \iw|Add0~14_combout ;
wire \iw|Equal0~4_combout ;
wire \iw|WriteY[0]~11_combout ;
wire \iw|Add1~1 ;
wire \iw|Add1~2_combout ;
wire \iw|WriteY[1]~10_combout ;
wire \iw|Add1~3 ;
wire \iw|Add1~4_combout ;
wire \iw|WriteY[2]~9_combout ;
wire \iw|Add1~5 ;
wire \iw|Add1~6_combout ;
wire \iw|WriteY[3]~8_combout ;
wire \iw|Add1~7 ;
wire \iw|Add1~8_combout ;
wire \iw|WriteY[4]~7_combout ;
wire \iw|Add1~9 ;
wire \iw|Add1~10_combout ;
wire \iw|WriteY[9]~1_combout ;
wire \iw|WriteY[8]~4_combout ;
wire \iw|Equal0~1_combout ;
wire \iw|Equal0~2_combout ;
wire \iw|WriteY[7]~0_combout ;
wire \iw|Add1~13 ;
wire \iw|Add1~14_combout ;
wire \iw|Equal1~1_combout ;
wire \iw|Add1~15 ;
wire \iw|Add1~16_combout ;
wire \iw|Equal1~0_combout ;
wire \iw|WriteY[8]~3_combout ;
wire \iw|WriteY[8]~5_combout ;
wire \iw|Add1~17 ;
wire \iw|Add1~18_combout ;
wire \iw|Equal1~2_combout ;
wire \iw|WriteY[5]~6_combout ;
wire \iw|Add1~11 ;
wire \iw|Add1~12_combout ;
wire \iw|WriteY[6]~2_combout ;
wire \fb|Add0~1 ;
wire \fb|Add0~3 ;
wire \fb|Add0~5 ;
wire \fb|Add0~7 ;
wire \fb|Add0~9 ;
wire \fb|Add0~11 ;
wire \fb|Add0~12_combout ;
wire \fb|Add0~10_combout ;
wire \fb|Add0~8_combout ;
wire \fb|Add0~6_combout ;
wire \fb|Add0~4_combout ;
wire \fb|Add0~2_combout ;
wire \fb|Add0~0_combout ;
wire \fb|Write_Index[7]~1 ;
wire \fb|Write_Index[8]~3 ;
wire \fb|Write_Index[9]~5 ;
wire \fb|Write_Index[10]~7 ;
wire \fb|Write_Index[11]~9 ;
wire \fb|Write_Index[12]~11 ;
wire \fb|Write_Index[13]~13 ;
wire \fb|Write_Index[14]~15 ;
wire \fb|Write_Index[15]~16_combout ;
wire \fb|Write_Index[14]~14_combout ;
wire \fb|Add0~13 ;
wire \fb|Add0~15 ;
wire \fb|Add0~16_combout ;
wire \fb|Add0~14_combout ;
wire \fb|Write_Index[15]~17 ;
wire \fb|Write_Index[16]~19 ;
wire \fb|Write_Index[17]~20_combout ;
wire \fb|Write_Index[16]~18_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~0_combout ;
wire \fb|Write_Index[13]~12_combout ;
wire \fb|Add0~17 ;
wire \fb|Add0~18_combout ;
wire \fb|Write_Index[17]~21 ;
wire \fb|Write_Index[18]~22_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7565w[3]~0_combout ;
wire \fb|Write_Index[7]~0_combout ;
wire \fb|Write_Index[8]~2_combout ;
wire \fb|Write_Index[9]~4_combout ;
wire \fb|Write_Index[10]~6_combout ;
wire \fb|Write_Index[11]~8_combout ;
wire \fb|Write_Index[12]~10_combout ;
wire \fb|Read_Index[7]~0_combout ;
wire \fb|Read_Index[8]~2_combout ;
wire \fb|Read_Index[9]~4_combout ;
wire \fb|Read_Index[10]~6_combout ;
wire \fb|Read_Index[11]~8_combout ;
wire \fb|Read_Index[12]~10_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \fb|Read_Index[14]~14_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a78~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~37_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7424w[3]~2_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7441w[3]~2_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~34_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7545w[3]~2_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7555w[3]~2_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~32_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7524w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7535w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~31_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~33_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7461w[3]~2_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7451w[3]~2_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~35_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~15_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~36_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7595w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a90~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7585w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a84~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~38_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~39_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7501w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7491w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~41_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7471w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~40_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~42_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a210~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7814w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a198~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~27_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7803w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a192~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7824w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a204~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~28_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7844w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a216~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7854w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a222~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~25_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~26_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~29_combout ;
wire \fb|Add2~17 ;
wire \fb|Add2~18_combout ;
wire \fb|Read_Index[17]~21 ;
wire \fb|Read_Index[18]~22_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~30_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~43_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7751w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a168~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a174~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~19_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7731w[3]~2_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a156~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7741w[3]~2_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a162~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~13_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7721w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a150~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7710w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a144~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~12_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~14_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7638w[3]~2_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a108~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7648w[3]~2_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a114~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~17_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~3_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a96~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~3_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a102~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~16_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~18_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7771w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a180~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7781w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a186~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~20_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~21_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a120~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~2_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a126~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~23_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7688w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a138~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode7678w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a132~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~24_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~189_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|result_node[0]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a217~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a223 ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~58_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a205~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a211~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~55_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a193~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a199~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~56_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~57_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~59_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~69_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~70_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~63_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~64_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~61_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~60_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~62_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~65_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a79~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a73~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~66_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a85~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a91~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~67_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~68_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~71_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~72_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a175~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a169~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~50_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a109~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a115~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~48_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a157~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a163~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~45_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a151~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a145~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~44_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~46_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a97~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a103~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~47_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~49_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a187~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a181~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~51_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~52_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a139~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a133~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~54_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a121~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a127~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~53_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~190_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|result_node[1]~1_combout ;
wire \xang|Add1~1_cout ;
wire \xang|Add1~3 ;
wire \xang|Add1~5 ;
wire \xang|Add1~9 ;
wire \xang|Add1~11 ;
wire \xang|Add1~15 ;
wire \xang|Add1~17 ;
wire \xang|Add1~21 ;
wire \xang|Add1~23_combout ;
wire \xang|LessThan0~0_combout ;
wire \xang|LessThan0~1_combout ;
wire \xang|Add0~0_combout ;
wire \xang|Add1~25_combout ;
wire \xang|Add1~8_combout ;
wire \xang|Add1~13_combout ;
wire \xang|Add1~4_combout ;
wire \xang|Add1~6_combout ;
wire \xang|Add1~10_combout ;
wire \xang|Add1~12_combout ;
wire \xang|Add1~2_combout ;
wire \xang|Add1~7_combout ;
wire \xang|Selector2~0_combout ;
wire \xang|Add1~16_combout ;
wire \xang|Add1~18_combout ;
wire \xang|Add1~14_combout ;
wire \xang|Add1~19_combout ;
wire \xang|Selector2~6_combout ;
wire \xang|Add1~20_combout ;
wire \xang|Add1~22_combout ;
wire \xang|Selector4~25_combout ;
wire \xang|Selector2~1_combout ;
wire \xang|Selector5~1_combout ;
wire \xang|Selector2~4_combout ;
wire \xang|Selector1~0_combout ;
wire \xang|Selector1~1_combout ;
wire \xang|out[2]~3_combout ;
wire \xang|out[2]~4_combout ;
wire \xang|out[2]~5_combout ;
wire \xang|LessThan1~0_combout ;
wire \xang|dTheta[36]~5_combout ;
wire \xang|Selector4~4_combout ;
wire \xang|Selector5~11_combout ;
wire \xang|Selector4~16_combout ;
wire \xang|Selector4~14_combout ;
wire \xang|Selector4~13_combout ;
wire \xang|Selector4~15_combout ;
wire \xang|Selector4~17_combout ;
wire \xang|Selector4~20_combout ;
wire \xang|Selector4~18_combout ;
wire \xang|Selector4~19_combout ;
wire \xang|Selector4~21_combout ;
wire \xang|Selector4~22_combout ;
wire \xang|Selector4~5_combout ;
wire \xang|Selector4~6_combout ;
wire \xang|Selector4~8_combout ;
wire \xang|Selector4~9_combout ;
wire \xang|Selector4~7_combout ;
wire \xang|Selector4~10_combout ;
wire \xang|Selector4~11_combout ;
wire \xang|Selector4~12_combout ;
wire \xang|out[1]~1_combout ;
wire \xang|Selector4~23_combout ;
wire \xang|Selector3~0_combout ;
wire \xang|Selector4~24_combout ;
wire \xang|dTheta[33]~1_combout ;
wire \xang|Selector3~1_combout ;
wire \xang|Selector3~6_combout ;
wire \xang|Selector3~7_combout ;
wire \xang|Selector3~4_combout ;
wire \xang|Selector3~3_combout ;
wire \xang|Selector3~5_combout ;
wire \xang|Selector3~8_combout ;
wire \xang|Selector3~9_combout ;
wire \xang|Selector3~2_combout ;
wire \xang|Selector3~10_combout ;
wire \xang|Selector3~11_combout ;
wire \xang|dTheta[34]~4_combout ;
wire \xang|Selector2~2_combout ;
wire \xang|Selector2~3_combout ;
wire \xang|Selector2~5_combout ;
wire \xang|out[3]~2_combout ;
wire \xang|dTheta[35]~3_combout ;
wire \xang|Selector5~12_combout ;
wire \xang|Selector5~10_combout ;
wire \xang|Selector5~13_combout ;
wire \xang|Selector5~8_combout ;
wire \xang|Selector5~0_combout ;
wire \xang|Selector5~5_combout ;
wire \xang|Selector5~6_combout ;
wire \xang|Selector5~7_combout ;
wire \xang|Selector5~9_combout ;
wire \xang|Selector5~3_combout ;
wire \xang|Selector5~2_combout ;
wire \xang|Selector5~4_combout ;
wire \xang|Selector5~14_combout ;
wire \xang|Selector5~23_combout ;
wire \xang|Selector5~24_combout ;
wire \xang|Selector5~25_combout ;
wire \xang|Selector5~20_combout ;
wire \xang|Selector5~19_combout ;
wire \xang|Selector5~15_combout ;
wire \xang|Selector5~21_combout ;
wire \xang|Selector5~17_combout ;
wire \xang|Selector5~16_combout ;
wire \xang|Selector5~18_combout ;
wire \xang|Selector5~22_combout ;
wire \xang|Selector5~26_combout ;
wire \xang|out[0]~0_combout ;
wire \xang|Selector5~27_combout ;
wire \xang|Selector5~28_combout ;
wire \xang|Selector5~29_combout ;
wire \xang|dTheta[32]~0_combout ;
wire \rl|s0|Mux15~10_combout ;
wire \xang|LessThan1~1_combout ;
wire \xang|Selector0~0_combout ;
wire \rl|s0|Mux15~8_combout ;
wire \rl|s0|Mux15~7_combout ;
wire \rl|s0|Mux15~9_combout ;
wire \xang|dTheta[37]~2_combout ;
wire \rl|s0|Mux15~6_combout ;
wire \rl|s0|Mux15~11_combout ;
wire \rl|s0|Mux15~4_combout ;
wire \rl|s0|Mux15~0_combout ;
wire \rl|s0|Mux15~2_combout ;
wire \rl|s0|Mux15~1_combout ;
wire \rl|s0|Mux15~3_combout ;
wire \rl|s0|Mux15~5_combout ;
wire \rl|s0|Mux15~12_combout ;
wire \rl|s0|Mux14~10_combout ;
wire \rl|s0|Mux14~6_combout ;
wire \rl|s0|Mux14~8_combout ;
wire \rl|s0|Mux14~7_combout ;
wire \rl|s0|Mux14~9_combout ;
wire \rl|s0|Mux14~11_combout ;
wire \rl|s0|Mux14~0_combout ;
wire \rl|s0|Mux14~2_combout ;
wire \rl|s0|Mux14~1_combout ;
wire \rl|s0|Mux14~3_combout ;
wire \rl|s0|Mux14~4_combout ;
wire \rl|s0|Mux14~5_combout ;
wire \rl|s0|Mux14~12_combout ;
wire \rl|s0|Mux13~6_combout ;
wire \rl|s0|Mux13~8_combout ;
wire \rl|s0|Mux13~7_combout ;
wire \rl|s0|Mux13~9_combout ;
wire \rl|s0|Mux13~10_combout ;
wire \rl|s0|Mux13~11_combout ;
wire \rl|s0|Mux13~4_combout ;
wire \rl|s0|Mux13~2_combout ;
wire \rl|s0|Mux13~1_combout ;
wire \rl|s0|Mux13~3_combout ;
wire \rl|s0|Mux13~0_combout ;
wire \rl|s0|Mux13~5_combout ;
wire \rl|s0|Mux13~12_combout ;
wire \rl|s0|Mux12~6_combout ;
wire \rl|s0|Mux12~10_combout ;
wire \rl|s0|Mux12~8_combout ;
wire \rl|s0|Mux12~7_combout ;
wire \rl|s0|Mux12~9_combout ;
wire \rl|s0|Mux12~11_combout ;
wire \rl|s0|Mux12~4_combout ;
wire \rl|s0|Mux12~1_combout ;
wire \rl|s0|Mux12~2_combout ;
wire \rl|s0|Mux12~3_combout ;
wire \rl|s0|Mux12~0_combout ;
wire \rl|s0|Mux12~5_combout ;
wire \rl|s0|Mux12~12_combout ;
wire \rl|s0|Mux11~0_combout ;
wire \rl|s0|Mux11~4_combout ;
wire \rl|s0|Mux11~2_combout ;
wire \rl|s0|Mux11~1_combout ;
wire \rl|s0|Mux11~3_combout ;
wire \rl|s0|Mux11~5_combout ;
wire \rl|s0|Mux11~10_combout ;
wire \rl|s0|Mux11~7_combout ;
wire \rl|s0|Mux11~8_combout ;
wire \rl|s0|Mux11~9_combout ;
wire \rl|s0|Mux11~6_combout ;
wire \rl|s0|Mux11~11_combout ;
wire \rl|s0|Mux11~12_combout ;
wire \rl|s0|Mux10~0_combout ;
wire \rl|s0|Mux10~4_combout ;
wire \rl|s0|Mux10~1_combout ;
wire \rl|s0|Mux10~2_combout ;
wire \rl|s0|Mux10~3_combout ;
wire \rl|s0|Mux10~5_combout ;
wire \rl|s0|Mux10~10_combout ;
wire \rl|s0|Mux10~7_combout ;
wire \rl|s0|Mux10~8_combout ;
wire \rl|s0|Mux10~9_combout ;
wire \rl|s0|Mux10~6_combout ;
wire \rl|s0|Mux10~11_combout ;
wire \rl|s0|Mux10~12_combout ;
wire \rl|s0|Mux9~4_combout ;
wire \rl|s0|Mux9~12_combout ;
wire \rl|s0|Mux9~13_combout ;
wire \rl|s0|Mux9~9_combout ;
wire \rl|s0|Mux9~7_combout ;
wire \rl|s0|Mux9~6_combout ;
wire \rl|s0|Mux9~8_combout ;
wire \rl|s0|Mux9~5_combout ;
wire \rl|s0|Mux9~10_combout ;
wire \rl|s0|Mux9~11_combout ;
wire \rl|s0|Mux8~6_combout ;
wire \rl|s0|Mux8~10_combout ;
wire \rl|s0|Mux8~7_combout ;
wire \rl|s0|Mux8~8_combout ;
wire \rl|s0|Mux8~9_combout ;
wire \rl|s0|Mux8~11_combout ;
wire \rl|s0|Mux8~4_combout ;
wire \rl|s0|Mux8~0_combout ;
wire \rl|s0|Mux8~2_combout ;
wire \rl|s0|Mux8~1_combout ;
wire \rl|s0|Mux8~3_combout ;
wire \rl|s0|Mux8~5_combout ;
wire \rl|s0|Mux8~12_combout ;
wire \rl|s0|Mux7~7_combout ;
wire \rl|s0|Mux7~8_combout ;
wire \rl|s0|Mux7~9_combout ;
wire \rl|s0|Mux7~10_combout ;
wire \rl|s0|Mux7~6_combout ;
wire \rl|s0|Mux7~11_combout ;
wire \rl|s0|Mux7~4_combout ;
wire \rl|s0|Mux7~0_combout ;
wire \rl|s0|Mux7~1_combout ;
wire \rl|s0|Mux7~2_combout ;
wire \rl|s0|Mux7~3_combout ;
wire \rl|s0|Mux7~5_combout ;
wire \rl|s0|Mux7~12_combout ;
wire \rl|s0|Mux6~10_combout ;
wire \rl|s0|Mux6~8_combout ;
wire \rl|s0|Mux6~7_combout ;
wire \rl|s0|Mux6~9_combout ;
wire \rl|s0|Mux6~6_combout ;
wire \rl|s0|Mux6~11_combout ;
wire \rl|s0|Mux6~0_combout ;
wire \rl|s0|Mux6~2_combout ;
wire \rl|s0|Mux6~1_combout ;
wire \rl|s0|Mux6~3_combout ;
wire \rl|s0|Mux6~4_combout ;
wire \rl|s0|Mux6~5_combout ;
wire \rl|s0|Mux6~12_combout ;
wire \rl|s0|Mux5~8_combout ;
wire \rl|s0|Mux5~9_combout ;
wire \rl|s0|Mux5~10_combout ;
wire \rl|s0|Mux5~0_combout ;
wire \rl|s0|Mux5~1_combout ;
wire \rl|s0|Mux5~2_combout ;
wire \rl|s0|Mux5~3_combout ;
wire \rl|s0|Mux5~4_combout ;
wire \rl|s0|Mux5~5_combout ;
wire \rl|s0|Mux5~6_combout ;
wire \rl|s0|Mux5~7_combout ;
wire \rl|s0|Mux5~11_combout ;
wire \rl|s0|Mux4~3_combout ;
wire \rl|s0|Mux4~1_combout ;
wire \rl|s0|Mux4~0_combout ;
wire \rl|s0|Mux4~2_combout ;
wire \rl|s0|Mux4~4_combout ;
wire \rl|s0|Mux4~6_combout ;
wire \rl|s0|Mux4~7_combout ;
wire \rl|s0|Mux4~5_combout ;
wire \rl|s0|Mux4~8_combout ;
wire \rl|s0|Mux3~1_combout ;
wire \rl|s0|Mux3~0_combout ;
wire \rl|s0|Mux3~2_combout ;
wire \rl|s0|Mux3~3_combout ;
wire \rl|s0|Mux3~4_combout ;
wire \rl|s0|Mux3~8_combout ;
wire \rl|s0|Mux3~6_combout ;
wire \rl|s0|Mux3~5_combout ;
wire \rl|s0|Mux3~7_combout ;
wire \rl|s0|Mux3~9_combout ;
wire \rl|s0|Mux3~10_combout ;
wire \rl|s0|Mux2~0_combout ;
wire \rl|s0|Mux2~1_combout ;
wire \rl|s0|Mux2~2_combout ;
wire \rl|s0|Mux2~3_combout ;
wire \rl|s0|Mux1~0_combout ;
wire \rl|s0|Mux1~1_combout ;
wire \yang|LessThan0~1_combout ;
wire \yang|Add0~1 ;
wire \yang|Add0~4 ;
wire \yang|Add0~6_combout ;
wire \yang|LessThan0~0_combout ;
wire \yang|Add1~1_cout ;
wire \yang|Add1~3 ;
wire \yang|Add1~5 ;
wire \yang|Add1~7 ;
wire \yang|Add1~9 ;
wire \yang|Add1~11 ;
wire \yang|Add1~12_combout ;
wire \yang|Add0~8_combout ;
wire \yang|Add0~0_combout ;
wire \yang|Add1~8_combout ;
wire \yang|Add0~2_combout ;
wire \yang|Add1~4_combout ;
wire \yang|in_0[2]~0_combout ;
wire \yang|Add0~3_combout ;
wire \yang|Add1~10_combout ;
wire \yang|Add0~5_combout ;
wire \yang|Add1~6_combout ;
wire \yang|in_0[3]~1_combout ;
wire \yang|Selector2~0_combout ;
wire \yang|Add1~13 ;
wire \yang|Add1~14_combout ;
wire \yang|Add0~7 ;
wire \yang|Add0~9_combout ;
wire \yang|Add0~11_combout ;
wire \yang|LessThan0~2_combout ;
wire \yang|Add1~2_combout ;
wire \yang|Selector5~16_combout ;
wire \yang|Selector4~15_combout ;
wire \yang|Selector2~1_combout ;
wire \yang|Selector1~0_combout ;
wire \yang|Add0~10 ;
wire \yang|Add0~12_combout ;
wire \yang|Add1~15 ;
wire \yang|Add1~16_combout ;
wire \yang|out[0]~3_combout ;
wire \yang|in_0[1]~2_combout ;
wire \yang|out[0]~4_combout ;
wire \yang|out[0]~5_combout ;
wire \yang|out[0]~6_combout ;
wire \yang|dPhi[36]~5_combout ;
wire \yang|Selector4~1_combout ;
wire \yang|Selector4~6_combout ;
wire \yang|Selector4~5_combout ;
wire \yang|Selector4~7_combout ;
wire \yang|Selector4~8_combout ;
wire \yang|Selector4~9_combout ;
wire \yang|Selector4~0_combout ;
wire \yang|Selector4~2_combout ;
wire \yang|Selector4~3_combout ;
wire \yang|Selector4~4_combout ;
wire \yang|out[1]~1_combout ;
wire \yang|Selector5~0_combout ;
wire \yang|Selector4~10_combout ;
wire \yang|Selector4~11_combout ;
wire \yang|Selector4~12_combout ;
wire \yang|Selector3~0_combout ;
wire \yang|Selector3~1_combout ;
wire \yang|Selector4~13_combout ;
wire \yang|Selector4~14_combout ;
wire \yang|Selector4~16_combout ;
wire \yang|dPhi[33]~1_combout ;
wire \yang|Selector3~2_combout ;
wire \yang|Selector4~17_combout ;
wire \yang|Selector3~12_combout ;
wire \yang|Selector3~9_combout ;
wire \yang|Selector3~10_combout ;
wire \yang|Selector5~10_combout ;
wire \yang|Selector3~3_combout ;
wire \yang|Selector3~4_combout ;
wire \yang|Selector3~5_combout ;
wire \yang|Selector5~9_combout ;
wire \yang|Selector5~11_combout ;
wire \yang|Selector3~6_combout ;
wire \yang|Selector3~7_combout ;
wire \yang|Selector3~8_combout ;
wire \yang|Selector3~11_combout ;
wire \yang|Selector3~13_combout ;
wire \yang|dPhi[34]~4_combout ;
wire \yang|Selector5~1_combout ;
wire \yang|Selector5~3_combout ;
wire \yang|Selector5~2_combout ;
wire \yang|Selector5~4_combout ;
wire \yang|Selector5~12_combout ;
wire \yang|Selector5~5_combout ;
wire \yang|Selector5~13_combout ;
wire \yang|Selector5~7_combout ;
wire \yang|Selector5~6_combout ;
wire \yang|Selector5~8_combout ;
wire \yang|Selector5~14_combout ;
wire \yang|out[0]~0_combout ;
wire \yang|Selector5~22_combout ;
wire \yang|Selector5~23_combout ;
wire \yang|Selector5~19_combout ;
wire \yang|Selector5~24_combout ;
wire \yang|Selector5~25_combout ;
wire \yang|Selector5~20_combout ;
wire \yang|Selector5~17_combout ;
wire \yang|Selector5~15_combout ;
wire \yang|Selector5~18_combout ;
wire \yang|Selector5~21_combout ;
wire \yang|dPhi[32]~0_combout ;
wire \yang|out[3]~7_combout ;
wire \yang|out[3]~2_combout ;
wire \yang|out[3]~feeder_combout ;
wire \yang|Selector2~2_combout ;
wire \yang|dPhi[35]~3_combout ;
wire \rl|s1|Mux15~10_combout ;
wire \yang|Selector0~0_combout ;
wire \yang|dPhi[37]~2_combout ;
wire \rl|s1|Mux15~8_combout ;
wire \rl|s1|Mux15~7_combout ;
wire \rl|s1|Mux15~9_combout ;
wire \rl|s1|Mux15~6_combout ;
wire \rl|s1|Mux15~11_combout ;
wire \rl|s1|Mux15~0_combout ;
wire \rl|s1|Mux15~4_combout ;
wire \rl|s1|Mux15~2_combout ;
wire \rl|s1|Mux15~1_combout ;
wire \rl|s1|Mux15~3_combout ;
wire \rl|s1|Mux15~5_combout ;
wire \rl|s1|Mux15~12_combout ;
wire \rl|s1|Mux14~10_combout ;
wire \rl|s1|Mux14~6_combout ;
wire \rl|s1|Mux14~7_combout ;
wire \rl|s1|Mux14~8_combout ;
wire \rl|s1|Mux14~9_combout ;
wire \rl|s1|Mux14~11_combout ;
wire \rl|s1|Mux14~0_combout ;
wire \rl|s1|Mux14~4_combout ;
wire \rl|s1|Mux14~1_combout ;
wire \rl|s1|Mux14~2_combout ;
wire \rl|s1|Mux14~3_combout ;
wire \rl|s1|Mux14~5_combout ;
wire \rl|s1|Mux14~12_combout ;
wire \rl|s1|Mux13~6_combout ;
wire \rl|s1|Mux13~7_combout ;
wire \rl|s1|Mux13~8_combout ;
wire \rl|s1|Mux13~9_combout ;
wire \rl|s1|Mux13~10_combout ;
wire \rl|s1|Mux13~11_combout ;
wire \rl|s1|Mux13~4_combout ;
wire \rl|s1|Mux13~0_combout ;
wire \rl|s1|Mux13~1_combout ;
wire \rl|s1|Mux13~2_combout ;
wire \rl|s1|Mux13~3_combout ;
wire \rl|s1|Mux13~5_combout ;
wire \rl|s1|Mux13~12_combout ;
wire \rl|s1|Mux12~4_combout ;
wire \rl|s1|Mux12~0_combout ;
wire \rl|s1|Mux12~2_combout ;
wire \rl|s1|Mux12~1_combout ;
wire \rl|s1|Mux12~3_combout ;
wire \rl|s1|Mux12~5_combout ;
wire \rl|s1|Mux12~6_combout ;
wire \rl|s1|Mux12~8_combout ;
wire \rl|s1|Mux12~7_combout ;
wire \rl|s1|Mux12~9_combout ;
wire \rl|s1|Mux12~10_combout ;
wire \rl|s1|Mux12~11_combout ;
wire \rl|s1|Mux12~12_combout ;
wire \rl|s1|Mux11~4_combout ;
wire \rl|s1|Mux11~1_combout ;
wire \rl|s1|Mux11~2_combout ;
wire \rl|s1|Mux11~3_combout ;
wire \rl|s1|Mux11~0_combout ;
wire \rl|s1|Mux11~5_combout ;
wire \rl|s1|Mux11~10_combout ;
wire \rl|s1|Mux11~6_combout ;
wire \rl|s1|Mux11~8_combout ;
wire \rl|s1|Mux11~7_combout ;
wire \rl|s1|Mux11~9_combout ;
wire \rl|s1|Mux11~11_combout ;
wire \rl|s1|Mux11~12_combout ;
wire \rl|s1|Mux10~4_combout ;
wire \rl|s1|Mux10~0_combout ;
wire \rl|s1|Mux10~2_combout ;
wire \rl|s1|Mux10~1_combout ;
wire \rl|s1|Mux10~3_combout ;
wire \rl|s1|Mux10~5_combout ;
wire \rl|s1|Mux10~6_combout ;
wire \rl|s1|Mux10~10_combout ;
wire \rl|s1|Mux10~8_combout ;
wire \rl|s1|Mux10~7_combout ;
wire \rl|s1|Mux10~9_combout ;
wire \rl|s1|Mux10~11_combout ;
wire \rl|s1|Mux10~12_combout ;
wire \rl|s1|Mux9~27_combout ;
wire \rl|s1|Mux9~28_combout ;
wire \rl|s1|Mux9~24_combout ;
wire \rl|s1|Mux9~20_combout ;
wire \rl|s1|Mux9~21_combout ;
wire \rl|s1|Mux9~22_combout ;
wire \rl|s1|Mux9~23_combout ;
wire \rl|s1|Mux9~25_combout ;
wire \rl|s1|Mux9~26_combout ;
wire \rl|s1|Mux8~6_combout ;
wire \rl|s1|Mux8~10_combout ;
wire \rl|s1|Mux8~8_combout ;
wire \rl|s1|Mux8~7_combout ;
wire \rl|s1|Mux8~9_combout ;
wire \rl|s1|Mux8~11_combout ;
wire \rl|s1|Mux8~0_combout ;
wire \rl|s1|Mux8~4_combout ;
wire \rl|s1|Mux8~2_combout ;
wire \rl|s1|Mux8~1_combout ;
wire \rl|s1|Mux8~3_combout ;
wire \rl|s1|Mux8~5_combout ;
wire \rl|s1|Mux8~12_combout ;
wire \rl|s1|Mux7~10_combout ;
wire \rl|s1|Mux7~6_combout ;
wire \rl|s1|Mux7~7_combout ;
wire \rl|s1|Mux7~8_combout ;
wire \rl|s1|Mux7~9_combout ;
wire \rl|s1|Mux7~11_combout ;
wire \rl|s1|Mux7~0_combout ;
wire \rl|s1|Mux7~4_combout ;
wire \rl|s1|Mux7~1_combout ;
wire \rl|s1|Mux7~2_combout ;
wire \rl|s1|Mux7~3_combout ;
wire \rl|s1|Mux7~5_combout ;
wire \rl|s1|Mux7~12_combout ;
wire \rl|s1|Mux6~10_combout ;
wire \rl|s1|Mux6~7_combout ;
wire \rl|s1|Mux6~8_combout ;
wire \rl|s1|Mux6~9_combout ;
wire \rl|s1|Mux6~6_combout ;
wire \rl|s1|Mux6~11_combout ;
wire \rl|s1|Mux6~4_combout ;
wire \rl|s1|Mux6~0_combout ;
wire \rl|s1|Mux6~2_combout ;
wire \rl|s1|Mux6~1_combout ;
wire \rl|s1|Mux6~3_combout ;
wire \rl|s1|Mux6~5_combout ;
wire \rl|s1|Mux6~12_combout ;
wire \rl|s1|Mux5~9_combout ;
wire \rl|s1|Mux5~10_combout ;
wire \rl|s1|Mux5~11_combout ;
wire \rl|s1|Mux5~8_combout ;
wire \rl|s1|Mux5~13_combout ;
wire \rl|s1|Mux5~2_combout ;
wire \rl|s1|Mux5~4_combout ;
wire \rl|s1|Mux5~3_combout ;
wire \rl|s1|Mux5~5_combout ;
wire \rl|s1|Mux5~6_combout ;
wire \rl|s1|Mux5~7_combout ;
wire \rl|s1|Mux5~12_combout ;
wire \rl|s1|Mux4~6_combout ;
wire \rl|s1|Mux4~11_combout ;
wire \rl|s1|Mux4~15_combout ;
wire \rl|s1|Mux4~12_combout ;
wire \rl|s1|Mux4~7_combout ;
wire \rl|s1|Mux4~8_combout ;
wire \rl|s1|Mux4~9_combout ;
wire \rl|s1|Mux4~13_combout ;
wire \rl|s1|Mux4~4_combout ;
wire \rl|s1|Mux4~10_combout ;
wire \rl|s1|Mux4~5_combout ;
wire \rl|s1|Mux4~14_combout ;
wire \rl|s1|Mux3~0_combout ;
wire \rl|s1|Mux3~4_combout ;
wire \rl|s1|Mux3~1_combout ;
wire \rl|s1|Mux3~2_combout ;
wire \rl|s1|Mux3~3_combout ;
wire \rl|s1|Mux3~5_combout ;
wire \rl|s1|Mux3~6_combout ;
wire \rl|s1|Mux3~9_combout ;
wire \rl|s1|Mux3~7_combout ;
wire \rl|s1|Mux3~8_combout ;
wire \rl|s1|Mux3~10_combout ;
wire \rl|s1|Mux3~11_combout ;
wire \rl|s1|Mux2~3_combout ;
wire \rl|s1|Mux2~2_combout ;
wire \rl|s1|Mux2~0_combout ;
wire \rl|s1|Mux2~1_combout ;
wire \rl|s1|Mux2~4_combout ;
wire \rl|s1|Mux1~0_combout ;
wire \rl|s1|Mux1~1_combout ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~dataout ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT1 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT2 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT3 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT4 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT5 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT6 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT7 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT8 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT9 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT10 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT11 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT12 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT13 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT14 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT15 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT16 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT17 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT18 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT19 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT20 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT21 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT22 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT23 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT24 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT25 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT26 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT27 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT28 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT29 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT30 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT31 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~0 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~1 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~2 ;
wire \rl|m0|Mult0|auto_generated|mac_mult7~3 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT31 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT30 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT29 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT28 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT27 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT26 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT25 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT24 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT23 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT22 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT21 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT20 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT19 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT18 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT17 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT16 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT15 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~dataout ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT25 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT26 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT27 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT28 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT29 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT30 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT31 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT32 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT33 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~0 ;
wire \rl|m0|Mult0|auto_generated|mac_mult5~1 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT33 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT32 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT14 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT31 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT13 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT30 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT12 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT11 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT29 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT28 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT10 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT9 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT27 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT8 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT26 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT7 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT25 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT6 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT5 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT4 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT3 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT2 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT1 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \rl|m0|Mult0|auto_generated|mac_out8~dataout ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~dataout ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT22 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT23 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT24 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT25 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT26 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT27 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT28 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT29 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT30 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT31 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT32 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT33 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~0 ;
wire \rl|m0|Mult0|auto_generated|mac_mult3~1 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \rl|m0|Mult0|auto_generated|mac_out6~dataout ;
wire \rl|m0|Mult0|auto_generated|mac_out4~dataout ;
wire \rl|m0|Mult0|auto_generated|add9_result[0]~1 ;
wire \rl|m0|Mult0|auto_generated|add9_result[1]~3 ;
wire \rl|m0|Mult0|auto_generated|add9_result[2]~5 ;
wire \rl|m0|Mult0|auto_generated|add9_result[3]~7 ;
wire \rl|m0|Mult0|auto_generated|add9_result[4]~9 ;
wire \rl|m0|Mult0|auto_generated|add9_result[5]~11 ;
wire \rl|m0|Mult0|auto_generated|add9_result[6]~13 ;
wire \rl|m0|Mult0|auto_generated|add9_result[7]~15 ;
wire \rl|m0|Mult0|auto_generated|add9_result[8]~17 ;
wire \rl|m0|Mult0|auto_generated|add9_result[9]~19 ;
wire \rl|m0|Mult0|auto_generated|add9_result[10]~21 ;
wire \rl|m0|Mult0|auto_generated|add9_result[11]~23 ;
wire \rl|m0|Mult0|auto_generated|add9_result[12]~25 ;
wire \rl|m0|Mult0|auto_generated|add9_result[13]~27 ;
wire \rl|m0|Mult0|auto_generated|add9_result[14]~29 ;
wire \rl|m0|Mult0|auto_generated|add9_result[15]~31 ;
wire \rl|m0|Mult0|auto_generated|add9_result[16]~33 ;
wire \rl|m0|Mult0|auto_generated|add9_result[17]~35 ;
wire \rl|m0|Mult0|auto_generated|add9_result[18]~37 ;
wire \rl|m0|Mult0|auto_generated|add9_result[19]~39 ;
wire \rl|m0|Mult0|auto_generated|add9_result[20]~41 ;
wire \rl|m0|Mult0|auto_generated|add9_result[21]~43 ;
wire \rl|m0|Mult0|auto_generated|add9_result[22]~45 ;
wire \rl|m0|Mult0|auto_generated|add9_result[23]~47 ;
wire \rl|m0|Mult0|auto_generated|add9_result[24]~49 ;
wire \rl|m0|Mult0|auto_generated|add9_result[25]~51 ;
wire \rl|m0|Mult0|auto_generated|add9_result[26]~53 ;
wire \rl|m0|Mult0|auto_generated|add9_result[27]~55 ;
wire \rl|m0|Mult0|auto_generated|add9_result[28]~57 ;
wire \rl|m0|Mult0|auto_generated|add9_result[29]~59 ;
wire \rl|m0|Mult0|auto_generated|add9_result[30]~61 ;
wire \rl|m0|Mult0|auto_generated|add9_result[31]~63 ;
wire \rl|m0|Mult0|auto_generated|add9_result[32]~65 ;
wire \rl|m0|Mult0|auto_generated|add9_result[33]~67 ;
wire \rl|m0|Mult0|auto_generated|add9_result[34]~69 ;
wire \rl|m0|Mult0|auto_generated|add9_result[35]~71 ;
wire \rl|m0|Mult0|auto_generated|add9_result[36]~73 ;
wire \rl|m0|Mult0|auto_generated|add9_result[37]~75 ;
wire \rl|m0|Mult0|auto_generated|add9_result[38]~77 ;
wire \rl|m0|Mult0|auto_generated|add9_result[39]~79 ;
wire \rl|m0|Mult0|auto_generated|add9_result[40]~81 ;
wire \rl|m0|Mult0|auto_generated|add9_result[41]~83 ;
wire \rl|m0|Mult0|auto_generated|add9_result[42]~85 ;
wire \rl|m0|Mult0|auto_generated|add9_result[43]~87 ;
wire \rl|m0|Mult0|auto_generated|add9_result[44]~89 ;
wire \rl|m0|Mult0|auto_generated|add9_result[45]~91 ;
wire \rl|m0|Mult0|auto_generated|add9_result[46]~93 ;
wire \rl|m0|Mult0|auto_generated|add9_result[47]~95 ;
wire \rl|m0|Mult0|auto_generated|add9_result[48]~97 ;
wire \rl|m0|Mult0|auto_generated|add9_result[49]~98_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[48]~96_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[47]~94_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[46]~92_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[45]~90_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[44]~88_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[43]~86_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[42]~84_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[41]~82_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[40]~80_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[39]~78_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[38]~76_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[37]~74_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[36]~72_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[35]~70_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[34]~68_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT33 ;
wire \rl|m0|Mult0|auto_generated|add9_result[33]~66_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT32 ;
wire \rl|m0|Mult0|auto_generated|add9_result[32]~64_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT31 ;
wire \rl|m0|Mult0|auto_generated|add9_result[31]~62_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT30 ;
wire \rl|m0|Mult0|auto_generated|add9_result[30]~60_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT29 ;
wire \rl|m0|Mult0|auto_generated|add9_result[29]~58_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[28]~56_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT28 ;
wire \rl|m0|Mult0|auto_generated|add9_result[27]~54_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT27 ;
wire \rl|m0|Mult0|auto_generated|add9_result[26]~52_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT26 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT25 ;
wire \rl|m0|Mult0|auto_generated|add9_result[25]~50_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[24]~48_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT24 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT23 ;
wire \rl|m0|Mult0|auto_generated|add9_result[23]~46_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT22 ;
wire \rl|m0|Mult0|auto_generated|add9_result[22]~44_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \rl|m0|Mult0|auto_generated|add9_result[21]~42_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \rl|m0|Mult0|auto_generated|add9_result[20]~40_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[19]~38_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \rl|m0|Mult0|auto_generated|add9_result[18]~36_combout ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~dataout ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \rl|m0|Mult0|auto_generated|add9_result[17]~34_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \rl|m0|Mult0|auto_generated|add9_result[16]~32_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \rl|m0|Mult0|auto_generated|add9_result[15]~30_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \rl|m0|Mult0|auto_generated|add9_result[14]~28_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \rl|m0|Mult0|auto_generated|add9_result[13]~26_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[12]~24_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \rl|m0|Mult0|auto_generated|add9_result[11]~22_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \rl|m0|Mult0|auto_generated|add9_result[10]~20_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \rl|m0|Mult0|auto_generated|add9_result[9]~18_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[8]~16_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \rl|m0|Mult0|auto_generated|add9_result[7]~14_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \rl|m0|Mult0|auto_generated|add9_result[6]~12_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \rl|m0|Mult0|auto_generated|add9_result[5]~10_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \rl|m0|Mult0|auto_generated|add9_result[4]~8_combout ;
wire \rl|m0|Mult0|auto_generated|add9_result[3]~6_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \rl|m0|Mult0|auto_generated|add9_result[2]~4_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \rl|m0|Mult0|auto_generated|add9_result[1]~2_combout ;
wire \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \rl|m0|Mult0|auto_generated|add9_result[0]~0_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~1_cout ;
wire \rl|m0|Mult0|auto_generated|op_1~3_cout ;
wire \rl|m0|Mult0|auto_generated|op_1~5_cout ;
wire \rl|m0|Mult0|auto_generated|op_1~7_cout ;
wire \rl|m0|Mult0|auto_generated|op_1~9_cout ;
wire \rl|m0|Mult0|auto_generated|op_1~11_cout ;
wire \rl|m0|Mult0|auto_generated|op_1~13_cout ;
wire \rl|m0|Mult0|auto_generated|op_1~15_cout ;
wire \rl|m0|Mult0|auto_generated|op_1~17_cout ;
wire \rl|m0|Mult0|auto_generated|op_1~19_cout ;
wire \rl|m0|Mult0|auto_generated|op_1~21_cout ;
wire \rl|m0|Mult0|auto_generated|op_1~23_cout ;
wire \rl|m0|Mult0|auto_generated|op_1~25_cout ;
wire \rl|m0|Mult0|auto_generated|op_1~27_cout ;
wire \rl|m0|Mult0|auto_generated|op_1~29 ;
wire \rl|m0|Mult0|auto_generated|op_1~31 ;
wire \rl|m0|Mult0|auto_generated|op_1~33 ;
wire \rl|m0|Mult0|auto_generated|op_1~35 ;
wire \rl|m0|Mult0|auto_generated|op_1~37 ;
wire \rl|m0|Mult0|auto_generated|op_1~39 ;
wire \rl|m0|Mult0|auto_generated|op_1~41 ;
wire \rl|m0|Mult0|auto_generated|op_1~43 ;
wire \rl|m0|Mult0|auto_generated|op_1~45 ;
wire \rl|m0|Mult0|auto_generated|op_1~47 ;
wire \rl|m0|Mult0|auto_generated|op_1~49 ;
wire \rl|m0|Mult0|auto_generated|op_1~51 ;
wire \rl|m0|Mult0|auto_generated|op_1~53 ;
wire \rl|m0|Mult0|auto_generated|op_1~55 ;
wire \rl|m0|Mult0|auto_generated|op_1~57 ;
wire \rl|m0|Mult0|auto_generated|op_1~59 ;
wire \rl|m0|Mult0|auto_generated|op_1~61 ;
wire \rl|m0|Mult0|auto_generated|op_1~63 ;
wire \rl|m0|Mult0|auto_generated|op_1~65 ;
wire \rl|m0|Mult0|auto_generated|op_1~67 ;
wire \rl|m0|Mult0|auto_generated|op_1~69 ;
wire \rl|m0|Mult0|auto_generated|op_1~71 ;
wire \rl|m0|Mult0|auto_generated|op_1~73 ;
wire \rl|m0|Mult0|auto_generated|op_1~75 ;
wire \rl|m0|Mult0|auto_generated|op_1~77 ;
wire \rl|m0|Mult0|auto_generated|op_1~79 ;
wire \rl|m0|Mult0|auto_generated|op_1~81 ;
wire \rl|m0|Mult0|auto_generated|op_1~83 ;
wire \rl|m0|Mult0|auto_generated|op_1~85 ;
wire \rl|m0|Mult0|auto_generated|op_1~87 ;
wire \rl|m0|Mult0|auto_generated|op_1~89 ;
wire \rl|m0|Mult0|auto_generated|op_1~91 ;
wire \rl|m0|Mult0|auto_generated|op_1~93 ;
wire \rl|m0|Mult0|auto_generated|op_1~95 ;
wire \rl|m0|Mult0|auto_generated|op_1~97 ;
wire \rl|m0|Mult0|auto_generated|op_1~98_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT35 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT4 ;
wire \rl|m0|Mult0|auto_generated|op_1~28_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~30_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~32_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~34_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~36_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~38_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~40_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~42_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~44_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~46_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~48_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~50_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~52_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~54_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~56_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~58_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~60_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~62_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~0 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult5~12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~1 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~3 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~5 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~7 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~8_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT35 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~6_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~4_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~2_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~0_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT35 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT35 ;
wire \rl|m0|Mult0|auto_generated|op_1~64_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~66_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~68_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~70_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~72_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~74_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~76_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~78_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~80_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~82_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~84_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~86_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~88_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~90_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~92_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~94_combout ;
wire \rl|m0|Mult0|auto_generated|op_1~96_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT35 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~1 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~3 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~5 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~7 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~9 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~11 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~13 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~15 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~17 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~19 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~21 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~23 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~25 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~27 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~29 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~31 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~33 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~35 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~37 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~39 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~41 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~43 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~44_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~0 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult11~12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT35 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out6~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~1 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~3 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~5 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~7 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~9 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~11 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~13 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~15 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~17 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~19 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~21 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~23 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~25 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~27 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~29 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~31 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~33 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~35 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~37 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~39 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~41 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~43 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~44_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~42_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~40_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~38_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~36_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~34_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT35 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT35 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~32_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~30_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~28_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~26_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~24_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~22_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~20_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~18_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~16_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~14_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~12_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~10_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~8_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~6_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~4_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~2_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~0_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out8~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out4~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~1 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~3 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~5 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~7 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~9 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~11 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~13 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~15 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~17 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~19 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~21 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~23 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~25 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~27 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~29 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~31 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~33 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~35 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~37 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~39 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~41 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~43 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~45 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~47 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~49 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~51 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~53 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~55 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~57 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~59 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~61 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~63 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~65 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~67 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~69 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~71 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~73 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~75 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~77 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~79 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~80_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~42_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~78_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~40_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~76_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~38_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~74_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~36_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~72_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~34_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~70_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~68_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~32_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~66_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~30_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~64_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~28_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~26_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~62_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~60_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~24_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~22_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~58_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~20_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~56_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~54_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~18_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~16_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~52_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~50_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~14_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~12_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~48_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~10_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~46_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~8_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~44_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~6_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~42_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~4_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~40_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~2_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~38_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~36_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~0_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~34_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~32_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~30_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~28_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~26_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~24_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~22_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~20_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~18_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~16_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~14_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~12_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~10_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~8_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~6_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~4_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~2_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~0_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~1_cout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~3_cout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~5_cout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~7_cout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~9_cout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~11_cout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~13_cout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~15_cout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~17_cout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~19_cout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~21_cout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~23_cout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~25_cout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~27_cout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~29 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~31 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~33 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~35 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~37 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~39 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~41 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~43 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~45 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~47 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~49 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~51 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~53 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~55 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~57 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~59 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~61 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~63 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~65 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~67 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~69 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~71 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~73 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~75 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~77 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~79 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~80_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~45 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~46_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~81 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~82_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~9 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~10_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~45 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~46_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~81 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~82_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~11 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~12_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~47 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~48_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~47 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~48_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~83 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~84_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~83 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~84_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~49 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~50_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~85 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~86_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~13 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~14_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~49 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~50_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~85 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~86_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~15 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~16_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~51 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~52_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~51 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~52_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~87 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~88_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~87 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~88_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~17 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~18_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~53 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~54_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~53 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~54_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~89 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~90_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~89 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~90_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~55 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~56_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~91 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~92_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~19 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~20_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~55 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~56_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~91 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~92_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~21 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~22_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~57 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~58_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~57 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~58_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~93 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~94_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~93 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~94_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~59 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~60_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~95 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~96_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~23 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~24_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~59 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~60_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~95 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~96_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~61 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~62_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~97 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~98_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~25 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~26_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~61 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~62_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~97 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~98_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT35 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT35 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~27 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~29 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~31 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~33 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~35 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~37 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~39 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~41 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~43 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~45 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~47 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~49 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~51 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~53 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~55 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~57 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~59 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~61 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~63 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~64_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~62_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~60_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~58_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~56_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~54_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~52_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~50_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~48_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~46_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~44_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~42_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~40_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~38_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~36_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~34_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT35 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~32_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~30_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~28_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~63 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~65 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~67 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~69 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~71 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~73 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~75 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~77 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~79 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~81 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~83 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~85 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~87 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~89 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~91 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~93 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~95 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~97 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~99 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~100_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~0 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult17~12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~63 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~65 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~67 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~69 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~71 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~73 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~75 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~77 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~79 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~81 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~83 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~85 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~87 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~89 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~91 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~93 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~95 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~97 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~99 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~100_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~98_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~96_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~94_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~92_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~90_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~88_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~86_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~84_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~82_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~80_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~78_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~76_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~74_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~72_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT35 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~70_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~68_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~66_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~64_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~99 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~101 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~103 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~105 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~107 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~109 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~111 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~113 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~115 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~117 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~119 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~121 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~123 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~125 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~127 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~129 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~131 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~133 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~135 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~136_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~98_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~134_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~132_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~96_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~130_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~94_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~128_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~92_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~126_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~90_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~124_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~88_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~86_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~122_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~84_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~120_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~118_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~82_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~80_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~116_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~114_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~78_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~76_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~112_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~74_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~110_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~72_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~108_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~70_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~106_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~68_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~104_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~66_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~102_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~100_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~64_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~99 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~101 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~103 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~105 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~107 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~109 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~111 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~113 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~115 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~117 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~119 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~121 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~123 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~125 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~127 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~129 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~131 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~133 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~135 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~136_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~65 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~66_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~101 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~102_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~101 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~102_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~137 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~138_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~137 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~138_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~67 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~68_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~103 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~104_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~103 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~104_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~139 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~140_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~139 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~140_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~69 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~70_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT35 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~105 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~106_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT35 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~105 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~106_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~141 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~142_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~141 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~142_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~0 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult31~11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~71 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~72_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~107 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~108_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~0 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult23~12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT6 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT7 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT8 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT9 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT11 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT12 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT13 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT14 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT15 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT16 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT17 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT24 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT25 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT26 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT27 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT28 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT29 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT30 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT31 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT32 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT33 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT34 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT35 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~dataout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~107 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~108_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~143 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~144_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~143 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~144_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~109 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~110_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~145 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~146_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT1 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~73 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~74_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT19 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~109 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~110_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~145 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~146_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~75 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~76_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~111 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~112_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT20 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~111 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~112_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT2 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~147 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~148_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~147 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~148_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~113 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~114_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~149 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~150_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT3 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~77 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~78_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT21 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~113 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~114_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~149 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~150_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~79 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~80_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~115 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~116_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT4 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT22 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~115 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~116_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~151 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~152_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~151 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~152_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~117 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_3~118_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~153 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_1~154_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT23 ;
wire \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT5 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~81 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_5~82_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~117 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_4~118_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~153 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~154_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~64_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~66_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~68_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~70_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~72_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~74_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~76_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~78_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~0 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult27~7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT18 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~100_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~102_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~104_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~106_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~108_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~110_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~112_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~114_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~116_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~118_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~120_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~122_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~124_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~126_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~128_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~130_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~132_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~134_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT28 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT29 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT30 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT31 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT32 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT33 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT34 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT35 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT10 ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~44_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~46_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~48_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~50_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~52_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~54_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~56_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~58_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~60_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~62_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~28_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~30_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~32_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~34_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~36_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~38_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~40_combout ;
wire \cd|vdxc|y|Mult0|auto_generated|op_2~42_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~0 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult25~7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~0 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult7~7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT28 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT29 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT30 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT31 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT32 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT33 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT34 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT35 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT35 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT28 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT29 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT30 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT31 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT32 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT33 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT34 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT35 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT34 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT33 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT32 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT31 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT30 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT29 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT28 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~1 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~3 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~5 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~7 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~9 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~11 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~13 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~15 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~17 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~19 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~21 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~23 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~25 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~27 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~29 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~31 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~33 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~35 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~37 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~39 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~41 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~43 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~45 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~47 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~49 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~51 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~53 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~55 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~57 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~59 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~61 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~63 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~65 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~67 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~69 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~71 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~73 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~75 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~77 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~79 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~80_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~0 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult15~7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT28 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT29 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT30 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT31 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT32 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT33 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT34 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT35 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT35 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT34 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT33 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT32 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT31 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT30 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT29 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT28 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT28 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT29 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT30 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT31 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT32 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT33 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT34 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT35 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT35 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT34 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT33 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT32 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT31 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT30 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT29 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT28 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out26~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~1 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~3 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~5 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~7 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~9 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~11 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~13 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~15 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~17 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~19 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~21 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~23 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~25 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~27 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~29 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~31 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~33 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~35 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~37 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~39 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~41 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~43 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~45 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~47 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~49 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~51 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~53 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~55 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~57 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~59 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~61 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~63 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~65 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~67 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~69 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~71 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~73 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~75 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~77 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~79 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~80_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~78_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~78_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~76_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~76_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~74_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~74_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~72_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~72_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~70_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~70_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~68_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~68_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~66_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~66_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~64_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~64_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~62_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~62_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~60_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~60_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~58_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~58_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~56_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~56_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~54_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~52_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~50_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~48_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~46_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~44_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~42_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~40_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~38_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~36_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~34_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~32_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~30_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~28_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~26_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~24_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~22_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~20_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~18_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~16_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~14_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~12_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~10_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~8_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~6_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~4_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~2_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~0_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT28 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT29 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT30 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT31 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT32 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT33 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT34 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT35 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT35 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT34 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT33 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT32 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT31 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT30 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT29 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT28 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out12~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~1 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~3 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~5 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~7 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~9 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~11 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~13 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~15 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~17 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~19 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~21 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~23 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~25 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~27 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~29 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~31 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~33 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~35 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~37 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~39 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~41 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~43 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~45 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~47 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~49 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~51 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~53 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~55 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~57 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~59 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~61 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~63 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~65 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~67 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~69 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~71 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~73 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~75 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~77 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~79 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~81 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~83 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~85 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~87 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~89 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~91 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~93 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~95 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~97 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~99 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~101 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~103 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~105 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~107 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~109 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~111 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~113 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~115 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~116_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~0 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult29~7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT28 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT29 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT30 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT31 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT32 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT33 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT34 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT35 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT35 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT34 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT33 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT32 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT31 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT30 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT29 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT28 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out8~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out18~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out6~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~1 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~3 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~5 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~7 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~9 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~11 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~13 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~15 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~17 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~19 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~21 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~23 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~25 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~27 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~29 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~31 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~33 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~35 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~37 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~39 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~41 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~43 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~45 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~47 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~49 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~51 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~53 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~55 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~57 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~59 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~61 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~63 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~65 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~67 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~69 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~71 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~73 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~75 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~77 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~79 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~81 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~83 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~85 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~87 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~89 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~91 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~93 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~95 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~97 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~99 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~101 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~103 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~105 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~107 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~109 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~111 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~113 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~115 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~116_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~0 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult23~7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~114_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~112_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~110_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~108_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~106_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT35 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~104_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT34 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~102_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT33 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~100_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT32 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~98_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT31 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT30 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~96_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT29 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~94_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~92_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT28 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~54_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~90_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~88_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~52_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~86_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~50_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~84_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~48_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~46_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~82_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~80_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~44_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~42_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~78_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~40_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~76_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~74_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~38_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~36_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~72_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~70_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~34_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~68_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~32_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~30_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~66_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~64_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~28_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~62_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~26_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~24_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~60_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~58_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~22_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~56_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~20_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~54_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~18_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~16_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~52_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~50_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~14_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~48_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~12_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~46_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~10_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~44_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~8_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~42_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~6_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~4_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~40_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~38_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~2_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~0_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~36_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT28 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT29 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT30 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT31 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT32 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT33 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT34 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT35 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT35 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~34_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~32_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT34 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT33 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~30_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~28_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT32 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~26_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT31 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~24_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT30 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT29 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~22_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~20_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT28 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~18_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~16_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~14_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~12_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~10_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~8_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~6_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~4_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~2_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~0_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out4~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out10~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~1 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~3 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~5 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~7 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~9 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~11 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~13 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~15 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~17 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~19 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~21 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~23 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~25 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~27 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~29 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~31 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~33 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~35 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~37 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~39 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~41 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~43 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~45 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~47 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~49 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~51 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~53 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~55 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~57 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~59 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~61 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~63 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~65 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~67 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~69 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~71 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~73 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~75 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~77 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~79 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~81 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~83 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~85 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~87 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~89 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~91 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~93 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~95 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~97 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~99 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~101 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~103 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~105 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~107 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~109 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~111 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~113 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~115 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~117 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~119 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~121 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~123 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~125 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~127 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~129 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~131 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~133 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~135 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~137 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~139 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~141 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~143 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~145 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~147 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~149 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~151 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~152_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~150_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~114_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~148_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~112_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~146_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~110_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~108_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~144_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~106_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~142_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~104_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~140_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~102_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~138_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~100_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~136_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~98_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~134_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~132_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~96_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~130_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~94_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~128_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~92_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~126_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~90_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~124_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~88_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~86_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~122_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~120_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~84_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~82_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~118_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~80_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~116_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~114_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~78_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~76_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~112_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~74_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~110_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~72_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~108_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~70_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~106_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~68_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~104_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~66_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~102_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~100_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~64_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~98_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~62_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~96_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~60_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~58_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~94_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~92_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~56_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~54_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~90_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~88_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~52_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~50_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~86_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~48_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~84_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~82_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~46_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~44_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~80_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~42_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~78_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~40_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~76_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~38_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~74_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~36_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~72_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~34_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~70_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~68_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~32_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~66_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~30_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~64_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~28_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~26_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~62_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~60_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~24_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~22_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~58_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~56_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~20_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~18_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~54_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~16_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~52_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~50_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~14_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~12_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~48_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~10_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~46_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~8_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~44_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~6_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~42_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~4_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~40_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~2_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~38_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~36_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~0_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~34_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~dataout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~32_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~30_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~28_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~26_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~24_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~22_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~20_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~18_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~16_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~14_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~12_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~10_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~8_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~6_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~4_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~2_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~0_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~1_cout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~3_cout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~5_cout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~7_cout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~9_cout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~11_cout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~13_cout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~15_cout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~17_cout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~19_cout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~21_cout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~23_cout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~25_cout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~27_cout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~29 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~31 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~33 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~35 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~37 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~39 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~41 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~43 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~45 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~47 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~49 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~51 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~53 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~55 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~57 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~59 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~61 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~63 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~65 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~67 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~69 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~71 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~73 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~75 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~77 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~79 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~81 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~83 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~85 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~87 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~89 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~91 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~93 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~95 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~97 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~99 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~101 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~103 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~105 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~107 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~109 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~111 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~113 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~115 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~117 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~119 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~121 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~123 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~125 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~127 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~129 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~131 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~133 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~135 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~137 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~139 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~141 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~143 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~145 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~147 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~149 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~151 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~152_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~150_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~148_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~146_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~144_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~142_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~140_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~138_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~136_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~134_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~132_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~130_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~128_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~126_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~124_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~122_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~120_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~118_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~116_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~114_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~112_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~110_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~108_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~106_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~104_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~102_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~100_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~98_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~96_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~94_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~92_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~90_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~88_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~86_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~84_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~82_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~80_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~78_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~76_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~74_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~72_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~70_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~68_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~66_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~64_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~62_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~60_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~58_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~56_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~54_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~52_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~50_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~48_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~46_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~44_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~42_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~40_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~38_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~36_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~34_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~32_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~28_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~30_combout ;
wire \cd|Add1~1_cout ;
wire \cd|Add1~3_cout ;
wire \cd|Add1~5_cout ;
wire \cd|Add1~7_cout ;
wire \cd|Add1~9_cout ;
wire \cd|Add1~11_cout ;
wire \cd|Add1~13_cout ;
wire \cd|Add1~15_cout ;
wire \cd|Add1~17_cout ;
wire \cd|Add1~19_cout ;
wire \cd|Add1~21_cout ;
wire \cd|Add1~23_cout ;
wire \cd|Add1~25_cout ;
wire \cd|Add1~27_cout ;
wire \cd|Add1~29_cout ;
wire \cd|Add1~31_cout ;
wire \cd|Add1~33_cout ;
wire \cd|Add1~35_cout ;
wire \cd|Add1~37_cout ;
wire \cd|Add1~39_cout ;
wire \cd|Add1~41_cout ;
wire \cd|Add1~43_cout ;
wire \cd|Add1~45_cout ;
wire \cd|Add1~47_cout ;
wire \cd|Add1~49_cout ;
wire \cd|Add1~51_cout ;
wire \cd|Add1~53_cout ;
wire \cd|Add1~55_cout ;
wire \cd|Add1~57_cout ;
wire \cd|Add1~59_cout ;
wire \cd|Add1~61_cout ;
wire \cd|Add1~63_cout ;
wire \cd|Add1~65_cout ;
wire \cd|Add1~67_cout ;
wire \cd|Add1~69_cout ;
wire \cd|Add1~71_cout ;
wire \cd|Add1~73_cout ;
wire \cd|Add1~75_cout ;
wire \cd|Add1~77_cout ;
wire \cd|Add1~79_cout ;
wire \cd|Add1~81_cout ;
wire \cd|Add1~83 ;
wire \cd|Add1~85 ;
wire \cd|Add1~87 ;
wire \cd|Add1~89 ;
wire \cd|Add1~91 ;
wire \cd|Add1~93 ;
wire \cd|Add1~95 ;
wire \cd|Add1~97 ;
wire \cd|Add1~99 ;
wire \cd|Add1~101 ;
wire \cd|Add1~103 ;
wire \cd|Add1~105 ;
wire \cd|Add1~107 ;
wire \cd|Add1~109 ;
wire \cd|Add1~111 ;
wire \cd|Add1~113 ;
wire \cd|Add1~115 ;
wire \cd|Add1~117 ;
wire \cd|Add1~119 ;
wire \cd|Add1~121 ;
wire \cd|Add1~122_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~81 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_5~82_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~81 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_6~82_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~117 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_4~118_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT5 ;
wire \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT23 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~117 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_3~118_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~153 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_1~154_combout ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~153 ;
wire \cd|vsqrmod|Mult0|auto_generated|op_2~154_combout ;
wire \cd|Add1~123 ;
wire \cd|Add1~124_combout ;
wire \cd|Add1~118_combout ;
wire \cd|Add1~120_combout ;
wire \cd|Add1~116_combout ;
wire \cd|Add1~114_combout ;
wire \cd|LessThan0~5_combout ;
wire \cd|Add1~90_combout ;
wire \cd|Add1~92_combout ;
wire \cd|Add1~96_combout ;
wire \cd|Add1~94_combout ;
wire \cd|LessThan0~1_combout ;
wire \cd|Add1~86_combout ;
wire \cd|Add1~84_combout ;
wire \cd|Add1~82_combout ;
wire \cd|Add1~88_combout ;
wire \cd|LessThan0~0_combout ;
wire \cd|Add1~100_combout ;
wire \cd|Add1~98_combout ;
wire \cd|Add1~102_combout ;
wire \cd|Add1~104_combout ;
wire \cd|LessThan0~2_combout ;
wire \cd|Add1~112_combout ;
wire \cd|Add1~106_combout ;
wire \cd|Add1~108_combout ;
wire \cd|Add1~110_combout ;
wire \cd|LessThan0~3_combout ;
wire \cd|LessThan0~4_combout ;
wire \cd|LessThan0~6_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a128~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a122~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~82_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a134~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a140~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~83_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~191_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a176~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a170~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~79_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a182~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a188~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~80_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a104~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a98~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~76_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a110~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a116~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~77_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a152~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a146~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~73_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a158~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a164~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~74_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~75_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~78_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~81_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~99_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~92_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~93_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~90_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~89_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~91_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~94_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a92~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a86~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~96_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a80~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~95_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~97_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~98_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~100_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a218~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a224~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~87_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a194~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a200~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~85_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a212~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a206~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~84_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~86_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~88_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~101_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|result_node[2]~2_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a213~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a207~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~114_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a201~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a195~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~113_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~115_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a219~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a225 ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~116_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~117_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~128_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a81~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a75~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~124_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a87~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a93~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~125_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~121_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~122_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~118_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~119_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~120_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~123_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~126_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~127_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~129_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~130_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a171~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a177~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~108_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a183~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a189~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~109_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a99~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a105~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~105_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a153~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a147~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~102_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a159~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a165~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~103_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~104_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a111~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a117~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~106_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~107_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~110_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a141~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a135~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~112_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a129~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a123~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~111_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~192_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|result_node[3]~3_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a124~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a130~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~140_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a142~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a136~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~141_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~193_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a226~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a220~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~145_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a196~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a202~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~143_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a214~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a208~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~142_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~144_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~146_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~156_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~157_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~150_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~147_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~148_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~149_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~151_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~152_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a88~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a94~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~154_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a82~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~153_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~155_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~158_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~159_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a190~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a184~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~138_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a112~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a118~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~135_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a106~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a100~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~134_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a160~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a166~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~132_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a148~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a154~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~131_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~133_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~136_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a178~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a172~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~137_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~139_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|result_node[4]~4_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a131~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a125~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~169_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a137~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a143~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~170_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~194_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~185_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~186_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a89~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a95~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~183_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~180_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~179_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~176_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~177_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~178_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~181_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a83~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a77~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~182_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~184_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~187_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a221~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a227 ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~174_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a203~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a197~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~172_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a215~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a209~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~171_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~173_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~175_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~188_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a179~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a173~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~166_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a119~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a113~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~164_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a107~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a101~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~163_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a161~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a167~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~161_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a149~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a155~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~160_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~162_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~165_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a185~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a191~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~167_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|_~168_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|result_node[5]~5_combout ;
wire \vga|always1~0_combout ;
wire \vga|LessThan5~0_combout ;
wire \vga|LessThan5~1_combout ;
wire \vga|LessThan5~2_combout ;
wire \vga|always1~1_combout ;
wire \vga|VGA_BLANK_N~q ;
wire \vga|always1~2_combout ;
wire \vga|always1~3_combout ;
wire \vga|always1~4_combout ;
wire \vga|always1~5_combout ;
wire \vga|VGA_VS~q ;
wire \vga|always1~6_combout ;
wire \vga|always1~7_combout ;
wire \vga|VGA_HS~q ;
wire [4:0] \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk ;
wire [9:0] \vga|v_counter ;
wire [15:0] \yang|out ;
wire [137:0] \cd|vdxc|y|Mult0|auto_generated|w2568w ;
wire [68:0] \rl|m0|Mult0|auto_generated|w609w ;
wire [128:0] \cd|vsqrmod|Mult0|auto_generated|w2585w ;
wire [15:0] \xang|out ;
wire [5:0] \fb|buffer_rtl_0|auto_generated|address_reg_b ;
wire [9:0] \vga|h_counter ;
wire [9:0] \iw|v_counter ;
wire [9:0] \iw|h_counter ;

wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [1:0] \fb|buffer_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus ;
wire [1:0] \fb|buffer_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [1:0] \fb|buffer_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [4:0] \vga_clk_instance|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus ;
wire [35:0] \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus ;
wire [35:0] \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus ;
wire [35:0] \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus ;
wire [35:0] \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus ;
wire [35:0] \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus ;

assign \fb|buffer_rtl_0|auto_generated|ram_block1a150~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a144~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a162~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a156~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a102~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a96~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a114~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a108~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a174~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a168~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a186~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a180~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a126~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a120~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a138~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a132~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a222~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus [0];
assign \fb|buffer_rtl_0|auto_generated|ram_block1a223  = \fb|buffer_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus [1];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a216~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a210~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a198~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a204~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a192~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a54~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a48~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a66~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a60~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a18~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a12~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a78~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a72~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a90~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a84~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a30~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a24~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a42~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a36~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a151~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a145~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a163~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a157~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a103~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a97~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a115~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a109~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a175~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a169~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a187~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a181~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a127~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a121~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a139~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a133~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a211~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a205~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a199~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a193~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a217~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a55~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a49~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a67~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a61~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a7~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a1~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a19~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a13~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a79~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a73~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a91~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a85~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a31~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a25~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a43~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a37~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a152~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a146~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a164~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a158~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a104~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a98~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a116~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a110~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a176~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a170~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a188~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a182~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a128~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a122~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a140~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a134~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a212~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a206~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a200~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a194~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a224~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus [0];
assign \fb|buffer_rtl_0|auto_generated|ram_block1a225  = \fb|buffer_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus [1];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a218~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a56~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a50~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a68~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a62~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a8~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a2~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a20~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a14~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a80~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a74~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a92~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a86~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a32~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a26~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a44~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a38~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a153~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a147~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a165~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a159~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a105~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a99~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a117~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a111~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a177~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a171~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a189~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a183~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a129~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a123~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a141~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a135~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a201~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a195~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a213~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a207~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a219~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a57~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a51~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a69~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a63~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a9~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a3~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a21~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a15~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a81~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a75~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a93~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a87~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a33~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a27~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a45~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a39~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a154~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a148~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a166~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a160~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a106~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a100~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a118~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a112~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a178~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a172~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a190~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a184~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a130~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a124~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a142~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a136~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a214~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a208~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a202~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a196~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a226~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus [0];
assign \fb|buffer_rtl_0|auto_generated|ram_block1a227  = \fb|buffer_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus [1];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a220~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a58~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a52~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a70~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a64~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a10~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a4~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a22~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a16~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a82~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a76~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a94~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a88~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a34~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a28~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a46~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a40~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a155~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a149~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a167~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a161~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a107~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a101~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a119~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a113~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a179~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a173~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a191~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a185~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a131~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a125~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a143~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a137~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a215~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a209~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a203~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a197~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a221~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a59~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a53~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a71~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a65~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a11~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a5~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a23~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a17~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a83~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a77~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a95~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a89~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a35~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a29~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a47~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a41~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk [0] = \vga_clk_instance|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk [1] = \vga_clk_instance|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk [2] = \vga_clk_instance|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk [3] = \vga_clk_instance|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk [4] = \vga_clk_instance|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~0  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~1  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~2  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~3  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~4  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~5  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~6  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~7  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~0  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~1  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~2  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~3  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~4  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~5  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~6  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~7  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT28  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT29  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT30  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT31  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT32  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT33  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT34  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT35  = \cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT28  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT29  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT30  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT31  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT32  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT33  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT34  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT35  = \cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT28  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT29  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT30  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT31  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT32  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT33  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT34  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT35  = \cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT28  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT29  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT30  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT31  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT32  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT33  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT34  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT35  = \cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT28  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT29  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT30  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT31  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT32  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT33  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT34  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT35  = \cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~0  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~1  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~2  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~3  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~4  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~5  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~6  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~7  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~0  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~1  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~2  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~3  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~4  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~5  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~6  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~7  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT28  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT29  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT30  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT31  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT32  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT33  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT34  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT35  = \cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT28  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT29  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT30  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT31  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT32  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT33  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT34  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT35  = \cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT28  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT29  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT30  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT31  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT32  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT33  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT34  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT35  = \cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|w2585w [0] = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|w2585w [1] = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|w2585w [2] = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|w2585w [3] = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|w2585w [4] = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|w2585w [5] = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|w2585w [6] = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|w2585w [7] = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|w2585w [8] = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|w2585w [9] = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|w2585w [10] = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|w2585w [11] = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|w2585w [12] = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|w2585w [13] = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|w2585w [14] = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|w2585w [15] = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|w2585w [16] = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|w2585w [17] = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT28  = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT29  = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT30  = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT31  = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT32  = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT33  = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT34  = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT35  = \cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~0  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~1  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~2  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~3  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~4  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~5  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~6  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~7  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~0  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~1  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~2  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~3  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~4  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~5  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~6  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~7  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~0  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~0  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT28  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT29  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT30  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT31  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT32  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT33  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT34  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT35  = \cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT28  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT29  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT30  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT31  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT32  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT33  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT34  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT35  = \cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT28  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT29  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT30  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT31  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT32  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT33  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT34  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT35  = \cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT28  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT29  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT30  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT31  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT32  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT33  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT34  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT35  = \cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT28  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT29  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT30  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT31  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT32  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT33  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT34  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT35  = \cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~0  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~0  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT28  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT29  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT30  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT31  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT32  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT33  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT34  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT35  = \cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT28  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT29  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT30  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT31  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT32  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT33  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT34  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT35  = \cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT28  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT29  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT30  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT31  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT32  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT33  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT34  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT35  = \cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT28  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT29  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT30  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT31  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT32  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT33  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT34  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT35  = \cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~0  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus [35];

assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~0  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [0];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [1];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [2];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [3];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [4];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [5];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [6];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [7];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~dataout  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [8];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT1  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [9];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT2  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [10];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT3  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [11];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT4  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [12];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT5  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [13];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT6  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [14];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT7  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [15];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT8  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [16];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT9  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [17];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT10  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [18];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT11  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [19];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT12  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [20];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT13  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [21];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT14  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [22];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT15  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [23];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT16  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [24];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT17  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [25];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT18  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [26];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT19  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [27];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT20  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [28];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT21  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [29];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT22  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [30];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT23  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [31];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT24  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [32];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT25  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [33];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT26  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [34];
assign \cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT27  = \cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|w2568w [0] = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|w2568w [1] = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|w2568w [2] = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|w2568w [3] = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|w2568w [4] = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|w2568w [5] = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|w2568w [6] = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|w2568w [7] = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|w2568w [8] = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|w2568w [9] = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|w2568w [10] = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|w2568w [11] = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|w2568w [12] = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|w2568w [13] = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|w2568w [14] = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|w2568w [15] = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|w2568w [16] = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|w2568w [17] = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~0  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~1  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~2  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~3  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~4  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~5  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~6  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~7  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~8  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~9  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~10  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~11  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~12  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~0  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~1  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~2  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~3  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~4  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~5  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~6  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~7  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~8  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~9  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~10  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~11  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~12  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~0  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~1  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~2  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~3  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~4  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~5  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~6  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~7  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~8  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~9  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~10  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~11  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~12  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~0  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~1  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~2  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~3  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~4  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~5  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~6  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~7  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~8  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~9  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~10  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~11  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~0  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~1  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~2  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~3  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~4  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~5  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~6  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~7  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~8  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~9  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~10  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~11  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~12  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~0  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~12  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~0  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~12  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~0  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~12  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~0  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT23  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT24  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT25  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT26  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT27  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT28  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT29  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT30  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT31  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT32  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT33  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT34  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT35  = \cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus [35];

assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~0  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [0];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [1];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [2];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [3];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [4];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [5];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [6];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [7];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [8];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [9];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [10];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [11];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~12  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [12];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~dataout  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [13];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT1  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [14];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT2  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [15];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT3  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [16];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT4  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [17];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT5  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [18];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT6  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [19];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT7  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [20];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT8  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [21];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT9  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [22];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT10  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [23];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT11  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [24];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT12  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [25];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT13  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [26];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT14  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [27];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT15  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [28];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT16  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [29];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT17  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [30];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT18  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [31];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT19  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [32];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT20  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [33];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT21  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [34];
assign \cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT22  = \cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus [35];

assign \rl|m0|Mult0|auto_generated|mac_out4~0  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \rl|m0|Mult0|auto_generated|mac_out4~1  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \rl|m0|Mult0|auto_generated|mac_out4~dataout  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT1  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT2  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT3  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT4  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT5  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT6  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT7  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT8  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT9  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT10  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT11  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT12  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT13  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT14  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT15  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT16  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT17  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT18  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT19  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT20  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT21  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT22  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT23  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT24  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT25  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT26  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT27  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT28  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT29  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT30  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT31  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT32  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \rl|m0|Mult0|auto_generated|mac_out4~DATAOUT33  = \rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \rl|m0|Mult0|auto_generated|mac_out6~0  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \rl|m0|Mult0|auto_generated|mac_out6~1  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \rl|m0|Mult0|auto_generated|mac_out6~dataout  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT1  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT2  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT3  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT4  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT5  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT6  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT7  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT8  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT9  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT10  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT11  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT12  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT13  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT14  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT15  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT16  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT17  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT18  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT19  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT20  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT21  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT22  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT23  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT24  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT25  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT26  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT27  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT28  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT29  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT30  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT31  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT32  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \rl|m0|Mult0|auto_generated|mac_out6~DATAOUT33  = \rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \rl|m0|Mult0|auto_generated|w609w [0] = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \rl|m0|Mult0|auto_generated|w609w [1] = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \rl|m0|Mult0|auto_generated|w609w [2] = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \rl|m0|Mult0|auto_generated|w609w [3] = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \rl|m0|Mult0|auto_generated|w609w [4] = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \rl|m0|Mult0|auto_generated|w609w [5] = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \rl|m0|Mult0|auto_generated|w609w [6] = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \rl|m0|Mult0|auto_generated|w609w [7] = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \rl|m0|Mult0|auto_generated|w609w [8] = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \rl|m0|Mult0|auto_generated|w609w [9] = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \rl|m0|Mult0|auto_generated|w609w [10] = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \rl|m0|Mult0|auto_generated|w609w [11] = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \rl|m0|Mult0|auto_generated|w609w [12] = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \rl|m0|Mult0|auto_generated|w609w [13] = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \rl|m0|Mult0|auto_generated|w609w [14] = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \rl|m0|Mult0|auto_generated|w609w [15] = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \rl|m0|Mult0|auto_generated|w609w [16] = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \rl|m0|Mult0|auto_generated|w609w [17] = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT18  = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT19  = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT20  = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT21  = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT22  = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT23  = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT24  = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT25  = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT26  = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT27  = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT28  = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT29  = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT30  = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT31  = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT32  = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT33  = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT34  = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \rl|m0|Mult0|auto_generated|mac_out2~DATAOUT35  = \rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \rl|m0|Mult0|auto_generated|mac_out8~0  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [0];
assign \rl|m0|Mult0|auto_generated|mac_out8~1  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [1];
assign \rl|m0|Mult0|auto_generated|mac_out8~2  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [2];
assign \rl|m0|Mult0|auto_generated|mac_out8~3  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [3];
assign \rl|m0|Mult0|auto_generated|mac_out8~dataout  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [4];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT1  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [5];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT2  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [6];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT3  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [7];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT4  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [8];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT5  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [9];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT6  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [10];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT7  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [11];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT8  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [12];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT9  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [13];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT10  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [14];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT11  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [15];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT12  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [16];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT13  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [17];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT14  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [18];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT15  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [19];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT16  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [20];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT17  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [21];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT18  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [22];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT19  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [23];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT20  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [24];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT21  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [25];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT22  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [26];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT23  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [27];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT24  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [28];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT25  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [29];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT26  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [30];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT27  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [31];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT28  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [32];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT29  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [33];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT30  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [34];
assign \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT31  = \rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus [35];

assign \rl|m0|Mult0|auto_generated|mac_mult3~0  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \rl|m0|Mult0|auto_generated|mac_mult3~1  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \rl|m0|Mult0|auto_generated|mac_mult3~dataout  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT1  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT2  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT3  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT4  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT5  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT6  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT7  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT8  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT9  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT10  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT11  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT12  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT13  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT14  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT15  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT16  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT17  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT18  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT19  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT20  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT21  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT22  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT23  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT24  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT25  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT26  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT27  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT28  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT29  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT30  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT31  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT32  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT33  = \rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \rl|m0|Mult0|auto_generated|mac_mult5~0  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \rl|m0|Mult0|auto_generated|mac_mult5~1  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \rl|m0|Mult0|auto_generated|mac_mult5~dataout  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT1  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT2  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT3  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT4  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT5  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT6  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT7  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT8  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT9  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT10  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT11  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT12  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT13  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT14  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT15  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT16  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT17  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT18  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT19  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT20  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT21  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT22  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT23  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT24  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT25  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT26  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT27  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT28  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT29  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT30  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT31  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT32  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT33  = \rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \rl|m0|Mult0|auto_generated|mac_mult1~dataout  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT1  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT2  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT3  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT4  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT5  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT6  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT7  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT8  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT9  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT10  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT11  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT12  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT13  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT14  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT15  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT16  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT17  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT18  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT19  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT20  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT21  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT22  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT23  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT24  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT25  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT26  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT27  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT28  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT29  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT30  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT31  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT32  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT33  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT34  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT35  = \rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \rl|m0|Mult0|auto_generated|mac_mult7~0  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [0];
assign \rl|m0|Mult0|auto_generated|mac_mult7~1  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [1];
assign \rl|m0|Mult0|auto_generated|mac_mult7~2  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [2];
assign \rl|m0|Mult0|auto_generated|mac_mult7~3  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [3];
assign \rl|m0|Mult0|auto_generated|mac_mult7~dataout  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [4];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT1  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [5];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT2  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [6];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT3  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [7];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT4  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [8];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT5  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [9];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT6  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [10];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT7  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [11];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT8  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [12];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT9  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [13];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT10  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [14];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT11  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [15];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT12  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [16];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT13  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [17];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT14  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [18];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT15  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [19];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT16  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [20];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT17  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [21];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT18  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [22];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT19  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [23];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT20  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [24];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT21  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [25];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT22  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [26];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT23  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [27];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT24  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [28];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT25  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [29];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT26  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [30];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT27  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [31];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT28  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [32];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT29  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [33];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT30  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [34];
assign \rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT31  = \rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [35];

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|result_node[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|result_node[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|result_node[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|result_node[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|result_node[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\vga|VGA_BLANK_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\vga|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\vga|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \vga_clk_instance|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\vga_clk_instance|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .m = 12;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .n = 1;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .pll_compensation_delay = 3825;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \vga_clk_instance|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y63_N4
cycloneive_lcell_comb \vga|h_counter~7 (
// Equation(s):
// \vga|h_counter~7_combout  = (\KEY[0]~input_o  & \vga|Add0~8_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\vga|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga|h_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga|h_counter~7 .lut_mask = 16'hC0C0;
defparam \vga|h_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y63_N5
dffeas \vga|h_counter[4] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|h_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[4] .is_wysiwyg = "true";
defparam \vga|h_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N2
cycloneive_lcell_comb \vga|Add0~0 (
// Equation(s):
// \vga|Add0~0_combout  = \vga|h_counter [0] $ (VCC)
// \vga|Add0~1  = CARRY(\vga|h_counter [0])

	.dataa(\vga|h_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga|Add0~0_combout ),
	.cout(\vga|Add0~1 ));
// synopsys translate_off
defparam \vga|Add0~0 .lut_mask = 16'h55AA;
defparam \vga|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N30
cycloneive_lcell_comb \vga|h_counter~3 (
// Equation(s):
// \vga|h_counter~3_combout  = (\KEY[0]~input_o  & \vga|Add0~0_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga|Add0~0_combout ),
	.cin(gnd),
	.combout(\vga|h_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga|h_counter~3 .lut_mask = 16'hAA00;
defparam \vga|h_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y63_N31
dffeas \vga|h_counter[0] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|h_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[0] .is_wysiwyg = "true";
defparam \vga|h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N4
cycloneive_lcell_comb \vga|Add0~2 (
// Equation(s):
// \vga|Add0~2_combout  = (\vga|h_counter [1] & (!\vga|Add0~1 )) # (!\vga|h_counter [1] & ((\vga|Add0~1 ) # (GND)))
// \vga|Add0~3  = CARRY((!\vga|Add0~1 ) # (!\vga|h_counter [1]))

	.dataa(gnd),
	.datab(\vga|h_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add0~1 ),
	.combout(\vga|Add0~2_combout ),
	.cout(\vga|Add0~3 ));
// synopsys translate_off
defparam \vga|Add0~2 .lut_mask = 16'h3C3F;
defparam \vga|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y63_N4
cycloneive_lcell_comb \vga|h_counter~4 (
// Equation(s):
// \vga|h_counter~4_combout  = (\KEY[0]~input_o  & \vga|Add0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\vga|Add0~2_combout ),
	.cin(gnd),
	.combout(\vga|h_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga|h_counter~4 .lut_mask = 16'hF000;
defparam \vga|h_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y63_N5
dffeas \vga|h_counter[1] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|h_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[1] .is_wysiwyg = "true";
defparam \vga|h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N6
cycloneive_lcell_comb \vga|Add0~4 (
// Equation(s):
// \vga|Add0~4_combout  = (\vga|h_counter [2] & (\vga|Add0~3  $ (GND))) # (!\vga|h_counter [2] & (!\vga|Add0~3  & VCC))
// \vga|Add0~5  = CARRY((\vga|h_counter [2] & !\vga|Add0~3 ))

	.dataa(\vga|h_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add0~3 ),
	.combout(\vga|Add0~4_combout ),
	.cout(\vga|Add0~5 ));
// synopsys translate_off
defparam \vga|Add0~4 .lut_mask = 16'hA50A;
defparam \vga|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N28
cycloneive_lcell_comb \vga|h_counter~5 (
// Equation(s):
// \vga|h_counter~5_combout  = (\KEY[0]~input_o  & \vga|Add0~4_combout )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga|Add0~4_combout ),
	.cin(gnd),
	.combout(\vga|h_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga|h_counter~5 .lut_mask = 16'hAA00;
defparam \vga|h_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y63_N29
dffeas \vga|h_counter[2] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|h_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[2] .is_wysiwyg = "true";
defparam \vga|h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N8
cycloneive_lcell_comb \vga|Add0~6 (
// Equation(s):
// \vga|Add0~6_combout  = (\vga|h_counter [3] & (!\vga|Add0~5 )) # (!\vga|h_counter [3] & ((\vga|Add0~5 ) # (GND)))
// \vga|Add0~7  = CARRY((!\vga|Add0~5 ) # (!\vga|h_counter [3]))

	.dataa(gnd),
	.datab(\vga|h_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add0~5 ),
	.combout(\vga|Add0~6_combout ),
	.cout(\vga|Add0~7 ));
// synopsys translate_off
defparam \vga|Add0~6 .lut_mask = 16'h3C3F;
defparam \vga|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y63_N20
cycloneive_lcell_comb \vga|h_counter~6 (
// Equation(s):
// \vga|h_counter~6_combout  = (\KEY[0]~input_o  & \vga|Add0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\vga|Add0~6_combout ),
	.cin(gnd),
	.combout(\vga|h_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga|h_counter~6 .lut_mask = 16'hF000;
defparam \vga|h_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y63_N21
dffeas \vga|h_counter[3] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|h_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[3] .is_wysiwyg = "true";
defparam \vga|h_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N10
cycloneive_lcell_comb \vga|Add0~8 (
// Equation(s):
// \vga|Add0~8_combout  = (\vga|h_counter [4] & (\vga|Add0~7  $ (GND))) # (!\vga|h_counter [4] & (!\vga|Add0~7  & VCC))
// \vga|Add0~9  = CARRY((\vga|h_counter [4] & !\vga|Add0~7 ))

	.dataa(gnd),
	.datab(\vga|h_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add0~7 ),
	.combout(\vga|Add0~8_combout ),
	.cout(\vga|Add0~9 ));
// synopsys translate_off
defparam \vga|Add0~8 .lut_mask = 16'hC30C;
defparam \vga|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y63_N12
cycloneive_lcell_comb \vga|h_counter~9 (
// Equation(s):
// \vga|h_counter~9_combout  = (\vga|Add0~12_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\vga|Add0~12_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga|h_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga|h_counter~9 .lut_mask = 16'hC0C0;
defparam \vga|h_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y63_N13
dffeas \vga|h_counter[6] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|h_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[6] .is_wysiwyg = "true";
defparam \vga|h_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N12
cycloneive_lcell_comb \vga|Add0~10 (
// Equation(s):
// \vga|Add0~10_combout  = (\vga|h_counter [5] & (!\vga|Add0~9 )) # (!\vga|h_counter [5] & ((\vga|Add0~9 ) # (GND)))
// \vga|Add0~11  = CARRY((!\vga|Add0~9 ) # (!\vga|h_counter [5]))

	.dataa(gnd),
	.datab(\vga|h_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add0~9 ),
	.combout(\vga|Add0~10_combout ),
	.cout(\vga|Add0~11 ));
// synopsys translate_off
defparam \vga|Add0~10 .lut_mask = 16'h3C3F;
defparam \vga|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y63_N22
cycloneive_lcell_comb \vga|h_counter~8 (
// Equation(s):
// \vga|h_counter~8_combout  = (\vga|Equal0~2_combout  & (\KEY[0]~input_o  & \vga|Add0~10_combout ))

	.dataa(\vga|Equal0~2_combout ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\vga|Add0~10_combout ),
	.cin(gnd),
	.combout(\vga|h_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga|h_counter~8 .lut_mask = 16'hA000;
defparam \vga|h_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y63_N23
dffeas \vga|h_counter[5] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|h_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[5] .is_wysiwyg = "true";
defparam \vga|h_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N14
cycloneive_lcell_comb \vga|Add0~12 (
// Equation(s):
// \vga|Add0~12_combout  = (\vga|h_counter [6] & (\vga|Add0~11  $ (GND))) # (!\vga|h_counter [6] & (!\vga|Add0~11  & VCC))
// \vga|Add0~13  = CARRY((\vga|h_counter [6] & !\vga|Add0~11 ))

	.dataa(gnd),
	.datab(\vga|h_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add0~11 ),
	.combout(\vga|Add0~12_combout ),
	.cout(\vga|Add0~13 ));
// synopsys translate_off
defparam \vga|Add0~12 .lut_mask = 16'hC30C;
defparam \vga|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N22
cycloneive_lcell_comb \vga|Equal0~0 (
// Equation(s):
// \vga|Equal0~0_combout  = (\vga|Add0~8_combout ) # ((\vga|Add0~2_combout ) # ((\vga|Add0~12_combout ) # (\vga|Add0~0_combout )))

	.dataa(\vga|Add0~8_combout ),
	.datab(\vga|Add0~2_combout ),
	.datac(\vga|Add0~12_combout ),
	.datad(\vga|Add0~0_combout ),
	.cin(gnd),
	.combout(\vga|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Equal0~0 .lut_mask = 16'hFFFE;
defparam \vga|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N0
cycloneive_lcell_comb \vga|h_counter~1 (
// Equation(s):
// \vga|h_counter~1_combout  = (\KEY[0]~input_o  & (\vga|Add0~16_combout  & \vga|Equal0~2_combout ))

	.dataa(\KEY[0]~input_o ),
	.datab(\vga|Add0~16_combout ),
	.datac(\vga|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga|h_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|h_counter~1 .lut_mask = 16'h8080;
defparam \vga|h_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y63_N1
dffeas \vga|h_counter[8] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|h_counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[8] .is_wysiwyg = "true";
defparam \vga|h_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N16
cycloneive_lcell_comb \vga|Add0~14 (
// Equation(s):
// \vga|Add0~14_combout  = (\vga|h_counter [7] & (!\vga|Add0~13 )) # (!\vga|h_counter [7] & ((\vga|Add0~13 ) # (GND)))
// \vga|Add0~15  = CARRY((!\vga|Add0~13 ) # (!\vga|h_counter [7]))

	.dataa(gnd),
	.datab(\vga|h_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add0~13 ),
	.combout(\vga|Add0~14_combout ),
	.cout(\vga|Add0~15 ));
// synopsys translate_off
defparam \vga|Add0~14 .lut_mask = 16'h3C3F;
defparam \vga|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y63_N6
cycloneive_lcell_comb \vga|h_counter~2 (
// Equation(s):
// \vga|h_counter~2_combout  = (\KEY[0]~input_o  & \vga|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\vga|Add0~14_combout ),
	.cin(gnd),
	.combout(\vga|h_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|h_counter~2 .lut_mask = 16'hF000;
defparam \vga|h_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y63_N7
dffeas \vga|h_counter[7] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|h_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[7] .is_wysiwyg = "true";
defparam \vga|h_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N18
cycloneive_lcell_comb \vga|Add0~16 (
// Equation(s):
// \vga|Add0~16_combout  = (\vga|h_counter [8] & (\vga|Add0~15  $ (GND))) # (!\vga|h_counter [8] & (!\vga|Add0~15  & VCC))
// \vga|Add0~17  = CARRY((\vga|h_counter [8] & !\vga|Add0~15 ))

	.dataa(gnd),
	.datab(\vga|h_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add0~15 ),
	.combout(\vga|Add0~16_combout ),
	.cout(\vga|Add0~17 ));
// synopsys translate_off
defparam \vga|Add0~16 .lut_mask = 16'hC30C;
defparam \vga|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y63_N8
cycloneive_lcell_comb \vga|h_counter~0 (
// Equation(s):
// \vga|h_counter~0_combout  = (\vga|Equal0~2_combout  & (\KEY[0]~input_o  & \vga|Add0~18_combout ))

	.dataa(\vga|Equal0~2_combout ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\vga|Add0~18_combout ),
	.cin(gnd),
	.combout(\vga|h_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|h_counter~0 .lut_mask = 16'hA000;
defparam \vga|h_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y63_N9
dffeas \vga|h_counter[9] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|h_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|h_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|h_counter[9] .is_wysiwyg = "true";
defparam \vga|h_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N20
cycloneive_lcell_comb \vga|Add0~18 (
// Equation(s):
// \vga|Add0~18_combout  = \vga|Add0~17  $ (\vga|h_counter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga|h_counter [9]),
	.cin(\vga|Add0~17 ),
	.combout(\vga|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Add0~18 .lut_mask = 16'h0FF0;
defparam \vga|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N24
cycloneive_lcell_comb \vga|Equal0~1 (
// Equation(s):
// \vga|Equal0~1_combout  = (\vga|Add0~4_combout ) # ((\vga|Add0~14_combout ) # ((\vga|Add0~6_combout ) # (!\vga|Add0~10_combout )))

	.dataa(\vga|Add0~4_combout ),
	.datab(\vga|Add0~14_combout ),
	.datac(\vga|Add0~6_combout ),
	.datad(\vga|Add0~10_combout ),
	.cin(gnd),
	.combout(\vga|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Equal0~1 .lut_mask = 16'hFEFF;
defparam \vga|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N26
cycloneive_lcell_comb \vga|Equal0~2 (
// Equation(s):
// \vga|Equal0~2_combout  = (\vga|Equal0~0_combout ) # (((\vga|Equal0~1_combout ) # (!\vga|Add0~18_combout )) # (!\vga|Add0~16_combout ))

	.dataa(\vga|Equal0~0_combout ),
	.datab(\vga|Add0~16_combout ),
	.datac(\vga|Add0~18_combout ),
	.datad(\vga|Equal0~1_combout ),
	.cin(gnd),
	.combout(\vga|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Equal0~2 .lut_mask = 16'hFFBF;
defparam \vga|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y63_N20
cycloneive_lcell_comb \vga|v_counter_in[9]~0 (
// Equation(s):
// \vga|v_counter_in[9]~0_combout  = (\vga|Equal0~2_combout  & (((\vga|v_counter [9])))) # (!\vga|Equal0~2_combout  & (\vga|Add1~18_combout  & ((!\vga|Equal1~2_combout ))))

	.dataa(\vga|Add1~18_combout ),
	.datab(\vga|v_counter [9]),
	.datac(\vga|Equal0~2_combout ),
	.datad(\vga|Equal1~2_combout ),
	.cin(gnd),
	.combout(\vga|v_counter_in[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|v_counter_in[9]~0 .lut_mask = 16'hC0CA;
defparam \vga|v_counter_in[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y63_N6
cycloneive_lcell_comb \vga|v_counter~0 (
// Equation(s):
// \vga|v_counter~0_combout  = (\KEY[0]~input_o  & \vga|v_counter_in[9]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\vga|v_counter_in[9]~0_combout ),
	.cin(gnd),
	.combout(\vga|v_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|v_counter~0 .lut_mask = 16'hF000;
defparam \vga|v_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y63_N7
dffeas \vga|v_counter[9] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|v_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[9] .is_wysiwyg = "true";
defparam \vga|v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y63_N18
cycloneive_lcell_comb \vga|Add1~16 (
// Equation(s):
// \vga|Add1~16_combout  = (\vga|v_counter [8] & (\vga|Add1~15  $ (GND))) # (!\vga|v_counter [8] & (!\vga|Add1~15  & VCC))
// \vga|Add1~17  = CARRY((\vga|v_counter [8] & !\vga|Add1~15 ))

	.dataa(\vga|v_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add1~15 ),
	.combout(\vga|Add1~16_combout ),
	.cout(\vga|Add1~17 ));
// synopsys translate_off
defparam \vga|Add1~16 .lut_mask = 16'hA50A;
defparam \vga|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y63_N20
cycloneive_lcell_comb \vga|Add1~18 (
// Equation(s):
// \vga|Add1~18_combout  = \vga|Add1~17  $ (\vga|v_counter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga|v_counter [9]),
	.cin(\vga|Add1~17 ),
	.combout(\vga|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Add1~18 .lut_mask = 16'h0FF0;
defparam \vga|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y63_N6
cycloneive_lcell_comb \vga|v_counter~7 (
// Equation(s):
// \vga|v_counter~7_combout  = (!\vga|Equal1~2_combout  & \vga|Add1~4_combout )

	.dataa(\vga|Equal1~2_combout ),
	.datab(gnd),
	.datac(\vga|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga|v_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga|v_counter~7 .lut_mask = 16'h5050;
defparam \vga|v_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y63_N0
cycloneive_lcell_comb \vga|v_counter~8 (
// Equation(s):
// \vga|v_counter~8_combout  = (\KEY[0]~input_o  & ((\vga|Equal0~2_combout  & ((\vga|v_counter [2]))) # (!\vga|Equal0~2_combout  & (\vga|v_counter~7_combout ))))

	.dataa(\vga|v_counter~7_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\vga|v_counter [2]),
	.datad(\vga|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga|v_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga|v_counter~8 .lut_mask = 16'hC088;
defparam \vga|v_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y63_N1
dffeas \vga|v_counter[2] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|v_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[2] .is_wysiwyg = "true";
defparam \vga|v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y63_N2
cycloneive_lcell_comb \vga|Add1~0 (
// Equation(s):
// \vga|Add1~0_combout  = \vga|v_counter [0] $ (VCC)
// \vga|Add1~1  = CARRY(\vga|v_counter [0])

	.dataa(gnd),
	.datab(\vga|v_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga|Add1~0_combout ),
	.cout(\vga|Add1~1 ));
// synopsys translate_off
defparam \vga|Add1~0 .lut_mask = 16'h33CC;
defparam \vga|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y63_N24
cycloneive_lcell_comb \vga|v_counter_in[0]~2 (
// Equation(s):
// \vga|v_counter_in[0]~2_combout  = (\vga|Equal0~2_combout  & (((\vga|v_counter [0])))) # (!\vga|Equal0~2_combout  & (!\vga|Equal1~2_combout  & ((\vga|Add1~0_combout ))))

	.dataa(\vga|Equal0~2_combout ),
	.datab(\vga|Equal1~2_combout ),
	.datac(\vga|v_counter [0]),
	.datad(\vga|Add1~0_combout ),
	.cin(gnd),
	.combout(\vga|v_counter_in[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|v_counter_in[0]~2 .lut_mask = 16'hB1A0;
defparam \vga|v_counter_in[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y63_N25
dffeas \vga|v_counter[0] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|v_counter_in[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[0] .is_wysiwyg = "true";
defparam \vga|v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y63_N4
cycloneive_lcell_comb \vga|Add1~2 (
// Equation(s):
// \vga|Add1~2_combout  = (\vga|v_counter [1] & (!\vga|Add1~1 )) # (!\vga|v_counter [1] & ((\vga|Add1~1 ) # (GND)))
// \vga|Add1~3  = CARRY((!\vga|Add1~1 ) # (!\vga|v_counter [1]))

	.dataa(\vga|v_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add1~1 ),
	.combout(\vga|Add1~2_combout ),
	.cout(\vga|Add1~3 ));
// synopsys translate_off
defparam \vga|Add1~2 .lut_mask = 16'h5A5F;
defparam \vga|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y63_N0
cycloneive_lcell_comb \vga|v_counter~9 (
// Equation(s):
// \vga|v_counter~9_combout  = (\KEY[0]~input_o  & ((\vga|Equal0~2_combout  & ((\vga|v_counter [1]))) # (!\vga|Equal0~2_combout  & (\vga|Add1~2_combout ))))

	.dataa(\vga|Equal0~2_combout ),
	.datab(\vga|Add1~2_combout ),
	.datac(\vga|v_counter [1]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\vga|v_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga|v_counter~9 .lut_mask = 16'hE400;
defparam \vga|v_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y63_N1
dffeas \vga|v_counter[1] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|v_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[1] .is_wysiwyg = "true";
defparam \vga|v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y63_N6
cycloneive_lcell_comb \vga|Add1~4 (
// Equation(s):
// \vga|Add1~4_combout  = (\vga|v_counter [2] & (\vga|Add1~3  $ (GND))) # (!\vga|v_counter [2] & (!\vga|Add1~3  & VCC))
// \vga|Add1~5  = CARRY((\vga|v_counter [2] & !\vga|Add1~3 ))

	.dataa(gnd),
	.datab(\vga|v_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add1~3 ),
	.combout(\vga|Add1~4_combout ),
	.cout(\vga|Add1~5 ));
// synopsys translate_off
defparam \vga|Add1~4 .lut_mask = 16'hC30C;
defparam \vga|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y63_N8
cycloneive_lcell_comb \vga|Add1~6 (
// Equation(s):
// \vga|Add1~6_combout  = (\vga|v_counter [3] & (!\vga|Add1~5 )) # (!\vga|v_counter [3] & ((\vga|Add1~5 ) # (GND)))
// \vga|Add1~7  = CARRY((!\vga|Add1~5 ) # (!\vga|v_counter [3]))

	.dataa(gnd),
	.datab(\vga|v_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add1~5 ),
	.combout(\vga|Add1~6_combout ),
	.cout(\vga|Add1~7 ));
// synopsys translate_off
defparam \vga|Add1~6 .lut_mask = 16'h3C3F;
defparam \vga|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y63_N26
cycloneive_lcell_comb \vga|Equal1~1 (
// Equation(s):
// \vga|Equal1~1_combout  = (\vga|Add1~4_combout  & (\vga|Add1~6_combout  & (!\vga|Add1~2_combout  & \vga|Add1~0_combout )))

	.dataa(\vga|Add1~4_combout ),
	.datab(\vga|Add1~6_combout ),
	.datac(\vga|Add1~2_combout ),
	.datad(\vga|Add1~0_combout ),
	.cin(gnd),
	.combout(\vga|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Equal1~1 .lut_mask = 16'h0800;
defparam \vga|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y63_N28
cycloneive_lcell_comb \vga|Equal1~0 (
// Equation(s):
// \vga|Equal1~0_combout  = (!\vga|Add1~10_combout  & (!\vga|Add1~16_combout  & (!\vga|Add1~12_combout  & !\vga|Add1~14_combout )))

	.dataa(\vga|Add1~10_combout ),
	.datab(\vga|Add1~16_combout ),
	.datac(\vga|Add1~12_combout ),
	.datad(\vga|Add1~14_combout ),
	.cin(gnd),
	.combout(\vga|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Equal1~0 .lut_mask = 16'h0001;
defparam \vga|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y63_N30
cycloneive_lcell_comb \vga|Equal1~2 (
// Equation(s):
// \vga|Equal1~2_combout  = (\vga|Add1~18_combout  & (\vga|Equal1~1_combout  & (!\vga|Add1~8_combout  & \vga|Equal1~0_combout )))

	.dataa(\vga|Add1~18_combout ),
	.datab(\vga|Equal1~1_combout ),
	.datac(\vga|Add1~8_combout ),
	.datad(\vga|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|Equal1~2 .lut_mask = 16'h0800;
defparam \vga|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y63_N0
cycloneive_lcell_comb \vga|v_counter_in[3]~1 (
// Equation(s):
// \vga|v_counter_in[3]~1_combout  = (\vga|Equal0~2_combout  & (((\vga|v_counter [3])))) # (!\vga|Equal0~2_combout  & (!\vga|Equal1~2_combout  & (\vga|Add1~6_combout )))

	.dataa(\vga|Equal1~2_combout ),
	.datab(\vga|Add1~6_combout ),
	.datac(\vga|Equal0~2_combout ),
	.datad(\vga|v_counter [3]),
	.cin(gnd),
	.combout(\vga|v_counter_in[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|v_counter_in[3]~1 .lut_mask = 16'hF404;
defparam \vga|v_counter_in[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y63_N18
cycloneive_lcell_comb \vga|v_counter~6 (
// Equation(s):
// \vga|v_counter~6_combout  = (\KEY[0]~input_o  & \vga|v_counter_in[3]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\vga|v_counter_in[3]~1_combout ),
	.cin(gnd),
	.combout(\vga|v_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga|v_counter~6 .lut_mask = 16'hF000;
defparam \vga|v_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y63_N19
dffeas \vga|v_counter[3] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|v_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[3] .is_wysiwyg = "true";
defparam \vga|v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y63_N10
cycloneive_lcell_comb \vga|Add1~8 (
// Equation(s):
// \vga|Add1~8_combout  = (\vga|v_counter [4] & (\vga|Add1~7  $ (GND))) # (!\vga|v_counter [4] & (!\vga|Add1~7  & VCC))
// \vga|Add1~9  = CARRY((\vga|v_counter [4] & !\vga|Add1~7 ))

	.dataa(\vga|v_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add1~7 ),
	.combout(\vga|Add1~8_combout ),
	.cout(\vga|Add1~9 ));
// synopsys translate_off
defparam \vga|Add1~8 .lut_mask = 16'hA50A;
defparam \vga|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y63_N2
cycloneive_lcell_comb \vga|v_counter~5 (
// Equation(s):
// \vga|v_counter~5_combout  = (\KEY[0]~input_o  & ((\vga|Equal0~2_combout  & ((\vga|v_counter [4]))) # (!\vga|Equal0~2_combout  & (\vga|Add1~8_combout ))))

	.dataa(\vga|Add1~8_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\vga|v_counter [4]),
	.datad(\vga|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga|v_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga|v_counter~5 .lut_mask = 16'hC088;
defparam \vga|v_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y63_N3
dffeas \vga|v_counter[4] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|v_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[4] .is_wysiwyg = "true";
defparam \vga|v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y63_N12
cycloneive_lcell_comb \vga|Add1~10 (
// Equation(s):
// \vga|Add1~10_combout  = (\vga|v_counter [5] & (!\vga|Add1~9 )) # (!\vga|v_counter [5] & ((\vga|Add1~9 ) # (GND)))
// \vga|Add1~11  = CARRY((!\vga|Add1~9 ) # (!\vga|v_counter [5]))

	.dataa(\vga|v_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add1~9 ),
	.combout(\vga|Add1~10_combout ),
	.cout(\vga|Add1~11 ));
// synopsys translate_off
defparam \vga|Add1~10 .lut_mask = 16'h5A5F;
defparam \vga|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y63_N4
cycloneive_lcell_comb \vga|v_counter~4 (
// Equation(s):
// \vga|v_counter~4_combout  = (\KEY[0]~input_o  & ((\vga|Equal0~2_combout  & ((\vga|v_counter [5]))) # (!\vga|Equal0~2_combout  & (\vga|Add1~10_combout ))))

	.dataa(\vga|Add1~10_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\vga|v_counter [5]),
	.datad(\vga|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga|v_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga|v_counter~4 .lut_mask = 16'hC088;
defparam \vga|v_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y63_N5
dffeas \vga|v_counter[5] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|v_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[5] .is_wysiwyg = "true";
defparam \vga|v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y63_N14
cycloneive_lcell_comb \vga|Add1~12 (
// Equation(s):
// \vga|Add1~12_combout  = (\vga|v_counter [6] & (\vga|Add1~11  $ (GND))) # (!\vga|v_counter [6] & (!\vga|Add1~11  & VCC))
// \vga|Add1~13  = CARRY((\vga|v_counter [6] & !\vga|Add1~11 ))

	.dataa(\vga|v_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add1~11 ),
	.combout(\vga|Add1~12_combout ),
	.cout(\vga|Add1~13 ));
// synopsys translate_off
defparam \vga|Add1~12 .lut_mask = 16'hA50A;
defparam \vga|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y63_N16
cycloneive_lcell_comb \vga|v_counter~3 (
// Equation(s):
// \vga|v_counter~3_combout  = (\KEY[0]~input_o  & ((\vga|Equal0~2_combout  & (\vga|v_counter [6])) # (!\vga|Equal0~2_combout  & ((\vga|Add1~12_combout )))))

	.dataa(\vga|Equal0~2_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\vga|v_counter [6]),
	.datad(\vga|Add1~12_combout ),
	.cin(gnd),
	.combout(\vga|v_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga|v_counter~3 .lut_mask = 16'hC480;
defparam \vga|v_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y63_N17
dffeas \vga|v_counter[6] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|v_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[6] .is_wysiwyg = "true";
defparam \vga|v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y63_N16
cycloneive_lcell_comb \vga|Add1~14 (
// Equation(s):
// \vga|Add1~14_combout  = (\vga|v_counter [7] & (!\vga|Add1~13 )) # (!\vga|v_counter [7] & ((\vga|Add1~13 ) # (GND)))
// \vga|Add1~15  = CARRY((!\vga|Add1~13 ) # (!\vga|v_counter [7]))

	.dataa(gnd),
	.datab(\vga|v_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga|Add1~13 ),
	.combout(\vga|Add1~14_combout ),
	.cout(\vga|Add1~15 ));
// synopsys translate_off
defparam \vga|Add1~14 .lut_mask = 16'h3C3F;
defparam \vga|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y63_N24
cycloneive_lcell_comb \vga|v_counter~1 (
// Equation(s):
// \vga|v_counter~1_combout  = (\KEY[0]~input_o  & ((\vga|Equal0~2_combout  & (\vga|v_counter [7])) # (!\vga|Equal0~2_combout  & ((\vga|Add1~14_combout )))))

	.dataa(\vga|Equal0~2_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\vga|v_counter [7]),
	.datad(\vga|Add1~14_combout ),
	.cin(gnd),
	.combout(\vga|v_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|v_counter~1 .lut_mask = 16'hC480;
defparam \vga|v_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y63_N25
dffeas \vga|v_counter[7] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|v_counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[7] .is_wysiwyg = "true";
defparam \vga|v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y63_N30
cycloneive_lcell_comb \vga|v_counter~2 (
// Equation(s):
// \vga|v_counter~2_combout  = (\KEY[0]~input_o  & ((\vga|Equal0~2_combout  & (\vga|v_counter [8])) # (!\vga|Equal0~2_combout  & ((\vga|Add1~16_combout )))))

	.dataa(\vga|Equal0~2_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\vga|v_counter [8]),
	.datad(\vga|Add1~16_combout ),
	.cin(gnd),
	.combout(\vga|v_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|v_counter~2 .lut_mask = 16'hC480;
defparam \vga|v_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y63_N31
dffeas \vga|v_counter[8] (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|v_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|v_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|v_counter[8] .is_wysiwyg = "true";
defparam \vga|v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y63_N8
cycloneive_lcell_comb \fb|Add2~0 (
// Equation(s):
// \fb|Add2~0_combout  = (\vga|v_counter [2] & (\vga|v_counter [0] $ (VCC))) # (!\vga|v_counter [2] & (\vga|v_counter [0] & VCC))
// \fb|Add2~1  = CARRY((\vga|v_counter [2] & \vga|v_counter [0]))

	.dataa(\vga|v_counter [2]),
	.datab(\vga|v_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fb|Add2~0_combout ),
	.cout(\fb|Add2~1 ));
// synopsys translate_off
defparam \fb|Add2~0 .lut_mask = 16'h6688;
defparam \fb|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y63_N10
cycloneive_lcell_comb \fb|Add2~2 (
// Equation(s):
// \fb|Add2~2_combout  = (\vga|v_counter [3] & ((\vga|v_counter [1] & (\fb|Add2~1  & VCC)) # (!\vga|v_counter [1] & (!\fb|Add2~1 )))) # (!\vga|v_counter [3] & ((\vga|v_counter [1] & (!\fb|Add2~1 )) # (!\vga|v_counter [1] & ((\fb|Add2~1 ) # (GND)))))
// \fb|Add2~3  = CARRY((\vga|v_counter [3] & (!\vga|v_counter [1] & !\fb|Add2~1 )) # (!\vga|v_counter [3] & ((!\fb|Add2~1 ) # (!\vga|v_counter [1]))))

	.dataa(\vga|v_counter [3]),
	.datab(\vga|v_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Add2~1 ),
	.combout(\fb|Add2~2_combout ),
	.cout(\fb|Add2~3 ));
// synopsys translate_off
defparam \fb|Add2~2 .lut_mask = 16'h9617;
defparam \fb|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y63_N12
cycloneive_lcell_comb \fb|Add2~4 (
// Equation(s):
// \fb|Add2~4_combout  = ((\vga|v_counter [2] $ (\vga|v_counter [4] $ (!\fb|Add2~3 )))) # (GND)
// \fb|Add2~5  = CARRY((\vga|v_counter [2] & ((\vga|v_counter [4]) # (!\fb|Add2~3 ))) # (!\vga|v_counter [2] & (\vga|v_counter [4] & !\fb|Add2~3 )))

	.dataa(\vga|v_counter [2]),
	.datab(\vga|v_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Add2~3 ),
	.combout(\fb|Add2~4_combout ),
	.cout(\fb|Add2~5 ));
// synopsys translate_off
defparam \fb|Add2~4 .lut_mask = 16'h698E;
defparam \fb|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y63_N14
cycloneive_lcell_comb \fb|Add2~6 (
// Equation(s):
// \fb|Add2~6_combout  = (\vga|v_counter [5] & ((\vga|v_counter [3] & (\fb|Add2~5  & VCC)) # (!\vga|v_counter [3] & (!\fb|Add2~5 )))) # (!\vga|v_counter [5] & ((\vga|v_counter [3] & (!\fb|Add2~5 )) # (!\vga|v_counter [3] & ((\fb|Add2~5 ) # (GND)))))
// \fb|Add2~7  = CARRY((\vga|v_counter [5] & (!\vga|v_counter [3] & !\fb|Add2~5 )) # (!\vga|v_counter [5] & ((!\fb|Add2~5 ) # (!\vga|v_counter [3]))))

	.dataa(\vga|v_counter [5]),
	.datab(\vga|v_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Add2~5 ),
	.combout(\fb|Add2~6_combout ),
	.cout(\fb|Add2~7 ));
// synopsys translate_off
defparam \fb|Add2~6 .lut_mask = 16'h9617;
defparam \fb|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y63_N16
cycloneive_lcell_comb \fb|Add2~8 (
// Equation(s):
// \fb|Add2~8_combout  = ((\vga|v_counter [6] $ (\vga|v_counter [4] $ (!\fb|Add2~7 )))) # (GND)
// \fb|Add2~9  = CARRY((\vga|v_counter [6] & ((\vga|v_counter [4]) # (!\fb|Add2~7 ))) # (!\vga|v_counter [6] & (\vga|v_counter [4] & !\fb|Add2~7 )))

	.dataa(\vga|v_counter [6]),
	.datab(\vga|v_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Add2~7 ),
	.combout(\fb|Add2~8_combout ),
	.cout(\fb|Add2~9 ));
// synopsys translate_off
defparam \fb|Add2~8 .lut_mask = 16'h698E;
defparam \fb|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y63_N18
cycloneive_lcell_comb \fb|Add2~10 (
// Equation(s):
// \fb|Add2~10_combout  = (\vga|v_counter [5] & ((\vga|v_counter [7] & (\fb|Add2~9  & VCC)) # (!\vga|v_counter [7] & (!\fb|Add2~9 )))) # (!\vga|v_counter [5] & ((\vga|v_counter [7] & (!\fb|Add2~9 )) # (!\vga|v_counter [7] & ((\fb|Add2~9 ) # (GND)))))
// \fb|Add2~11  = CARRY((\vga|v_counter [5] & (!\vga|v_counter [7] & !\fb|Add2~9 )) # (!\vga|v_counter [5] & ((!\fb|Add2~9 ) # (!\vga|v_counter [7]))))

	.dataa(\vga|v_counter [5]),
	.datab(\vga|v_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Add2~9 ),
	.combout(\fb|Add2~10_combout ),
	.cout(\fb|Add2~11 ));
// synopsys translate_off
defparam \fb|Add2~10 .lut_mask = 16'h9617;
defparam \fb|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y63_N20
cycloneive_lcell_comb \fb|Add2~12 (
// Equation(s):
// \fb|Add2~12_combout  = ((\vga|v_counter [6] $ (\vga|v_counter [8] $ (!\fb|Add2~11 )))) # (GND)
// \fb|Add2~13  = CARRY((\vga|v_counter [6] & ((\vga|v_counter [8]) # (!\fb|Add2~11 ))) # (!\vga|v_counter [6] & (\vga|v_counter [8] & !\fb|Add2~11 )))

	.dataa(\vga|v_counter [6]),
	.datab(\vga|v_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Add2~11 ),
	.combout(\fb|Add2~12_combout ),
	.cout(\fb|Add2~13 ));
// synopsys translate_off
defparam \fb|Add2~12 .lut_mask = 16'h698E;
defparam \fb|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y63_N22
cycloneive_lcell_comb \fb|Add2~14 (
// Equation(s):
// \fb|Add2~14_combout  = (\vga|v_counter [9] & ((\vga|v_counter [7] & (\fb|Add2~13  & VCC)) # (!\vga|v_counter [7] & (!\fb|Add2~13 )))) # (!\vga|v_counter [9] & ((\vga|v_counter [7] & (!\fb|Add2~13 )) # (!\vga|v_counter [7] & ((\fb|Add2~13 ) # (GND)))))
// \fb|Add2~15  = CARRY((\vga|v_counter [9] & (!\vga|v_counter [7] & !\fb|Add2~13 )) # (!\vga|v_counter [9] & ((!\fb|Add2~13 ) # (!\vga|v_counter [7]))))

	.dataa(\vga|v_counter [9]),
	.datab(\vga|v_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Add2~13 ),
	.combout(\fb|Add2~14_combout ),
	.cout(\fb|Add2~15 ));
// synopsys translate_off
defparam \fb|Add2~14 .lut_mask = 16'h9617;
defparam \fb|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y63_N24
cycloneive_lcell_comb \fb|Add2~16 (
// Equation(s):
// \fb|Add2~16_combout  = (\vga|v_counter [8] & (\fb|Add2~15  $ (GND))) # (!\vga|v_counter [8] & (!\fb|Add2~15  & VCC))
// \fb|Add2~17  = CARRY((\vga|v_counter [8] & !\fb|Add2~15 ))

	.dataa(gnd),
	.datab(\vga|v_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Add2~15 ),
	.combout(\fb|Add2~16_combout ),
	.cout(\fb|Add2~17 ));
// synopsys translate_off
defparam \fb|Add2~16 .lut_mask = 16'hC30C;
defparam \fb|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y63_N8
cycloneive_lcell_comb \fb|Read_Index[7]~0 (
// Equation(s):
// \fb|Read_Index[7]~0_combout  = (\vga|h_counter [7] & (\vga|v_counter [0] $ (VCC))) # (!\vga|h_counter [7] & (\vga|v_counter [0] & VCC))
// \fb|Read_Index[7]~1  = CARRY((\vga|h_counter [7] & \vga|v_counter [0]))

	.dataa(\vga|h_counter [7]),
	.datab(\vga|v_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fb|Read_Index[7]~0_combout ),
	.cout(\fb|Read_Index[7]~1 ));
// synopsys translate_off
defparam \fb|Read_Index[7]~0 .lut_mask = 16'h6688;
defparam \fb|Read_Index[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y63_N10
cycloneive_lcell_comb \fb|Read_Index[8]~2 (
// Equation(s):
// \fb|Read_Index[8]~2_combout  = (\vga|h_counter [8] & ((\vga|v_counter [1] & (\fb|Read_Index[7]~1  & VCC)) # (!\vga|v_counter [1] & (!\fb|Read_Index[7]~1 )))) # (!\vga|h_counter [8] & ((\vga|v_counter [1] & (!\fb|Read_Index[7]~1 )) # (!\vga|v_counter [1] & 
// ((\fb|Read_Index[7]~1 ) # (GND)))))
// \fb|Read_Index[8]~3  = CARRY((\vga|h_counter [8] & (!\vga|v_counter [1] & !\fb|Read_Index[7]~1 )) # (!\vga|h_counter [8] & ((!\fb|Read_Index[7]~1 ) # (!\vga|v_counter [1]))))

	.dataa(\vga|h_counter [8]),
	.datab(\vga|v_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Read_Index[7]~1 ),
	.combout(\fb|Read_Index[8]~2_combout ),
	.cout(\fb|Read_Index[8]~3 ));
// synopsys translate_off
defparam \fb|Read_Index[8]~2 .lut_mask = 16'h9617;
defparam \fb|Read_Index[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y63_N12
cycloneive_lcell_comb \fb|Read_Index[9]~4 (
// Equation(s):
// \fb|Read_Index[9]~4_combout  = ((\vga|h_counter [9] $ (\fb|Add2~0_combout  $ (!\fb|Read_Index[8]~3 )))) # (GND)
// \fb|Read_Index[9]~5  = CARRY((\vga|h_counter [9] & ((\fb|Add2~0_combout ) # (!\fb|Read_Index[8]~3 ))) # (!\vga|h_counter [9] & (\fb|Add2~0_combout  & !\fb|Read_Index[8]~3 )))

	.dataa(\vga|h_counter [9]),
	.datab(\fb|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Read_Index[8]~3 ),
	.combout(\fb|Read_Index[9]~4_combout ),
	.cout(\fb|Read_Index[9]~5 ));
// synopsys translate_off
defparam \fb|Read_Index[9]~4 .lut_mask = 16'h698E;
defparam \fb|Read_Index[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y63_N14
cycloneive_lcell_comb \fb|Read_Index[10]~6 (
// Equation(s):
// \fb|Read_Index[10]~6_combout  = (\fb|Add2~2_combout  & (!\fb|Read_Index[9]~5 )) # (!\fb|Add2~2_combout  & ((\fb|Read_Index[9]~5 ) # (GND)))
// \fb|Read_Index[10]~7  = CARRY((!\fb|Read_Index[9]~5 ) # (!\fb|Add2~2_combout ))

	.dataa(\fb|Add2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Read_Index[9]~5 ),
	.combout(\fb|Read_Index[10]~6_combout ),
	.cout(\fb|Read_Index[10]~7 ));
// synopsys translate_off
defparam \fb|Read_Index[10]~6 .lut_mask = 16'h5A5F;
defparam \fb|Read_Index[10]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y63_N16
cycloneive_lcell_comb \fb|Read_Index[11]~8 (
// Equation(s):
// \fb|Read_Index[11]~8_combout  = (\fb|Add2~4_combout  & (\fb|Read_Index[10]~7  $ (GND))) # (!\fb|Add2~4_combout  & (!\fb|Read_Index[10]~7  & VCC))
// \fb|Read_Index[11]~9  = CARRY((\fb|Add2~4_combout  & !\fb|Read_Index[10]~7 ))

	.dataa(gnd),
	.datab(\fb|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Read_Index[10]~7 ),
	.combout(\fb|Read_Index[11]~8_combout ),
	.cout(\fb|Read_Index[11]~9 ));
// synopsys translate_off
defparam \fb|Read_Index[11]~8 .lut_mask = 16'hC30C;
defparam \fb|Read_Index[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y63_N18
cycloneive_lcell_comb \fb|Read_Index[12]~10 (
// Equation(s):
// \fb|Read_Index[12]~10_combout  = (\fb|Add2~6_combout  & (!\fb|Read_Index[11]~9 )) # (!\fb|Add2~6_combout  & ((\fb|Read_Index[11]~9 ) # (GND)))
// \fb|Read_Index[12]~11  = CARRY((!\fb|Read_Index[11]~9 ) # (!\fb|Add2~6_combout ))

	.dataa(\fb|Add2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Read_Index[11]~9 ),
	.combout(\fb|Read_Index[12]~10_combout ),
	.cout(\fb|Read_Index[12]~11 ));
// synopsys translate_off
defparam \fb|Read_Index[12]~10 .lut_mask = 16'h5A5F;
defparam \fb|Read_Index[12]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y63_N20
cycloneive_lcell_comb \fb|Read_Index[13]~12 (
// Equation(s):
// \fb|Read_Index[13]~12_combout  = (\fb|Add2~8_combout  & (\fb|Read_Index[12]~11  $ (GND))) # (!\fb|Add2~8_combout  & (!\fb|Read_Index[12]~11  & VCC))
// \fb|Read_Index[13]~13  = CARRY((\fb|Add2~8_combout  & !\fb|Read_Index[12]~11 ))

	.dataa(gnd),
	.datab(\fb|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Read_Index[12]~11 ),
	.combout(\fb|Read_Index[13]~12_combout ),
	.cout(\fb|Read_Index[13]~13 ));
// synopsys translate_off
defparam \fb|Read_Index[13]~12 .lut_mask = 16'hC30C;
defparam \fb|Read_Index[13]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y63_N22
cycloneive_lcell_comb \fb|Read_Index[14]~14 (
// Equation(s):
// \fb|Read_Index[14]~14_combout  = (\fb|Add2~10_combout  & (!\fb|Read_Index[13]~13 )) # (!\fb|Add2~10_combout  & ((\fb|Read_Index[13]~13 ) # (GND)))
// \fb|Read_Index[14]~15  = CARRY((!\fb|Read_Index[13]~13 ) # (!\fb|Add2~10_combout ))

	.dataa(gnd),
	.datab(\fb|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Read_Index[13]~13 ),
	.combout(\fb|Read_Index[14]~14_combout ),
	.cout(\fb|Read_Index[14]~15 ));
// synopsys translate_off
defparam \fb|Read_Index[14]~14 .lut_mask = 16'h3C3F;
defparam \fb|Read_Index[14]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y63_N24
cycloneive_lcell_comb \fb|Read_Index[15]~16 (
// Equation(s):
// \fb|Read_Index[15]~16_combout  = (\fb|Add2~12_combout  & (\fb|Read_Index[14]~15  $ (GND))) # (!\fb|Add2~12_combout  & (!\fb|Read_Index[14]~15  & VCC))
// \fb|Read_Index[15]~17  = CARRY((\fb|Add2~12_combout  & !\fb|Read_Index[14]~15 ))

	.dataa(gnd),
	.datab(\fb|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Read_Index[14]~15 ),
	.combout(\fb|Read_Index[15]~16_combout ),
	.cout(\fb|Read_Index[15]~17 ));
// synopsys translate_off
defparam \fb|Read_Index[15]~16 .lut_mask = 16'hC30C;
defparam \fb|Read_Index[15]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y63_N26
cycloneive_lcell_comb \fb|Read_Index[16]~18 (
// Equation(s):
// \fb|Read_Index[16]~18_combout  = (\fb|Add2~14_combout  & (!\fb|Read_Index[15]~17 )) # (!\fb|Add2~14_combout  & ((\fb|Read_Index[15]~17 ) # (GND)))
// \fb|Read_Index[16]~19  = CARRY((!\fb|Read_Index[15]~17 ) # (!\fb|Add2~14_combout ))

	.dataa(\fb|Add2~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Read_Index[15]~17 ),
	.combout(\fb|Read_Index[16]~18_combout ),
	.cout(\fb|Read_Index[16]~19 ));
// synopsys translate_off
defparam \fb|Read_Index[16]~18 .lut_mask = 16'h5A5F;
defparam \fb|Read_Index[16]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y63_N28
cycloneive_lcell_comb \fb|Read_Index[17]~20 (
// Equation(s):
// \fb|Read_Index[17]~20_combout  = (\fb|Add2~16_combout  & (\fb|Read_Index[16]~19  $ (GND))) # (!\fb|Add2~16_combout  & (!\fb|Read_Index[16]~19  & VCC))
// \fb|Read_Index[17]~21  = CARRY((\fb|Add2~16_combout  & !\fb|Read_Index[16]~19 ))

	.dataa(gnd),
	.datab(\fb|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Read_Index[16]~19 ),
	.combout(\fb|Read_Index[17]~20_combout ),
	.cout(\fb|Read_Index[17]~21 ));
// synopsys translate_off
defparam \fb|Read_Index[17]~20 .lut_mask = 16'hC30C;
defparam \fb|Read_Index[17]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y42_N25
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fb|Read_Index[17]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N29
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fb|Read_Index[16]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N13
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fb|Read_Index[15]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~22 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~22_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & \fb|buffer_rtl_0|auto_generated|address_reg_b [2])

	.dataa(gnd),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datac(gnd),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~22 .lut_mask = 16'h3300;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N28
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|address_reg_b[0]~feeder_combout  = \fb|Read_Index[13]~12_combout 

	.dataa(\fb|Read_Index[13]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hAAAA;
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N29
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\fb|buffer_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \State.Sphere1~0 (
// Equation(s):
// \State.Sphere1~0_combout  = !\State.Sphere1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\State.Sphere1~q ),
	.cin(gnd),
	.combout(\State.Sphere1~0_combout ),
	.cout());
// synopsys translate_off
defparam \State.Sphere1~0 .lut_mask = 16'h00FF;
defparam \State.Sphere1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N23
dffeas \State.Sphere1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\State.Sphere1~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\State.Sphere1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \State.Sphere1 .is_wysiwyg = "true";
defparam \State.Sphere1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N2
cycloneive_lcell_comb \reset_clk~feeder (
// Equation(s):
// \reset_clk~feeder_combout  = \State.Sphere1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\State.Sphere1~q ),
	.cin(gnd),
	.combout(\reset_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reset_clk~feeder .lut_mask = 16'hFF00;
defparam \reset_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y69_N3
dffeas reset_clk(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\reset_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset_clk.is_wysiwyg = "true";
defparam reset_clk.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \reset_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \reset_clk~clkctrl .clock_type = "global clock";
defparam \reset_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X61_Y34_N25
dffeas \iw|v_counter[6] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(\iw|WriteY[6]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|v_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|v_counter[6] .is_wysiwyg = "true";
defparam \iw|v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N19
dffeas \iw|h_counter[5] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(\iw|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|h_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|h_counter[5] .is_wysiwyg = "true";
defparam \iw|h_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \iw|Add0~0 (
// Equation(s):
// \iw|Add0~0_combout  = \iw|h_counter [0] $ (VCC)
// \iw|Add0~1  = CARRY(\iw|h_counter [0])

	.dataa(gnd),
	.datab(\iw|h_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iw|Add0~0_combout ),
	.cout(\iw|Add0~1 ));
// synopsys translate_off
defparam \iw|Add0~0 .lut_mask = 16'h33CC;
defparam \iw|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N9
dffeas \iw|h_counter[0] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(\iw|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|h_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|h_counter[0] .is_wysiwyg = "true";
defparam \iw|h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \iw|Add0~2 (
// Equation(s):
// \iw|Add0~2_combout  = (\iw|h_counter [1] & (!\iw|Add0~1 )) # (!\iw|h_counter [1] & ((\iw|Add0~1 ) # (GND)))
// \iw|Add0~3  = CARRY((!\iw|Add0~1 ) # (!\iw|h_counter [1]))

	.dataa(\iw|h_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iw|Add0~1 ),
	.combout(\iw|Add0~2_combout ),
	.cout(\iw|Add0~3 ));
// synopsys translate_off
defparam \iw|Add0~2 .lut_mask = 16'h5A5F;
defparam \iw|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y33_N11
dffeas \iw|h_counter[1] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(\iw|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|h_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|h_counter[1] .is_wysiwyg = "true";
defparam \iw|h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \iw|Add0~4 (
// Equation(s):
// \iw|Add0~4_combout  = (\iw|h_counter [2] & (\iw|Add0~3  $ (GND))) # (!\iw|h_counter [2] & (!\iw|Add0~3  & VCC))
// \iw|Add0~5  = CARRY((\iw|h_counter [2] & !\iw|Add0~3 ))

	.dataa(gnd),
	.datab(\iw|h_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iw|Add0~3 ),
	.combout(\iw|Add0~4_combout ),
	.cout(\iw|Add0~5 ));
// synopsys translate_off
defparam \iw|Add0~4 .lut_mask = 16'hC30C;
defparam \iw|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \iw|h_counter[2] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(\iw|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|h_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|h_counter[2] .is_wysiwyg = "true";
defparam \iw|h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \iw|Add0~6 (
// Equation(s):
// \iw|Add0~6_combout  = (\iw|h_counter [3] & (!\iw|Add0~5 )) # (!\iw|h_counter [3] & ((\iw|Add0~5 ) # (GND)))
// \iw|Add0~7  = CARRY((!\iw|Add0~5 ) # (!\iw|h_counter [3]))

	.dataa(gnd),
	.datab(\iw|h_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iw|Add0~5 ),
	.combout(\iw|Add0~6_combout ),
	.cout(\iw|Add0~7 ));
// synopsys translate_off
defparam \iw|Add0~6 .lut_mask = 16'h3C3F;
defparam \iw|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y33_N15
dffeas \iw|h_counter[3] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(\iw|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|h_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|h_counter[3] .is_wysiwyg = "true";
defparam \iw|h_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \iw|Add0~8 (
// Equation(s):
// \iw|Add0~8_combout  = (\iw|h_counter [4] & (\iw|Add0~7  $ (GND))) # (!\iw|h_counter [4] & (!\iw|Add0~7  & VCC))
// \iw|Add0~9  = CARRY((\iw|h_counter [4] & !\iw|Add0~7 ))

	.dataa(gnd),
	.datab(\iw|h_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iw|Add0~7 ),
	.combout(\iw|Add0~8_combout ),
	.cout(\iw|Add0~9 ));
// synopsys translate_off
defparam \iw|Add0~8 .lut_mask = 16'hC30C;
defparam \iw|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y33_N17
dffeas \iw|h_counter[4] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(\iw|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|h_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|h_counter[4] .is_wysiwyg = "true";
defparam \iw|h_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \iw|Add0~10 (
// Equation(s):
// \iw|Add0~10_combout  = (\iw|h_counter [5] & (!\iw|Add0~9 )) # (!\iw|h_counter [5] & ((\iw|Add0~9 ) # (GND)))
// \iw|Add0~11  = CARRY((!\iw|Add0~9 ) # (!\iw|h_counter [5]))

	.dataa(gnd),
	.datab(\iw|h_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iw|Add0~9 ),
	.combout(\iw|Add0~10_combout ),
	.cout(\iw|Add0~11 ));
// synopsys translate_off
defparam \iw|Add0~10 .lut_mask = 16'h3C3F;
defparam \iw|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \iw|Equal0~0 (
// Equation(s):
// \iw|Equal0~0_combout  = (!\iw|Add0~4_combout  & (!\iw|Add0~0_combout  & (!\iw|Add0~2_combout  & !\iw|Add0~6_combout )))

	.dataa(\iw|Add0~4_combout ),
	.datab(\iw|Add0~0_combout ),
	.datac(\iw|Add0~2_combout ),
	.datad(\iw|Add0~6_combout ),
	.cin(gnd),
	.combout(\iw|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \iw|Equal0~0 .lut_mask = 16'h0001;
defparam \iw|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \iw|Equal0~3 (
// Equation(s):
// \iw|Equal0~3_combout  = (!\iw|Add0~10_combout  & (!\iw|Add0~8_combout  & \iw|Equal0~0_combout ))

	.dataa(\iw|Add0~10_combout ),
	.datab(gnd),
	.datac(\iw|Add0~8_combout ),
	.datad(\iw|Equal0~0_combout ),
	.cin(gnd),
	.combout(\iw|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \iw|Equal0~3 .lut_mask = 16'h0500;
defparam \iw|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \iw|Add1~0 (
// Equation(s):
// \iw|Add1~0_combout  = \iw|v_counter [0] $ (VCC)
// \iw|Add1~1  = CARRY(\iw|v_counter [0])

	.dataa(\iw|v_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\iw|Add1~0_combout ),
	.cout(\iw|Add1~1 ));
// synopsys translate_off
defparam \iw|Add1~0 .lut_mask = 16'h55AA;
defparam \iw|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \iw|Equal0~5 (
// Equation(s):
// \iw|Equal0~5_combout  = (!\iw|Add0~8_combout  & !\iw|Add0~10_combout )

	.dataa(\iw|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\iw|Add0~10_combout ),
	.cin(gnd),
	.combout(\iw|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \iw|Equal0~5 .lut_mask = 16'h0055;
defparam \iw|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \iw|WriteX[9]~2 (
// Equation(s):
// \iw|WriteX[9]~2_combout  = (\iw|Add0~18_combout  & (((!\iw|Equal0~4_combout ) # (!\iw|Equal0~5_combout )) # (!\iw|Equal0~0_combout )))

	.dataa(\iw|Equal0~0_combout ),
	.datab(\iw|Equal0~5_combout ),
	.datac(\iw|Add0~18_combout ),
	.datad(\iw|Equal0~4_combout ),
	.cin(gnd),
	.combout(\iw|WriteX[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \iw|WriteX[9]~2 .lut_mask = 16'h70F0;
defparam \iw|WriteX[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \iw|h_counter[9]~feeder (
// Equation(s):
// \iw|h_counter[9]~feeder_combout  = \iw|WriteX[9]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iw|WriteX[9]~2_combout ),
	.cin(gnd),
	.combout(\iw|h_counter[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iw|h_counter[9]~feeder .lut_mask = 16'hFF00;
defparam \iw|h_counter[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N5
dffeas \iw|h_counter[9] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(\iw|h_counter[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|h_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|h_counter[9] .is_wysiwyg = "true";
defparam \iw|h_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \iw|Add0~12 (
// Equation(s):
// \iw|Add0~12_combout  = (\iw|h_counter [6] & (\iw|Add0~11  $ (GND))) # (!\iw|h_counter [6] & (!\iw|Add0~11  & VCC))
// \iw|Add0~13  = CARRY((\iw|h_counter [6] & !\iw|Add0~11 ))

	.dataa(\iw|h_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iw|Add0~11 ),
	.combout(\iw|Add0~12_combout ),
	.cout(\iw|Add0~13 ));
// synopsys translate_off
defparam \iw|Add0~12 .lut_mask = 16'hA50A;
defparam \iw|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y33_N21
dffeas \iw|h_counter[6] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(\iw|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|h_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|h_counter[6] .is_wysiwyg = "true";
defparam \iw|h_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \iw|Add0~14 (
// Equation(s):
// \iw|Add0~14_combout  = (\iw|h_counter [7] & (!\iw|Add0~13 )) # (!\iw|h_counter [7] & ((\iw|Add0~13 ) # (GND)))
// \iw|Add0~15  = CARRY((!\iw|Add0~13 ) # (!\iw|h_counter [7]))

	.dataa(gnd),
	.datab(\iw|h_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iw|Add0~13 ),
	.combout(\iw|Add0~14_combout ),
	.cout(\iw|Add0~15 ));
// synopsys translate_off
defparam \iw|Add0~14 .lut_mask = 16'h3C3F;
defparam \iw|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \iw|Add0~16 (
// Equation(s):
// \iw|Add0~16_combout  = (\iw|h_counter [8] & (\iw|Add0~15  $ (GND))) # (!\iw|h_counter [8] & (!\iw|Add0~15  & VCC))
// \iw|Add0~17  = CARRY((\iw|h_counter [8] & !\iw|Add0~15 ))

	.dataa(\iw|h_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iw|Add0~15 ),
	.combout(\iw|Add0~16_combout ),
	.cout(\iw|Add0~17 ));
// synopsys translate_off
defparam \iw|Add0~16 .lut_mask = 16'hA50A;
defparam \iw|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y33_N25
dffeas \iw|h_counter[8] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(\iw|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|h_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|h_counter[8] .is_wysiwyg = "true";
defparam \iw|h_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \iw|Add0~18 (
// Equation(s):
// \iw|Add0~18_combout  = \iw|Add0~17  $ (\iw|h_counter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iw|h_counter [9]),
	.cin(\iw|Add0~17 ),
	.combout(\iw|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \iw|Add0~18 .lut_mask = 16'h0FF0;
defparam \iw|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \iw|WriteX[7]~4 (
// Equation(s):
// \iw|WriteX[7]~4_combout  = ((\iw|Add0~10_combout ) # ((\iw|Add0~8_combout ) # (\iw|Add0~12_combout ))) # (!\iw|Equal0~0_combout )

	.dataa(\iw|Equal0~0_combout ),
	.datab(\iw|Add0~10_combout ),
	.datac(\iw|Add0~8_combout ),
	.datad(\iw|Add0~12_combout ),
	.cin(gnd),
	.combout(\iw|WriteX[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \iw|WriteX[7]~4 .lut_mask = 16'hFFFD;
defparam \iw|WriteX[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \iw|WriteX[7]~3 (
// Equation(s):
// \iw|WriteX[7]~3_combout  = (\iw|Add0~14_combout  & (((\iw|Add0~16_combout ) # (\iw|WriteX[7]~4_combout )) # (!\iw|Add0~18_combout )))

	.dataa(\iw|Add0~18_combout ),
	.datab(\iw|Add0~16_combout ),
	.datac(\iw|Add0~14_combout ),
	.datad(\iw|WriteX[7]~4_combout ),
	.cin(gnd),
	.combout(\iw|WriteX[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \iw|WriteX[7]~3 .lut_mask = 16'hF0D0;
defparam \iw|WriteX[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N5
dffeas \iw|h_counter[7] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(\iw|WriteX[7]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|h_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|h_counter[7] .is_wysiwyg = "true";
defparam \iw|h_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \iw|Equal0~4 (
// Equation(s):
// \iw|Equal0~4_combout  = (\iw|Add0~14_combout  & (!\iw|Add0~12_combout  & (\iw|Add0~18_combout  & !\iw|Add0~16_combout )))

	.dataa(\iw|Add0~14_combout ),
	.datab(\iw|Add0~12_combout ),
	.datac(\iw|Add0~18_combout ),
	.datad(\iw|Add0~16_combout ),
	.cin(gnd),
	.combout(\iw|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \iw|Equal0~4 .lut_mask = 16'h0020;
defparam \iw|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \iw|WriteY[0]~11 (
// Equation(s):
// \iw|WriteY[0]~11_combout  = (\iw|Equal0~3_combout  & ((\iw|Equal0~4_combout  & (\iw|Add1~0_combout )) # (!\iw|Equal0~4_combout  & ((\iw|v_counter [0]))))) # (!\iw|Equal0~3_combout  & (((\iw|v_counter [0]))))

	.dataa(\iw|Add1~0_combout ),
	.datab(\iw|v_counter [0]),
	.datac(\iw|Equal0~3_combout ),
	.datad(\iw|Equal0~4_combout ),
	.cin(gnd),
	.combout(\iw|WriteY[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \iw|WriteY[0]~11 .lut_mask = 16'hACCC;
defparam \iw|WriteY[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N5
dffeas \iw|v_counter[0] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\iw|WriteY[0]~11_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|v_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|v_counter[0] .is_wysiwyg = "true";
defparam \iw|v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \iw|Add1~2 (
// Equation(s):
// \iw|Add1~2_combout  = (\iw|v_counter [1] & (!\iw|Add1~1 )) # (!\iw|v_counter [1] & ((\iw|Add1~1 ) # (GND)))
// \iw|Add1~3  = CARRY((!\iw|Add1~1 ) # (!\iw|v_counter [1]))

	.dataa(\iw|v_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iw|Add1~1 ),
	.combout(\iw|Add1~2_combout ),
	.cout(\iw|Add1~3 ));
// synopsys translate_off
defparam \iw|Add1~2 .lut_mask = 16'h5A5F;
defparam \iw|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \iw|WriteY[1]~10 (
// Equation(s):
// \iw|WriteY[1]~10_combout  = (\iw|Equal0~3_combout  & ((\iw|Equal0~4_combout  & (\iw|Add1~2_combout )) # (!\iw|Equal0~4_combout  & ((\iw|v_counter [1]))))) # (!\iw|Equal0~3_combout  & (((\iw|v_counter [1]))))

	.dataa(\iw|Add1~2_combout ),
	.datab(\iw|Equal0~3_combout ),
	.datac(\iw|v_counter [1]),
	.datad(\iw|Equal0~4_combout ),
	.cin(gnd),
	.combout(\iw|WriteY[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \iw|WriteY[1]~10 .lut_mask = 16'hB8F0;
defparam \iw|WriteY[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N1
dffeas \iw|v_counter[1] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(\iw|WriteY[1]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|v_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|v_counter[1] .is_wysiwyg = "true";
defparam \iw|v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \iw|Add1~4 (
// Equation(s):
// \iw|Add1~4_combout  = (\iw|v_counter [2] & (\iw|Add1~3  $ (GND))) # (!\iw|v_counter [2] & (!\iw|Add1~3  & VCC))
// \iw|Add1~5  = CARRY((\iw|v_counter [2] & !\iw|Add1~3 ))

	.dataa(gnd),
	.datab(\iw|v_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iw|Add1~3 ),
	.combout(\iw|Add1~4_combout ),
	.cout(\iw|Add1~5 ));
// synopsys translate_off
defparam \iw|Add1~4 .lut_mask = 16'hC30C;
defparam \iw|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \iw|WriteY[2]~9 (
// Equation(s):
// \iw|WriteY[2]~9_combout  = (\iw|Equal0~3_combout  & ((\iw|Equal0~4_combout  & ((\iw|Add1~4_combout ))) # (!\iw|Equal0~4_combout  & (\iw|v_counter [2])))) # (!\iw|Equal0~3_combout  & (\iw|v_counter [2]))

	.dataa(\iw|v_counter [2]),
	.datab(\iw|Equal0~3_combout ),
	.datac(\iw|Add1~4_combout ),
	.datad(\iw|Equal0~4_combout ),
	.cin(gnd),
	.combout(\iw|WriteY[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \iw|WriteY[2]~9 .lut_mask = 16'hE2AA;
defparam \iw|WriteY[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N21
dffeas \iw|v_counter[2] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\iw|WriteY[2]~9_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|v_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|v_counter[2] .is_wysiwyg = "true";
defparam \iw|v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \iw|Add1~6 (
// Equation(s):
// \iw|Add1~6_combout  = (\iw|v_counter [3] & (!\iw|Add1~5 )) # (!\iw|v_counter [3] & ((\iw|Add1~5 ) # (GND)))
// \iw|Add1~7  = CARRY((!\iw|Add1~5 ) # (!\iw|v_counter [3]))

	.dataa(\iw|v_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iw|Add1~5 ),
	.combout(\iw|Add1~6_combout ),
	.cout(\iw|Add1~7 ));
// synopsys translate_off
defparam \iw|Add1~6 .lut_mask = 16'h5A5F;
defparam \iw|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \iw|WriteY[3]~8 (
// Equation(s):
// \iw|WriteY[3]~8_combout  = (\iw|Equal0~3_combout  & ((\iw|Equal0~4_combout  & ((\iw|Add1~6_combout ))) # (!\iw|Equal0~4_combout  & (\iw|v_counter [3])))) # (!\iw|Equal0~3_combout  & (\iw|v_counter [3]))

	.dataa(\iw|v_counter [3]),
	.datab(\iw|Equal0~3_combout ),
	.datac(\iw|Add1~6_combout ),
	.datad(\iw|Equal0~4_combout ),
	.cin(gnd),
	.combout(\iw|WriteY[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \iw|WriteY[3]~8 .lut_mask = 16'hE2AA;
defparam \iw|WriteY[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N19
dffeas \iw|v_counter[3] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\iw|WriteY[3]~8_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|v_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|v_counter[3] .is_wysiwyg = "true";
defparam \iw|v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \iw|Add1~8 (
// Equation(s):
// \iw|Add1~8_combout  = (\iw|v_counter [4] & (\iw|Add1~7  $ (GND))) # (!\iw|v_counter [4] & (!\iw|Add1~7  & VCC))
// \iw|Add1~9  = CARRY((\iw|v_counter [4] & !\iw|Add1~7 ))

	.dataa(gnd),
	.datab(\iw|v_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iw|Add1~7 ),
	.combout(\iw|Add1~8_combout ),
	.cout(\iw|Add1~9 ));
// synopsys translate_off
defparam \iw|Add1~8 .lut_mask = 16'hC30C;
defparam \iw|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \iw|WriteY[4]~7 (
// Equation(s):
// \iw|WriteY[4]~7_combout  = (\iw|Equal0~3_combout  & ((\iw|Equal0~4_combout  & (\iw|Add1~8_combout )) # (!\iw|Equal0~4_combout  & ((\iw|v_counter [4]))))) # (!\iw|Equal0~3_combout  & (((\iw|v_counter [4]))))

	.dataa(\iw|Add1~8_combout ),
	.datab(\iw|Equal0~3_combout ),
	.datac(\iw|v_counter [4]),
	.datad(\iw|Equal0~4_combout ),
	.cin(gnd),
	.combout(\iw|WriteY[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \iw|WriteY[4]~7 .lut_mask = 16'hB8F0;
defparam \iw|WriteY[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N3
dffeas \iw|v_counter[4] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(\iw|WriteY[4]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|v_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|v_counter[4] .is_wysiwyg = "true";
defparam \iw|v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \iw|Add1~10 (
// Equation(s):
// \iw|Add1~10_combout  = (\iw|v_counter [5] & (!\iw|Add1~9 )) # (!\iw|v_counter [5] & ((\iw|Add1~9 ) # (GND)))
// \iw|Add1~11  = CARRY((!\iw|Add1~9 ) # (!\iw|v_counter [5]))

	.dataa(gnd),
	.datab(\iw|v_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iw|Add1~9 ),
	.combout(\iw|Add1~10_combout ),
	.cout(\iw|Add1~11 ));
// synopsys translate_off
defparam \iw|Add1~10 .lut_mask = 16'h3C3F;
defparam \iw|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \iw|WriteY[9]~1 (
// Equation(s):
// \iw|WriteY[9]~1_combout  = (\iw|Equal0~3_combout  & ((\iw|Equal0~4_combout  & (\iw|Add1~18_combout )) # (!\iw|Equal0~4_combout  & ((\iw|v_counter [9]))))) # (!\iw|Equal0~3_combout  & (((\iw|v_counter [9]))))

	.dataa(\iw|Add1~18_combout ),
	.datab(\iw|Equal0~3_combout ),
	.datac(\iw|v_counter [9]),
	.datad(\iw|Equal0~4_combout ),
	.cin(gnd),
	.combout(\iw|WriteY[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \iw|WriteY[9]~1 .lut_mask = 16'hB8F0;
defparam \iw|WriteY[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N31
dffeas \iw|v_counter[9] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(\iw|WriteY[9]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|v_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|v_counter[9] .is_wysiwyg = "true";
defparam \iw|v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \iw|WriteY[8]~4 (
// Equation(s):
// \iw|WriteY[8]~4_combout  = (\iw|Add0~8_combout ) # ((\iw|Add0~10_combout ) # (!\iw|Equal0~0_combout ))

	.dataa(\iw|Add0~8_combout ),
	.datab(gnd),
	.datac(\iw|Add0~10_combout ),
	.datad(\iw|Equal0~0_combout ),
	.cin(gnd),
	.combout(\iw|WriteY[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \iw|WriteY[8]~4 .lut_mask = 16'hFAFF;
defparam \iw|WriteY[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \iw|Equal0~1 (
// Equation(s):
// \iw|Equal0~1_combout  = (!\iw|Add0~10_combout  & (!\iw|Add0~12_combout  & (!\iw|Add0~8_combout  & \iw|Equal0~0_combout )))

	.dataa(\iw|Add0~10_combout ),
	.datab(\iw|Add0~12_combout ),
	.datac(\iw|Add0~8_combout ),
	.datad(\iw|Equal0~0_combout ),
	.cin(gnd),
	.combout(\iw|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \iw|Equal0~1 .lut_mask = 16'h0100;
defparam \iw|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \iw|Equal0~2 (
// Equation(s):
// \iw|Equal0~2_combout  = (\iw|Add0~18_combout  & (!\iw|Add0~16_combout  & (\iw|Add0~14_combout  & \iw|Equal0~1_combout )))

	.dataa(\iw|Add0~18_combout ),
	.datab(\iw|Add0~16_combout ),
	.datac(\iw|Add0~14_combout ),
	.datad(\iw|Equal0~1_combout ),
	.cin(gnd),
	.combout(\iw|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \iw|Equal0~2 .lut_mask = 16'h2000;
defparam \iw|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \iw|WriteY[7]~0 (
// Equation(s):
// \iw|WriteY[7]~0_combout  = (\iw|Equal0~2_combout  & (\iw|Add1~14_combout  & (!\iw|Equal1~2_combout ))) # (!\iw|Equal0~2_combout  & (((\iw|v_counter [7]))))

	.dataa(\iw|Add1~14_combout ),
	.datab(\iw|Equal1~2_combout ),
	.datac(\iw|v_counter [7]),
	.datad(\iw|Equal0~2_combout ),
	.cin(gnd),
	.combout(\iw|WriteY[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \iw|WriteY[7]~0 .lut_mask = 16'h22F0;
defparam \iw|WriteY[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N29
dffeas \iw|v_counter[7] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(\iw|WriteY[7]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|v_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|v_counter[7] .is_wysiwyg = "true";
defparam \iw|v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \iw|Add1~12 (
// Equation(s):
// \iw|Add1~12_combout  = (\iw|v_counter [6] & (\iw|Add1~11  $ (GND))) # (!\iw|v_counter [6] & (!\iw|Add1~11  & VCC))
// \iw|Add1~13  = CARRY((\iw|v_counter [6] & !\iw|Add1~11 ))

	.dataa(\iw|v_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iw|Add1~11 ),
	.combout(\iw|Add1~12_combout ),
	.cout(\iw|Add1~13 ));
// synopsys translate_off
defparam \iw|Add1~12 .lut_mask = 16'hA50A;
defparam \iw|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \iw|Add1~14 (
// Equation(s):
// \iw|Add1~14_combout  = (\iw|v_counter [7] & (!\iw|Add1~13 )) # (!\iw|v_counter [7] & ((\iw|Add1~13 ) # (GND)))
// \iw|Add1~15  = CARRY((!\iw|Add1~13 ) # (!\iw|v_counter [7]))

	.dataa(gnd),
	.datab(\iw|v_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\iw|Add1~13 ),
	.combout(\iw|Add1~14_combout ),
	.cout(\iw|Add1~15 ));
// synopsys translate_off
defparam \iw|Add1~14 .lut_mask = 16'h3C3F;
defparam \iw|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \iw|Equal1~1 (
// Equation(s):
// \iw|Equal1~1_combout  = (\iw|Add1~10_combout  & (\iw|Add1~12_combout  & (!\iw|Add1~8_combout  & \iw|Add1~14_combout )))

	.dataa(\iw|Add1~10_combout ),
	.datab(\iw|Add1~12_combout ),
	.datac(\iw|Add1~8_combout ),
	.datad(\iw|Add1~14_combout ),
	.cin(gnd),
	.combout(\iw|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \iw|Equal1~1 .lut_mask = 16'h0800;
defparam \iw|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \iw|Add1~16 (
// Equation(s):
// \iw|Add1~16_combout  = (\iw|v_counter [8] & (\iw|Add1~15  $ (GND))) # (!\iw|v_counter [8] & (!\iw|Add1~15  & VCC))
// \iw|Add1~17  = CARRY((\iw|v_counter [8] & !\iw|Add1~15 ))

	.dataa(\iw|v_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\iw|Add1~15 ),
	.combout(\iw|Add1~16_combout ),
	.cout(\iw|Add1~17 ));
// synopsys translate_off
defparam \iw|Add1~16 .lut_mask = 16'hA50A;
defparam \iw|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \iw|Equal1~0 (
// Equation(s):
// \iw|Equal1~0_combout  = (!\iw|Add1~4_combout  & (!\iw|Add1~0_combout  & (!\iw|Add1~6_combout  & !\iw|Add1~2_combout )))

	.dataa(\iw|Add1~4_combout ),
	.datab(\iw|Add1~0_combout ),
	.datac(\iw|Add1~6_combout ),
	.datad(\iw|Add1~2_combout ),
	.cin(gnd),
	.combout(\iw|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \iw|Equal1~0 .lut_mask = 16'h0001;
defparam \iw|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \iw|WriteY[8]~3 (
// Equation(s):
// \iw|WriteY[8]~3_combout  = (\iw|Add1~16_combout  & (((\iw|Add1~18_combout ) # (!\iw|Equal1~0_combout )) # (!\iw|Equal1~1_combout )))

	.dataa(\iw|Equal1~1_combout ),
	.datab(\iw|Add1~16_combout ),
	.datac(\iw|Add1~18_combout ),
	.datad(\iw|Equal1~0_combout ),
	.cin(gnd),
	.combout(\iw|WriteY[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \iw|WriteY[8]~3 .lut_mask = 16'hC4CC;
defparam \iw|WriteY[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \iw|WriteY[8]~5 (
// Equation(s):
// \iw|WriteY[8]~5_combout  = (\iw|WriteY[8]~4_combout  & (((\iw|v_counter [8])))) # (!\iw|WriteY[8]~4_combout  & ((\iw|Equal0~4_combout  & ((\iw|WriteY[8]~3_combout ))) # (!\iw|Equal0~4_combout  & (\iw|v_counter [8]))))

	.dataa(\iw|WriteY[8]~4_combout ),
	.datab(\iw|Equal0~4_combout ),
	.datac(\iw|v_counter [8]),
	.datad(\iw|WriteY[8]~3_combout ),
	.cin(gnd),
	.combout(\iw|WriteY[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \iw|WriteY[8]~5 .lut_mask = 16'hF4B0;
defparam \iw|WriteY[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N27
dffeas \iw|v_counter[8] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\iw|WriteY[8]~5_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|v_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|v_counter[8] .is_wysiwyg = "true";
defparam \iw|v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \iw|Add1~18 (
// Equation(s):
// \iw|Add1~18_combout  = \iw|Add1~17  $ (\iw|v_counter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iw|v_counter [9]),
	.cin(\iw|Add1~17 ),
	.combout(\iw|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \iw|Add1~18 .lut_mask = 16'h0FF0;
defparam \iw|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \iw|Equal1~2 (
// Equation(s):
// \iw|Equal1~2_combout  = (!\iw|Add1~18_combout  & (\iw|Add1~16_combout  & (\iw|Equal1~1_combout  & \iw|Equal1~0_combout )))

	.dataa(\iw|Add1~18_combout ),
	.datab(\iw|Add1~16_combout ),
	.datac(\iw|Equal1~1_combout ),
	.datad(\iw|Equal1~0_combout ),
	.cin(gnd),
	.combout(\iw|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \iw|Equal1~2 .lut_mask = 16'h4000;
defparam \iw|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \iw|WriteY[5]~6 (
// Equation(s):
// \iw|WriteY[5]~6_combout  = (\iw|Equal0~2_combout  & (\iw|Add1~10_combout  & (!\iw|Equal1~2_combout ))) # (!\iw|Equal0~2_combout  & (((\iw|v_counter [5]))))

	.dataa(\iw|Add1~10_combout ),
	.datab(\iw|Equal1~2_combout ),
	.datac(\iw|v_counter [5]),
	.datad(\iw|Equal0~2_combout ),
	.cin(gnd),
	.combout(\iw|WriteY[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \iw|WriteY[5]~6 .lut_mask = 16'h22F0;
defparam \iw|WriteY[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N27
dffeas \iw|v_counter[5] (
	.clk(\reset_clk~clkctrl_outclk ),
	.d(\iw|WriteY[5]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iw|v_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \iw|v_counter[5] .is_wysiwyg = "true";
defparam \iw|v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \iw|WriteY[6]~2 (
// Equation(s):
// \iw|WriteY[6]~2_combout  = (\iw|Equal0~2_combout  & (\iw|Add1~12_combout  & (!\iw|Equal1~2_combout ))) # (!\iw|Equal0~2_combout  & (((\iw|v_counter [6]))))

	.dataa(\iw|Add1~12_combout ),
	.datab(\iw|Equal1~2_combout ),
	.datac(\iw|v_counter [6]),
	.datad(\iw|Equal0~2_combout ),
	.cin(gnd),
	.combout(\iw|WriteY[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \iw|WriteY[6]~2 .lut_mask = 16'h22F0;
defparam \iw|WriteY[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \fb|Add0~0 (
// Equation(s):
// \fb|Add0~0_combout  = (\iw|WriteY[0]~11_combout  & (\iw|WriteY[2]~9_combout  $ (VCC))) # (!\iw|WriteY[0]~11_combout  & (\iw|WriteY[2]~9_combout  & VCC))
// \fb|Add0~1  = CARRY((\iw|WriteY[0]~11_combout  & \iw|WriteY[2]~9_combout ))

	.dataa(\iw|WriteY[0]~11_combout ),
	.datab(\iw|WriteY[2]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fb|Add0~0_combout ),
	.cout(\fb|Add0~1 ));
// synopsys translate_off
defparam \fb|Add0~0 .lut_mask = 16'h6688;
defparam \fb|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \fb|Add0~2 (
// Equation(s):
// \fb|Add0~2_combout  = (\iw|WriteY[1]~10_combout  & ((\iw|WriteY[3]~8_combout  & (\fb|Add0~1  & VCC)) # (!\iw|WriteY[3]~8_combout  & (!\fb|Add0~1 )))) # (!\iw|WriteY[1]~10_combout  & ((\iw|WriteY[3]~8_combout  & (!\fb|Add0~1 )) # (!\iw|WriteY[3]~8_combout  
// & ((\fb|Add0~1 ) # (GND)))))
// \fb|Add0~3  = CARRY((\iw|WriteY[1]~10_combout  & (!\iw|WriteY[3]~8_combout  & !\fb|Add0~1 )) # (!\iw|WriteY[1]~10_combout  & ((!\fb|Add0~1 ) # (!\iw|WriteY[3]~8_combout ))))

	.dataa(\iw|WriteY[1]~10_combout ),
	.datab(\iw|WriteY[3]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Add0~1 ),
	.combout(\fb|Add0~2_combout ),
	.cout(\fb|Add0~3 ));
// synopsys translate_off
defparam \fb|Add0~2 .lut_mask = 16'h9617;
defparam \fb|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \fb|Add0~4 (
// Equation(s):
// \fb|Add0~4_combout  = ((\iw|WriteY[2]~9_combout  $ (\iw|WriteY[4]~7_combout  $ (!\fb|Add0~3 )))) # (GND)
// \fb|Add0~5  = CARRY((\iw|WriteY[2]~9_combout  & ((\iw|WriteY[4]~7_combout ) # (!\fb|Add0~3 ))) # (!\iw|WriteY[2]~9_combout  & (\iw|WriteY[4]~7_combout  & !\fb|Add0~3 )))

	.dataa(\iw|WriteY[2]~9_combout ),
	.datab(\iw|WriteY[4]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Add0~3 ),
	.combout(\fb|Add0~4_combout ),
	.cout(\fb|Add0~5 ));
// synopsys translate_off
defparam \fb|Add0~4 .lut_mask = 16'h698E;
defparam \fb|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \fb|Add0~6 (
// Equation(s):
// \fb|Add0~6_combout  = (\iw|WriteY[3]~8_combout  & ((\iw|WriteY[5]~6_combout  & (\fb|Add0~5  & VCC)) # (!\iw|WriteY[5]~6_combout  & (!\fb|Add0~5 )))) # (!\iw|WriteY[3]~8_combout  & ((\iw|WriteY[5]~6_combout  & (!\fb|Add0~5 )) # (!\iw|WriteY[5]~6_combout  & 
// ((\fb|Add0~5 ) # (GND)))))
// \fb|Add0~7  = CARRY((\iw|WriteY[3]~8_combout  & (!\iw|WriteY[5]~6_combout  & !\fb|Add0~5 )) # (!\iw|WriteY[3]~8_combout  & ((!\fb|Add0~5 ) # (!\iw|WriteY[5]~6_combout ))))

	.dataa(\iw|WriteY[3]~8_combout ),
	.datab(\iw|WriteY[5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Add0~5 ),
	.combout(\fb|Add0~6_combout ),
	.cout(\fb|Add0~7 ));
// synopsys translate_off
defparam \fb|Add0~6 .lut_mask = 16'h9617;
defparam \fb|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \fb|Add0~8 (
// Equation(s):
// \fb|Add0~8_combout  = ((\iw|WriteY[6]~2_combout  $ (\iw|WriteY[4]~7_combout  $ (!\fb|Add0~7 )))) # (GND)
// \fb|Add0~9  = CARRY((\iw|WriteY[6]~2_combout  & ((\iw|WriteY[4]~7_combout ) # (!\fb|Add0~7 ))) # (!\iw|WriteY[6]~2_combout  & (\iw|WriteY[4]~7_combout  & !\fb|Add0~7 )))

	.dataa(\iw|WriteY[6]~2_combout ),
	.datab(\iw|WriteY[4]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Add0~7 ),
	.combout(\fb|Add0~8_combout ),
	.cout(\fb|Add0~9 ));
// synopsys translate_off
defparam \fb|Add0~8 .lut_mask = 16'h698E;
defparam \fb|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \fb|Add0~10 (
// Equation(s):
// \fb|Add0~10_combout  = (\iw|WriteY[7]~0_combout  & ((\iw|WriteY[5]~6_combout  & (\fb|Add0~9  & VCC)) # (!\iw|WriteY[5]~6_combout  & (!\fb|Add0~9 )))) # (!\iw|WriteY[7]~0_combout  & ((\iw|WriteY[5]~6_combout  & (!\fb|Add0~9 )) # (!\iw|WriteY[5]~6_combout  
// & ((\fb|Add0~9 ) # (GND)))))
// \fb|Add0~11  = CARRY((\iw|WriteY[7]~0_combout  & (!\iw|WriteY[5]~6_combout  & !\fb|Add0~9 )) # (!\iw|WriteY[7]~0_combout  & ((!\fb|Add0~9 ) # (!\iw|WriteY[5]~6_combout ))))

	.dataa(\iw|WriteY[7]~0_combout ),
	.datab(\iw|WriteY[5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Add0~9 ),
	.combout(\fb|Add0~10_combout ),
	.cout(\fb|Add0~11 ));
// synopsys translate_off
defparam \fb|Add0~10 .lut_mask = 16'h9617;
defparam \fb|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \fb|Add0~12 (
// Equation(s):
// \fb|Add0~12_combout  = ((\iw|WriteY[6]~2_combout  $ (\iw|WriteY[8]~5_combout  $ (!\fb|Add0~11 )))) # (GND)
// \fb|Add0~13  = CARRY((\iw|WriteY[6]~2_combout  & ((\iw|WriteY[8]~5_combout ) # (!\fb|Add0~11 ))) # (!\iw|WriteY[6]~2_combout  & (\iw|WriteY[8]~5_combout  & !\fb|Add0~11 )))

	.dataa(\iw|WriteY[6]~2_combout ),
	.datab(\iw|WriteY[8]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Add0~11 ),
	.combout(\fb|Add0~12_combout ),
	.cout(\fb|Add0~13 ));
// synopsys translate_off
defparam \fb|Add0~12 .lut_mask = 16'h698E;
defparam \fb|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \fb|Write_Index[7]~0 (
// Equation(s):
// \fb|Write_Index[7]~0_combout  = (\iw|WriteX[7]~3_combout  & (\iw|WriteY[0]~11_combout  $ (VCC))) # (!\iw|WriteX[7]~3_combout  & (\iw|WriteY[0]~11_combout  & VCC))
// \fb|Write_Index[7]~1  = CARRY((\iw|WriteX[7]~3_combout  & \iw|WriteY[0]~11_combout ))

	.dataa(\iw|WriteX[7]~3_combout ),
	.datab(\iw|WriteY[0]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fb|Write_Index[7]~0_combout ),
	.cout(\fb|Write_Index[7]~1 ));
// synopsys translate_off
defparam \fb|Write_Index[7]~0 .lut_mask = 16'h6688;
defparam \fb|Write_Index[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \fb|Write_Index[8]~2 (
// Equation(s):
// \fb|Write_Index[8]~2_combout  = (\iw|Add0~16_combout  & ((\iw|WriteY[1]~10_combout  & (\fb|Write_Index[7]~1  & VCC)) # (!\iw|WriteY[1]~10_combout  & (!\fb|Write_Index[7]~1 )))) # (!\iw|Add0~16_combout  & ((\iw|WriteY[1]~10_combout  & 
// (!\fb|Write_Index[7]~1 )) # (!\iw|WriteY[1]~10_combout  & ((\fb|Write_Index[7]~1 ) # (GND)))))
// \fb|Write_Index[8]~3  = CARRY((\iw|Add0~16_combout  & (!\iw|WriteY[1]~10_combout  & !\fb|Write_Index[7]~1 )) # (!\iw|Add0~16_combout  & ((!\fb|Write_Index[7]~1 ) # (!\iw|WriteY[1]~10_combout ))))

	.dataa(\iw|Add0~16_combout ),
	.datab(\iw|WriteY[1]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Write_Index[7]~1 ),
	.combout(\fb|Write_Index[8]~2_combout ),
	.cout(\fb|Write_Index[8]~3 ));
// synopsys translate_off
defparam \fb|Write_Index[8]~2 .lut_mask = 16'h9617;
defparam \fb|Write_Index[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \fb|Write_Index[9]~4 (
// Equation(s):
// \fb|Write_Index[9]~4_combout  = ((\fb|Add0~0_combout  $ (\iw|WriteX[9]~2_combout  $ (!\fb|Write_Index[8]~3 )))) # (GND)
// \fb|Write_Index[9]~5  = CARRY((\fb|Add0~0_combout  & ((\iw|WriteX[9]~2_combout ) # (!\fb|Write_Index[8]~3 ))) # (!\fb|Add0~0_combout  & (\iw|WriteX[9]~2_combout  & !\fb|Write_Index[8]~3 )))

	.dataa(\fb|Add0~0_combout ),
	.datab(\iw|WriteX[9]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Write_Index[8]~3 ),
	.combout(\fb|Write_Index[9]~4_combout ),
	.cout(\fb|Write_Index[9]~5 ));
// synopsys translate_off
defparam \fb|Write_Index[9]~4 .lut_mask = 16'h698E;
defparam \fb|Write_Index[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \fb|Write_Index[10]~6 (
// Equation(s):
// \fb|Write_Index[10]~6_combout  = (\fb|Add0~2_combout  & (!\fb|Write_Index[9]~5 )) # (!\fb|Add0~2_combout  & ((\fb|Write_Index[9]~5 ) # (GND)))
// \fb|Write_Index[10]~7  = CARRY((!\fb|Write_Index[9]~5 ) # (!\fb|Add0~2_combout ))

	.dataa(gnd),
	.datab(\fb|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Write_Index[9]~5 ),
	.combout(\fb|Write_Index[10]~6_combout ),
	.cout(\fb|Write_Index[10]~7 ));
// synopsys translate_off
defparam \fb|Write_Index[10]~6 .lut_mask = 16'h3C3F;
defparam \fb|Write_Index[10]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \fb|Write_Index[11]~8 (
// Equation(s):
// \fb|Write_Index[11]~8_combout  = (\fb|Add0~4_combout  & (\fb|Write_Index[10]~7  $ (GND))) # (!\fb|Add0~4_combout  & (!\fb|Write_Index[10]~7  & VCC))
// \fb|Write_Index[11]~9  = CARRY((\fb|Add0~4_combout  & !\fb|Write_Index[10]~7 ))

	.dataa(gnd),
	.datab(\fb|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Write_Index[10]~7 ),
	.combout(\fb|Write_Index[11]~8_combout ),
	.cout(\fb|Write_Index[11]~9 ));
// synopsys translate_off
defparam \fb|Write_Index[11]~8 .lut_mask = 16'hC30C;
defparam \fb|Write_Index[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \fb|Write_Index[12]~10 (
// Equation(s):
// \fb|Write_Index[12]~10_combout  = (\fb|Add0~6_combout  & (!\fb|Write_Index[11]~9 )) # (!\fb|Add0~6_combout  & ((\fb|Write_Index[11]~9 ) # (GND)))
// \fb|Write_Index[12]~11  = CARRY((!\fb|Write_Index[11]~9 ) # (!\fb|Add0~6_combout ))

	.dataa(gnd),
	.datab(\fb|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Write_Index[11]~9 ),
	.combout(\fb|Write_Index[12]~10_combout ),
	.cout(\fb|Write_Index[12]~11 ));
// synopsys translate_off
defparam \fb|Write_Index[12]~10 .lut_mask = 16'h3C3F;
defparam \fb|Write_Index[12]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \fb|Write_Index[13]~12 (
// Equation(s):
// \fb|Write_Index[13]~12_combout  = (\fb|Add0~8_combout  & (\fb|Write_Index[12]~11  $ (GND))) # (!\fb|Add0~8_combout  & (!\fb|Write_Index[12]~11  & VCC))
// \fb|Write_Index[13]~13  = CARRY((\fb|Add0~8_combout  & !\fb|Write_Index[12]~11 ))

	.dataa(gnd),
	.datab(\fb|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Write_Index[12]~11 ),
	.combout(\fb|Write_Index[13]~12_combout ),
	.cout(\fb|Write_Index[13]~13 ));
// synopsys translate_off
defparam \fb|Write_Index[13]~12 .lut_mask = 16'hC30C;
defparam \fb|Write_Index[13]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \fb|Write_Index[14]~14 (
// Equation(s):
// \fb|Write_Index[14]~14_combout  = (\fb|Add0~10_combout  & (!\fb|Write_Index[13]~13 )) # (!\fb|Add0~10_combout  & ((\fb|Write_Index[13]~13 ) # (GND)))
// \fb|Write_Index[14]~15  = CARRY((!\fb|Write_Index[13]~13 ) # (!\fb|Add0~10_combout ))

	.dataa(gnd),
	.datab(\fb|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Write_Index[13]~13 ),
	.combout(\fb|Write_Index[14]~14_combout ),
	.cout(\fb|Write_Index[14]~15 ));
// synopsys translate_off
defparam \fb|Write_Index[14]~14 .lut_mask = 16'h3C3F;
defparam \fb|Write_Index[14]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \fb|Write_Index[15]~16 (
// Equation(s):
// \fb|Write_Index[15]~16_combout  = (\fb|Add0~12_combout  & (\fb|Write_Index[14]~15  $ (GND))) # (!\fb|Add0~12_combout  & (!\fb|Write_Index[14]~15  & VCC))
// \fb|Write_Index[15]~17  = CARRY((\fb|Add0~12_combout  & !\fb|Write_Index[14]~15 ))

	.dataa(gnd),
	.datab(\fb|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Write_Index[14]~15 ),
	.combout(\fb|Write_Index[15]~16_combout ),
	.cout(\fb|Write_Index[15]~17 ));
// synopsys translate_off
defparam \fb|Write_Index[15]~16 .lut_mask = 16'hC30C;
defparam \fb|Write_Index[15]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \fb|Add0~14 (
// Equation(s):
// \fb|Add0~14_combout  = (\iw|WriteY[9]~1_combout  & ((\iw|WriteY[7]~0_combout  & (\fb|Add0~13  & VCC)) # (!\iw|WriteY[7]~0_combout  & (!\fb|Add0~13 )))) # (!\iw|WriteY[9]~1_combout  & ((\iw|WriteY[7]~0_combout  & (!\fb|Add0~13 )) # 
// (!\iw|WriteY[7]~0_combout  & ((\fb|Add0~13 ) # (GND)))))
// \fb|Add0~15  = CARRY((\iw|WriteY[9]~1_combout  & (!\iw|WriteY[7]~0_combout  & !\fb|Add0~13 )) # (!\iw|WriteY[9]~1_combout  & ((!\fb|Add0~13 ) # (!\iw|WriteY[7]~0_combout ))))

	.dataa(\iw|WriteY[9]~1_combout ),
	.datab(\iw|WriteY[7]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Add0~13 ),
	.combout(\fb|Add0~14_combout ),
	.cout(\fb|Add0~15 ));
// synopsys translate_off
defparam \fb|Add0~14 .lut_mask = 16'h9617;
defparam \fb|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \fb|Add0~16 (
// Equation(s):
// \fb|Add0~16_combout  = (\iw|WriteY[8]~5_combout  & (\fb|Add0~15  $ (GND))) # (!\iw|WriteY[8]~5_combout  & (!\fb|Add0~15  & VCC))
// \fb|Add0~17  = CARRY((\iw|WriteY[8]~5_combout  & !\fb|Add0~15 ))

	.dataa(gnd),
	.datab(\iw|WriteY[8]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Add0~15 ),
	.combout(\fb|Add0~16_combout ),
	.cout(\fb|Add0~17 ));
// synopsys translate_off
defparam \fb|Add0~16 .lut_mask = 16'hC30C;
defparam \fb|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \fb|Write_Index[16]~18 (
// Equation(s):
// \fb|Write_Index[16]~18_combout  = (\fb|Add0~14_combout  & (!\fb|Write_Index[15]~17 )) # (!\fb|Add0~14_combout  & ((\fb|Write_Index[15]~17 ) # (GND)))
// \fb|Write_Index[16]~19  = CARRY((!\fb|Write_Index[15]~17 ) # (!\fb|Add0~14_combout ))

	.dataa(\fb|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Write_Index[15]~17 ),
	.combout(\fb|Write_Index[16]~18_combout ),
	.cout(\fb|Write_Index[16]~19 ));
// synopsys translate_off
defparam \fb|Write_Index[16]~18 .lut_mask = 16'h5A5F;
defparam \fb|Write_Index[16]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \fb|Write_Index[17]~20 (
// Equation(s):
// \fb|Write_Index[17]~20_combout  = (\fb|Add0~16_combout  & (\fb|Write_Index[16]~19  $ (GND))) # (!\fb|Add0~16_combout  & (!\fb|Write_Index[16]~19  & VCC))
// \fb|Write_Index[17]~21  = CARRY((\fb|Add0~16_combout  & !\fb|Write_Index[16]~19 ))

	.dataa(gnd),
	.datab(\fb|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fb|Write_Index[16]~19 ),
	.combout(\fb|Write_Index[17]~20_combout ),
	.cout(\fb|Write_Index[17]~21 ));
// synopsys translate_off
defparam \fb|Write_Index[17]~20 .lut_mask = 16'hC30C;
defparam \fb|Write_Index[17]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~0_combout  = (!\fb|Write_Index[17]~20_combout  & \fb|Write_Index[16]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fb|Write_Index[17]~20_combout ),
	.datad(\fb|Write_Index[16]~18_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~0 .lut_mask = 16'h0F00;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \fb|Add0~18 (
// Equation(s):
// \fb|Add0~18_combout  = \iw|WriteY[9]~1_combout  $ (\fb|Add0~17 )

	.dataa(\iw|WriteY[9]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\fb|Add0~17 ),
	.combout(\fb|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \fb|Add0~18 .lut_mask = 16'h5A5A;
defparam \fb|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \fb|Write_Index[18]~22 (
// Equation(s):
// \fb|Write_Index[18]~22_combout  = \fb|Write_Index[17]~21  $ (\fb|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fb|Add0~18_combout ),
	.cin(\fb|Write_Index[17]~21 ),
	.combout(\fb|Write_Index[18]~22_combout ),
	.cout());
// synopsys translate_off
defparam \fb|Write_Index[18]~22 .lut_mask = 16'h0FF0;
defparam \fb|Write_Index[18]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0_combout  = (\State.Sphere1~q  & (!\fb|Write_Index[13]~12_combout  & !\fb|Write_Index[18]~22_combout ))

	.dataa(\State.Sphere1~q ),
	.datab(gnd),
	.datac(\fb|Write_Index[13]~12_combout ),
	.datad(\fb|Write_Index[18]~22_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0 .lut_mask = 16'h000A;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7565w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7565w[3]~0_combout  = (\fb|Write_Index[15]~16_combout  & (!\fb|Write_Index[14]~14_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~0_combout  & 
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0_combout )))

	.dataa(\fb|Write_Index[15]~16_combout ),
	.datab(\fb|Write_Index[14]~14_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~0_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7565w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7565w[3]~0 .lut_mask = 16'h2000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7565w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7565w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X52_Y42_N1
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fb|Read_Index[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1_combout  = (\State.Sphere1~q  & (\fb|Write_Index[13]~12_combout  & !\fb|Write_Index[18]~22_combout ))

	.dataa(gnd),
	.datab(\State.Sphere1~q ),
	.datac(\fb|Write_Index[13]~12_combout ),
	.datad(\fb|Write_Index[18]~22_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1 .lut_mask = 16'h00C0;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~1_combout  = (!\fb|Write_Index[14]~14_combout  & (\fb|Write_Index[15]~16_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1_combout  & 
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~0_combout )))

	.dataa(\fb|Write_Index[14]~14_combout ),
	.datab(\fb|Write_Index[15]~16_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~0_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~1 .lut_mask = 16'h4000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~37 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~37_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a78~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a72~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a78~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~37 .lut_mask = 16'h0E04;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2_combout  = (\State.Sphere1~q  & (!\fb|Write_Index[13]~12_combout  & (!\fb|Write_Index[18]~22_combout  & !\fb|Write_Index[15]~16_combout )))

	.dataa(\State.Sphere1~q ),
	.datab(\fb|Write_Index[13]~12_combout ),
	.datac(\fb|Write_Index[18]~22_combout ),
	.datad(\fb|Write_Index[15]~16_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2 .lut_mask = 16'h0002;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7424w[3]~2 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7424w[3]~2_combout  = (!\fb|Write_Index[14]~14_combout  & (!\fb|Write_Index[16]~18_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2_combout  & !\fb|Write_Index[17]~20_combout )))

	.dataa(\fb|Write_Index[14]~14_combout ),
	.datab(\fb|Write_Index[16]~18_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2_combout ),
	.datad(\fb|Write_Index[17]~20_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7424w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7424w[3]~2 .lut_mask = 16'h0010;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7424w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7424w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2_combout  = (\State.Sphere1~q  & (\fb|Write_Index[13]~12_combout  & (!\fb|Write_Index[15]~16_combout  & !\fb|Write_Index[18]~22_combout )))

	.dataa(\State.Sphere1~q ),
	.datab(\fb|Write_Index[13]~12_combout ),
	.datac(\fb|Write_Index[15]~16_combout ),
	.datad(\fb|Write_Index[18]~22_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2 .lut_mask = 16'h0008;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7441w[3]~2 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7441w[3]~2_combout  = (!\fb|Write_Index[17]~20_combout  & (!\fb|Write_Index[16]~18_combout  & (!\fb|Write_Index[14]~14_combout  & \fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2_combout )))

	.dataa(\fb|Write_Index[17]~20_combout ),
	.datab(\fb|Write_Index[16]~18_combout ),
	.datac(\fb|Write_Index[14]~14_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7441w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7441w[3]~2 .lut_mask = 16'h0100;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7441w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7441w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~34 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~34_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~34 .lut_mask = 16'h00CA;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7545w[3]~2 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7545w[3]~2_combout  = (!\fb|Write_Index[17]~20_combout  & (\fb|Write_Index[16]~18_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2_combout  & \fb|Write_Index[14]~14_combout )))

	.dataa(\fb|Write_Index[17]~20_combout ),
	.datab(\fb|Write_Index[16]~18_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2_combout ),
	.datad(\fb|Write_Index[14]~14_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7545w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7545w[3]~2 .lut_mask = 16'h4000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7545w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7545w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7555w[3]~2 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7555w[3]~2_combout  = (!\fb|Write_Index[17]~20_combout  & (\fb|Write_Index[16]~18_combout  & (\fb|Write_Index[14]~14_combout  & \fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2_combout )))

	.dataa(\fb|Write_Index[17]~20_combout ),
	.datab(\fb|Write_Index[16]~18_combout ),
	.datac(\fb|Write_Index[14]~14_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7555w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7555w[3]~2 .lut_mask = 16'h4000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7555w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7555w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~32 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~32_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a66~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a60~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~32 .lut_mask = 16'hE400;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7524w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7524w[3]~0_combout  = (!\fb|Write_Index[17]~20_combout  & (\fb|Write_Index[16]~18_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2_combout  & !\fb|Write_Index[14]~14_combout )))

	.dataa(\fb|Write_Index[17]~20_combout ),
	.datab(\fb|Write_Index[16]~18_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2_combout ),
	.datad(\fb|Write_Index[14]~14_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7524w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7524w[3]~0 .lut_mask = 16'h0040;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7524w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y9_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7524w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7535w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7535w[3]~0_combout  = (!\fb|Write_Index[14]~14_combout  & (\fb|Write_Index[16]~18_combout  & (!\fb|Write_Index[17]~20_combout  & \fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2_combout )))

	.dataa(\fb|Write_Index[14]~14_combout ),
	.datab(\fb|Write_Index[16]~18_combout ),
	.datac(\fb|Write_Index[17]~20_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7535w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7535w[3]~0 .lut_mask = 16'h0400;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7535w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7535w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~31 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~31_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a54~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a48~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~31 .lut_mask = 16'h00E4;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~33 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~33_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~32_combout ) # ((\fb|buffer_rtl_0|auto_generated|address_reg_b [2]) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~31_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~32_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~31_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~33 .lut_mask = 16'hFE00;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7461w[3]~2 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7461w[3]~2_combout  = (!\fb|Write_Index[17]~20_combout  & (!\fb|Write_Index[16]~18_combout  & (\fb|Write_Index[14]~14_combout  & \fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2_combout )))

	.dataa(\fb|Write_Index[17]~20_combout ),
	.datab(\fb|Write_Index[16]~18_combout ),
	.datac(\fb|Write_Index[14]~14_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7461w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7461w[3]~2 .lut_mask = 16'h1000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7461w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7461w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7451w[3]~2 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7451w[3]~2_combout  = (!\fb|Write_Index[17]~20_combout  & (!\fb|Write_Index[16]~18_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2_combout  & \fb|Write_Index[14]~14_combout )))

	.dataa(\fb|Write_Index[17]~20_combout ),
	.datab(\fb|Write_Index[16]~18_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2_combout ),
	.datad(\fb|Write_Index[14]~14_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7451w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7451w[3]~2 .lut_mask = 16'h1000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7451w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7451w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~35 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~35_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a18~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~35 .lut_mask = 16'hD800;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N6
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~15 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~15_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & !\fb|buffer_rtl_0|auto_generated|address_reg_b [2])

	.dataa(gnd),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datac(gnd),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~15 .lut_mask = 16'h0033;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N2
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~36 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~36_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~33_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~34_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~35_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~34_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~33_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~35_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~36 .lut_mask = 16'hFECC;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7595w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7595w[3]~0_combout  = (\fb|Write_Index[14]~14_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~0_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1_combout  & 
// \fb|Write_Index[15]~16_combout )))

	.dataa(\fb|Write_Index[14]~14_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~0_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1_combout ),
	.datad(\fb|Write_Index[15]~16_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7595w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7595w[3]~0 .lut_mask = 16'h8000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7595w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7595w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7585w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7585w[3]~0_combout  = (\fb|Write_Index[15]~16_combout  & (\fb|Write_Index[14]~14_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~0_combout  & 
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0_combout )))

	.dataa(\fb|Write_Index[15]~16_combout ),
	.datab(\fb|Write_Index[14]~14_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~0_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7585w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7585w[3]~0 .lut_mask = 16'h8000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7585w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7585w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~38 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~38_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a90~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a84~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a90~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a84~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~38 .lut_mask = 16'hAC00;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~39 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~39_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~36_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~37_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~38_combout ) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~37_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~36_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~38_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~39 .lut_mask = 16'hCC8C;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~0_combout  = (!\fb|Write_Index[17]~20_combout  & !\fb|Write_Index[16]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fb|Write_Index[17]~20_combout ),
	.datad(\fb|Write_Index[16]~18_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~0 .lut_mask = 16'h000F;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7501w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7501w[3]~0_combout  = (\fb|Write_Index[14]~14_combout  & (\fb|Write_Index[15]~16_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~0_combout  & 
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1_combout )))

	.dataa(\fb|Write_Index[14]~14_combout ),
	.datab(\fb|Write_Index[15]~16_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~0_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7501w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7501w[3]~0 .lut_mask = 16'h8000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7501w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7501w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7491w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7491w[3]~0_combout  = (\fb|Write_Index[15]~16_combout  & (\fb|Write_Index[14]~14_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0_combout  & 
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~0_combout )))

	.dataa(\fb|Write_Index[15]~16_combout ),
	.datab(\fb|Write_Index[14]~14_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~0_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7491w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7491w[3]~0 .lut_mask = 16'h8000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7491w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y8_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7491w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~41 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~41_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a42~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a36~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~41 .lut_mask = 16'hD800;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7471w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7471w[3]~0_combout  = (\fb|Write_Index[15]~16_combout  & (!\fb|Write_Index[14]~14_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0_combout  & 
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~0_combout )))

	.dataa(\fb|Write_Index[15]~16_combout ),
	.datab(\fb|Write_Index[14]~14_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~0_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7471w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7471w[3]~0 .lut_mask = 16'h2000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7471w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7471w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~1_combout  = (!\fb|Write_Index[14]~14_combout  & (\fb|Write_Index[15]~16_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~0_combout  & 
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1_combout )))

	.dataa(\fb|Write_Index[14]~14_combout ),
	.datab(\fb|Write_Index[15]~16_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~0_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~1 .lut_mask = 16'h4000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~40 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~40_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a30~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a24~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~40 .lut_mask = 16'h00CA;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~42 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~42_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~39_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~22_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~41_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~40_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~22_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~39_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~41_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~40_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~42 .lut_mask = 16'hEEEC;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~0_combout  = (!\fb|Write_Index[16]~18_combout  & (\State.Sphere1~q  & (\fb|Write_Index[18]~22_combout  & !\fb|Write_Index[17]~20_combout )))

	.dataa(\fb|Write_Index[16]~18_combout ),
	.datab(\State.Sphere1~q ),
	.datac(\fb|Write_Index[18]~22_combout ),
	.datad(\fb|Write_Index[17]~20_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~0 .lut_mask = 16'h0040;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~1_combout  = (\fb|Write_Index[13]~12_combout  & (\fb|Write_Index[14]~14_combout  & (!\fb|Write_Index[15]~16_combout  & \fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~0_combout )))

	.dataa(\fb|Write_Index[13]~12_combout ),
	.datab(\fb|Write_Index[14]~14_combout ),
	.datac(\fb|Write_Index[15]~16_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~0_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~1 .lut_mask = 16'h0800;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a210 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a210 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7814w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7814w[3]~0_combout  = (!\fb|Write_Index[14]~14_combout  & (!\fb|Write_Index[15]~16_combout  & (\fb|Write_Index[13]~12_combout  & \fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~0_combout )))

	.dataa(\fb|Write_Index[14]~14_combout ),
	.datab(\fb|Write_Index[15]~16_combout ),
	.datac(\fb|Write_Index[13]~12_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~0_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7814w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7814w[3]~0 .lut_mask = 16'h1000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7814w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y11_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a198 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7814w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a198 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~27 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~27_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (\fb|buffer_rtl_0|auto_generated|ram_block1a210~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a198~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a210~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a198~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~27 .lut_mask = 16'hB080;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7803w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7803w[3]~0_combout  = (!\fb|Write_Index[13]~12_combout  & (!\fb|Write_Index[14]~14_combout  & (!\fb|Write_Index[15]~16_combout  & \fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~0_combout )))

	.dataa(\fb|Write_Index[13]~12_combout ),
	.datab(\fb|Write_Index[14]~14_combout ),
	.datac(\fb|Write_Index[15]~16_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~0_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7803w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7803w[3]~0 .lut_mask = 16'h0100;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7803w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a192 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7803w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a192 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7824w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7824w[3]~0_combout  = (\fb|Write_Index[14]~14_combout  & (!\fb|Write_Index[15]~16_combout  & (!\fb|Write_Index[13]~12_combout  & \fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~0_combout )))

	.dataa(\fb|Write_Index[14]~14_combout ),
	.datab(\fb|Write_Index[15]~16_combout ),
	.datac(\fb|Write_Index[13]~12_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~0_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7824w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7824w[3]~0 .lut_mask = 16'h0200;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7824w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a204 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7824w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a204 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~28 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~28_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a204~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (\fb|buffer_rtl_0|auto_generated|ram_block1a192~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a192~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a204~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~28 .lut_mask = 16'h5410;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7844w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7844w[3]~0_combout  = (!\fb|Write_Index[13]~12_combout  & (!\fb|Write_Index[14]~14_combout  & (\fb|Write_Index[15]~16_combout  & \fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~0_combout )))

	.dataa(\fb|Write_Index[13]~12_combout ),
	.datab(\fb|Write_Index[14]~14_combout ),
	.datac(\fb|Write_Index[15]~16_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~0_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7844w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7844w[3]~0 .lut_mask = 16'h1000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7844w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a216 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a216 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7854w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7854w[3]~0_combout  = (!\fb|Write_Index[14]~14_combout  & (\fb|Write_Index[15]~16_combout  & (\fb|Write_Index[13]~12_combout  & \fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~0_combout )))

	.dataa(\fb|Write_Index[14]~14_combout ),
	.datab(\fb|Write_Index[15]~16_combout ),
	.datac(\fb|Write_Index[13]~12_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~0_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7854w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7854w[3]~0 .lut_mask = 16'h4000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7854w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a222 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7854w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,\iw|Add0~4_combout ,
\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_a_address_width = 12;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_a_data_width = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_a_last_address = 4095;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_b_address_width = 12;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_b_data_width = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_b_last_address = 4095;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a222 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N26
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~25 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~25_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & \fb|buffer_rtl_0|auto_generated|address_reg_b [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~25 .lut_mask = 16'h0F00;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~26 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~26_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~25_combout  & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a222~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a216~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a216~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a222~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~25_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~26 .lut_mask = 16'hCA00;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~29 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~29_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~26_combout ) # ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~27_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~28_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~27_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~28_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~26_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~29 .lut_mask = 16'hFF32;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y63_N26
cycloneive_lcell_comb \fb|Add2~18 (
// Equation(s):
// \fb|Add2~18_combout  = \vga|v_counter [9] $ (\fb|Add2~17 )

	.dataa(\vga|v_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\fb|Add2~17 ),
	.combout(\fb|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \fb|Add2~18 .lut_mask = 16'h5A5A;
defparam \fb|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y63_N30
cycloneive_lcell_comb \fb|Read_Index[18]~22 (
// Equation(s):
// \fb|Read_Index[18]~22_combout  = \fb|Add2~18_combout  $ (\fb|Read_Index[17]~21 )

	.dataa(\fb|Add2~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\fb|Read_Index[17]~21 ),
	.combout(\fb|Read_Index[18]~22_combout ),
	.cout());
// synopsys translate_off
defparam \fb|Read_Index[18]~22 .lut_mask = 16'h5A5A;
defparam \fb|Read_Index[18]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y42_N15
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fb|Read_Index[18]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[5] .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~30 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~30_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [4]) # ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & 
// \fb|buffer_rtl_0|auto_generated|mux3|_~29_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~29_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~30 .lut_mask = 16'hBA00;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~43 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~43_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~30_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~42_combout  & (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & 
// !\fb|buffer_rtl_0|auto_generated|address_reg_b [5])))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~42_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~30_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~43 .lut_mask = 16'hCCCE;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~0_combout  = (\fb|Write_Index[17]~20_combout  & \fb|Write_Index[16]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fb|Write_Index[17]~20_combout ),
	.datad(\fb|Write_Index[16]~18_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~0 .lut_mask = 16'hF000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7751w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7751w[3]~0_combout  = (\fb|Write_Index[15]~16_combout  & (!\fb|Write_Index[14]~14_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~0_combout  & 
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0_combout )))

	.dataa(\fb|Write_Index[15]~16_combout ),
	.datab(\fb|Write_Index[14]~14_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~0_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7751w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7751w[3]~0 .lut_mask = 16'h2000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7751w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a168 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7751w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a168 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~1_combout  = (!\fb|Write_Index[14]~14_combout  & (\fb|Write_Index[15]~16_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1_combout  & 
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~0_combout )))

	.dataa(\fb|Write_Index[14]~14_combout ),
	.datab(\fb|Write_Index[15]~16_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~0_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~1 .lut_mask = 16'h4000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y41_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a174 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a174 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N26
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~19 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~19_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a174~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a168~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a168~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a174~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~19 .lut_mask = 16'h5044;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7731w[3]~2 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7731w[3]~2_combout  = (\fb|Write_Index[17]~20_combout  & (\fb|Write_Index[16]~18_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2_combout  & \fb|Write_Index[14]~14_combout )))

	.dataa(\fb|Write_Index[17]~20_combout ),
	.datab(\fb|Write_Index[16]~18_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2_combout ),
	.datad(\fb|Write_Index[14]~14_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7731w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7731w[3]~2 .lut_mask = 16'h8000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7731w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a156 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7731w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a156 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7741w[3]~2 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7741w[3]~2_combout  = (\fb|Write_Index[17]~20_combout  & (\fb|Write_Index[16]~18_combout  & (\fb|Write_Index[14]~14_combout  & \fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2_combout )))

	.dataa(\fb|Write_Index[17]~20_combout ),
	.datab(\fb|Write_Index[16]~18_combout ),
	.datac(\fb|Write_Index[14]~14_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7741w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7741w[3]~2 .lut_mask = 16'h8000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7741w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a162 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7741w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a162 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N20
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~13 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~13_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a162~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a156~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a156~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a162~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~13 .lut_mask = 16'hC840;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7721w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7721w[3]~0_combout  = (!\fb|Write_Index[14]~14_combout  & (\fb|Write_Index[16]~18_combout  & (\fb|Write_Index[17]~20_combout  & \fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2_combout )))

	.dataa(\fb|Write_Index[14]~14_combout ),
	.datab(\fb|Write_Index[16]~18_combout ),
	.datac(\fb|Write_Index[17]~20_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7721w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7721w[3]~0 .lut_mask = 16'h4000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7721w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a150 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7721w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a150 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7710w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7710w[3]~0_combout  = (\fb|Write_Index[17]~20_combout  & (\fb|Write_Index[16]~18_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2_combout  & !\fb|Write_Index[14]~14_combout )))

	.dataa(\fb|Write_Index[17]~20_combout ),
	.datab(\fb|Write_Index[16]~18_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2_combout ),
	.datad(\fb|Write_Index[14]~14_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7710w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7710w[3]~0 .lut_mask = 16'h0080;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7710w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a144 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7710w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a144 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N24
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~12 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~12_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a150~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a144~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a150~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a144~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~12 .lut_mask = 16'h4450;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N2
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~14 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~14_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~13_combout ) # ((\fb|buffer_rtl_0|auto_generated|address_reg_b [2]) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~12_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~13_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~12_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~14 .lut_mask = 16'hCCC8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7638w[3]~2 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7638w[3]~2_combout  = (\fb|Write_Index[14]~14_combout  & (!\fb|Write_Index[16]~18_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2_combout  & \fb|Write_Index[17]~20_combout )))

	.dataa(\fb|Write_Index[14]~14_combout ),
	.datab(\fb|Write_Index[16]~18_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2_combout ),
	.datad(\fb|Write_Index[17]~20_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7638w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7638w[3]~2 .lut_mask = 16'h2000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7638w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7638w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7648w[3]~2 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7648w[3]~2_combout  = (\fb|Write_Index[14]~14_combout  & (!\fb|Write_Index[16]~18_combout  & (\fb|Write_Index[17]~20_combout  & \fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2_combout )))

	.dataa(\fb|Write_Index[14]~14_combout ),
	.datab(\fb|Write_Index[16]~18_combout ),
	.datac(\fb|Write_Index[17]~20_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7648w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7648w[3]~2 .lut_mask = 16'h2000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7648w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7648w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N22
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~17 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~17_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a114~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a108~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a108~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a114~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~17 .lut_mask = 16'hE020;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~3 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~3_combout  = (\fb|Write_Index[17]~20_combout  & (!\fb|Write_Index[14]~14_combout  & (!\fb|Write_Index[16]~18_combout  & \fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2_combout )))

	.dataa(\fb|Write_Index[17]~20_combout ),
	.datab(\fb|Write_Index[14]~14_combout ),
	.datac(\fb|Write_Index[16]~18_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~2_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~3 .lut_mask = 16'h0200;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~3 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~3_combout  = (!\fb|Write_Index[14]~14_combout  & (!\fb|Write_Index[16]~18_combout  & (\fb|Write_Index[17]~20_combout  & \fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2_combout )))

	.dataa(\fb|Write_Index[14]~14_combout ),
	.datab(\fb|Write_Index[16]~18_combout ),
	.datac(\fb|Write_Index[17]~20_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~2_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~3 .lut_mask = 16'h1000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y30_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N0
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~16 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~16_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a102~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a96~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a96~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a102~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~16 .lut_mask = 16'h0C0A;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N16
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~18 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~18_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~14_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~17_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~16_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~14_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~17_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~16_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~18 .lut_mask = 16'hEEEC;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7771w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7771w[3]~0_combout  = (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~0_combout  & (\fb|Write_Index[14]~14_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0_combout  & 
// \fb|Write_Index[15]~16_combout )))

	.dataa(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~0_combout ),
	.datab(\fb|Write_Index[14]~14_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0_combout ),
	.datad(\fb|Write_Index[15]~16_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7771w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7771w[3]~0 .lut_mask = 16'h8000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7771w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a180 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7771w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a180 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7781w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7781w[3]~0_combout  = (\fb|Write_Index[14]~14_combout  & (\fb|Write_Index[15]~16_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1_combout  & 
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~0_combout )))

	.dataa(\fb|Write_Index[14]~14_combout ),
	.datab(\fb|Write_Index[15]~16_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~0_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7781w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7781w[3]~0 .lut_mask = 16'h8000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7781w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y8_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a186 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7781w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a186 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N28
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~20 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~20_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a186~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a180~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a180~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a186~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~20 .lut_mask = 16'hC0A0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N30
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~21 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~21_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~18_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~19_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~20_combout ) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~19_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~18_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~20_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~21 .lut_mask = 16'hCC8C;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~0_combout  = (\fb|Write_Index[17]~20_combout  & !\fb|Write_Index[16]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fb|Write_Index[17]~20_combout ),
	.datad(\fb|Write_Index[16]~18_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~0 .lut_mask = 16'h00F0;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~1_combout  = (\fb|Write_Index[15]~16_combout  & (!\fb|Write_Index[14]~14_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0_combout  & 
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~0_combout )))

	.dataa(\fb|Write_Index[15]~16_combout ),
	.datab(\fb|Write_Index[14]~14_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~0_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~1 .lut_mask = 16'h2000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~2 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~2_combout  = (!\fb|Write_Index[14]~14_combout  & (\fb|Write_Index[15]~16_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~0_combout  & 
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1_combout )))

	.dataa(\fb|Write_Index[14]~14_combout ),
	.datab(\fb|Write_Index[15]~16_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~0_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~2 .lut_mask = 16'h4000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~23 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~23_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a126~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a120~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a120~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a126~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~23 .lut_mask = 16'h5044;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7688w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7688w[3]~0_combout  = (\fb|Write_Index[14]~14_combout  & (\fb|Write_Index[15]~16_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~0_combout  & 
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1_combout )))

	.dataa(\fb|Write_Index[14]~14_combout ),
	.datab(\fb|Write_Index[15]~16_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~0_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~1_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7688w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7688w[3]~0 .lut_mask = 16'h8000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7688w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a138 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a138 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode7678w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7678w[3]~0_combout  = (\fb|Write_Index[15]~16_combout  & (\fb|Write_Index[14]~14_combout  & (\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0_combout  & 
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~0_combout )))

	.dataa(\fb|Write_Index[15]~16_combout ),
	.datab(\fb|Write_Index[14]~14_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~0_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~0_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7678w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7678w[3]~0 .lut_mask = 16'h8000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode7678w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a132 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a132 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~24 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~24_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a138~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a132~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a138~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a132~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~24 .lut_mask = 16'hA0C0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~189 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~189_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~23_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~24_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~23_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~24_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~189_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~189 .lut_mask = 16'h0E00;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|result_node[0]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|result_node[0]~0_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (!\fb|buffer_rtl_0|auto_generated|mux3|_~43_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~21_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~189_combout )))) # (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (\fb|buffer_rtl_0|auto_generated|mux3|_~43_combout ))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~43_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~21_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~189_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|result_node[0]~0 .lut_mask = 16'h6664;
defparam \fb|buffer_rtl_0|auto_generated|mux3|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a217 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a217 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N10
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~58 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~58_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a223 ))) # (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a217~portbdataout ))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a217~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(gnd),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a223 ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~58 .lut_mask = 16'hEE22;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a205 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7824w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a205 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y7_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a211 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a211 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~55 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~55_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a211~portbdataout ))) # (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a205~portbdataout ))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a205~portbdataout ),
	.datab(gnd),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a211~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~55 .lut_mask = 16'hFA0A;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a193 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7803w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a193 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a199 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7814w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a199 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N28
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~56 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~56_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a199~portbdataout ))) # (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a193~portbdataout ))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a193~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(gnd),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a199~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~56 .lut_mask = 16'hEE22;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~57 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~57_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (\fb|buffer_rtl_0|auto_generated|mux3|_~55_combout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~56_combout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~55_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~56_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~57 .lut_mask = 16'h00D8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N12
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~59 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~59_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~57_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~58_combout  & 
// \fb|buffer_rtl_0|auto_generated|mux3|_~25_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~58_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~25_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~57_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~59 .lut_mask = 16'h00F8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7471w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N18
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~69 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~69_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a31~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a25~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~69 .lut_mask = 16'h0E02;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y7_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7491w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7501w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~70 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~70_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a43~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a37~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~70 .lut_mask = 16'hA820;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7441w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7424w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~63 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~63_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a7~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~63 .lut_mask = 16'h00AC;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7451w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7461w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~64 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~64_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a19~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a13~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~64 .lut_mask = 16'hE200;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7555w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7545w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~61 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~61_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a67~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a61~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~61 .lut_mask = 16'hB800;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7524w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7535w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~60 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~60_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a55~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a49~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~60 .lut_mask = 16'h00E2;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~62 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~62_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~61_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~60_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~61_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~60_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~62 .lut_mask = 16'hF0E0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~65 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~65_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~62_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~63_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~64_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~63_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~64_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~62_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~65 .lut_mask = 16'hFFC8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y42_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7565w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~66 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~66_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a79~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a73~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a79~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a73~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~66 .lut_mask = 16'h5140;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7585w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7595w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~67 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~67_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a91~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a85~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a85~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a91~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~67 .lut_mask = 16'hCA00;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~68 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~68_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~65_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~66_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~67_combout ) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~65_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~66_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~67_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~68 .lut_mask = 16'hA8AA;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N8
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~71 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~71_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~68_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~22_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~69_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~70_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~22_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~69_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~70_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~68_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~71 .lut_mask = 16'hFFA8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N30
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~72 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~72_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~59_combout ) # ((\fb|buffer_rtl_0|auto_generated|address_reg_b [4])))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (((\fb|buffer_rtl_0|auto_generated|mux3|_~71_combout  & !\fb|buffer_rtl_0|auto_generated|address_reg_b [4]))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~59_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~71_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~72 .lut_mask = 16'hCCB8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a175 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a175 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a169 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7751w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a169 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~50 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~50_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a175~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a169~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a175~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a169~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~50 .lut_mask = 16'h00AC;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7638w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7648w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~48 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~48_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a115~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a109~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a109~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a115~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~48 .lut_mask = 16'hCA00;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a157 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7731w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a157 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a163 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7741w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a163 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~45 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~45_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a163~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a157~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a157~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a163~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~45 .lut_mask = 16'hE020;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a151 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7721w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a151 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a145 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7710w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a145 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~44 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~44_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a151~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a145~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a151~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a145~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~44 .lut_mask = 16'h4540;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~46 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~46_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~45_combout ) # ((\fb|buffer_rtl_0|auto_generated|address_reg_b [2]) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~44_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~45_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~44_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~46 .lut_mask = 16'hF0E0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~47 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~47_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a103~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a97~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a97~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a103~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~47 .lut_mask = 16'h5410;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~49 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~49_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~46_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~48_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~47_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~48_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~46_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~47_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~49 .lut_mask = 16'hFCF8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y29_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a187 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7781w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a187 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a181 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7771w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a181 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~51 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~51_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a187~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a181~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a187~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a181~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~51 .lut_mask = 16'hA280;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~52 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~52_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~49_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~50_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~51_combout ) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~50_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~49_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~51_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~52 .lut_mask = 16'hF0B0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y7_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a139 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a139 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a133 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a133 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~54 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~54_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a139~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a133~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a139~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a133~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~54 .lut_mask = 16'hD080;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N4
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~53 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~53_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a127~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a121~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a121~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a127~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~53 .lut_mask = 16'h5044;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N2
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~190 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~190_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~54_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~53_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~54_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~53_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~190_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~190 .lut_mask = 16'h3200;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N24
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|result_node[1]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|result_node[1]~1_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~72_combout  & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [4])))) # (!\fb|buffer_rtl_0|auto_generated|mux3|_~72_combout  & 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~52_combout ) # (\fb|buffer_rtl_0|auto_generated|mux3|_~190_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~72_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~52_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~190_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|result_node[1]~1 .lut_mask = 16'h5A4A;
defparam \fb|buffer_rtl_0|auto_generated|mux3|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \xang|Add1~1 (
// Equation(s):
// \xang|Add1~1_cout  = CARRY(!\iw|Add0~0_combout )

	.dataa(gnd),
	.datab(\iw|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\xang|Add1~1_cout ));
// synopsys translate_off
defparam \xang|Add1~1 .lut_mask = 16'h0033;
defparam \xang|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \xang|Add1~2 (
// Equation(s):
// \xang|Add1~2_combout  = (\iw|Add0~2_combout  & ((\xang|Add1~1_cout ) # (GND))) # (!\iw|Add0~2_combout  & (!\xang|Add1~1_cout ))
// \xang|Add1~3  = CARRY((\iw|Add0~2_combout ) # (!\xang|Add1~1_cout ))

	.dataa(gnd),
	.datab(\iw|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xang|Add1~1_cout ),
	.combout(\xang|Add1~2_combout ),
	.cout(\xang|Add1~3 ));
// synopsys translate_off
defparam \xang|Add1~2 .lut_mask = 16'hC3CF;
defparam \xang|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \xang|Add1~4 (
// Equation(s):
// \xang|Add1~4_combout  = (\iw|Add0~4_combout  & (!\xang|Add1~3  & VCC)) # (!\iw|Add0~4_combout  & (\xang|Add1~3  $ (GND)))
// \xang|Add1~5  = CARRY((!\iw|Add0~4_combout  & !\xang|Add1~3 ))

	.dataa(gnd),
	.datab(\iw|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xang|Add1~3 ),
	.combout(\xang|Add1~4_combout ),
	.cout(\xang|Add1~5 ));
// synopsys translate_off
defparam \xang|Add1~4 .lut_mask = 16'h3C03;
defparam \xang|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \xang|Add1~8 (
// Equation(s):
// \xang|Add1~8_combout  = (\iw|Add0~6_combout  & ((\xang|Add1~5 ) # (GND))) # (!\iw|Add0~6_combout  & (!\xang|Add1~5 ))
// \xang|Add1~9  = CARRY((\iw|Add0~6_combout ) # (!\xang|Add1~5 ))

	.dataa(gnd),
	.datab(\iw|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xang|Add1~5 ),
	.combout(\xang|Add1~8_combout ),
	.cout(\xang|Add1~9 ));
// synopsys translate_off
defparam \xang|Add1~8 .lut_mask = 16'hC3CF;
defparam \xang|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \xang|Add1~10 (
// Equation(s):
// \xang|Add1~10_combout  = (\iw|Add0~8_combout  & (!\xang|Add1~9  & VCC)) # (!\iw|Add0~8_combout  & (\xang|Add1~9  $ (GND)))
// \xang|Add1~11  = CARRY((!\iw|Add0~8_combout  & !\xang|Add1~9 ))

	.dataa(gnd),
	.datab(\iw|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xang|Add1~9 ),
	.combout(\xang|Add1~10_combout ),
	.cout(\xang|Add1~11 ));
// synopsys translate_off
defparam \xang|Add1~10 .lut_mask = 16'h3C03;
defparam \xang|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \xang|Add1~14 (
// Equation(s):
// \xang|Add1~14_combout  = (\iw|Add0~10_combout  & ((\xang|Add1~11 ) # (GND))) # (!\iw|Add0~10_combout  & (!\xang|Add1~11 ))
// \xang|Add1~15  = CARRY((\iw|Add0~10_combout ) # (!\xang|Add1~11 ))

	.dataa(gnd),
	.datab(\iw|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xang|Add1~11 ),
	.combout(\xang|Add1~14_combout ),
	.cout(\xang|Add1~15 ));
// synopsys translate_off
defparam \xang|Add1~14 .lut_mask = 16'hC3CF;
defparam \xang|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \xang|Add1~16 (
// Equation(s):
// \xang|Add1~16_combout  = (\iw|Add0~12_combout  & (\xang|Add1~15  $ (GND))) # (!\iw|Add0~12_combout  & ((GND) # (!\xang|Add1~15 )))
// \xang|Add1~17  = CARRY((!\xang|Add1~15 ) # (!\iw|Add0~12_combout ))

	.dataa(\iw|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\xang|Add1~15 ),
	.combout(\xang|Add1~16_combout ),
	.cout(\xang|Add1~17 ));
// synopsys translate_off
defparam \xang|Add1~16 .lut_mask = 16'hA55F;
defparam \xang|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \xang|Add1~20 (
// Equation(s):
// \xang|Add1~20_combout  = (\iw|Equal0~2_combout  & (((!\xang|Add1~17 )))) # (!\iw|Equal0~2_combout  & ((\iw|Add0~14_combout  & ((\xang|Add1~17 ) # (GND))) # (!\iw|Add0~14_combout  & (!\xang|Add1~17 ))))
// \xang|Add1~21  = CARRY(((!\iw|Equal0~2_combout  & \iw|Add0~14_combout )) # (!\xang|Add1~17 ))

	.dataa(\iw|Equal0~2_combout ),
	.datab(\iw|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\xang|Add1~17 ),
	.combout(\xang|Add1~20_combout ),
	.cout(\xang|Add1~21 ));
// synopsys translate_off
defparam \xang|Add1~20 .lut_mask = 16'h4B4F;
defparam \xang|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \xang|Add1~23 (
// Equation(s):
// \xang|Add1~23_combout  = \xang|Add1~21  $ (!\iw|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iw|Add0~16_combout ),
	.cin(\xang|Add1~21 ),
	.combout(\xang|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Add1~23 .lut_mask = 16'hF00F;
defparam \xang|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \xang|LessThan0~0 (
// Equation(s):
// \xang|LessThan0~0_combout  = ((!\iw|Add0~14_combout  & !\iw|Add0~12_combout )) # (!\iw|Add0~16_combout )

	.dataa(gnd),
	.datab(\iw|Add0~14_combout ),
	.datac(\iw|Add0~12_combout ),
	.datad(\iw|Add0~16_combout ),
	.cin(gnd),
	.combout(\xang|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \xang|LessThan0~0 .lut_mask = 16'h03FF;
defparam \xang|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \xang|LessThan0~1 (
// Equation(s):
// \xang|LessThan0~1_combout  = (\xang|LessThan0~0_combout  & (((\iw|Equal0~4_combout  & \iw|Equal0~3_combout )) # (!\iw|Add0~18_combout )))

	.dataa(\iw|Equal0~4_combout ),
	.datab(\iw|Equal0~3_combout ),
	.datac(\iw|Add0~18_combout ),
	.datad(\xang|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\xang|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \xang|LessThan0~1 .lut_mask = 16'h8F00;
defparam \xang|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \xang|Add0~0 (
// Equation(s):
// \xang|Add0~0_combout  = \iw|Add0~16_combout  $ (((!\iw|Equal0~2_combout  & ((\iw|Add0~14_combout ) # (\iw|Add0~12_combout )))))

	.dataa(\iw|Equal0~2_combout ),
	.datab(\iw|Add0~16_combout ),
	.datac(\iw|Add0~14_combout ),
	.datad(\iw|Add0~12_combout ),
	.cin(gnd),
	.combout(\xang|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Add0~0 .lut_mask = 16'h999C;
defparam \xang|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \xang|Add1~25 (
// Equation(s):
// \xang|Add1~25_combout  = (\xang|LessThan0~1_combout  & (\xang|Add1~23_combout )) # (!\xang|LessThan0~1_combout  & ((\xang|Add0~0_combout )))

	.dataa(gnd),
	.datab(\xang|Add1~23_combout ),
	.datac(\xang|LessThan0~1_combout ),
	.datad(\xang|Add0~0_combout ),
	.cin(gnd),
	.combout(\xang|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Add1~25 .lut_mask = 16'hCFC0;
defparam \xang|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \xang|Add1~13 (
// Equation(s):
// \xang|Add1~13_combout  = (\xang|LessThan0~1_combout  & ((\xang|Add1~8_combout ))) # (!\xang|LessThan0~1_combout  & (\iw|Add0~6_combout ))

	.dataa(gnd),
	.datab(\iw|Add0~6_combout ),
	.datac(\xang|Add1~8_combout ),
	.datad(\xang|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\xang|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Add1~13 .lut_mask = 16'hF0CC;
defparam \xang|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \xang|Add1~6 (
// Equation(s):
// \xang|Add1~6_combout  = (\xang|LessThan0~1_combout  & ((\xang|Add1~4_combout ))) # (!\xang|LessThan0~1_combout  & (\iw|Add0~4_combout ))

	.dataa(gnd),
	.datab(\xang|LessThan0~1_combout ),
	.datac(\iw|Add0~4_combout ),
	.datad(\xang|Add1~4_combout ),
	.cin(gnd),
	.combout(\xang|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Add1~6 .lut_mask = 16'hFC30;
defparam \xang|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \xang|Add1~12 (
// Equation(s):
// \xang|Add1~12_combout  = (\xang|LessThan0~1_combout  & (\xang|Add1~10_combout )) # (!\xang|LessThan0~1_combout  & ((\iw|Add0~8_combout )))

	.dataa(\xang|Add1~10_combout ),
	.datab(\iw|Add0~8_combout ),
	.datac(gnd),
	.datad(\xang|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\xang|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Add1~12 .lut_mask = 16'hAACC;
defparam \xang|Add1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \xang|Add1~7 (
// Equation(s):
// \xang|Add1~7_combout  = (\xang|LessThan0~1_combout  & ((\xang|Add1~2_combout ))) # (!\xang|LessThan0~1_combout  & (\iw|Add0~2_combout ))

	.dataa(gnd),
	.datab(\iw|Add0~2_combout ),
	.datac(\xang|Add1~2_combout ),
	.datad(\xang|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\xang|Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Add1~7 .lut_mask = 16'hF0CC;
defparam \xang|Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \xang|Selector2~0 (
// Equation(s):
// \xang|Selector2~0_combout  = (!\xang|Add1~13_combout  & (!\xang|Add1~12_combout  & ((!\xang|Add1~7_combout ) # (!\xang|Add1~6_combout ))))

	.dataa(\xang|Add1~13_combout ),
	.datab(\xang|Add1~6_combout ),
	.datac(\xang|Add1~12_combout ),
	.datad(\xang|Add1~7_combout ),
	.cin(gnd),
	.combout(\xang|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector2~0 .lut_mask = 16'h0105;
defparam \xang|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \xang|Add1~18 (
// Equation(s):
// \xang|Add1~18_combout  = (\iw|WriteX[9]~2_combout  & (!\iw|Add0~12_combout )) # (!\iw|WriteX[9]~2_combout  & ((\xang|LessThan0~0_combout  & ((\xang|Add1~16_combout ))) # (!\xang|LessThan0~0_combout  & (!\iw|Add0~12_combout ))))

	.dataa(\iw|Add0~12_combout ),
	.datab(\iw|WriteX[9]~2_combout ),
	.datac(\xang|Add1~16_combout ),
	.datad(\xang|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\xang|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Add1~18 .lut_mask = 16'h7455;
defparam \xang|Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \xang|Add1~19 (
// Equation(s):
// \xang|Add1~19_combout  = (\xang|LessThan0~1_combout  & (\xang|Add1~14_combout )) # (!\xang|LessThan0~1_combout  & ((\iw|Add0~10_combout )))

	.dataa(\xang|Add1~14_combout ),
	.datab(\iw|Add0~10_combout ),
	.datac(gnd),
	.datad(\xang|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\xang|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Add1~19 .lut_mask = 16'hAACC;
defparam \xang|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \xang|Selector2~6 (
// Equation(s):
// \xang|Selector2~6_combout  = (\xang|Selector2~0_combout  & (!\xang|Add1~18_combout  & !\xang|Add1~19_combout ))

	.dataa(\xang|Selector2~0_combout ),
	.datab(\xang|Add1~18_combout ),
	.datac(\xang|Add1~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\xang|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector2~6 .lut_mask = 16'h0202;
defparam \xang|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \xang|Add1~22 (
// Equation(s):
// \xang|Add1~22_combout  = (\xang|LessThan0~1_combout  & (((\xang|Add1~20_combout )))) # (!\xang|LessThan0~1_combout  & (\iw|Add0~12_combout  $ ((!\iw|WriteX[7]~3_combout ))))

	.dataa(\iw|Add0~12_combout ),
	.datab(\iw|WriteX[7]~3_combout ),
	.datac(\xang|LessThan0~1_combout ),
	.datad(\xang|Add1~20_combout ),
	.cin(gnd),
	.combout(\xang|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Add1~22 .lut_mask = 16'hF909;
defparam \xang|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \xang|Selector4~25 (
// Equation(s):
// \xang|Selector4~25_combout  = (!\xang|Add1~13_combout  & ((\xang|LessThan0~1_combout  & ((!\xang|Add1~4_combout ))) # (!\xang|LessThan0~1_combout  & (!\iw|Add0~4_combout ))))

	.dataa(\iw|Add0~4_combout ),
	.datab(\xang|Add1~4_combout ),
	.datac(\xang|LessThan0~1_combout ),
	.datad(\xang|Add1~13_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~25_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~25 .lut_mask = 16'h0035;
defparam \xang|Selector4~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \xang|Selector2~1 (
// Equation(s):
// \xang|Selector2~1_combout  = (!\xang|Add1~19_combout  & (!\xang|Add1~18_combout  & ((\xang|Selector4~25_combout ) # (!\xang|Add1~12_combout ))))

	.dataa(\xang|Add1~19_combout ),
	.datab(\xang|Add1~12_combout ),
	.datac(\xang|Selector4~25_combout ),
	.datad(\xang|Add1~18_combout ),
	.cin(gnd),
	.combout(\xang|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector2~1 .lut_mask = 16'h0051;
defparam \xang|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneive_lcell_comb \xang|Selector5~1 (
// Equation(s):
// \xang|Selector5~1_combout  = (\iw|Add0~0_combout  & ((\xang|LessThan0~1_combout  & ((\xang|Add1~2_combout ))) # (!\xang|LessThan0~1_combout  & (\iw|Add0~2_combout ))))

	.dataa(\iw|Add0~2_combout ),
	.datab(\iw|Add0~0_combout ),
	.datac(\xang|LessThan0~1_combout ),
	.datad(\xang|Add1~2_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~1 .lut_mask = 16'hC808;
defparam \xang|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \xang|Selector2~4 (
// Equation(s):
// \xang|Selector2~4_combout  = (!\xang|Add1~19_combout  & (\xang|Selector4~25_combout  & (!\xang|Selector5~1_combout  & !\xang|Add1~12_combout )))

	.dataa(\xang|Add1~19_combout ),
	.datab(\xang|Selector4~25_combout ),
	.datac(\xang|Selector5~1_combout ),
	.datad(\xang|Add1~12_combout ),
	.cin(gnd),
	.combout(\xang|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector2~4 .lut_mask = 16'h0004;
defparam \xang|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \xang|Selector1~0 (
// Equation(s):
// \xang|Selector1~0_combout  = (\xang|Add1~22_combout  & (\xang|Selector2~1_combout )) # (!\xang|Add1~22_combout  & (((!\xang|Selector2~4_combout  & \xang|Add1~18_combout ))))

	.dataa(\xang|Add1~22_combout ),
	.datab(\xang|Selector2~1_combout ),
	.datac(\xang|Selector2~4_combout ),
	.datad(\xang|Add1~18_combout ),
	.cin(gnd),
	.combout(\xang|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector1~0 .lut_mask = 16'h8D88;
defparam \xang|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \xang|Selector1~1 (
// Equation(s):
// \xang|Selector1~1_combout  = (\xang|Add1~25_combout  & (!\xang|Selector2~6_combout )) # (!\xang|Add1~25_combout  & ((\xang|Selector1~0_combout )))

	.dataa(gnd),
	.datab(\xang|Add1~25_combout ),
	.datac(\xang|Selector2~6_combout ),
	.datad(\xang|Selector1~0_combout ),
	.cin(gnd),
	.combout(\xang|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector1~1 .lut_mask = 16'h3F0C;
defparam \xang|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \xang|out[2]~3 (
// Equation(s):
// \xang|out[2]~3_combout  = (!\iw|Add0~0_combout  & (!\xang|Add1~13_combout  & (!\xang|Add1~6_combout  & !\xang|Add1~7_combout )))

	.dataa(\iw|Add0~0_combout ),
	.datab(\xang|Add1~13_combout ),
	.datac(\xang|Add1~6_combout ),
	.datad(\xang|Add1~7_combout ),
	.cin(gnd),
	.combout(\xang|out[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \xang|out[2]~3 .lut_mask = 16'h0001;
defparam \xang|out[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \xang|out[2]~4 (
// Equation(s):
// \xang|out[2]~4_combout  = (\xang|Add1~18_combout  & ((\xang|Add1~19_combout ) # ((\xang|Add1~12_combout ) # (!\xang|out[2]~3_combout ))))

	.dataa(\xang|Add1~19_combout ),
	.datab(\xang|Add1~18_combout ),
	.datac(\xang|out[2]~3_combout ),
	.datad(\xang|Add1~12_combout ),
	.cin(gnd),
	.combout(\xang|out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \xang|out[2]~4 .lut_mask = 16'hCC8C;
defparam \xang|out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \xang|out[2]~5 (
// Equation(s):
// \xang|out[2]~5_combout  = ((!\xang|Add1~22_combout  & !\xang|out[2]~4_combout )) # (!\xang|Add1~25_combout )

	.dataa(gnd),
	.datab(\xang|Add1~22_combout ),
	.datac(\xang|out[2]~4_combout ),
	.datad(\xang|Add1~25_combout ),
	.cin(gnd),
	.combout(\xang|out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \xang|out[2]~5 .lut_mask = 16'h03FF;
defparam \xang|out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N25
dffeas \xang|out[4] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\xang|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xang|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xang|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \xang|out[4] .is_wysiwyg = "true";
defparam \xang|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \xang|LessThan1~0 (
// Equation(s):
// \xang|LessThan1~0_combout  = (\iw|Add0~16_combout  & ((\iw|Add0~14_combout ) # ((\iw|Add0~12_combout  & !\iw|Equal0~3_combout ))))

	.dataa(\iw|Add0~16_combout ),
	.datab(\iw|Add0~14_combout ),
	.datac(\iw|Add0~12_combout ),
	.datad(\iw|Equal0~3_combout ),
	.cin(gnd),
	.combout(\xang|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \xang|LessThan1~0 .lut_mask = 16'h88A8;
defparam \xang|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \xang|dTheta[36]~5 (
// Equation(s):
// \xang|dTheta[36]~5_combout  = \xang|out [4] $ (((!\iw|Equal0~2_combout  & ((\iw|Add0~18_combout ) # (\xang|LessThan1~0_combout )))))

	.dataa(\iw|Add0~18_combout ),
	.datab(\xang|out [4]),
	.datac(\iw|Equal0~2_combout ),
	.datad(\xang|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\xang|dTheta[36]~5_combout ),
	.cout());
// synopsys translate_off
defparam \xang|dTheta[36]~5 .lut_mask = 16'hC3C6;
defparam \xang|dTheta[36]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \xang|Selector4~4 (
// Equation(s):
// \xang|Selector4~4_combout  = (\xang|Add1~13_combout  & ((\xang|Add1~7_combout ) # ((\xang|Add1~6_combout ) # (\iw|Add0~0_combout ))))

	.dataa(\xang|Add1~7_combout ),
	.datab(\xang|Add1~6_combout ),
	.datac(\xang|Add1~13_combout ),
	.datad(\iw|Add0~0_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~4 .lut_mask = 16'hF0E0;
defparam \xang|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneive_lcell_comb \xang|Selector5~11 (
// Equation(s):
// \xang|Selector5~11_combout  = (\iw|Add0~0_combout ) # ((\xang|LessThan0~1_combout  & ((\xang|Add1~2_combout ))) # (!\xang|LessThan0~1_combout  & (\iw|Add0~2_combout )))

	.dataa(\iw|Add0~2_combout ),
	.datab(\iw|Add0~0_combout ),
	.datac(\xang|LessThan0~1_combout ),
	.datad(\xang|Add1~2_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~11_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~11 .lut_mask = 16'hFECE;
defparam \xang|Selector5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
cycloneive_lcell_comb \xang|Selector4~16 (
// Equation(s):
// \xang|Selector4~16_combout  = (\xang|Add1~6_combout  & (((!\xang|Add1~13_combout )) # (!\xang|Selector5~11_combout ))) # (!\xang|Add1~6_combout  & (((\xang|Selector5~1_combout ) # (\xang|Add1~13_combout ))))

	.dataa(\xang|Selector5~11_combout ),
	.datab(\xang|Selector5~1_combout ),
	.datac(\xang|Add1~6_combout ),
	.datad(\xang|Add1~13_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~16_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~16 .lut_mask = 16'h5FFC;
defparam \xang|Selector4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneive_lcell_comb \xang|Selector4~14 (
// Equation(s):
// \xang|Selector4~14_combout  = (\xang|Add1~13_combout  & ((\xang|Add1~6_combout ))) # (!\xang|Add1~13_combout  & (!\xang|Selector5~1_combout  & !\xang|Add1~6_combout ))

	.dataa(\xang|Selector5~1_combout ),
	.datab(gnd),
	.datac(\xang|Add1~13_combout ),
	.datad(\xang|Add1~6_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~14_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~14 .lut_mask = 16'hF005;
defparam \xang|Selector4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneive_lcell_comb \xang|Selector4~13 (
// Equation(s):
// \xang|Selector4~13_combout  = (\xang|Add1~13_combout  & (\xang|Selector5~1_combout  & ((\xang|Add1~6_combout )))) # (!\xang|Add1~13_combout  & (((!\xang|Add1~6_combout ) # (!\xang|Selector5~11_combout ))))

	.dataa(\xang|Selector5~1_combout ),
	.datab(\xang|Selector5~11_combout ),
	.datac(\xang|Add1~13_combout ),
	.datad(\xang|Add1~6_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~13_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~13 .lut_mask = 16'hA30F;
defparam \xang|Selector4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
cycloneive_lcell_comb \xang|Selector4~15 (
// Equation(s):
// \xang|Selector4~15_combout  = (\xang|Add1~19_combout  & (\xang|Add1~12_combout )) # (!\xang|Add1~19_combout  & ((\xang|Add1~12_combout  & ((\xang|Selector4~13_combout ))) # (!\xang|Add1~12_combout  & (\xang|Selector4~14_combout ))))

	.dataa(\xang|Add1~19_combout ),
	.datab(\xang|Add1~12_combout ),
	.datac(\xang|Selector4~14_combout ),
	.datad(\xang|Selector4~13_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~15_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~15 .lut_mask = 16'hDC98;
defparam \xang|Selector4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneive_lcell_comb \xang|Selector4~17 (
// Equation(s):
// \xang|Selector4~17_combout  = (\xang|Add1~19_combout  & ((\xang|Selector4~15_combout  & ((\xang|Selector4~16_combout ))) # (!\xang|Selector4~15_combout  & (!\xang|Selector4~4_combout )))) # (!\xang|Add1~19_combout  & (((\xang|Selector4~15_combout ))))

	.dataa(\xang|Add1~19_combout ),
	.datab(\xang|Selector4~4_combout ),
	.datac(\xang|Selector4~16_combout ),
	.datad(\xang|Selector4~15_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~17_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~17 .lut_mask = 16'hF522;
defparam \xang|Selector4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneive_lcell_comb \xang|Selector4~20 (
// Equation(s):
// \xang|Selector4~20_combout  = (\xang|Add1~6_combout  & (((\xang|Add1~13_combout )))) # (!\xang|Add1~6_combout  & ((\xang|Add1~13_combout  & ((\xang|Add1~7_combout ))) # (!\xang|Add1~13_combout  & (!\xang|Selector5~11_combout ))))

	.dataa(\xang|Selector5~11_combout ),
	.datab(\xang|Add1~7_combout ),
	.datac(\xang|Add1~6_combout ),
	.datad(\xang|Add1~13_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~20_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~20 .lut_mask = 16'hFC05;
defparam \xang|Selector4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \xang|Selector4~18 (
// Equation(s):
// \xang|Selector4~18_combout  = \xang|Add1~13_combout  $ (((\xang|Selector5~1_combout  & \xang|Add1~6_combout )))

	.dataa(\xang|Selector5~1_combout ),
	.datab(gnd),
	.datac(\xang|Add1~13_combout ),
	.datad(\xang|Add1~6_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~18_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~18 .lut_mask = 16'h5AF0;
defparam \xang|Selector4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneive_lcell_comb \xang|Selector4~19 (
// Equation(s):
// \xang|Selector4~19_combout  = (\xang|Add1~19_combout  & (\xang|Add1~12_combout )) # (!\xang|Add1~19_combout  & ((\xang|Add1~12_combout  & (\xang|Add1~13_combout )) # (!\xang|Add1~12_combout  & ((\xang|Selector4~18_combout )))))

	.dataa(\xang|Add1~19_combout ),
	.datab(\xang|Add1~12_combout ),
	.datac(\xang|Add1~13_combout ),
	.datad(\xang|Selector4~18_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~19_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~19 .lut_mask = 16'hD9C8;
defparam \xang|Selector4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneive_lcell_comb \xang|Selector4~21 (
// Equation(s):
// \xang|Selector4~21_combout  = (\xang|Add1~19_combout  & ((\xang|Selector4~19_combout  & (\xang|Selector4~20_combout )) # (!\xang|Selector4~19_combout  & ((\xang|Selector4~4_combout ))))) # (!\xang|Add1~19_combout  & (((\xang|Selector4~19_combout ))))

	.dataa(\xang|Add1~19_combout ),
	.datab(\xang|Selector4~20_combout ),
	.datac(\xang|Selector4~4_combout ),
	.datad(\xang|Selector4~19_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~21_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~21 .lut_mask = 16'hDDA0;
defparam \xang|Selector4~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneive_lcell_comb \xang|Selector4~22 (
// Equation(s):
// \xang|Selector4~22_combout  = (\xang|Add1~18_combout  & (\xang|Selector4~17_combout )) # (!\xang|Add1~18_combout  & ((\xang|Selector4~21_combout )))

	.dataa(gnd),
	.datab(\xang|Add1~18_combout ),
	.datac(\xang|Selector4~17_combout ),
	.datad(\xang|Selector4~21_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~22_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~22 .lut_mask = 16'hF3C0;
defparam \xang|Selector4~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
cycloneive_lcell_comb \xang|Selector4~5 (
// Equation(s):
// \xang|Selector4~5_combout  = (\xang|Add1~12_combout  & ((\xang|Add1~13_combout ) # ((\xang|Selector5~11_combout  & \xang|Add1~6_combout ))))

	.dataa(\xang|Selector5~11_combout ),
	.datab(\xang|Add1~12_combout ),
	.datac(\xang|Add1~13_combout ),
	.datad(\xang|Add1~6_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~5 .lut_mask = 16'hC8C0;
defparam \xang|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \xang|Selector4~6 (
// Equation(s):
// \xang|Selector4~6_combout  = (\xang|Selector4~5_combout ) # (\xang|Selector2~0_combout )

	.dataa(\xang|Selector4~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\xang|Selector2~0_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~6 .lut_mask = 16'hFFAA;
defparam \xang|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \xang|Selector4~8 (
// Equation(s):
// \xang|Selector4~8_combout  = ((\xang|Add1~7_combout  & (\xang|Add1~6_combout  & \iw|Add0~0_combout ))) # (!\xang|Add1~12_combout )

	.dataa(\xang|Add1~12_combout ),
	.datab(\xang|Add1~7_combout ),
	.datac(\xang|Add1~6_combout ),
	.datad(\iw|Add0~0_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~8_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~8 .lut_mask = 16'hD555;
defparam \xang|Selector4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \xang|Selector4~9 (
// Equation(s):
// \xang|Selector4~9_combout  = (\xang|Add1~12_combout  & ((\xang|Selector4~25_combout ) # ((\xang|Add1~13_combout  & \xang|Selector4~8_combout )))) # (!\xang|Add1~12_combout  & (\xang|Add1~13_combout  & (\xang|Selector4~8_combout )))

	.dataa(\xang|Add1~12_combout ),
	.datab(\xang|Add1~13_combout ),
	.datac(\xang|Selector4~8_combout ),
	.datad(\xang|Selector4~25_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~9_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~9 .lut_mask = 16'hEAC0;
defparam \xang|Selector4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneive_lcell_comb \xang|Selector4~7 (
// Equation(s):
// \xang|Selector4~7_combout  = (\xang|Add1~12_combout  & (((\xang|Selector4~4_combout )))) # (!\xang|Add1~12_combout  & (((!\xang|Add1~6_combout )) # (!\xang|Add1~13_combout )))

	.dataa(\xang|Add1~13_combout ),
	.datab(\xang|Add1~12_combout ),
	.datac(\xang|Selector4~4_combout ),
	.datad(\xang|Add1~6_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~7_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~7 .lut_mask = 16'hD1F3;
defparam \xang|Selector4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneive_lcell_comb \xang|Selector4~10 (
// Equation(s):
// \xang|Selector4~10_combout  = (\xang|Add1~19_combout  & ((\xang|Add1~18_combout ) # ((\xang|Selector4~7_combout )))) # (!\xang|Add1~19_combout  & (!\xang|Add1~18_combout  & (\xang|Selector4~9_combout )))

	.dataa(\xang|Add1~19_combout ),
	.datab(\xang|Add1~18_combout ),
	.datac(\xang|Selector4~9_combout ),
	.datad(\xang|Selector4~7_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~10_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~10 .lut_mask = 16'hBA98;
defparam \xang|Selector4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \xang|Selector4~11 (
// Equation(s):
// \xang|Selector4~11_combout  = (\xang|Add1~6_combout  & (\xang|Add1~12_combout  & ((\xang|Selector5~11_combout ) # (\xang|Add1~13_combout )))) # (!\xang|Add1~6_combout  & ((\xang|Add1~12_combout  $ (!\xang|Add1~13_combout ))))

	.dataa(\xang|Selector5~11_combout ),
	.datab(\xang|Add1~6_combout ),
	.datac(\xang|Add1~12_combout ),
	.datad(\xang|Add1~13_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~11_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~11 .lut_mask = 16'hF083;
defparam \xang|Selector4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneive_lcell_comb \xang|Selector4~12 (
// Equation(s):
// \xang|Selector4~12_combout  = (\xang|Add1~18_combout  & ((\xang|Selector4~10_combout  & ((\xang|Selector4~11_combout ))) # (!\xang|Selector4~10_combout  & (\xang|Selector4~6_combout )))) # (!\xang|Add1~18_combout  & (((\xang|Selector4~10_combout ))))

	.dataa(\xang|Selector4~6_combout ),
	.datab(\xang|Add1~18_combout ),
	.datac(\xang|Selector4~10_combout ),
	.datad(\xang|Selector4~11_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~12_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~12 .lut_mask = 16'hF838;
defparam \xang|Selector4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneive_lcell_comb \xang|out[1]~1 (
// Equation(s):
// \xang|out[1]~1_combout  = (\xang|Add1~22_combout  & ((\xang|Selector4~12_combout ))) # (!\xang|Add1~22_combout  & (\xang|Selector4~22_combout ))

	.dataa(\xang|Selector4~22_combout ),
	.datab(\xang|Selector4~12_combout ),
	.datac(gnd),
	.datad(\xang|Add1~22_combout ),
	.cin(gnd),
	.combout(\xang|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \xang|out[1]~1 .lut_mask = 16'hCCAA;
defparam \xang|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \xang|Selector4~23 (
// Equation(s):
// \xang|Selector4~23_combout  = (\xang|Add1~12_combout  & (\xang|Add1~13_combout  & ((\xang|Add1~6_combout ) # (\xang|Add1~7_combout )))) # (!\xang|Add1~12_combout  & (!\xang|Add1~13_combout  & ((!\xang|Add1~7_combout ) # (!\xang|Add1~6_combout ))))

	.dataa(\xang|Add1~12_combout ),
	.datab(\xang|Add1~6_combout ),
	.datac(\xang|Add1~7_combout ),
	.datad(\xang|Add1~13_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~23_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~23 .lut_mask = 16'hA815;
defparam \xang|Selector4~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneive_lcell_comb \xang|Selector3~0 (
// Equation(s):
// \xang|Selector3~0_combout  = (!\xang|Add1~12_combout  & (((!\xang|Add1~6_combout ) # (!\xang|Add1~7_combout )) # (!\xang|Add1~13_combout )))

	.dataa(\xang|Add1~13_combout ),
	.datab(\xang|Add1~12_combout ),
	.datac(\xang|Add1~7_combout ),
	.datad(\xang|Add1~6_combout ),
	.cin(gnd),
	.combout(\xang|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector3~0 .lut_mask = 16'h1333;
defparam \xang|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneive_lcell_comb \xang|Selector4~24 (
// Equation(s):
// \xang|Selector4~24_combout  = (!\xang|Add1~18_combout  & ((\xang|Add1~19_combout  & ((\xang|Selector3~0_combout ))) # (!\xang|Add1~19_combout  & (\xang|Selector4~23_combout ))))

	.dataa(\xang|Selector4~23_combout ),
	.datab(\xang|Add1~18_combout ),
	.datac(\xang|Add1~19_combout ),
	.datad(\xang|Selector3~0_combout ),
	.cin(gnd),
	.combout(\xang|Selector4~24_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector4~24 .lut_mask = 16'h3202;
defparam \xang|Selector4~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N5
dffeas \xang|out[1] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\xang|out[1]~1_combout ),
	.asdata(\xang|Selector4~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xang|Add1~25_combout ),
	.ena(\xang|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xang|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \xang|out[1] .is_wysiwyg = "true";
defparam \xang|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \xang|dTheta[33]~1 (
// Equation(s):
// \xang|dTheta[33]~1_combout  = \xang|out [1] $ (((!\iw|Equal0~2_combout  & ((\iw|Add0~18_combout ) # (\xang|LessThan1~0_combout )))))

	.dataa(\xang|out [1]),
	.datab(\iw|Equal0~2_combout ),
	.datac(\iw|Add0~18_combout ),
	.datad(\xang|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\xang|dTheta[33]~1_combout ),
	.cout());
// synopsys translate_off
defparam \xang|dTheta[33]~1 .lut_mask = 16'h999A;
defparam \xang|dTheta[33]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \xang|Selector3~1 (
// Equation(s):
// \xang|Selector3~1_combout  = (\xang|Add1~18_combout ) # ((\xang|Add1~19_combout  & (!\xang|Selector3~0_combout )) # (!\xang|Add1~19_combout  & ((\xang|Selector2~0_combout ))))

	.dataa(\xang|Add1~19_combout ),
	.datab(\xang|Selector3~0_combout ),
	.datac(\xang|Selector2~0_combout ),
	.datad(\xang|Add1~18_combout ),
	.cin(gnd),
	.combout(\xang|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector3~1 .lut_mask = 16'hFF72;
defparam \xang|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \xang|Selector3~6 (
// Equation(s):
// \xang|Selector3~6_combout  = (\xang|Add1~7_combout  & (\xang|Add1~6_combout  & (\xang|Add1~13_combout  & \iw|Add0~0_combout )))

	.dataa(\xang|Add1~7_combout ),
	.datab(\xang|Add1~6_combout ),
	.datac(\xang|Add1~13_combout ),
	.datad(\iw|Add0~0_combout ),
	.cin(gnd),
	.combout(\xang|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector3~6 .lut_mask = 16'h8000;
defparam \xang|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \xang|Selector3~7 (
// Equation(s):
// \xang|Selector3~7_combout  = (\xang|Add1~12_combout  & (((!\xang|Add1~19_combout ) # (!\xang|out[2]~3_combout )))) # (!\xang|Add1~12_combout  & (\xang|Selector3~6_combout  & ((!\xang|Add1~19_combout ))))

	.dataa(\xang|Selector3~6_combout ),
	.datab(\xang|out[2]~3_combout ),
	.datac(\xang|Add1~12_combout ),
	.datad(\xang|Add1~19_combout ),
	.cin(gnd),
	.combout(\xang|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector3~7 .lut_mask = 16'h30FA;
defparam \xang|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \xang|Selector3~4 (
// Equation(s):
// \xang|Selector3~4_combout  = (\xang|Selector4~4_combout  & (\xang|Selector4~25_combout  & (!\xang|Selector5~1_combout ))) # (!\xang|Selector4~4_combout  & ((\xang|Add1~19_combout ) # ((\xang|Selector4~25_combout  & !\xang|Selector5~1_combout ))))

	.dataa(\xang|Selector4~4_combout ),
	.datab(\xang|Selector4~25_combout ),
	.datac(\xang|Selector5~1_combout ),
	.datad(\xang|Add1~19_combout ),
	.cin(gnd),
	.combout(\xang|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector3~4 .lut_mask = 16'h5D0C;
defparam \xang|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \xang|Selector3~3 (
// Equation(s):
// \xang|Selector3~3_combout  = (\xang|Add1~13_combout  & (((\xang|Add1~6_combout  & \xang|Selector5~11_combout )) # (!\xang|Add1~19_combout ))) # (!\xang|Add1~13_combout  & (\xang|Add1~6_combout  & (\xang|Selector5~11_combout  & !\xang|Add1~19_combout )))

	.dataa(\xang|Add1~13_combout ),
	.datab(\xang|Add1~6_combout ),
	.datac(\xang|Selector5~11_combout ),
	.datad(\xang|Add1~19_combout ),
	.cin(gnd),
	.combout(\xang|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector3~3 .lut_mask = 16'h80EA;
defparam \xang|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \xang|Selector3~5 (
// Equation(s):
// \xang|Selector3~5_combout  = (\xang|Add1~12_combout  & ((\xang|Selector3~3_combout ))) # (!\xang|Add1~12_combout  & (\xang|Selector3~4_combout ))

	.dataa(\xang|Selector3~4_combout ),
	.datab(gnd),
	.datac(\xang|Add1~12_combout ),
	.datad(\xang|Selector3~3_combout ),
	.cin(gnd),
	.combout(\xang|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector3~5 .lut_mask = 16'hFA0A;
defparam \xang|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \xang|Selector3~8 (
// Equation(s):
// \xang|Selector3~8_combout  = (\xang|Add1~18_combout  & ((\xang|Add1~22_combout ) # ((\xang|Selector3~5_combout )))) # (!\xang|Add1~18_combout  & (!\xang|Add1~22_combout  & (\xang|Selector3~7_combout )))

	.dataa(\xang|Add1~18_combout ),
	.datab(\xang|Add1~22_combout ),
	.datac(\xang|Selector3~7_combout ),
	.datad(\xang|Selector3~5_combout ),
	.cin(gnd),
	.combout(\xang|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector3~8 .lut_mask = 16'hBA98;
defparam \xang|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \xang|Selector3~9 (
// Equation(s):
// \xang|Selector3~9_combout  = (\xang|Add1~19_combout  & (((\xang|Add1~12_combout ) # (!\xang|Selector4~25_combout )))) # (!\xang|Add1~19_combout  & (\xang|Selector2~0_combout ))

	.dataa(\xang|Selector2~0_combout ),
	.datab(\xang|Selector4~25_combout ),
	.datac(\xang|Add1~12_combout ),
	.datad(\xang|Add1~19_combout ),
	.cin(gnd),
	.combout(\xang|Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector3~9 .lut_mask = 16'hF3AA;
defparam \xang|Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \xang|Selector3~2 (
// Equation(s):
// \xang|Selector3~2_combout  = (\xang|Add1~12_combout  & ((\xang|Add1~19_combout ) # ((!\xang|Add1~13_combout  & !\xang|Add1~6_combout )))) # (!\xang|Add1~12_combout  & (((\xang|Add1~13_combout  & \xang|Add1~6_combout )) # (!\xang|Add1~19_combout )))

	.dataa(\xang|Add1~13_combout ),
	.datab(\xang|Add1~12_combout ),
	.datac(\xang|Add1~6_combout ),
	.datad(\xang|Add1~19_combout ),
	.cin(gnd),
	.combout(\xang|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector3~2 .lut_mask = 16'hEC37;
defparam \xang|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \xang|Selector3~10 (
// Equation(s):
// \xang|Selector3~10_combout  = (\xang|Selector3~8_combout  & ((\xang|Selector3~9_combout ) # ((!\xang|Add1~22_combout )))) # (!\xang|Selector3~8_combout  & (((\xang|Selector3~2_combout  & \xang|Add1~22_combout ))))

	.dataa(\xang|Selector3~8_combout ),
	.datab(\xang|Selector3~9_combout ),
	.datac(\xang|Selector3~2_combout ),
	.datad(\xang|Add1~22_combout ),
	.cin(gnd),
	.combout(\xang|Selector3~10_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector3~10 .lut_mask = 16'hD8AA;
defparam \xang|Selector3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \xang|Selector3~11 (
// Equation(s):
// \xang|Selector3~11_combout  = (\xang|Add1~25_combout  & (\xang|Selector3~1_combout )) # (!\xang|Add1~25_combout  & ((\xang|Selector3~10_combout )))

	.dataa(gnd),
	.datab(\xang|Selector3~1_combout ),
	.datac(\xang|Add1~25_combout ),
	.datad(\xang|Selector3~10_combout ),
	.cin(gnd),
	.combout(\xang|Selector3~11_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector3~11 .lut_mask = 16'hCFC0;
defparam \xang|Selector3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N13
dffeas \xang|out[2] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\xang|Selector3~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xang|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xang|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \xang|out[2] .is_wysiwyg = "true";
defparam \xang|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \xang|dTheta[34]~4 (
// Equation(s):
// \xang|dTheta[34]~4_combout  = \xang|out [2] $ (((!\iw|Equal0~2_combout  & ((\iw|Add0~18_combout ) # (\xang|LessThan1~0_combout )))))

	.dataa(\xang|out [2]),
	.datab(\iw|Equal0~2_combout ),
	.datac(\iw|Add0~18_combout ),
	.datad(\xang|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\xang|dTheta[34]~4_combout ),
	.cout());
// synopsys translate_off
defparam \xang|dTheta[34]~4 .lut_mask = 16'h999A;
defparam \xang|dTheta[34]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \xang|Selector2~2 (
// Equation(s):
// \xang|Selector2~2_combout  = (\xang|Selector2~1_combout ) # ((\xang|Add1~18_combout  & ((\xang|Add1~19_combout ) # (!\xang|Selector2~0_combout ))))

	.dataa(\xang|Add1~19_combout ),
	.datab(\xang|Add1~18_combout ),
	.datac(\xang|Selector2~0_combout ),
	.datad(\xang|Selector2~1_combout ),
	.cin(gnd),
	.combout(\xang|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector2~2 .lut_mask = 16'hFF8C;
defparam \xang|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \xang|Selector2~3 (
// Equation(s):
// \xang|Selector2~3_combout  = (\xang|Add1~19_combout  & ((\xang|Add1~12_combout ) # ((\xang|Selector4~4_combout ) # (!\xang|Add1~18_combout ))))

	.dataa(\xang|Add1~19_combout ),
	.datab(\xang|Add1~12_combout ),
	.datac(\xang|Selector4~4_combout ),
	.datad(\xang|Add1~18_combout ),
	.cin(gnd),
	.combout(\xang|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector2~3 .lut_mask = 16'hA8AA;
defparam \xang|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \xang|Selector2~5 (
// Equation(s):
// \xang|Selector2~5_combout  = (\xang|Selector2~3_combout ) # ((\xang|Selector2~4_combout  & \xang|Add1~18_combout ))

	.dataa(\xang|Selector2~4_combout ),
	.datab(\xang|Selector2~3_combout ),
	.datac(gnd),
	.datad(\xang|Add1~18_combout ),
	.cin(gnd),
	.combout(\xang|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector2~5 .lut_mask = 16'hEECC;
defparam \xang|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \xang|out[3]~2 (
// Equation(s):
// \xang|out[3]~2_combout  = (\xang|Add1~22_combout  & (\xang|Selector2~2_combout )) # (!\xang|Add1~22_combout  & ((\xang|Selector2~5_combout )))

	.dataa(\xang|Selector2~2_combout ),
	.datab(\xang|Add1~22_combout ),
	.datac(gnd),
	.datad(\xang|Selector2~5_combout ),
	.cin(gnd),
	.combout(\xang|out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \xang|out[3]~2 .lut_mask = 16'hBB88;
defparam \xang|out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N17
dffeas \xang|out[3] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\xang|out[3]~2_combout ),
	.asdata(\xang|Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xang|Add1~25_combout ),
	.ena(\xang|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xang|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \xang|out[3] .is_wysiwyg = "true";
defparam \xang|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \xang|dTheta[35]~3 (
// Equation(s):
// \xang|dTheta[35]~3_combout  = \xang|out [3] $ (((!\iw|Equal0~2_combout  & ((\iw|Add0~18_combout ) # (\xang|LessThan1~0_combout )))))

	.dataa(\iw|Add0~18_combout ),
	.datab(\xang|out [3]),
	.datac(\iw|Equal0~2_combout ),
	.datad(\xang|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\xang|dTheta[35]~3_combout ),
	.cout());
// synopsys translate_off
defparam \xang|dTheta[35]~3 .lut_mask = 16'hC3C6;
defparam \xang|dTheta[35]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \xang|Selector5~12 (
// Equation(s):
// \xang|Selector5~12_combout  = (\xang|Add1~6_combout  & ((\xang|Add1~12_combout  & ((!\xang|Selector5~11_combout ))) # (!\xang|Add1~12_combout  & (\xang|Add1~7_combout )))) # (!\xang|Add1~6_combout  & (((\xang|Add1~12_combout ) # 
// (!\xang|Selector5~11_combout ))))

	.dataa(\xang|Add1~7_combout ),
	.datab(\xang|Add1~6_combout ),
	.datac(\xang|Add1~12_combout ),
	.datad(\xang|Selector5~11_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~12_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~12 .lut_mask = 16'h38FB;
defparam \xang|Selector5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \xang|Selector5~10 (
// Equation(s):
// \xang|Selector5~10_combout  = (!\xang|Add1~13_combout  & ((\xang|Add1~12_combout  & (!\xang|Selector5~1_combout  & !\xang|Add1~6_combout )) # (!\xang|Add1~12_combout  & ((\xang|Add1~6_combout )))))

	.dataa(\xang|Add1~13_combout ),
	.datab(\xang|Selector5~1_combout ),
	.datac(\xang|Add1~12_combout ),
	.datad(\xang|Add1~6_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~10_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~10 .lut_mask = 16'h0510;
defparam \xang|Selector5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \xang|Selector5~13 (
// Equation(s):
// \xang|Selector5~13_combout  = (\xang|Selector5~10_combout ) # ((\xang|Selector5~12_combout  & \xang|Add1~13_combout ))

	.dataa(\xang|Selector5~12_combout ),
	.datab(gnd),
	.datac(\xang|Selector5~10_combout ),
	.datad(\xang|Add1~13_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~13_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~13 .lut_mask = 16'hFAF0;
defparam \xang|Selector5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \xang|Selector5~8 (
// Equation(s):
// \xang|Selector5~8_combout  = (\xang|Selector5~1_combout  & ((\xang|Add1~12_combout  & ((\xang|Add1~6_combout ) # (!\xang|Add1~13_combout ))) # (!\xang|Add1~12_combout  & ((!\xang|Add1~6_combout ))))) # (!\xang|Selector5~1_combout  & 
// (((\xang|Add1~6_combout ))))

	.dataa(\xang|Add1~13_combout ),
	.datab(\xang|Selector5~1_combout ),
	.datac(\xang|Add1~12_combout ),
	.datad(\xang|Add1~6_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~8 .lut_mask = 16'hF34C;
defparam \xang|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
cycloneive_lcell_comb \xang|Selector5~0 (
// Equation(s):
// \xang|Selector5~0_combout  = \xang|Add1~6_combout  $ (((!\iw|Add0~0_combout  & !\xang|Add1~7_combout )))

	.dataa(gnd),
	.datab(\iw|Add0~0_combout ),
	.datac(\xang|Add1~7_combout ),
	.datad(\xang|Add1~6_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~0 .lut_mask = 16'hFC03;
defparam \xang|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \xang|Selector5~5 (
// Equation(s):
// \xang|Selector5~5_combout  = (!\xang|Add1~12_combout  & ((\xang|Add1~13_combout  & ((\xang|Selector5~0_combout ))) # (!\xang|Add1~13_combout  & (\xang|Add1~6_combout ))))

	.dataa(\xang|Add1~13_combout ),
	.datab(\xang|Add1~6_combout ),
	.datac(\xang|Add1~12_combout ),
	.datad(\xang|Selector5~0_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~5 .lut_mask = 16'h0E04;
defparam \xang|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \xang|Selector5~6 (
// Equation(s):
// \xang|Selector5~6_combout  = (\xang|Add1~7_combout  & (\xang|Add1~6_combout  & ((\iw|Add0~0_combout ) # (!\xang|Add1~13_combout )))) # (!\xang|Add1~7_combout  & (!\xang|Add1~6_combout  & ((\xang|Add1~13_combout ) # (!\iw|Add0~0_combout ))))

	.dataa(\xang|Add1~13_combout ),
	.datab(\iw|Add0~0_combout ),
	.datac(\xang|Add1~7_combout ),
	.datad(\xang|Add1~6_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~6 .lut_mask = 16'hD00B;
defparam \xang|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneive_lcell_comb \xang|Selector5~7 (
// Equation(s):
// \xang|Selector5~7_combout  = (\xang|Selector5~5_combout ) # ((\xang|Add1~12_combout  & \xang|Selector5~6_combout ))

	.dataa(\xang|Add1~12_combout ),
	.datab(gnd),
	.datac(\xang|Selector5~5_combout ),
	.datad(\xang|Selector5~6_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~7 .lut_mask = 16'hFAF0;
defparam \xang|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneive_lcell_comb \xang|Selector5~9 (
// Equation(s):
// \xang|Selector5~9_combout  = (\xang|Add1~18_combout  & (((\xang|Add1~19_combout )))) # (!\xang|Add1~18_combout  & ((\xang|Add1~19_combout  & ((\xang|Selector5~7_combout ))) # (!\xang|Add1~19_combout  & (\xang|Selector5~8_combout ))))

	.dataa(\xang|Add1~18_combout ),
	.datab(\xang|Selector5~8_combout ),
	.datac(\xang|Add1~19_combout ),
	.datad(\xang|Selector5~7_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~9 .lut_mask = 16'hF4A4;
defparam \xang|Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \xang|Selector5~3 (
// Equation(s):
// \xang|Selector5~3_combout  = (\xang|Add1~6_combout  & (!\xang|Selector5~1_combout )) # (!\xang|Add1~6_combout  & ((\xang|Add1~7_combout )))

	.dataa(gnd),
	.datab(\xang|Selector5~1_combout ),
	.datac(\xang|Add1~7_combout ),
	.datad(\xang|Add1~6_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~3 .lut_mask = 16'h33F0;
defparam \xang|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \xang|Selector5~2 (
// Equation(s):
// \xang|Selector5~2_combout  = (\xang|Add1~12_combout  & (\xang|Add1~13_combout )) # (!\xang|Add1~12_combout  & (!\xang|Add1~6_combout  & ((\xang|Add1~13_combout ) # (!\xang|Selector5~1_combout ))))

	.dataa(\xang|Add1~13_combout ),
	.datab(\xang|Selector5~1_combout ),
	.datac(\xang|Add1~12_combout ),
	.datad(\xang|Add1~6_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~2 .lut_mask = 16'hA0AB;
defparam \xang|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneive_lcell_comb \xang|Selector5~4 (
// Equation(s):
// \xang|Selector5~4_combout  = (\xang|Add1~12_combout  & ((\xang|Selector5~2_combout  & ((\xang|Selector5~3_combout ))) # (!\xang|Selector5~2_combout  & (!\xang|Selector5~0_combout )))) # (!\xang|Add1~12_combout  & (((\xang|Selector5~2_combout ))))

	.dataa(\xang|Selector5~0_combout ),
	.datab(\xang|Selector5~3_combout ),
	.datac(\xang|Add1~12_combout ),
	.datad(\xang|Selector5~2_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~4 .lut_mask = 16'hCF50;
defparam \xang|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \xang|Selector5~14 (
// Equation(s):
// \xang|Selector5~14_combout  = (\xang|Add1~18_combout  & ((\xang|Selector5~9_combout  & (\xang|Selector5~13_combout )) # (!\xang|Selector5~9_combout  & ((\xang|Selector5~4_combout ))))) # (!\xang|Add1~18_combout  & (((\xang|Selector5~9_combout ))))

	.dataa(\xang|Add1~18_combout ),
	.datab(\xang|Selector5~13_combout ),
	.datac(\xang|Selector5~9_combout ),
	.datad(\xang|Selector5~4_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~14_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~14 .lut_mask = 16'hDAD0;
defparam \xang|Selector5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \xang|Selector5~23 (
// Equation(s):
// \xang|Selector5~23_combout  = (\xang|Add1~19_combout ) # ((\xang|Add1~7_combout  & !\xang|Add1~13_combout ))

	.dataa(\xang|Add1~19_combout ),
	.datab(gnd),
	.datac(\xang|Add1~7_combout ),
	.datad(\xang|Add1~13_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~23_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~23 .lut_mask = 16'hAAFA;
defparam \xang|Selector5~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \xang|Selector5~24 (
// Equation(s):
// \xang|Selector5~24_combout  = (\xang|Add1~12_combout  & ((\xang|Selector5~11_combout ) # ((!\xang|Selector5~23_combout  & \xang|Add1~13_combout )))) # (!\xang|Add1~12_combout  & ((\xang|Selector5~23_combout ) # ((\xang|Selector5~11_combout  & 
// \xang|Add1~13_combout ))))

	.dataa(\xang|Add1~12_combout ),
	.datab(\xang|Selector5~23_combout ),
	.datac(\xang|Selector5~11_combout ),
	.datad(\xang|Add1~13_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~24_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~24 .lut_mask = 16'hF6E4;
defparam \xang|Selector5~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \xang|Selector5~25 (
// Equation(s):
// \xang|Selector5~25_combout  = \xang|Add1~13_combout  $ (((!\xang|Add1~6_combout ) # (!\xang|Selector5~24_combout )))

	.dataa(\xang|Selector5~24_combout ),
	.datab(gnd),
	.datac(\xang|Add1~6_combout ),
	.datad(\xang|Add1~13_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~25_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~25 .lut_mask = 16'hA05F;
defparam \xang|Selector5~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \xang|Selector5~20 (
// Equation(s):
// \xang|Selector5~20_combout  = (\xang|Add1~12_combout  & (((\xang|Add1~13_combout )))) # (!\xang|Add1~12_combout  & ((\xang|Add1~6_combout  & (\xang|Selector5~11_combout  & !\xang|Add1~13_combout )) # (!\xang|Add1~6_combout  & ((\xang|Add1~13_combout )))))

	.dataa(\xang|Add1~12_combout ),
	.datab(\xang|Selector5~11_combout ),
	.datac(\xang|Add1~6_combout ),
	.datad(\xang|Add1~13_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~20_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~20 .lut_mask = 16'hAF40;
defparam \xang|Selector5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \xang|Selector5~19 (
// Equation(s):
// \xang|Selector5~19_combout  = (\xang|Add1~7_combout ) # ((\xang|LessThan0~1_combout  & ((\xang|Add1~4_combout ))) # (!\xang|LessThan0~1_combout  & (\iw|Add0~4_combout )))

	.dataa(\iw|Add0~4_combout ),
	.datab(\xang|LessThan0~1_combout ),
	.datac(\xang|Add1~7_combout ),
	.datad(\xang|Add1~4_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~19_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~19 .lut_mask = 16'hFEF2;
defparam \xang|Selector5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \xang|Selector5~15 (
// Equation(s):
// \xang|Selector5~15_combout  = (\xang|Add1~6_combout  & ((!\iw|Add0~0_combout ) # (!\xang|Add1~7_combout ))) # (!\xang|Add1~6_combout  & ((\xang|Add1~7_combout ) # (\iw|Add0~0_combout )))

	.dataa(\xang|Add1~6_combout ),
	.datab(gnd),
	.datac(\xang|Add1~7_combout ),
	.datad(\iw|Add0~0_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~15_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~15 .lut_mask = 16'h5FFA;
defparam \xang|Selector5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \xang|Selector5~21 (
// Equation(s):
// \xang|Selector5~21_combout  = (\xang|Selector5~20_combout  & (((!\xang|Add1~12_combout ) # (!\xang|Selector5~15_combout )))) # (!\xang|Selector5~20_combout  & (\xang|Selector5~19_combout  & ((\xang|Add1~12_combout ))))

	.dataa(\xang|Selector5~20_combout ),
	.datab(\xang|Selector5~19_combout ),
	.datac(\xang|Selector5~15_combout ),
	.datad(\xang|Add1~12_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~21_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~21 .lut_mask = 16'h4EAA;
defparam \xang|Selector5~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \xang|Selector5~17 (
// Equation(s):
// \xang|Selector5~17_combout  = (\xang|Add1~6_combout  & (((\xang|Add1~7_combout )) # (!\xang|Add1~13_combout ))) # (!\xang|Add1~6_combout  & (!\xang|Add1~13_combout  & ((\xang|Selector5~1_combout ))))

	.dataa(\xang|Add1~6_combout ),
	.datab(\xang|Add1~13_combout ),
	.datac(\xang|Add1~7_combout ),
	.datad(\xang|Selector5~1_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~17_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~17 .lut_mask = 16'hB3A2;
defparam \xang|Selector5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \xang|Selector5~16 (
// Equation(s):
// \xang|Selector5~16_combout  = (\xang|Add1~12_combout  & ((\xang|Selector4~25_combout ) # ((\xang|Selector5~15_combout  & \xang|Add1~13_combout ))))

	.dataa(\xang|Add1~12_combout ),
	.datab(\xang|Selector4~25_combout ),
	.datac(\xang|Selector5~15_combout ),
	.datad(\xang|Add1~13_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~16_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~16 .lut_mask = 16'hA888;
defparam \xang|Selector5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \xang|Selector5~18 (
// Equation(s):
// \xang|Selector5~18_combout  = (!\xang|Add1~19_combout  & ((\xang|Selector5~16_combout ) # ((!\xang|Add1~12_combout  & \xang|Selector5~17_combout ))))

	.dataa(\xang|Add1~12_combout ),
	.datab(\xang|Selector5~17_combout ),
	.datac(\xang|Selector5~16_combout ),
	.datad(\xang|Add1~19_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~18_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~18 .lut_mask = 16'h00F4;
defparam \xang|Selector5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \xang|Selector5~22 (
// Equation(s):
// \xang|Selector5~22_combout  = (!\xang|Add1~18_combout  & ((\xang|Selector5~18_combout ) # ((\xang|Add1~19_combout  & \xang|Selector5~21_combout ))))

	.dataa(\xang|Add1~19_combout ),
	.datab(\xang|Selector5~21_combout ),
	.datac(\xang|Add1~18_combout ),
	.datad(\xang|Selector5~18_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~22_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~22 .lut_mask = 16'h0F08;
defparam \xang|Selector5~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \xang|Selector5~26 (
// Equation(s):
// \xang|Selector5~26_combout  = (\xang|Selector5~22_combout ) # ((\xang|Selector5~25_combout  & \xang|Add1~18_combout ))

	.dataa(\xang|Selector5~25_combout ),
	.datab(gnd),
	.datac(\xang|Add1~18_combout ),
	.datad(\xang|Selector5~22_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~26_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~26 .lut_mask = 16'hFFA0;
defparam \xang|Selector5~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \xang|out[0]~0 (
// Equation(s):
// \xang|out[0]~0_combout  = (\xang|Add1~22_combout  & ((\xang|Selector5~26_combout ))) # (!\xang|Add1~22_combout  & (\xang|Selector5~14_combout ))

	.dataa(\xang|Selector5~14_combout ),
	.datab(\xang|Add1~22_combout ),
	.datac(gnd),
	.datad(\xang|Selector5~26_combout ),
	.cin(gnd),
	.combout(\xang|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \xang|out[0]~0 .lut_mask = 16'hEE22;
defparam \xang|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \xang|Selector5~27 (
// Equation(s):
// \xang|Selector5~27_combout  = (\xang|Add1~19_combout  & (((\xang|Selector4~4_combout )))) # (!\xang|Add1~19_combout  & (((!\xang|Selector5~19_combout )) # (!\xang|Add1~13_combout )))

	.dataa(\xang|Add1~13_combout ),
	.datab(\xang|Selector5~19_combout ),
	.datac(\xang|Selector4~4_combout ),
	.datad(\xang|Add1~19_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~27_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~27 .lut_mask = 16'hF077;
defparam \xang|Selector5~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \xang|Selector5~28 (
// Equation(s):
// \xang|Selector5~28_combout  = (\xang|Add1~6_combout  & ((\xang|Add1~7_combout  & (!\xang|Add1~13_combout  & \xang|Add1~19_combout )) # (!\xang|Add1~7_combout  & ((\xang|Add1~19_combout ) # (!\xang|Add1~13_combout ))))) # (!\xang|Add1~6_combout  & 
// ((\xang|Add1~13_combout  $ (!\xang|Add1~19_combout ))))

	.dataa(\xang|Add1~7_combout ),
	.datab(\xang|Add1~6_combout ),
	.datac(\xang|Add1~13_combout ),
	.datad(\xang|Add1~19_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~28_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~28 .lut_mask = 16'h7C07;
defparam \xang|Selector5~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \xang|Selector5~29 (
// Equation(s):
// \xang|Selector5~29_combout  = (\xang|Add1~18_combout ) # ((\xang|Add1~12_combout  & (\xang|Selector5~27_combout )) # (!\xang|Add1~12_combout  & ((\xang|Selector5~28_combout ))))

	.dataa(\xang|Add1~18_combout ),
	.datab(\xang|Add1~12_combout ),
	.datac(\xang|Selector5~27_combout ),
	.datad(\xang|Selector5~28_combout ),
	.cin(gnd),
	.combout(\xang|Selector5~29_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector5~29 .lut_mask = 16'hFBEA;
defparam \xang|Selector5~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N29
dffeas \xang|out[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\xang|out[0]~0_combout ),
	.asdata(\xang|Selector5~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\xang|Add1~25_combout ),
	.ena(\xang|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xang|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \xang|out[0] .is_wysiwyg = "true";
defparam \xang|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \xang|dTheta[32]~0 (
// Equation(s):
// \xang|dTheta[32]~0_combout  = \xang|out [0] $ (((!\iw|Equal0~2_combout  & ((\iw|Add0~18_combout ) # (\xang|LessThan1~0_combout )))))

	.dataa(\iw|Add0~18_combout ),
	.datab(\xang|out [0]),
	.datac(\iw|Equal0~2_combout ),
	.datad(\xang|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\xang|dTheta[32]~0_combout ),
	.cout());
// synopsys translate_off
defparam \xang|dTheta[32]~0 .lut_mask = 16'hC3C6;
defparam \xang|dTheta[32]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \rl|s0|Mux15~10 (
// Equation(s):
// \rl|s0|Mux15~10_combout  = (\xang|dTheta[34]~4_combout  & (\xang|dTheta[32]~0_combout  & (\xang|dTheta[33]~1_combout  $ (\xang|dTheta[35]~3_combout )))) # (!\xang|dTheta[34]~4_combout  & (\xang|dTheta[33]~1_combout  & ((!\xang|dTheta[32]~0_combout ))))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(\xang|dTheta[34]~4_combout ),
	.datac(\xang|dTheta[35]~3_combout ),
	.datad(\xang|dTheta[32]~0_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux15~10 .lut_mask = 16'h4822;
defparam \rl|s0|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \xang|LessThan1~1 (
// Equation(s):
// \xang|LessThan1~1_combout  = (!\iw|Equal0~2_combout  & ((\iw|Add0~18_combout ) # (\xang|LessThan1~0_combout )))

	.dataa(\iw|Add0~18_combout ),
	.datab(gnd),
	.datac(\iw|Equal0~2_combout ),
	.datad(\xang|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\xang|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \xang|LessThan1~1 .lut_mask = 16'h0F0A;
defparam \xang|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \xang|Selector0~0 (
// Equation(s):
// \xang|Selector0~0_combout  = (\xang|Add1~25_combout ) # ((!\xang|Selector2~1_combout  & \xang|Add1~22_combout ))

	.dataa(gnd),
	.datab(\xang|Selector2~1_combout ),
	.datac(\xang|Add1~25_combout ),
	.datad(\xang|Add1~22_combout ),
	.cin(gnd),
	.combout(\xang|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \xang|Selector0~0 .lut_mask = 16'hF3F0;
defparam \xang|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N7
dffeas \xang|out[5] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\xang|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xang|out[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xang|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \xang|out[5] .is_wysiwyg = "true";
defparam \xang|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneive_lcell_comb \rl|s0|Mux15~8 (
// Equation(s):
// \rl|s0|Mux15~8_combout  = (\xang|dTheta[35]~3_combout  & ((\xang|dTheta[34]~4_combout ) # ((!\xang|dTheta[33]~1_combout  & \xang|dTheta[32]~0_combout )))) # (!\xang|dTheta[35]~3_combout  & (\xang|dTheta[33]~1_combout  & ((\xang|dTheta[32]~0_combout ))))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(\xang|dTheta[34]~4_combout ),
	.datac(\xang|dTheta[35]~3_combout ),
	.datad(\xang|dTheta[32]~0_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux15~8 .lut_mask = 16'hDAC0;
defparam \rl|s0|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \rl|s0|Mux15~7 (
// Equation(s):
// \rl|s0|Mux15~7_combout  = (\xang|dTheta[35]~3_combout  & ((\xang|dTheta[33]~1_combout  & ((!\xang|dTheta[32]~0_combout ) # (!\xang|dTheta[34]~4_combout ))) # (!\xang|dTheta[33]~1_combout  & (!\xang|dTheta[34]~4_combout  & !\xang|dTheta[32]~0_combout ))))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(\xang|dTheta[34]~4_combout ),
	.datac(\xang|dTheta[35]~3_combout ),
	.datad(\xang|dTheta[32]~0_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux15~7 .lut_mask = 16'h20B0;
defparam \rl|s0|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \rl|s0|Mux15~9 (
// Equation(s):
// \rl|s0|Mux15~9_combout  = (\xang|LessThan1~1_combout  & (((\rl|s0|Mux15~8_combout )) # (!\xang|out [5]))) # (!\xang|LessThan1~1_combout  & (!\xang|out [5] & ((\rl|s0|Mux15~7_combout ))))

	.dataa(\xang|LessThan1~1_combout ),
	.datab(\xang|out [5]),
	.datac(\rl|s0|Mux15~8_combout ),
	.datad(\rl|s0|Mux15~7_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux15~9 .lut_mask = 16'hB3A2;
defparam \rl|s0|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \xang|dTheta[37]~2 (
// Equation(s):
// \xang|dTheta[37]~2_combout  = \xang|out [5] $ (((!\iw|Equal0~2_combout  & ((\iw|Add0~18_combout ) # (\xang|LessThan1~0_combout )))))

	.dataa(\iw|Add0~18_combout ),
	.datab(\xang|out [5]),
	.datac(\iw|Equal0~2_combout ),
	.datad(\xang|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\xang|dTheta[37]~2_combout ),
	.cout());
// synopsys translate_off
defparam \xang|dTheta[37]~2 .lut_mask = 16'hC3C6;
defparam \xang|dTheta[37]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \rl|s0|Mux15~6 (
// Equation(s):
// \rl|s0|Mux15~6_combout  = (\xang|dTheta[33]~1_combout  & (((\xang|dTheta[34]~4_combout  & !\xang|dTheta[32]~0_combout )) # (!\xang|dTheta[35]~3_combout ))) # (!\xang|dTheta[33]~1_combout  & ((\xang|dTheta[32]~0_combout ) # (\xang|dTheta[34]~4_combout  $ 
// (\xang|dTheta[35]~3_combout ))))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(\xang|dTheta[34]~4_combout ),
	.datac(\xang|dTheta[35]~3_combout ),
	.datad(\xang|dTheta[32]~0_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux15~6 .lut_mask = 16'h5F9E;
defparam \rl|s0|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \rl|s0|Mux15~11 (
// Equation(s):
// \rl|s0|Mux15~11_combout  = (\rl|s0|Mux15~9_combout  & ((\rl|s0|Mux15~10_combout ) # ((!\xang|dTheta[37]~2_combout )))) # (!\rl|s0|Mux15~9_combout  & (((\xang|dTheta[37]~2_combout  & \rl|s0|Mux15~6_combout ))))

	.dataa(\rl|s0|Mux15~10_combout ),
	.datab(\rl|s0|Mux15~9_combout ),
	.datac(\xang|dTheta[37]~2_combout ),
	.datad(\rl|s0|Mux15~6_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux15~11 .lut_mask = 16'hBC8C;
defparam \rl|s0|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \rl|s0|Mux15~4 (
// Equation(s):
// \rl|s0|Mux15~4_combout  = (\xang|dTheta[37]~2_combout  & (!\xang|dTheta[35]~3_combout  & (\xang|dTheta[33]~1_combout  $ (\xang|dTheta[32]~0_combout )))) # (!\xang|dTheta[37]~2_combout  & ((\xang|dTheta[35]~3_combout ) # ((\xang|dTheta[33]~1_combout  & 
// \xang|dTheta[32]~0_combout ))))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(\xang|dTheta[37]~2_combout ),
	.datac(\xang|dTheta[35]~3_combout ),
	.datad(\xang|dTheta[32]~0_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux15~4 .lut_mask = 16'h3638;
defparam \rl|s0|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \rl|s0|Mux15~0 (
// Equation(s):
// \rl|s0|Mux15~0_combout  = (\xang|dTheta[33]~1_combout  & ((\xang|dTheta[37]~2_combout  & (!\xang|dTheta[35]~3_combout  & \xang|dTheta[32]~0_combout )) # (!\xang|dTheta[37]~2_combout  & ((!\xang|dTheta[32]~0_combout ))))) # (!\xang|dTheta[33]~1_combout  & 
// (\xang|dTheta[37]~2_combout  & (\xang|dTheta[35]~3_combout  $ (!\xang|dTheta[32]~0_combout ))))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(\xang|dTheta[37]~2_combout ),
	.datac(\xang|dTheta[35]~3_combout ),
	.datad(\xang|dTheta[32]~0_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux15~0 .lut_mask = 16'h4826;
defparam \rl|s0|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \rl|s0|Mux15~2 (
// Equation(s):
// \rl|s0|Mux15~2_combout  = (\xang|dTheta[35]~3_combout  & (\xang|dTheta[37]~2_combout  & ((\xang|dTheta[32]~0_combout ) # (\xang|dTheta[33]~1_combout )))) # (!\xang|dTheta[35]~3_combout  & (\xang|dTheta[32]~0_combout  & ((\xang|dTheta[37]~2_combout ) # 
// (!\xang|dTheta[33]~1_combout ))))

	.dataa(\xang|dTheta[35]~3_combout ),
	.datab(\xang|dTheta[32]~0_combout ),
	.datac(\xang|dTheta[37]~2_combout ),
	.datad(\xang|dTheta[33]~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux15~2 .lut_mask = 16'hE0C4;
defparam \rl|s0|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \rl|s0|Mux15~1 (
// Equation(s):
// \rl|s0|Mux15~1_combout  = (\xang|dTheta[35]~3_combout  & (((\xang|dTheta[33]~1_combout ) # (!\xang|dTheta[32]~0_combout )))) # (!\xang|dTheta[35]~3_combout  & (!\xang|dTheta[37]~2_combout  & (\xang|dTheta[32]~0_combout  $ (\xang|dTheta[33]~1_combout ))))

	.dataa(\xang|dTheta[35]~3_combout ),
	.datab(\xang|dTheta[37]~2_combout ),
	.datac(\xang|dTheta[32]~0_combout ),
	.datad(\xang|dTheta[33]~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux15~1 .lut_mask = 16'hAB1A;
defparam \rl|s0|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \rl|s0|Mux15~3 (
// Equation(s):
// \rl|s0|Mux15~3_combout  = (\xang|out [2] & (\xang|LessThan1~1_combout  & (!\rl|s0|Mux15~2_combout ))) # (!\xang|out [2] & ((\xang|LessThan1~1_combout ) # ((!\rl|s0|Mux15~1_combout ))))

	.dataa(\xang|out [2]),
	.datab(\xang|LessThan1~1_combout ),
	.datac(\rl|s0|Mux15~2_combout ),
	.datad(\rl|s0|Mux15~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux15~3 .lut_mask = 16'h4C5D;
defparam \rl|s0|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \rl|s0|Mux15~5 (
// Equation(s):
// \rl|s0|Mux15~5_combout  = (\rl|s0|Mux15~3_combout  & ((\rl|s0|Mux15~4_combout ) # ((!\xang|dTheta[34]~4_combout )))) # (!\rl|s0|Mux15~3_combout  & (((\rl|s0|Mux15~0_combout  & \xang|dTheta[34]~4_combout ))))

	.dataa(\rl|s0|Mux15~4_combout ),
	.datab(\rl|s0|Mux15~0_combout ),
	.datac(\rl|s0|Mux15~3_combout ),
	.datad(\xang|dTheta[34]~4_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux15~5 .lut_mask = 16'hACF0;
defparam \rl|s0|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \rl|s0|Mux15~12 (
// Equation(s):
// \rl|s0|Mux15~12_combout  = (\xang|dTheta[36]~5_combout  & ((\rl|s0|Mux15~5_combout ))) # (!\xang|dTheta[36]~5_combout  & (\rl|s0|Mux15~11_combout ))

	.dataa(gnd),
	.datab(\xang|dTheta[36]~5_combout ),
	.datac(\rl|s0|Mux15~11_combout ),
	.datad(\rl|s0|Mux15~5_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux15~12 .lut_mask = 16'hFC30;
defparam \rl|s0|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneive_lcell_comb \rl|s0|Mux14~10 (
// Equation(s):
// \rl|s0|Mux14~10_combout  = (\xang|out [3] & ((\xang|out [2]) # ((\xang|out [5] & \xang|LessThan1~1_combout ))))

	.dataa(\xang|out [2]),
	.datab(\xang|out [5]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [3]),
	.cin(gnd),
	.combout(\rl|s0|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux14~10 .lut_mask = 16'hEA00;
defparam \rl|s0|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
cycloneive_lcell_comb \rl|s0|Mux14~6 (
// Equation(s):
// \rl|s0|Mux14~6_combout  = (\xang|out [3] & ((\xang|out [2]) # ((\xang|out [5] & !\xang|LessThan1~1_combout ))))

	.dataa(\xang|out [2]),
	.datab(\xang|out [5]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [3]),
	.cin(gnd),
	.combout(\rl|s0|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux14~6 .lut_mask = 16'hAE00;
defparam \rl|s0|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \rl|s0|Mux14~8 (
// Equation(s):
// \rl|s0|Mux14~8_combout  = (\xang|out [3] & ((\xang|out [2]) # (\xang|out [5] $ (\xang|LessThan1~1_combout )))) # (!\xang|out [3] & (((\xang|out [5]))))

	.dataa(\xang|out [2]),
	.datab(\xang|out [5]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [3]),
	.cin(gnd),
	.combout(\rl|s0|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux14~8 .lut_mask = 16'hBECC;
defparam \rl|s0|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneive_lcell_comb \rl|s0|Mux14~7 (
// Equation(s):
// \rl|s0|Mux14~7_combout  = (\xang|out [2] & (\xang|out [5] $ (((!\xang|LessThan1~1_combout  & \xang|out [3]))))) # (!\xang|out [2] & ((\xang|out [5]) # ((\xang|LessThan1~1_combout  & \xang|out [3]))))

	.dataa(\xang|out [2]),
	.datab(\xang|out [5]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [3]),
	.cin(gnd),
	.combout(\rl|s0|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux14~7 .lut_mask = 16'hD6CC;
defparam \rl|s0|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneive_lcell_comb \rl|s0|Mux14~9 (
// Equation(s):
// \rl|s0|Mux14~9_combout  = (\xang|dTheta[36]~5_combout  & (((\xang|dTheta[33]~1_combout ) # (\rl|s0|Mux14~7_combout )))) # (!\xang|dTheta[36]~5_combout  & (\rl|s0|Mux14~8_combout  & (!\xang|dTheta[33]~1_combout )))

	.dataa(\xang|dTheta[36]~5_combout ),
	.datab(\rl|s0|Mux14~8_combout ),
	.datac(\xang|dTheta[33]~1_combout ),
	.datad(\rl|s0|Mux14~7_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux14~9 .lut_mask = 16'hAEA4;
defparam \rl|s0|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
cycloneive_lcell_comb \rl|s0|Mux14~11 (
// Equation(s):
// \rl|s0|Mux14~11_combout  = (\xang|dTheta[33]~1_combout  & ((\rl|s0|Mux14~9_combout  & (!\rl|s0|Mux14~10_combout )) # (!\rl|s0|Mux14~9_combout  & ((!\rl|s0|Mux14~6_combout ))))) # (!\xang|dTheta[33]~1_combout  & (((\rl|s0|Mux14~9_combout ))))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(\rl|s0|Mux14~10_combout ),
	.datac(\rl|s0|Mux14~6_combout ),
	.datad(\rl|s0|Mux14~9_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux14~11 .lut_mask = 16'h770A;
defparam \rl|s0|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneive_lcell_comb \rl|s0|Mux14~0 (
// Equation(s):
// \rl|s0|Mux14~0_combout  = (\xang|LessThan1~1_combout  & (((\xang|out [1] & \xang|out [3])))) # (!\xang|LessThan1~1_combout  & (\xang|out [1] $ (((\xang|out [2] & \xang|out [3])))))

	.dataa(\xang|out [2]),
	.datab(\xang|out [1]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [3]),
	.cin(gnd),
	.combout(\rl|s0|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux14~0 .lut_mask = 16'hC60C;
defparam \rl|s0|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneive_lcell_comb \rl|s0|Mux14~2 (
// Equation(s):
// \rl|s0|Mux14~2_combout  = (\xang|LessThan1~1_combout  & (!\xang|out [3] & ((\xang|out [2]) # (!\xang|out [1])))) # (!\xang|LessThan1~1_combout  & (\xang|out [2] & (!\xang|out [1] & \xang|out [3])))

	.dataa(\xang|out [2]),
	.datab(\xang|out [1]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [3]),
	.cin(gnd),
	.combout(\rl|s0|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux14~2 .lut_mask = 16'h02B0;
defparam \rl|s0|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneive_lcell_comb \rl|s0|Mux14~1 (
// Equation(s):
// \rl|s0|Mux14~1_combout  = (\xang|LessThan1~1_combout  & (\xang|out [1] $ (((\xang|out [2] & \xang|out [3]))))) # (!\xang|LessThan1~1_combout  & (((\xang|out [1] & \xang|out [3]))))

	.dataa(\xang|out [2]),
	.datab(\xang|out [1]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [3]),
	.cin(gnd),
	.combout(\rl|s0|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux14~1 .lut_mask = 16'h6CC0;
defparam \rl|s0|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneive_lcell_comb \rl|s0|Mux14~3 (
// Equation(s):
// \rl|s0|Mux14~3_combout  = (\xang|dTheta[36]~5_combout  & (\xang|dTheta[37]~2_combout )) # (!\xang|dTheta[36]~5_combout  & ((\xang|dTheta[37]~2_combout  & ((\rl|s0|Mux14~1_combout ))) # (!\xang|dTheta[37]~2_combout  & (!\rl|s0|Mux14~2_combout ))))

	.dataa(\xang|dTheta[36]~5_combout ),
	.datab(\xang|dTheta[37]~2_combout ),
	.datac(\rl|s0|Mux14~2_combout ),
	.datad(\rl|s0|Mux14~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux14~3 .lut_mask = 16'hCD89;
defparam \rl|s0|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneive_lcell_comb \rl|s0|Mux14~4 (
// Equation(s):
// \rl|s0|Mux14~4_combout  = (\xang|LessThan1~1_combout  & (((\xang|out [1]) # (!\xang|out [3])) # (!\xang|out [2]))) # (!\xang|LessThan1~1_combout  & ((\xang|out [3]) # ((!\xang|out [2] & \xang|out [1]))))

	.dataa(\xang|out [2]),
	.datab(\xang|out [1]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [3]),
	.cin(gnd),
	.combout(\rl|s0|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux14~4 .lut_mask = 16'hDFF4;
defparam \rl|s0|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneive_lcell_comb \rl|s0|Mux14~5 (
// Equation(s):
// \rl|s0|Mux14~5_combout  = (\xang|dTheta[36]~5_combout  & ((\rl|s0|Mux14~3_combout  & ((\rl|s0|Mux14~4_combout ))) # (!\rl|s0|Mux14~3_combout  & (\rl|s0|Mux14~0_combout )))) # (!\xang|dTheta[36]~5_combout  & (((\rl|s0|Mux14~3_combout ))))

	.dataa(\xang|dTheta[36]~5_combout ),
	.datab(\rl|s0|Mux14~0_combout ),
	.datac(\rl|s0|Mux14~3_combout ),
	.datad(\rl|s0|Mux14~4_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux14~5 .lut_mask = 16'hF858;
defparam \rl|s0|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneive_lcell_comb \rl|s0|Mux14~12 (
// Equation(s):
// \rl|s0|Mux14~12_combout  = (\xang|dTheta[32]~0_combout  & ((\rl|s0|Mux14~5_combout ))) # (!\xang|dTheta[32]~0_combout  & (\rl|s0|Mux14~11_combout ))

	.dataa(gnd),
	.datab(\xang|dTheta[32]~0_combout ),
	.datac(\rl|s0|Mux14~11_combout ),
	.datad(\rl|s0|Mux14~5_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux14~12 .lut_mask = 16'hFC30;
defparam \rl|s0|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \rl|s0|Mux13~6 (
// Equation(s):
// \rl|s0|Mux13~6_combout  = (!\xang|out [5] & ((\xang|LessThan1~1_combout  & ((!\xang|out [4]))) # (!\xang|LessThan1~1_combout  & (\xang|out [2]))))

	.dataa(\xang|out [5]),
	.datab(\xang|out [2]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [4]),
	.cin(gnd),
	.combout(\rl|s0|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux13~6 .lut_mask = 16'h0454;
defparam \rl|s0|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \rl|s0|Mux13~8 (
// Equation(s):
// \rl|s0|Mux13~8_combout  = (\xang|out [5] & ((\xang|out [4] & (\xang|out [2])) # (!\xang|out [4] & ((!\xang|LessThan1~1_combout ))))) # (!\xang|out [5] & ((\xang|LessThan1~1_combout  & (\xang|out [2])) # (!\xang|LessThan1~1_combout  & ((\xang|out [4])))))

	.dataa(\xang|out [5]),
	.datab(\xang|out [2]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [4]),
	.cin(gnd),
	.combout(\rl|s0|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux13~8 .lut_mask = 16'hCD4A;
defparam \rl|s0|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \rl|s0|Mux13~7 (
// Equation(s):
// \rl|s0|Mux13~7_combout  = (\xang|out [4] & (((!\xang|out [2] & \xang|LessThan1~1_combout )))) # (!\xang|out [4] & (\xang|out [5] & ((\xang|LessThan1~1_combout ) # (!\xang|out [2]))))

	.dataa(\xang|out [5]),
	.datab(\xang|out [2]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [4]),
	.cin(gnd),
	.combout(\rl|s0|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux13~7 .lut_mask = 16'h30A2;
defparam \rl|s0|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneive_lcell_comb \rl|s0|Mux13~9 (
// Equation(s):
// \rl|s0|Mux13~9_combout  = (\xang|dTheta[35]~3_combout  & (((\xang|dTheta[32]~0_combout ) # (\rl|s0|Mux13~7_combout )))) # (!\xang|dTheta[35]~3_combout  & (\rl|s0|Mux13~8_combout  & (!\xang|dTheta[32]~0_combout )))

	.dataa(\xang|dTheta[35]~3_combout ),
	.datab(\rl|s0|Mux13~8_combout ),
	.datac(\xang|dTheta[32]~0_combout ),
	.datad(\rl|s0|Mux13~7_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux13~9 .lut_mask = 16'hAEA4;
defparam \rl|s0|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \rl|s0|Mux13~10 (
// Equation(s):
// \rl|s0|Mux13~10_combout  = (\xang|out [5] & (!\xang|LessThan1~1_combout  & (\xang|out [2] $ (\xang|out [4])))) # (!\xang|out [5] & ((\xang|out [4]) # ((!\xang|out [2] & \xang|LessThan1~1_combout ))))

	.dataa(\xang|out [5]),
	.datab(\xang|out [2]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [4]),
	.cin(gnd),
	.combout(\rl|s0|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux13~10 .lut_mask = 16'h5718;
defparam \rl|s0|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneive_lcell_comb \rl|s0|Mux13~11 (
// Equation(s):
// \rl|s0|Mux13~11_combout  = (\xang|dTheta[32]~0_combout  & ((\rl|s0|Mux13~9_combout  & ((!\rl|s0|Mux13~10_combout ))) # (!\rl|s0|Mux13~9_combout  & (!\rl|s0|Mux13~6_combout )))) # (!\xang|dTheta[32]~0_combout  & (((\rl|s0|Mux13~9_combout ))))

	.dataa(\xang|dTheta[32]~0_combout ),
	.datab(\rl|s0|Mux13~6_combout ),
	.datac(\rl|s0|Mux13~9_combout ),
	.datad(\rl|s0|Mux13~10_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux13~11 .lut_mask = 16'h52F2;
defparam \rl|s0|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneive_lcell_comb \rl|s0|Mux13~4 (
// Equation(s):
// \rl|s0|Mux13~4_combout  = (\xang|out [2] & ((\xang|out [0] $ (\xang|out [3])) # (!\xang|LessThan1~1_combout ))) # (!\xang|out [2] & ((\xang|out [0]) # ((\xang|LessThan1~1_combout ))))

	.dataa(\xang|out [0]),
	.datab(\xang|out [2]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [3]),
	.cin(gnd),
	.combout(\rl|s0|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux13~4 .lut_mask = 16'h7EBE;
defparam \rl|s0|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneive_lcell_comb \rl|s0|Mux13~2 (
// Equation(s):
// \rl|s0|Mux13~2_combout  = (\xang|out [2] & (((!\xang|LessThan1~1_combout  & \xang|out [3])))) # (!\xang|out [2] & ((\xang|out [0]) # ((\xang|LessThan1~1_combout  & \xang|out [3]))))

	.dataa(\xang|out [0]),
	.datab(\xang|out [2]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [3]),
	.cin(gnd),
	.combout(\rl|s0|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux13~2 .lut_mask = 16'h3E22;
defparam \rl|s0|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneive_lcell_comb \rl|s0|Mux13~1 (
// Equation(s):
// \rl|s0|Mux13~1_combout  = (!\xang|out [0] & ((\xang|out [2] & (\xang|LessThan1~1_combout )) # (!\xang|out [2] & ((\xang|out [3])))))

	.dataa(\xang|out [0]),
	.datab(\xang|out [2]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [3]),
	.cin(gnd),
	.combout(\rl|s0|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux13~1 .lut_mask = 16'h5140;
defparam \rl|s0|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneive_lcell_comb \rl|s0|Mux13~3 (
// Equation(s):
// \rl|s0|Mux13~3_combout  = (\xang|dTheta[36]~5_combout  & (((\xang|dTheta[37]~2_combout )))) # (!\xang|dTheta[36]~5_combout  & ((\xang|dTheta[37]~2_combout  & ((!\rl|s0|Mux13~1_combout ))) # (!\xang|dTheta[37]~2_combout  & (!\rl|s0|Mux13~2_combout ))))

	.dataa(\xang|dTheta[36]~5_combout ),
	.datab(\rl|s0|Mux13~2_combout ),
	.datac(\rl|s0|Mux13~1_combout ),
	.datad(\xang|dTheta[37]~2_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux13~3 .lut_mask = 16'hAF11;
defparam \rl|s0|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneive_lcell_comb \rl|s0|Mux13~0 (
// Equation(s):
// \rl|s0|Mux13~0_combout  = (\xang|LessThan1~1_combout  & (\xang|out [3] & (\xang|out [0] $ (\xang|out [2])))) # (!\xang|LessThan1~1_combout  & (\xang|out [0] & ((!\xang|out [3]))))

	.dataa(\xang|out [0]),
	.datab(\xang|out [2]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [3]),
	.cin(gnd),
	.combout(\rl|s0|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux13~0 .lut_mask = 16'h600A;
defparam \rl|s0|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneive_lcell_comb \rl|s0|Mux13~5 (
// Equation(s):
// \rl|s0|Mux13~5_combout  = (\xang|dTheta[36]~5_combout  & ((\rl|s0|Mux13~3_combout  & (\rl|s0|Mux13~4_combout )) # (!\rl|s0|Mux13~3_combout  & ((!\rl|s0|Mux13~0_combout ))))) # (!\xang|dTheta[36]~5_combout  & (((\rl|s0|Mux13~3_combout ))))

	.dataa(\xang|dTheta[36]~5_combout ),
	.datab(\rl|s0|Mux13~4_combout ),
	.datac(\rl|s0|Mux13~3_combout ),
	.datad(\rl|s0|Mux13~0_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux13~5 .lut_mask = 16'hD0DA;
defparam \rl|s0|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneive_lcell_comb \rl|s0|Mux13~12 (
// Equation(s):
// \rl|s0|Mux13~12_combout  = (\xang|dTheta[33]~1_combout  & ((\rl|s0|Mux13~5_combout ))) # (!\xang|dTheta[33]~1_combout  & (\rl|s0|Mux13~11_combout ))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(gnd),
	.datac(\rl|s0|Mux13~11_combout ),
	.datad(\rl|s0|Mux13~5_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux13~12 .lut_mask = 16'hFA50;
defparam \rl|s0|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \rl|s0|Mux12~6 (
// Equation(s):
// \rl|s0|Mux12~6_combout  = (\xang|out [4] & ((\xang|out [2] & ((!\xang|LessThan1~1_combout ))) # (!\xang|out [2] & ((\xang|LessThan1~1_combout ) # (!\xang|out [5]))))) # (!\xang|out [4] & ((\xang|out [5] & (\xang|out [2] & \xang|LessThan1~1_combout )) # 
// (!\xang|out [5] & ((\xang|out [2]) # (\xang|LessThan1~1_combout )))))

	.dataa(\xang|out [4]),
	.datab(\xang|out [5]),
	.datac(\xang|out [2]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux12~6 .lut_mask = 16'h5BB2;
defparam \rl|s0|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \rl|s0|Mux12~10 (
// Equation(s):
// \rl|s0|Mux12~10_combout  = (\xang|LessThan1~1_combout  & (\xang|out [4] $ (((\xang|out [5]) # (!\xang|out [2]))))) # (!\xang|LessThan1~1_combout  & ((\xang|out [5] $ (\xang|out [2]))))

	.dataa(\xang|out [4]),
	.datab(\xang|out [5]),
	.datac(\xang|out [2]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux12~10 .lut_mask = 16'h653C;
defparam \rl|s0|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \rl|s0|Mux12~8 (
// Equation(s):
// \rl|s0|Mux12~8_combout  = (\xang|out [5] & (\xang|LessThan1~1_combout  & (\xang|out [4] $ (!\xang|out [2])))) # (!\xang|out [5] & (!\xang|out [4] & (\xang|out [2] $ (\xang|LessThan1~1_combout ))))

	.dataa(\xang|out [4]),
	.datab(\xang|out [5]),
	.datac(\xang|out [2]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux12~8 .lut_mask = 16'h8510;
defparam \rl|s0|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \rl|s0|Mux12~7 (
// Equation(s):
// \rl|s0|Mux12~7_combout  = (\xang|out [4] & ((\xang|out [2] $ (!\xang|LessThan1~1_combout )))) # (!\xang|out [4] & ((\xang|out [2] & ((!\xang|LessThan1~1_combout ))) # (!\xang|out [2] & (!\xang|out [5] & \xang|LessThan1~1_combout ))))

	.dataa(\xang|out [4]),
	.datab(\xang|out [5]),
	.datac(\xang|out [2]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux12~7 .lut_mask = 16'hA15A;
defparam \rl|s0|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \rl|s0|Mux12~9 (
// Equation(s):
// \rl|s0|Mux12~9_combout  = (\xang|dTheta[35]~3_combout  & ((\xang|dTheta[32]~0_combout ) # ((\rl|s0|Mux12~7_combout )))) # (!\xang|dTheta[35]~3_combout  & (!\xang|dTheta[32]~0_combout  & (\rl|s0|Mux12~8_combout )))

	.dataa(\xang|dTheta[35]~3_combout ),
	.datab(\xang|dTheta[32]~0_combout ),
	.datac(\rl|s0|Mux12~8_combout ),
	.datad(\rl|s0|Mux12~7_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux12~9 .lut_mask = 16'hBA98;
defparam \rl|s0|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \rl|s0|Mux12~11 (
// Equation(s):
// \rl|s0|Mux12~11_combout  = (\xang|dTheta[32]~0_combout  & ((\rl|s0|Mux12~9_combout  & ((\rl|s0|Mux12~10_combout ))) # (!\rl|s0|Mux12~9_combout  & (!\rl|s0|Mux12~6_combout )))) # (!\xang|dTheta[32]~0_combout  & (((\rl|s0|Mux12~9_combout ))))

	.dataa(\xang|dTheta[32]~0_combout ),
	.datab(\rl|s0|Mux12~6_combout ),
	.datac(\rl|s0|Mux12~10_combout ),
	.datad(\rl|s0|Mux12~9_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux12~11 .lut_mask = 16'hF522;
defparam \rl|s0|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \rl|s0|Mux12~4 (
// Equation(s):
// \rl|s0|Mux12~4_combout  = (\xang|out [0] & (\xang|LessThan1~1_combout  $ (((\xang|out [3]) # (!\xang|out [5]))))) # (!\xang|out [0] & ((\xang|out [5]) # (\xang|out [3] $ (\xang|LessThan1~1_combout ))))

	.dataa(\xang|out [0]),
	.datab(\xang|out [5]),
	.datac(\xang|out [3]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux12~4 .lut_mask = 16'h4DF6;
defparam \rl|s0|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \rl|s0|Mux12~1 (
// Equation(s):
// \rl|s0|Mux12~1_combout  = (\xang|out [3] & ((\xang|out [5] & ((\xang|LessThan1~1_combout ))) # (!\xang|out [5] & (!\xang|out [0] & !\xang|LessThan1~1_combout )))) # (!\xang|out [3] & (\xang|out [5] $ (((\xang|out [0] & \xang|LessThan1~1_combout )))))

	.dataa(\xang|out [0]),
	.datab(\xang|out [5]),
	.datac(\xang|out [3]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux12~1 .lut_mask = 16'hC61C;
defparam \rl|s0|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \rl|s0|Mux12~2 (
// Equation(s):
// \rl|s0|Mux12~2_combout  = (\xang|out [5] & ((\xang|out [0]) # ((!\xang|out [3] & !\xang|LessThan1~1_combout )))) # (!\xang|out [5] & ((\xang|out [3] & ((\xang|LessThan1~1_combout ))) # (!\xang|out [3] & (\xang|out [0] & !\xang|LessThan1~1_combout ))))

	.dataa(\xang|out [0]),
	.datab(\xang|out [5]),
	.datac(\xang|out [3]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux12~2 .lut_mask = 16'hB88E;
defparam \rl|s0|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \rl|s0|Mux12~3 (
// Equation(s):
// \rl|s0|Mux12~3_combout  = (\xang|dTheta[36]~5_combout  & (((\xang|dTheta[34]~4_combout )))) # (!\xang|dTheta[36]~5_combout  & ((\xang|dTheta[34]~4_combout  & (\rl|s0|Mux12~1_combout )) # (!\xang|dTheta[34]~4_combout  & ((\rl|s0|Mux12~2_combout )))))

	.dataa(\rl|s0|Mux12~1_combout ),
	.datab(\xang|dTheta[36]~5_combout ),
	.datac(\rl|s0|Mux12~2_combout ),
	.datad(\xang|dTheta[34]~4_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux12~3 .lut_mask = 16'hEE30;
defparam \rl|s0|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \rl|s0|Mux12~0 (
// Equation(s):
// \rl|s0|Mux12~0_combout  = (\xang|LessThan1~1_combout  & ((\xang|out [5] $ (!\xang|out [3])))) # (!\xang|LessThan1~1_combout  & ((\xang|out [0]) # (\xang|out [5] $ (\xang|out [3]))))

	.dataa(\xang|out [0]),
	.datab(\xang|out [5]),
	.datac(\xang|out [3]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux12~0 .lut_mask = 16'hC3BE;
defparam \rl|s0|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \rl|s0|Mux12~5 (
// Equation(s):
// \rl|s0|Mux12~5_combout  = (\xang|dTheta[36]~5_combout  & ((\rl|s0|Mux12~3_combout  & (\rl|s0|Mux12~4_combout )) # (!\rl|s0|Mux12~3_combout  & ((!\rl|s0|Mux12~0_combout ))))) # (!\xang|dTheta[36]~5_combout  & (((\rl|s0|Mux12~3_combout ))))

	.dataa(\rl|s0|Mux12~4_combout ),
	.datab(\xang|dTheta[36]~5_combout ),
	.datac(\rl|s0|Mux12~3_combout ),
	.datad(\rl|s0|Mux12~0_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux12~5 .lut_mask = 16'hB0BC;
defparam \rl|s0|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \rl|s0|Mux12~12 (
// Equation(s):
// \rl|s0|Mux12~12_combout  = (\xang|dTheta[33]~1_combout  & ((\rl|s0|Mux12~5_combout ))) # (!\xang|dTheta[33]~1_combout  & (\rl|s0|Mux12~11_combout ))

	.dataa(gnd),
	.datab(\xang|dTheta[33]~1_combout ),
	.datac(\rl|s0|Mux12~11_combout ),
	.datad(\rl|s0|Mux12~5_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux12~12 .lut_mask = 16'hFC30;
defparam \rl|s0|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \rl|s0|Mux11~0 (
// Equation(s):
// \rl|s0|Mux11~0_combout  = (\xang|out [0] & (\xang|out [5] & ((!\xang|LessThan1~1_combout ) # (!\xang|out [4])))) # (!\xang|out [0] & (\xang|out [4] $ (((!\xang|out [5] & \xang|LessThan1~1_combout )))))

	.dataa(\xang|out [4]),
	.datab(\xang|out [0]),
	.datac(\xang|out [5]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux11~0 .lut_mask = 16'h61E2;
defparam \rl|s0|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \rl|s0|Mux11~4 (
// Equation(s):
// \rl|s0|Mux11~4_combout  = (\xang|out [0] & (((\xang|out [5])))) # (!\xang|out [0] & ((\xang|out [4] & ((!\xang|LessThan1~1_combout ))) # (!\xang|out [4] & (\xang|out [5] & \xang|LessThan1~1_combout ))))

	.dataa(\xang|out [4]),
	.datab(\xang|out [0]),
	.datac(\xang|out [5]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux11~4 .lut_mask = 16'hD0E2;
defparam \rl|s0|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \rl|s0|Mux11~2 (
// Equation(s):
// \rl|s0|Mux11~2_combout  = (\xang|out [0] & ((\xang|out [4]) # ((!\xang|LessThan1~1_combout )))) # (!\xang|out [0] & (((\xang|out [5]))))

	.dataa(\xang|out [4]),
	.datab(\xang|out [0]),
	.datac(\xang|out [5]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux11~2 .lut_mask = 16'hB8FC;
defparam \rl|s0|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \rl|s0|Mux11~1 (
// Equation(s):
// \rl|s0|Mux11~1_combout  = (\xang|out [0] & (\xang|out [4] $ (((!\xang|out [5] & !\xang|LessThan1~1_combout ))))) # (!\xang|out [0] & (!\xang|out [4] & (\xang|out [5])))

	.dataa(\xang|out [4]),
	.datab(\xang|out [0]),
	.datac(\xang|out [5]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux11~1 .lut_mask = 16'h9894;
defparam \rl|s0|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \rl|s0|Mux11~3 (
// Equation(s):
// \rl|s0|Mux11~3_combout  = (\xang|dTheta[35]~3_combout  & (((\rl|s0|Mux11~1_combout ) # (\xang|dTheta[34]~4_combout )))) # (!\xang|dTheta[35]~3_combout  & (!\rl|s0|Mux11~2_combout  & ((!\xang|dTheta[34]~4_combout ))))

	.dataa(\xang|dTheta[35]~3_combout ),
	.datab(\rl|s0|Mux11~2_combout ),
	.datac(\rl|s0|Mux11~1_combout ),
	.datad(\xang|dTheta[34]~4_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux11~3 .lut_mask = 16'hAAB1;
defparam \rl|s0|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \rl|s0|Mux11~5 (
// Equation(s):
// \rl|s0|Mux11~5_combout  = (\xang|dTheta[34]~4_combout  & ((\rl|s0|Mux11~3_combout  & ((!\rl|s0|Mux11~4_combout ))) # (!\rl|s0|Mux11~3_combout  & (\rl|s0|Mux11~0_combout )))) # (!\xang|dTheta[34]~4_combout  & (((\rl|s0|Mux11~3_combout ))))

	.dataa(\xang|dTheta[34]~4_combout ),
	.datab(\rl|s0|Mux11~0_combout ),
	.datac(\rl|s0|Mux11~4_combout ),
	.datad(\rl|s0|Mux11~3_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux11~5 .lut_mask = 16'h5F88;
defparam \rl|s0|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N4
cycloneive_lcell_comb \rl|s0|Mux11~10 (
// Equation(s):
// \rl|s0|Mux11~10_combout  = (\xang|out [3] & (\xang|out [5] $ (((!\xang|out [4]) # (!\xang|LessThan1~1_combout ))))) # (!\xang|out [3] & (\xang|out [5] & (!\xang|LessThan1~1_combout  & !\xang|out [4])))

	.dataa(\xang|out [5]),
	.datab(\xang|out [3]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [4]),
	.cin(gnd),
	.combout(\rl|s0|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux11~10 .lut_mask = 16'h8446;
defparam \rl|s0|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
cycloneive_lcell_comb \rl|s0|Mux11~7 (
// Equation(s):
// \rl|s0|Mux11~7_combout  = (!\xang|out [4] & !\xang|out [5])

	.dataa(gnd),
	.datab(\xang|out [4]),
	.datac(gnd),
	.datad(\xang|out [5]),
	.cin(gnd),
	.combout(\rl|s0|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux11~7 .lut_mask = 16'h0033;
defparam \rl|s0|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N12
cycloneive_lcell_comb \rl|s0|Mux11~8 (
// Equation(s):
// \rl|s0|Mux11~8_combout  = (\xang|out [5] & ((\xang|out [3] & (\xang|LessThan1~1_combout  & !\xang|out [4])) # (!\xang|out [3] & (!\xang|LessThan1~1_combout  & \xang|out [4])))) # (!\xang|out [5] & (\xang|out [4] & (\xang|out [3] $ 
// (\xang|LessThan1~1_combout ))))

	.dataa(\xang|out [5]),
	.datab(\xang|out [3]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [4]),
	.cin(gnd),
	.combout(\rl|s0|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux11~8 .lut_mask = 16'h1680;
defparam \rl|s0|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N22
cycloneive_lcell_comb \rl|s0|Mux11~9 (
// Equation(s):
// \rl|s0|Mux11~9_combout  = (\xang|dTheta[34]~4_combout  & ((\rl|s0|Mux11~7_combout ) # ((\xang|dTheta[32]~0_combout )))) # (!\xang|dTheta[34]~4_combout  & (((!\xang|dTheta[32]~0_combout  & \rl|s0|Mux11~8_combout ))))

	.dataa(\rl|s0|Mux11~7_combout ),
	.datab(\xang|dTheta[34]~4_combout ),
	.datac(\xang|dTheta[32]~0_combout ),
	.datad(\rl|s0|Mux11~8_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux11~9 .lut_mask = 16'hCBC8;
defparam \rl|s0|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N0
cycloneive_lcell_comb \rl|s0|Mux11~6 (
// Equation(s):
// \rl|s0|Mux11~6_combout  = (\xang|LessThan1~1_combout  & (\xang|out [5] $ ((!\xang|out [3])))) # (!\xang|LessThan1~1_combout  & ((\xang|out [5] & ((!\xang|out [4]))) # (!\xang|out [5] & (\xang|out [3] & \xang|out [4]))))

	.dataa(\xang|out [5]),
	.datab(\xang|out [3]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [4]),
	.cin(gnd),
	.combout(\rl|s0|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux11~6 .lut_mask = 16'h949A;
defparam \rl|s0|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N6
cycloneive_lcell_comb \rl|s0|Mux11~11 (
// Equation(s):
// \rl|s0|Mux11~11_combout  = (\xang|dTheta[32]~0_combout  & ((\rl|s0|Mux11~9_combout  & (\rl|s0|Mux11~10_combout )) # (!\rl|s0|Mux11~9_combout  & ((!\rl|s0|Mux11~6_combout ))))) # (!\xang|dTheta[32]~0_combout  & (((\rl|s0|Mux11~9_combout ))))

	.dataa(\xang|dTheta[32]~0_combout ),
	.datab(\rl|s0|Mux11~10_combout ),
	.datac(\rl|s0|Mux11~9_combout ),
	.datad(\rl|s0|Mux11~6_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux11~11 .lut_mask = 16'hD0DA;
defparam \rl|s0|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N24
cycloneive_lcell_comb \rl|s0|Mux11~12 (
// Equation(s):
// \rl|s0|Mux11~12_combout  = (\xang|dTheta[33]~1_combout  & (\rl|s0|Mux11~5_combout )) # (!\xang|dTheta[33]~1_combout  & ((\rl|s0|Mux11~11_combout )))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(gnd),
	.datac(\rl|s0|Mux11~5_combout ),
	.datad(\rl|s0|Mux11~11_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux11~12 .lut_mask = 16'hF5A0;
defparam \rl|s0|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N12
cycloneive_lcell_comb \rl|s0|Mux10~0 (
// Equation(s):
// \rl|s0|Mux10~0_combout  = (\xang|out [4] & ((\xang|out [3]) # ((!\xang|LessThan1~1_combout  & !\xang|out [0])))) # (!\xang|out [4] & (!\xang|out [3] & ((\xang|out [0]))))

	.dataa(\xang|out [4]),
	.datab(\xang|out [3]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [0]),
	.cin(gnd),
	.combout(\rl|s0|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux10~0 .lut_mask = 16'h998A;
defparam \rl|s0|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N8
cycloneive_lcell_comb \rl|s0|Mux10~4 (
// Equation(s):
// \rl|s0|Mux10~4_combout  = (\xang|out [4] & ((\xang|out [3]) # (\xang|LessThan1~1_combout  $ (!\xang|out [0])))) # (!\xang|out [4] & (\xang|out [3] & (\xang|LessThan1~1_combout  & \xang|out [0])))

	.dataa(\xang|out [4]),
	.datab(\xang|out [3]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [0]),
	.cin(gnd),
	.combout(\rl|s0|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux10~4 .lut_mask = 16'hE88A;
defparam \rl|s0|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N18
cycloneive_lcell_comb \rl|s0|Mux10~1 (
// Equation(s):
// \rl|s0|Mux10~1_combout  = (\xang|out [0] & (((\xang|out [3] & !\xang|LessThan1~1_combout )) # (!\xang|out [4]))) # (!\xang|out [0] & (\xang|out [3] $ (((\xang|out [4] & !\xang|LessThan1~1_combout )))))

	.dataa(\xang|out [4]),
	.datab(\xang|out [3]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [0]),
	.cin(gnd),
	.combout(\rl|s0|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux10~1 .lut_mask = 16'h5DC6;
defparam \rl|s0|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N28
cycloneive_lcell_comb \rl|s0|Mux10~2 (
// Equation(s):
// \rl|s0|Mux10~2_combout  = (\xang|out [4]) # ((\xang|LessThan1~1_combout  & ((!\xang|out [0]))) # (!\xang|LessThan1~1_combout  & (\xang|out [3])))

	.dataa(\xang|out [4]),
	.datab(\xang|out [3]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [0]),
	.cin(gnd),
	.combout(\rl|s0|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux10~2 .lut_mask = 16'hAEFE;
defparam \rl|s0|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N10
cycloneive_lcell_comb \rl|s0|Mux10~3 (
// Equation(s):
// \rl|s0|Mux10~3_combout  = (\xang|dTheta[37]~2_combout  & (((\xang|dTheta[34]~4_combout )))) # (!\xang|dTheta[37]~2_combout  & ((\xang|dTheta[34]~4_combout  & (!\rl|s0|Mux10~1_combout )) # (!\xang|dTheta[34]~4_combout  & ((!\rl|s0|Mux10~2_combout )))))

	.dataa(\xang|dTheta[37]~2_combout ),
	.datab(\rl|s0|Mux10~1_combout ),
	.datac(\xang|dTheta[34]~4_combout ),
	.datad(\rl|s0|Mux10~2_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux10~3 .lut_mask = 16'hB0B5;
defparam \rl|s0|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N2
cycloneive_lcell_comb \rl|s0|Mux10~5 (
// Equation(s):
// \rl|s0|Mux10~5_combout  = (\xang|dTheta[37]~2_combout  & ((\rl|s0|Mux10~3_combout  & ((!\rl|s0|Mux10~4_combout ))) # (!\rl|s0|Mux10~3_combout  & (\rl|s0|Mux10~0_combout )))) # (!\xang|dTheta[37]~2_combout  & (((\rl|s0|Mux10~3_combout ))))

	.dataa(\rl|s0|Mux10~0_combout ),
	.datab(\rl|s0|Mux10~4_combout ),
	.datac(\xang|dTheta[37]~2_combout ),
	.datad(\rl|s0|Mux10~3_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux10~5 .lut_mask = 16'h3FA0;
defparam \rl|s0|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N24
cycloneive_lcell_comb \rl|s0|Mux10~10 (
// Equation(s):
// \rl|s0|Mux10~10_combout  = (\xang|LessThan1~1_combout  & ((\xang|out [4] & ((\xang|out [2]) # (\xang|out [0]))) # (!\xang|out [4] & (\xang|out [2] $ (!\xang|out [0])))))

	.dataa(\xang|out [4]),
	.datab(\xang|out [2]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [0]),
	.cin(gnd),
	.combout(\rl|s0|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux10~10 .lut_mask = 16'hE090;
defparam \rl|s0|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N14
cycloneive_lcell_comb \rl|s0|Mux10~7 (
// Equation(s):
// \rl|s0|Mux10~7_combout  = (\xang|out [4] & (\xang|out [2] $ (\xang|LessThan1~1_combout  $ (\xang|out [0])))) # (!\xang|out [4] & ((\xang|LessThan1~1_combout  & ((\xang|out [0]))) # (!\xang|LessThan1~1_combout  & (\xang|out [2]))))

	.dataa(\xang|out [4]),
	.datab(\xang|out [2]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [0]),
	.cin(gnd),
	.combout(\rl|s0|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux10~7 .lut_mask = 16'hD62C;
defparam \rl|s0|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N20
cycloneive_lcell_comb \rl|s0|Mux10~8 (
// Equation(s):
// \rl|s0|Mux10~8_combout  = (\xang|out [2] & (!\xang|out [0] & (\xang|out [4] $ (\xang|LessThan1~1_combout )))) # (!\xang|out [2] & ((\xang|LessThan1~1_combout  & (\xang|out [4] & !\xang|out [0])) # (!\xang|LessThan1~1_combout  & ((\xang|out [0])))))

	.dataa(\xang|out [4]),
	.datab(\xang|out [2]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [0]),
	.cin(gnd),
	.combout(\rl|s0|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux10~8 .lut_mask = 16'h0368;
defparam \rl|s0|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N22
cycloneive_lcell_comb \rl|s0|Mux10~9 (
// Equation(s):
// \rl|s0|Mux10~9_combout  = (\xang|dTheta[37]~2_combout  & (\xang|dTheta[35]~3_combout )) # (!\xang|dTheta[37]~2_combout  & ((\xang|dTheta[35]~3_combout  & (!\rl|s0|Mux10~7_combout )) # (!\xang|dTheta[35]~3_combout  & ((\rl|s0|Mux10~8_combout )))))

	.dataa(\xang|dTheta[37]~2_combout ),
	.datab(\xang|dTheta[35]~3_combout ),
	.datac(\rl|s0|Mux10~7_combout ),
	.datad(\rl|s0|Mux10~8_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux10~9 .lut_mask = 16'h9D8C;
defparam \rl|s0|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N0
cycloneive_lcell_comb \rl|s0|Mux10~6 (
// Equation(s):
// \rl|s0|Mux10~6_combout  = (!\xang|LessThan1~1_combout  & ((\xang|out [2] & (\xang|out [4] & !\xang|out [0])) # (!\xang|out [2] & ((\xang|out [0])))))

	.dataa(\xang|out [4]),
	.datab(\xang|out [2]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [0]),
	.cin(gnd),
	.combout(\rl|s0|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux10~6 .lut_mask = 16'h0308;
defparam \rl|s0|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N6
cycloneive_lcell_comb \rl|s0|Mux10~11 (
// Equation(s):
// \rl|s0|Mux10~11_combout  = (\xang|dTheta[37]~2_combout  & ((\rl|s0|Mux10~9_combout  & (\rl|s0|Mux10~10_combout )) # (!\rl|s0|Mux10~9_combout  & ((\rl|s0|Mux10~6_combout ))))) # (!\xang|dTheta[37]~2_combout  & (((\rl|s0|Mux10~9_combout ))))

	.dataa(\xang|dTheta[37]~2_combout ),
	.datab(\rl|s0|Mux10~10_combout ),
	.datac(\rl|s0|Mux10~9_combout ),
	.datad(\rl|s0|Mux10~6_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux10~11 .lut_mask = 16'hDAD0;
defparam \rl|s0|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N4
cycloneive_lcell_comb \rl|s0|Mux10~12 (
// Equation(s):
// \rl|s0|Mux10~12_combout  = (\xang|dTheta[33]~1_combout  & (\rl|s0|Mux10~5_combout )) # (!\xang|dTheta[33]~1_combout  & ((\rl|s0|Mux10~11_combout )))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(\rl|s0|Mux10~5_combout ),
	.datac(gnd),
	.datad(\rl|s0|Mux10~11_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux10~12 .lut_mask = 16'hDD88;
defparam \rl|s0|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneive_lcell_comb \rl|s0|Mux9~4 (
// Equation(s):
// \rl|s0|Mux9~4_combout  = \xang|dTheta[36]~5_combout  $ (\xang|dTheta[37]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\xang|dTheta[36]~5_combout ),
	.datad(\xang|dTheta[37]~2_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux9~4 .lut_mask = 16'h0FF0;
defparam \rl|s0|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N12
cycloneive_lcell_comb \rl|s0|Mux9~12 (
// Equation(s):
// \rl|s0|Mux9~12_combout  = (\xang|out [1] & (((\xang|out [3] & !\rl|s0|Mux9~4_combout )) # (!\xang|out [2]))) # (!\xang|out [1] & ((\xang|out [3] & ((\xang|out [2]) # (\rl|s0|Mux9~4_combout ))) # (!\xang|out [3] & ((!\rl|s0|Mux9~4_combout )))))

	.dataa(\xang|out [2]),
	.datab(\xang|out [1]),
	.datac(\xang|out [3]),
	.datad(\rl|s0|Mux9~4_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux9~12 .lut_mask = 16'h74E7;
defparam \rl|s0|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N14
cycloneive_lcell_comb \rl|s0|Mux9~13 (
// Equation(s):
// \rl|s0|Mux9~13_combout  = (\xang|out [5] & ((\rl|s0|Mux9~4_combout  & ((\rl|s0|Mux9~12_combout ))) # (!\rl|s0|Mux9~4_combout  & (!\xang|out [2])))) # (!\xang|out [5] & ((\rl|s0|Mux9~4_combout  & (\xang|out [2])) # (!\rl|s0|Mux9~4_combout  & 
// ((\rl|s0|Mux9~12_combout )))))

	.dataa(\xang|out [2]),
	.datab(\xang|out [5]),
	.datac(\rl|s0|Mux9~4_combout ),
	.datad(\rl|s0|Mux9~12_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux9~13 .lut_mask = 16'hE724;
defparam \rl|s0|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N28
cycloneive_lcell_comb \rl|s0|Mux9~9 (
// Equation(s):
// \rl|s0|Mux9~9_combout  = (\xang|out [5] & (\xang|out [1] & ((\xang|LessThan1~1_combout ) # (!\xang|out [4])))) # (!\xang|out [5] & (\xang|LessThan1~1_combout  $ (((\xang|out [4] & \xang|out [1])))))

	.dataa(\xang|out [4]),
	.datab(\xang|out [5]),
	.datac(\xang|out [1]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux9~9 .lut_mask = 16'hD360;
defparam \rl|s0|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
cycloneive_lcell_comb \rl|s0|Mux9~7 (
// Equation(s):
// \rl|s0|Mux9~7_combout  = \xang|out [5] $ (((\xang|LessThan1~1_combout  & (\xang|out [4])) # (!\xang|LessThan1~1_combout  & ((\xang|out [1])))))

	.dataa(\xang|out [4]),
	.datab(\xang|out [5]),
	.datac(\xang|out [1]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux9~7 .lut_mask = 16'h663C;
defparam \rl|s0|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N10
cycloneive_lcell_comb \rl|s0|Mux9~6 (
// Equation(s):
// \rl|s0|Mux9~6_combout  = (\xang|out [5] & ((\xang|out [4] & (\xang|out [1])) # (!\xang|out [4] & ((\xang|LessThan1~1_combout ))))) # (!\xang|out [5] & ((\xang|LessThan1~1_combout ) # (\xang|out [4] $ (\xang|out [1]))))

	.dataa(\xang|out [4]),
	.datab(\xang|out [5]),
	.datac(\xang|out [1]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux9~6 .lut_mask = 16'hF792;
defparam \rl|s0|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N26
cycloneive_lcell_comb \rl|s0|Mux9~8 (
// Equation(s):
// \rl|s0|Mux9~8_combout  = (\xang|dTheta[35]~3_combout  & (((\xang|dTheta[34]~4_combout )))) # (!\xang|dTheta[35]~3_combout  & ((\xang|dTheta[34]~4_combout  & ((!\rl|s0|Mux9~6_combout ))) # (!\xang|dTheta[34]~4_combout  & (\rl|s0|Mux9~7_combout ))))

	.dataa(\xang|dTheta[35]~3_combout ),
	.datab(\rl|s0|Mux9~7_combout ),
	.datac(\xang|dTheta[34]~4_combout ),
	.datad(\rl|s0|Mux9~6_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux9~8 .lut_mask = 16'hA4F4;
defparam \rl|s0|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N16
cycloneive_lcell_comb \rl|s0|Mux9~5 (
// Equation(s):
// \rl|s0|Mux9~5_combout  = (\xang|out [5] & (\xang|out [4] $ (((\xang|out [1]) # (!\xang|LessThan1~1_combout ))))) # (!\xang|out [5] & ((\xang|out [1] & ((!\xang|LessThan1~1_combout ))) # (!\xang|out [1] & (!\xang|out [4] & \xang|LessThan1~1_combout ))))

	.dataa(\xang|out [4]),
	.datab(\xang|out [5]),
	.datac(\xang|out [1]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux9~5 .lut_mask = 16'h4974;
defparam \rl|s0|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N2
cycloneive_lcell_comb \rl|s0|Mux9~10 (
// Equation(s):
// \rl|s0|Mux9~10_combout  = (\xang|dTheta[35]~3_combout  & ((\rl|s0|Mux9~8_combout  & (\rl|s0|Mux9~9_combout )) # (!\rl|s0|Mux9~8_combout  & ((!\rl|s0|Mux9~5_combout ))))) # (!\xang|dTheta[35]~3_combout  & (((\rl|s0|Mux9~8_combout ))))

	.dataa(\xang|dTheta[35]~3_combout ),
	.datab(\rl|s0|Mux9~9_combout ),
	.datac(\rl|s0|Mux9~8_combout ),
	.datad(\rl|s0|Mux9~5_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux9~10 .lut_mask = 16'hD0DA;
defparam \rl|s0|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N0
cycloneive_lcell_comb \rl|s0|Mux9~11 (
// Equation(s):
// \rl|s0|Mux9~11_combout  = (\xang|dTheta[32]~0_combout  & (\rl|s0|Mux9~13_combout )) # (!\xang|dTheta[32]~0_combout  & ((\rl|s0|Mux9~10_combout )))

	.dataa(\xang|dTheta[32]~0_combout ),
	.datab(gnd),
	.datac(\rl|s0|Mux9~13_combout ),
	.datad(\rl|s0|Mux9~10_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux9~11 .lut_mask = 16'hF5A0;
defparam \rl|s0|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N18
cycloneive_lcell_comb \rl|s0|Mux8~6 (
// Equation(s):
// \rl|s0|Mux8~6_combout  = (\xang|out [5] & (\xang|out [2] $ ((\xang|out [1])))) # (!\xang|out [5] & ((\xang|LessThan1~1_combout  & ((!\xang|out [1]))) # (!\xang|LessThan1~1_combout  & (\xang|out [2]))))

	.dataa(\xang|out [2]),
	.datab(\xang|out [5]),
	.datac(\xang|out [1]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux8~6 .lut_mask = 16'h4B6A;
defparam \rl|s0|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N22
cycloneive_lcell_comb \rl|s0|Mux8~10 (
// Equation(s):
// \rl|s0|Mux8~10_combout  = (\xang|out [1] & (!\xang|out [2])) # (!\xang|out [1] & (\xang|out [5] $ (((\xang|out [2]) # (\xang|LessThan1~1_combout )))))

	.dataa(\xang|out [2]),
	.datab(\xang|out [5]),
	.datac(\xang|out [1]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux8~10 .lut_mask = 16'h5356;
defparam \rl|s0|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N8
cycloneive_lcell_comb \rl|s0|Mux8~7 (
// Equation(s):
// \rl|s0|Mux8~7_combout  = (\xang|out [5] & ((\xang|out [2] & ((\xang|LessThan1~1_combout ))) # (!\xang|out [2] & (\xang|out [1] & !\xang|LessThan1~1_combout )))) # (!\xang|out [5] & (!\xang|out [1] & (\xang|out [2] $ (\xang|LessThan1~1_combout ))))

	.dataa(\xang|out [2]),
	.datab(\xang|out [5]),
	.datac(\xang|out [1]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux8~7 .lut_mask = 16'h8942;
defparam \rl|s0|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N6
cycloneive_lcell_comb \rl|s0|Mux8~8 (
// Equation(s):
// \rl|s0|Mux8~8_combout  = (\xang|out [1] & (!\xang|out [5] & ((!\xang|LessThan1~1_combout ) # (!\xang|out [2])))) # (!\xang|out [1] & (\xang|out [2] $ (((\xang|LessThan1~1_combout )))))

	.dataa(\xang|out [2]),
	.datab(\xang|out [5]),
	.datac(\xang|out [1]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux8~8 .lut_mask = 16'h153A;
defparam \rl|s0|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N24
cycloneive_lcell_comb \rl|s0|Mux8~9 (
// Equation(s):
// \rl|s0|Mux8~9_combout  = (\xang|dTheta[35]~3_combout  & ((\rl|s0|Mux8~7_combout ) # ((\xang|dTheta[36]~5_combout )))) # (!\xang|dTheta[35]~3_combout  & (((!\xang|dTheta[36]~5_combout  & \rl|s0|Mux8~8_combout ))))

	.dataa(\xang|dTheta[35]~3_combout ),
	.datab(\rl|s0|Mux8~7_combout ),
	.datac(\xang|dTheta[36]~5_combout ),
	.datad(\rl|s0|Mux8~8_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux8~9 .lut_mask = 16'hADA8;
defparam \rl|s0|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N4
cycloneive_lcell_comb \rl|s0|Mux8~11 (
// Equation(s):
// \rl|s0|Mux8~11_combout  = (\xang|dTheta[36]~5_combout  & ((\rl|s0|Mux8~9_combout  & ((\rl|s0|Mux8~10_combout ))) # (!\rl|s0|Mux8~9_combout  & (!\rl|s0|Mux8~6_combout )))) # (!\xang|dTheta[36]~5_combout  & (((\rl|s0|Mux8~9_combout ))))

	.dataa(\xang|dTheta[36]~5_combout ),
	.datab(\rl|s0|Mux8~6_combout ),
	.datac(\rl|s0|Mux8~10_combout ),
	.datad(\rl|s0|Mux8~9_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux8~11 .lut_mask = 16'hF522;
defparam \rl|s0|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneive_lcell_comb \rl|s0|Mux8~4 (
// Equation(s):
// \rl|s0|Mux8~4_combout  = (\xang|out [1] & (!\xang|LessThan1~1_combout  & (\xang|out [2] $ (!\xang|out [3])))) # (!\xang|out [1] & (\xang|out [3] & ((\xang|out [2]) # (\xang|LessThan1~1_combout ))))

	.dataa(\xang|out [2]),
	.datab(\xang|out [1]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [3]),
	.cin(gnd),
	.combout(\rl|s0|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux8~4 .lut_mask = 16'h3A04;
defparam \rl|s0|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneive_lcell_comb \rl|s0|Mux8~0 (
// Equation(s):
// \rl|s0|Mux8~0_combout  = (\xang|LessThan1~1_combout  & (\xang|out [1] $ (((!\xang|out [2] & !\xang|out [3]))))) # (!\xang|LessThan1~1_combout  & ((\xang|out [2]) # ((\xang|out [1] & !\xang|out [3]))))

	.dataa(\xang|out [2]),
	.datab(\xang|out [1]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [3]),
	.cin(gnd),
	.combout(\rl|s0|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux8~0 .lut_mask = 16'hCA9E;
defparam \rl|s0|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
cycloneive_lcell_comb \rl|s0|Mux8~2 (
// Equation(s):
// \rl|s0|Mux8~2_combout  = (\xang|out [1] & (\xang|LessThan1~1_combout  & (\xang|out [2] $ (!\xang|out [3])))) # (!\xang|out [1] & (\xang|out [3] & ((\xang|out [2]) # (!\xang|LessThan1~1_combout ))))

	.dataa(\xang|out [1]),
	.datab(\xang|out [2]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [3]),
	.cin(gnd),
	.combout(\rl|s0|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux8~2 .lut_mask = 16'hC520;
defparam \rl|s0|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneive_lcell_comb \rl|s0|Mux8~1 (
// Equation(s):
// \rl|s0|Mux8~1_combout  = (\xang|LessThan1~1_combout  & (!\xang|out [2] & ((\xang|out [3]) # (!\xang|out [1])))) # (!\xang|LessThan1~1_combout  & (\xang|out [1] $ (((\xang|out [2]) # (\xang|out [3])))))

	.dataa(\xang|out [1]),
	.datab(\xang|out [2]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [3]),
	.cin(gnd),
	.combout(\rl|s0|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux8~1 .lut_mask = 16'h3516;
defparam \rl|s0|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneive_lcell_comb \rl|s0|Mux8~3 (
// Equation(s):
// \rl|s0|Mux8~3_combout  = (\xang|dTheta[36]~5_combout  & (\xang|dTheta[37]~2_combout )) # (!\xang|dTheta[36]~5_combout  & ((\xang|dTheta[37]~2_combout  & ((!\rl|s0|Mux8~1_combout ))) # (!\xang|dTheta[37]~2_combout  & (!\rl|s0|Mux8~2_combout ))))

	.dataa(\xang|dTheta[36]~5_combout ),
	.datab(\xang|dTheta[37]~2_combout ),
	.datac(\rl|s0|Mux8~2_combout ),
	.datad(\rl|s0|Mux8~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux8~3 .lut_mask = 16'h89CD;
defparam \rl|s0|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
cycloneive_lcell_comb \rl|s0|Mux8~5 (
// Equation(s):
// \rl|s0|Mux8~5_combout  = (\xang|dTheta[36]~5_combout  & ((\rl|s0|Mux8~3_combout  & (!\rl|s0|Mux8~4_combout )) # (!\rl|s0|Mux8~3_combout  & ((\rl|s0|Mux8~0_combout ))))) # (!\xang|dTheta[36]~5_combout  & (((\rl|s0|Mux8~3_combout ))))

	.dataa(\xang|dTheta[36]~5_combout ),
	.datab(\rl|s0|Mux8~4_combout ),
	.datac(\rl|s0|Mux8~0_combout ),
	.datad(\rl|s0|Mux8~3_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux8~5 .lut_mask = 16'h77A0;
defparam \rl|s0|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N30
cycloneive_lcell_comb \rl|s0|Mux8~12 (
// Equation(s):
// \rl|s0|Mux8~12_combout  = (\xang|dTheta[32]~0_combout  & ((\rl|s0|Mux8~5_combout ))) # (!\xang|dTheta[32]~0_combout  & (\rl|s0|Mux8~11_combout ))

	.dataa(\xang|dTheta[32]~0_combout ),
	.datab(gnd),
	.datac(\rl|s0|Mux8~11_combout ),
	.datad(\rl|s0|Mux8~5_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux8~12 .lut_mask = 16'hFA50;
defparam \rl|s0|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \rl|s0|Mux7~7 (
// Equation(s):
// \rl|s0|Mux7~7_combout  = (\xang|out [3] & ((\xang|out [0] & ((\xang|LessThan1~1_combout ) # (!\xang|out [5]))) # (!\xang|out [0] & ((\xang|out [5]) # (!\xang|LessThan1~1_combout ))))) # (!\xang|out [3] & (\xang|LessThan1~1_combout  & ((!\xang|out [5]) # 
// (!\xang|out [0]))))

	.dataa(\xang|out [0]),
	.datab(\xang|out [5]),
	.datac(\xang|out [3]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux7~7 .lut_mask = 16'hE770;
defparam \rl|s0|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \rl|s0|Mux7~8 (
// Equation(s):
// \rl|s0|Mux7~8_combout  = (\xang|out [5] & (\xang|out [0] $ ((\xang|out [3])))) # (!\xang|out [5] & (!\xang|LessThan1~1_combout  & ((\xang|out [0]) # (\xang|out [3]))))

	.dataa(\xang|out [0]),
	.datab(\xang|out [5]),
	.datac(\xang|out [3]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux7~8 .lut_mask = 16'h487A;
defparam \rl|s0|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \rl|s0|Mux7~9 (
// Equation(s):
// \rl|s0|Mux7~9_combout  = (\xang|dTheta[34]~4_combout  & ((\xang|dTheta[36]~5_combout ) # ((!\rl|s0|Mux7~7_combout )))) # (!\xang|dTheta[34]~4_combout  & (!\xang|dTheta[36]~5_combout  & ((\rl|s0|Mux7~8_combout ))))

	.dataa(\xang|dTheta[34]~4_combout ),
	.datab(\xang|dTheta[36]~5_combout ),
	.datac(\rl|s0|Mux7~7_combout ),
	.datad(\rl|s0|Mux7~8_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux7~9 .lut_mask = 16'h9B8A;
defparam \rl|s0|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \rl|s0|Mux7~10 (
// Equation(s):
// \rl|s0|Mux7~10_combout  = (\xang|LessThan1~1_combout  & (!\xang|out [3] & ((\xang|out [0]) # (!\xang|out [5])))) # (!\xang|LessThan1~1_combout  & (\xang|out [0] $ (((\xang|out [5] & !\xang|out [3])))))

	.dataa(\xang|out [0]),
	.datab(\xang|out [5]),
	.datac(\xang|out [3]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux7~10 .lut_mask = 16'h0BA6;
defparam \rl|s0|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \rl|s0|Mux7~6 (
// Equation(s):
// \rl|s0|Mux7~6_combout  = (\xang|out [0] & (\xang|out [3] & ((\xang|out [5]) # (!\xang|LessThan1~1_combout )))) # (!\xang|out [0] & (!\xang|LessThan1~1_combout  & (\xang|out [5] $ (\xang|out [3]))))

	.dataa(\xang|out [0]),
	.datab(\xang|out [5]),
	.datac(\xang|out [3]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux7~6 .lut_mask = 16'h80B4;
defparam \rl|s0|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \rl|s0|Mux7~11 (
// Equation(s):
// \rl|s0|Mux7~11_combout  = (\rl|s0|Mux7~9_combout  & (((\rl|s0|Mux7~10_combout )) # (!\xang|dTheta[36]~5_combout ))) # (!\rl|s0|Mux7~9_combout  & (\xang|dTheta[36]~5_combout  & ((!\rl|s0|Mux7~6_combout ))))

	.dataa(\rl|s0|Mux7~9_combout ),
	.datab(\xang|dTheta[36]~5_combout ),
	.datac(\rl|s0|Mux7~10_combout ),
	.datad(\rl|s0|Mux7~6_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux7~11 .lut_mask = 16'hA2E6;
defparam \rl|s0|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \rl|s0|Mux7~4 (
// Equation(s):
// \rl|s0|Mux7~4_combout  = (\xang|dTheta[34]~4_combout  & (!\xang|dTheta[32]~0_combout  & (\xang|dTheta[37]~2_combout  & !\xang|dTheta[36]~5_combout ))) # (!\xang|dTheta[34]~4_combout  & (!\xang|dTheta[37]~2_combout  & (\xang|dTheta[32]~0_combout  $ 
// (\xang|dTheta[36]~5_combout ))))

	.dataa(\xang|dTheta[32]~0_combout ),
	.datab(\xang|dTheta[34]~4_combout ),
	.datac(\xang|dTheta[37]~2_combout ),
	.datad(\xang|dTheta[36]~5_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux7~4 .lut_mask = 16'h0142;
defparam \rl|s0|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneive_lcell_comb \rl|s0|Mux7~0 (
// Equation(s):
// \rl|s0|Mux7~0_combout  = (\xang|dTheta[32]~0_combout  & (\xang|dTheta[34]~4_combout  $ (((\xang|dTheta[37]~2_combout ) # (!\xang|dTheta[36]~5_combout ))))) # (!\xang|dTheta[32]~0_combout  & (\xang|dTheta[34]~4_combout  & ((\xang|dTheta[37]~2_combout ) # 
// (!\xang|dTheta[36]~5_combout ))))

	.dataa(\xang|dTheta[32]~0_combout ),
	.datab(\xang|dTheta[34]~4_combout ),
	.datac(\xang|dTheta[37]~2_combout ),
	.datad(\xang|dTheta[36]~5_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux7~0 .lut_mask = 16'h6866;
defparam \rl|s0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \rl|s0|Mux7~1 (
// Equation(s):
// \rl|s0|Mux7~1_combout  = (\xang|dTheta[36]~5_combout  & ((\xang|dTheta[32]~0_combout ) # ((!\xang|dTheta[37]~2_combout  & !\xang|dTheta[34]~4_combout )))) # (!\xang|dTheta[36]~5_combout  & (\xang|dTheta[37]~2_combout  & (\xang|dTheta[32]~0_combout  $ 
// (\xang|dTheta[34]~4_combout ))))

	.dataa(\xang|dTheta[32]~0_combout ),
	.datab(\xang|dTheta[36]~5_combout ),
	.datac(\xang|dTheta[37]~2_combout ),
	.datad(\xang|dTheta[34]~4_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux7~1 .lut_mask = 16'h98AC;
defparam \rl|s0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \rl|s0|Mux7~2 (
// Equation(s):
// \rl|s0|Mux7~2_combout  = (\xang|dTheta[32]~0_combout  & (\xang|dTheta[34]~4_combout  $ (((!\xang|dTheta[37]~2_combout ) # (!\xang|dTheta[36]~5_combout ))))) # (!\xang|dTheta[32]~0_combout  & ((\xang|dTheta[34]~4_combout ) # ((!\xang|dTheta[36]~5_combout  
// & \xang|dTheta[37]~2_combout ))))

	.dataa(\xang|dTheta[32]~0_combout ),
	.datab(\xang|dTheta[36]~5_combout ),
	.datac(\xang|dTheta[37]~2_combout ),
	.datad(\xang|dTheta[34]~4_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux7~2 .lut_mask = 16'hD53A;
defparam \rl|s0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \rl|s0|Mux7~3 (
// Equation(s):
// \rl|s0|Mux7~3_combout  = (\xang|LessThan1~1_combout  & (((\rl|s0|Mux7~2_combout ) # (!\xang|out [3])))) # (!\xang|LessThan1~1_combout  & (!\rl|s0|Mux7~1_combout  & (!\xang|out [3])))

	.dataa(\xang|LessThan1~1_combout ),
	.datab(\rl|s0|Mux7~1_combout ),
	.datac(\xang|out [3]),
	.datad(\rl|s0|Mux7~2_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux7~3 .lut_mask = 16'hAB0B;
defparam \rl|s0|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \rl|s0|Mux7~5 (
// Equation(s):
// \rl|s0|Mux7~5_combout  = (\xang|dTheta[35]~3_combout  & ((\rl|s0|Mux7~3_combout  & (!\rl|s0|Mux7~4_combout )) # (!\rl|s0|Mux7~3_combout  & ((!\rl|s0|Mux7~0_combout ))))) # (!\xang|dTheta[35]~3_combout  & (((\rl|s0|Mux7~3_combout ))))

	.dataa(\rl|s0|Mux7~4_combout ),
	.datab(\xang|dTheta[35]~3_combout ),
	.datac(\rl|s0|Mux7~0_combout ),
	.datad(\rl|s0|Mux7~3_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux7~5 .lut_mask = 16'h770C;
defparam \rl|s0|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \rl|s0|Mux7~12 (
// Equation(s):
// \rl|s0|Mux7~12_combout  = (\xang|dTheta[33]~1_combout  & ((\rl|s0|Mux7~5_combout ))) # (!\xang|dTheta[33]~1_combout  & (\rl|s0|Mux7~11_combout ))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(gnd),
	.datac(\rl|s0|Mux7~11_combout ),
	.datad(\rl|s0|Mux7~5_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux7~12 .lut_mask = 16'hFA50;
defparam \rl|s0|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
cycloneive_lcell_comb \rl|s0|Mux6~10 (
// Equation(s):
// \rl|s0|Mux6~10_combout  = (\xang|dTheta[34]~4_combout  & ((\xang|dTheta[32]~0_combout  & ((\xang|dTheta[35]~3_combout ) # (\xang|dTheta[33]~1_combout ))) # (!\xang|dTheta[32]~0_combout  & (\xang|dTheta[35]~3_combout  & \xang|dTheta[33]~1_combout )))) # 
// (!\xang|dTheta[34]~4_combout  & ((\xang|dTheta[35]~3_combout  $ (\xang|dTheta[33]~1_combout ))))

	.dataa(\xang|dTheta[34]~4_combout ),
	.datab(\xang|dTheta[32]~0_combout ),
	.datac(\xang|dTheta[35]~3_combout ),
	.datad(\xang|dTheta[33]~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux6~10 .lut_mask = 16'hADD0;
defparam \rl|s0|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneive_lcell_comb \rl|s0|Mux6~8 (
// Equation(s):
// \rl|s0|Mux6~8_combout  = (\xang|dTheta[33]~1_combout  & ((\xang|dTheta[35]~3_combout  & (!\xang|dTheta[34]~4_combout  & \xang|dTheta[32]~0_combout )) # (!\xang|dTheta[35]~3_combout  & ((\xang|dTheta[32]~0_combout ) # (!\xang|dTheta[34]~4_combout ))))) # 
// (!\xang|dTheta[33]~1_combout  & (\xang|dTheta[35]~3_combout  & ((!\xang|dTheta[32]~0_combout ))))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(\xang|dTheta[35]~3_combout ),
	.datac(\xang|dTheta[34]~4_combout ),
	.datad(\xang|dTheta[32]~0_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux6~8 .lut_mask = 16'h2A46;
defparam \rl|s0|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N30
cycloneive_lcell_comb \rl|s0|Mux6~7 (
// Equation(s):
// \rl|s0|Mux6~7_combout  = (\xang|dTheta[33]~1_combout  & (((!\xang|dTheta[32]~0_combout ) # (!\xang|dTheta[34]~4_combout )) # (!\xang|dTheta[35]~3_combout ))) # (!\xang|dTheta[33]~1_combout  & ((\xang|dTheta[35]~3_combout ) # ((\xang|dTheta[34]~4_combout ) 
// # (\xang|dTheta[32]~0_combout ))))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(\xang|dTheta[35]~3_combout ),
	.datac(\xang|dTheta[34]~4_combout ),
	.datad(\xang|dTheta[32]~0_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux6~7 .lut_mask = 16'h7FFE;
defparam \rl|s0|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N14
cycloneive_lcell_comb \rl|s0|Mux6~9 (
// Equation(s):
// \rl|s0|Mux6~9_combout  = (\xang|out [4] & (\rl|s0|Mux6~8_combout  & ((\xang|LessThan1~1_combout )))) # (!\xang|out [4] & (((\rl|s0|Mux6~7_combout ) # (\xang|LessThan1~1_combout ))))

	.dataa(\xang|out [4]),
	.datab(\rl|s0|Mux6~8_combout ),
	.datac(\rl|s0|Mux6~7_combout ),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux6~9 .lut_mask = 16'hDD50;
defparam \rl|s0|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N0
cycloneive_lcell_comb \rl|s0|Mux6~6 (
// Equation(s):
// \rl|s0|Mux6~6_combout  = (\xang|dTheta[33]~1_combout  & (((\xang|dTheta[34]~4_combout )))) # (!\xang|dTheta[33]~1_combout  & ((\xang|dTheta[34]~4_combout  & ((\xang|dTheta[32]~0_combout ))) # (!\xang|dTheta[34]~4_combout  & (\xang|dTheta[35]~3_combout 
// ))))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(\xang|dTheta[35]~3_combout ),
	.datac(\xang|dTheta[34]~4_combout ),
	.datad(\xang|dTheta[32]~0_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux6~6 .lut_mask = 16'hF4A4;
defparam \rl|s0|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
cycloneive_lcell_comb \rl|s0|Mux6~11 (
// Equation(s):
// \rl|s0|Mux6~11_combout  = (\xang|dTheta[36]~5_combout  & ((\rl|s0|Mux6~9_combout  & (!\rl|s0|Mux6~10_combout )) # (!\rl|s0|Mux6~9_combout  & ((\rl|s0|Mux6~6_combout ))))) # (!\xang|dTheta[36]~5_combout  & (((\rl|s0|Mux6~9_combout ))))

	.dataa(\xang|dTheta[36]~5_combout ),
	.datab(\rl|s0|Mux6~10_combout ),
	.datac(\rl|s0|Mux6~9_combout ),
	.datad(\rl|s0|Mux6~6_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux6~11 .lut_mask = 16'h7A70;
defparam \rl|s0|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N8
cycloneive_lcell_comb \rl|s0|Mux6~0 (
// Equation(s):
// \rl|s0|Mux6~0_combout  = (\xang|dTheta[34]~4_combout  & (\xang|dTheta[33]~1_combout  $ (((!\xang|dTheta[32]~0_combout  & \xang|dTheta[35]~3_combout ))))) # (!\xang|dTheta[34]~4_combout  & ((\xang|dTheta[33]~1_combout ) # ((\xang|dTheta[32]~0_combout  & 
// !\xang|dTheta[35]~3_combout ))))

	.dataa(\xang|dTheta[34]~4_combout ),
	.datab(\xang|dTheta[32]~0_combout ),
	.datac(\xang|dTheta[35]~3_combout ),
	.datad(\xang|dTheta[33]~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux6~0 .lut_mask = 16'hDF24;
defparam \rl|s0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneive_lcell_comb \rl|s0|Mux6~2 (
// Equation(s):
// \rl|s0|Mux6~2_combout  = (\xang|dTheta[34]~4_combout  & (((\xang|dTheta[35]~3_combout ) # (!\xang|dTheta[32]~0_combout )) # (!\xang|dTheta[33]~1_combout )))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(\xang|dTheta[35]~3_combout ),
	.datac(\xang|dTheta[34]~4_combout ),
	.datad(\xang|dTheta[32]~0_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux6~2 .lut_mask = 16'hD0F0;
defparam \rl|s0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
cycloneive_lcell_comb \rl|s0|Mux6~1 (
// Equation(s):
// \rl|s0|Mux6~1_combout  = (\xang|dTheta[33]~1_combout  & (\xang|dTheta[35]~3_combout  $ (((\xang|dTheta[32]~0_combout ) # (!\xang|dTheta[34]~4_combout ))))) # (!\xang|dTheta[33]~1_combout  & ((\xang|dTheta[35]~3_combout  & ((\xang|dTheta[32]~0_combout ) # 
// (!\xang|dTheta[34]~4_combout ))) # (!\xang|dTheta[35]~3_combout  & (!\xang|dTheta[34]~4_combout  & \xang|dTheta[32]~0_combout ))))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(\xang|dTheta[35]~3_combout ),
	.datac(\xang|dTheta[34]~4_combout ),
	.datad(\xang|dTheta[32]~0_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux6~1 .lut_mask = 16'h6786;
defparam \rl|s0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
cycloneive_lcell_comb \rl|s0|Mux6~3 (
// Equation(s):
// \rl|s0|Mux6~3_combout  = (\xang|LessThan1~1_combout  & (((!\xang|out [4])) # (!\rl|s0|Mux6~2_combout ))) # (!\xang|LessThan1~1_combout  & (((!\xang|out [4] & !\rl|s0|Mux6~1_combout ))))

	.dataa(\xang|LessThan1~1_combout ),
	.datab(\rl|s0|Mux6~2_combout ),
	.datac(\xang|out [4]),
	.datad(\rl|s0|Mux6~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux6~3 .lut_mask = 16'h2A2F;
defparam \rl|s0|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N28
cycloneive_lcell_comb \rl|s0|Mux6~4 (
// Equation(s):
// \rl|s0|Mux6~4_combout  = (!\xang|dTheta[34]~4_combout  & (!\xang|dTheta[35]~3_combout  & !\xang|dTheta[33]~1_combout ))

	.dataa(\xang|dTheta[34]~4_combout ),
	.datab(gnd),
	.datac(\xang|dTheta[35]~3_combout ),
	.datad(\xang|dTheta[33]~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux6~4 .lut_mask = 16'h0005;
defparam \rl|s0|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
cycloneive_lcell_comb \rl|s0|Mux6~5 (
// Equation(s):
// \rl|s0|Mux6~5_combout  = (\xang|dTheta[36]~5_combout  & ((\rl|s0|Mux6~3_combout  & ((!\rl|s0|Mux6~4_combout ))) # (!\rl|s0|Mux6~3_combout  & (!\rl|s0|Mux6~0_combout )))) # (!\xang|dTheta[36]~5_combout  & (((\rl|s0|Mux6~3_combout ))))

	.dataa(\xang|dTheta[36]~5_combout ),
	.datab(\rl|s0|Mux6~0_combout ),
	.datac(\rl|s0|Mux6~3_combout ),
	.datad(\rl|s0|Mux6~4_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux6~5 .lut_mask = 16'h52F2;
defparam \rl|s0|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
cycloneive_lcell_comb \rl|s0|Mux6~12 (
// Equation(s):
// \rl|s0|Mux6~12_combout  = (\xang|dTheta[37]~2_combout  & ((\rl|s0|Mux6~5_combout ))) # (!\xang|dTheta[37]~2_combout  & (\rl|s0|Mux6~11_combout ))

	.dataa(gnd),
	.datab(\xang|dTheta[37]~2_combout ),
	.datac(\rl|s0|Mux6~11_combout ),
	.datad(\rl|s0|Mux6~5_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux6~12 .lut_mask = 16'hFC30;
defparam \rl|s0|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
cycloneive_lcell_comb \rl|s0|Mux5~8 (
// Equation(s):
// \rl|s0|Mux5~8_combout  = (\xang|out [4] & (\xang|LessThan1~1_combout  $ (((!\xang|out [5] & !\xang|out [3]))))) # (!\xang|out [4] & (\xang|out [5] & ((\xang|out [3]) # (!\xang|LessThan1~1_combout ))))

	.dataa(\xang|out [5]),
	.datab(\xang|out [3]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [4]),
	.cin(gnd),
	.combout(\rl|s0|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux5~8 .lut_mask = 16'hE18A;
defparam \rl|s0|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N18
cycloneive_lcell_comb \rl|s0|Mux5~9 (
// Equation(s):
// \rl|s0|Mux5~9_combout  = (\xang|LessThan1~1_combout  & (\xang|out [4] & ((\xang|out [5]) # (\xang|out [3])))) # (!\xang|LessThan1~1_combout  & (!\xang|out [3] & (\xang|out [5] $ (\xang|out [4]))))

	.dataa(\xang|out [5]),
	.datab(\xang|out [3]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [4]),
	.cin(gnd),
	.combout(\rl|s0|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux5~9 .lut_mask = 16'hE102;
defparam \rl|s0|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N8
cycloneive_lcell_comb \rl|s0|Mux5~10 (
// Equation(s):
// \rl|s0|Mux5~10_combout  = (\xang|dTheta[34]~4_combout  & ((\xang|dTheta[32]~0_combout  & (\rl|s0|Mux5~8_combout )) # (!\xang|dTheta[32]~0_combout  & ((\rl|s0|Mux5~9_combout )))))

	.dataa(\xang|dTheta[32]~0_combout ),
	.datab(\rl|s0|Mux5~8_combout ),
	.datac(\xang|dTheta[34]~4_combout ),
	.datad(\rl|s0|Mux5~9_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux5~10 .lut_mask = 16'hD080;
defparam \rl|s0|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N30
cycloneive_lcell_comb \rl|s0|Mux5~0 (
// Equation(s):
// \rl|s0|Mux5~0_combout  = (\xang|out [4] & ((\xang|LessThan1~1_combout ) # ((!\xang|out [5] & \xang|out [0])))) # (!\xang|out [4] & (!\xang|LessThan1~1_combout  & (\xang|out [5])))

	.dataa(\xang|out [4]),
	.datab(\xang|LessThan1~1_combout ),
	.datac(\xang|out [5]),
	.datad(\xang|out [0]),
	.cin(gnd),
	.combout(\rl|s0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux5~0 .lut_mask = 16'h9A98;
defparam \rl|s0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N26
cycloneive_lcell_comb \rl|s0|Mux5~1 (
// Equation(s):
// \rl|s0|Mux5~1_combout  = (\xang|out [5] & (((\xang|out [0]) # (!\xang|LessThan1~1_combout )) # (!\xang|out [4]))) # (!\xang|out [5] & (\xang|out [4]))

	.dataa(\xang|out [5]),
	.datab(\xang|out [4]),
	.datac(\xang|out [0]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux5~1 .lut_mask = 16'hE6EE;
defparam \rl|s0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N20
cycloneive_lcell_comb \rl|s0|Mux5~2 (
// Equation(s):
// \rl|s0|Mux5~2_combout  = (\xang|out [5] & (\xang|out [4] $ (((!\xang|LessThan1~1_combout ))))) # (!\xang|out [5] & ((\xang|out [4]) # ((\xang|out [0]) # (\xang|LessThan1~1_combout ))))

	.dataa(\xang|out [5]),
	.datab(\xang|out [4]),
	.datac(\xang|out [0]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux5~2 .lut_mask = 16'hDD76;
defparam \rl|s0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N14
cycloneive_lcell_comb \rl|s0|Mux5~3 (
// Equation(s):
// \rl|s0|Mux5~3_combout  = (\xang|dTheta[35]~3_combout  & ((\xang|dTheta[34]~4_combout ) # ((!\rl|s0|Mux5~1_combout )))) # (!\xang|dTheta[35]~3_combout  & (!\xang|dTheta[34]~4_combout  & ((\rl|s0|Mux5~2_combout ))))

	.dataa(\xang|dTheta[35]~3_combout ),
	.datab(\xang|dTheta[34]~4_combout ),
	.datac(\rl|s0|Mux5~1_combout ),
	.datad(\rl|s0|Mux5~2_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux5~3 .lut_mask = 16'h9B8A;
defparam \rl|s0|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N28
cycloneive_lcell_comb \rl|s0|Mux5~4 (
// Equation(s):
// \rl|s0|Mux5~4_combout  = (\xang|LessThan1~1_combout  & (\xang|out [5] & (\xang|out [4] $ (\xang|out [0])))) # (!\xang|LessThan1~1_combout  & (((\xang|out [4] & !\xang|out [0]))))

	.dataa(\xang|out [5]),
	.datab(\xang|out [4]),
	.datac(\xang|out [0]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux5~4 .lut_mask = 16'h280C;
defparam \rl|s0|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N30
cycloneive_lcell_comb \rl|s0|Mux5~5 (
// Equation(s):
// \rl|s0|Mux5~5_combout  = (\rl|s0|Mux5~3_combout  & (((!\rl|s0|Mux5~4_combout ) # (!\xang|dTheta[34]~4_combout )))) # (!\rl|s0|Mux5~3_combout  & (!\rl|s0|Mux5~0_combout  & (\xang|dTheta[34]~4_combout )))

	.dataa(\rl|s0|Mux5~0_combout ),
	.datab(\rl|s0|Mux5~3_combout ),
	.datac(\xang|dTheta[34]~4_combout ),
	.datad(\rl|s0|Mux5~4_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux5~5 .lut_mask = 16'h1CDC;
defparam \rl|s0|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N16
cycloneive_lcell_comb \rl|s0|Mux5~6 (
// Equation(s):
// \rl|s0|Mux5~6_combout  = (\xang|out [4] & (\xang|LessThan1~1_combout  $ (((\xang|out [5]) # (\xang|out [3]))))) # (!\xang|out [4] & (\xang|out [5] & (!\xang|out [3] & \xang|LessThan1~1_combout )))

	.dataa(\xang|out [4]),
	.datab(\xang|out [5]),
	.datac(\xang|out [3]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux5~6 .lut_mask = 16'h06A8;
defparam \rl|s0|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N26
cycloneive_lcell_comb \rl|s0|Mux5~7 (
// Equation(s):
// \rl|s0|Mux5~7_combout  = (\xang|dTheta[33]~1_combout  & ((\xang|dTheta[34]~4_combout ) # (!\rl|s0|Mux5~6_combout )))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(gnd),
	.datac(\xang|dTheta[34]~4_combout ),
	.datad(\rl|s0|Mux5~6_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux5~7 .lut_mask = 16'hA0AA;
defparam \rl|s0|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N2
cycloneive_lcell_comb \rl|s0|Mux5~11 (
// Equation(s):
// \rl|s0|Mux5~11_combout  = (\xang|dTheta[33]~1_combout  & (!\rl|s0|Mux5~10_combout  & ((\rl|s0|Mux5~7_combout )))) # (!\xang|dTheta[33]~1_combout  & ((\rl|s0|Mux5~5_combout ) # ((!\rl|s0|Mux5~10_combout  & \rl|s0|Mux5~7_combout ))))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(\rl|s0|Mux5~10_combout ),
	.datac(\rl|s0|Mux5~5_combout ),
	.datad(\rl|s0|Mux5~7_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux5~11 .lut_mask = 16'h7350;
defparam \rl|s0|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \rl|s0|Mux4~3 (
// Equation(s):
// \rl|s0|Mux4~3_combout  = (!\xang|dTheta[33]~1_combout  & (!\xang|dTheta[37]~2_combout  & (!\xang|dTheta[32]~0_combout  & \xang|LessThan1~1_combout )))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(\xang|dTheta[37]~2_combout ),
	.datac(\xang|dTheta[32]~0_combout ),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux4~3 .lut_mask = 16'h0100;
defparam \rl|s0|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \rl|s0|Mux4~1 (
// Equation(s):
// \rl|s0|Mux4~1_combout  = (\xang|out [5] & (((\xang|LessThan1~1_combout )))) # (!\xang|out [5] & (!\xang|LessThan1~1_combout  & ((\xang|out [1]) # (\xang|out [0]))))

	.dataa(\xang|out [5]),
	.datab(\xang|out [1]),
	.datac(\xang|out [0]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux4~1 .lut_mask = 16'hAA54;
defparam \rl|s0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \rl|s0|Mux4~0 (
// Equation(s):
// \rl|s0|Mux4~0_combout  = (\xang|LessThan1~1_combout  & ((!\xang|dTheta[37]~2_combout ))) # (!\xang|LessThan1~1_combout  & (!\xang|dTheta[33]~1_combout  & \xang|dTheta[37]~2_combout ))

	.dataa(\xang|dTheta[33]~1_combout ),
	.datab(\xang|LessThan1~1_combout ),
	.datac(gnd),
	.datad(\xang|dTheta[37]~2_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux4~0 .lut_mask = 16'h11CC;
defparam \rl|s0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \rl|s0|Mux4~2 (
// Equation(s):
// \rl|s0|Mux4~2_combout  = (\xang|dTheta[34]~4_combout  & (((\xang|dTheta[35]~3_combout )))) # (!\xang|dTheta[34]~4_combout  & ((\xang|dTheta[35]~3_combout  & ((!\rl|s0|Mux4~0_combout ))) # (!\xang|dTheta[35]~3_combout  & (\rl|s0|Mux4~1_combout ))))

	.dataa(\xang|dTheta[34]~4_combout ),
	.datab(\rl|s0|Mux4~1_combout ),
	.datac(\xang|dTheta[35]~3_combout ),
	.datad(\rl|s0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux4~2 .lut_mask = 16'hA4F4;
defparam \rl|s0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \rl|s0|Mux4~4 (
// Equation(s):
// \rl|s0|Mux4~4_combout  = (\xang|dTheta[34]~4_combout  & ((\rl|s0|Mux4~2_combout  & ((!\rl|s0|Mux4~3_combout ))) # (!\rl|s0|Mux4~2_combout  & (!\xang|out [5])))) # (!\xang|dTheta[34]~4_combout  & (((\rl|s0|Mux4~2_combout ))))

	.dataa(\xang|dTheta[34]~4_combout ),
	.datab(\xang|out [5]),
	.datac(\rl|s0|Mux4~3_combout ),
	.datad(\rl|s0|Mux4~2_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux4~4 .lut_mask = 16'h5F22;
defparam \rl|s0|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \rl|s0|Mux4~6 (
// Equation(s):
// \rl|s0|Mux4~6_combout  = (\xang|out [1] & (\xang|dTheta[35]~3_combout  $ (((\xang|LessThan1~1_combout ))))) # (!\xang|out [1] & (\xang|out [0] & (\xang|dTheta[35]~3_combout  $ (\xang|LessThan1~1_combout ))))

	.dataa(\xang|dTheta[35]~3_combout ),
	.datab(\xang|out [1]),
	.datac(\xang|out [0]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux4~6 .lut_mask = 16'h54A8;
defparam \rl|s0|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \rl|s0|Mux4~7 (
// Equation(s):
// \rl|s0|Mux4~7_combout  = (\xang|dTheta[35]~3_combout  & (\xang|dTheta[34]~4_combout  & (\xang|out [5] $ (!\rl|s0|Mux4~6_combout )))) # (!\xang|dTheta[35]~3_combout  & (((\rl|s0|Mux4~6_combout ) # (!\xang|out [5]))))

	.dataa(\xang|dTheta[34]~4_combout ),
	.datab(\xang|out [5]),
	.datac(\xang|dTheta[35]~3_combout ),
	.datad(\rl|s0|Mux4~6_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux4~7 .lut_mask = 16'h8F23;
defparam \rl|s0|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \rl|s0|Mux4~5 (
// Equation(s):
// \rl|s0|Mux4~5_combout  = (!\xang|dTheta[34]~4_combout  & ((\xang|out [3] $ (!\xang|LessThan1~1_combout )) # (!\xang|out [5])))

	.dataa(\xang|out [3]),
	.datab(\xang|LessThan1~1_combout ),
	.datac(\xang|out [5]),
	.datad(\xang|dTheta[34]~4_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux4~5 .lut_mask = 16'h009F;
defparam \rl|s0|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \rl|s0|Mux4~8 (
// Equation(s):
// \rl|s0|Mux4~8_combout  = (\xang|dTheta[36]~5_combout  & (((\rl|s0|Mux4~7_combout ) # (\rl|s0|Mux4~5_combout )))) # (!\xang|dTheta[36]~5_combout  & (\rl|s0|Mux4~4_combout ))

	.dataa(\xang|dTheta[36]~5_combout ),
	.datab(\rl|s0|Mux4~4_combout ),
	.datac(\rl|s0|Mux4~7_combout ),
	.datad(\rl|s0|Mux4~5_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux4~8 .lut_mask = 16'hEEE4;
defparam \rl|s0|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \rl|s0|Mux3~1 (
// Equation(s):
// \rl|s0|Mux3~1_combout  = (\xang|dTheta[36]~5_combout  & (\xang|out [2])) # (!\xang|dTheta[36]~5_combout  & (((\xang|dTheta[35]~3_combout ) # (\xang|dTheta[34]~4_combout ))))

	.dataa(\xang|out [2]),
	.datab(\xang|dTheta[35]~3_combout ),
	.datac(\xang|dTheta[36]~5_combout ),
	.datad(\xang|dTheta[34]~4_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux3~1 .lut_mask = 16'hAFAC;
defparam \rl|s0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \rl|s0|Mux3~0 (
// Equation(s):
// \rl|s0|Mux3~0_combout  = (\xang|out [3] & ((\xang|out [1]) # (\xang|out [2])))

	.dataa(\xang|out [1]),
	.datab(gnd),
	.datac(\xang|out [3]),
	.datad(\xang|out [2]),
	.cin(gnd),
	.combout(\rl|s0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux3~0 .lut_mask = 16'hF0A0;
defparam \rl|s0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \rl|s0|Mux3~2 (
// Equation(s):
// \rl|s0|Mux3~2_combout  = (\xang|dTheta[36]~5_combout  & ((\rl|s0|Mux3~0_combout  & ((\xang|LessThan1~1_combout ) # (!\rl|s0|Mux3~1_combout ))) # (!\rl|s0|Mux3~0_combout  & ((!\xang|LessThan1~1_combout ))))) # (!\xang|dTheta[36]~5_combout  & 
// ((\xang|LessThan1~1_combout  & (\rl|s0|Mux3~1_combout )) # (!\xang|LessThan1~1_combout  & ((\rl|s0|Mux3~0_combout )))))

	.dataa(\rl|s0|Mux3~1_combout ),
	.datab(\rl|s0|Mux3~0_combout ),
	.datac(\xang|dTheta[36]~5_combout ),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux3~2 .lut_mask = 16'hCA7C;
defparam \rl|s0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \rl|s0|Mux3~3 (
// Equation(s):
// \rl|s0|Mux3~3_combout  = (\xang|LessThan1~1_combout  $ (!\xang|dTheta[37]~2_combout )) # (!\rl|s0|Mux3~2_combout )

	.dataa(\xang|LessThan1~1_combout ),
	.datab(gnd),
	.datac(\xang|dTheta[37]~2_combout ),
	.datad(\rl|s0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux3~3 .lut_mask = 16'hA5FF;
defparam \rl|s0|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \rl|s0|Mux3~4 (
// Equation(s):
// \rl|s0|Mux3~4_combout  = (\xang|out [3] & (!\iw|Equal0~2_combout  & ((\iw|Add0~18_combout ) # (\xang|LessThan1~0_combout ))))

	.dataa(\iw|Add0~18_combout ),
	.datab(\xang|out [3]),
	.datac(\iw|Equal0~2_combout ),
	.datad(\xang|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux3~4 .lut_mask = 16'h0C08;
defparam \rl|s0|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneive_lcell_comb \rl|s0|Mux3~8 (
// Equation(s):
// \rl|s0|Mux3~8_combout  = (\xang|LessThan1~1_combout ) # ((\xang|out [1] & (\xang|out [2] & \xang|out [3])))

	.dataa(\xang|out [1]),
	.datab(\xang|out [2]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [3]),
	.cin(gnd),
	.combout(\rl|s0|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux3~8 .lut_mask = 16'hF8F0;
defparam \rl|s0|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneive_lcell_comb \rl|s0|Mux3~6 (
// Equation(s):
// \rl|s0|Mux3~6_combout  = (\xang|out [2] & (((\xang|out [3]) # (!\xang|LessThan1~1_combout )))) # (!\xang|out [2] & (!\xang|LessThan1~1_combout  & ((\xang|out [1]) # (\xang|out [3]))))

	.dataa(\xang|out [1]),
	.datab(\xang|out [2]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [3]),
	.cin(gnd),
	.combout(\rl|s0|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux3~6 .lut_mask = 16'hCF0E;
defparam \rl|s0|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneive_lcell_comb \rl|s0|Mux3~5 (
// Equation(s):
// \rl|s0|Mux3~5_combout  = (!\xang|LessThan1~1_combout  & (\xang|out [3] & ((\xang|out [1]) # (\xang|out [2]))))

	.dataa(\xang|out [1]),
	.datab(\xang|out [2]),
	.datac(\xang|LessThan1~1_combout ),
	.datad(\xang|out [3]),
	.cin(gnd),
	.combout(\rl|s0|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux3~5 .lut_mask = 16'h0E00;
defparam \rl|s0|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneive_lcell_comb \rl|s0|Mux3~7 (
// Equation(s):
// \rl|s0|Mux3~7_combout  = (\xang|dTheta[36]~5_combout  & (\xang|dTheta[37]~2_combout )) # (!\xang|dTheta[36]~5_combout  & ((\xang|dTheta[37]~2_combout  & ((!\rl|s0|Mux3~5_combout ))) # (!\xang|dTheta[37]~2_combout  & (\rl|s0|Mux3~6_combout ))))

	.dataa(\xang|dTheta[36]~5_combout ),
	.datab(\xang|dTheta[37]~2_combout ),
	.datac(\rl|s0|Mux3~6_combout ),
	.datad(\rl|s0|Mux3~5_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux3~7 .lut_mask = 16'h98DC;
defparam \rl|s0|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneive_lcell_comb \rl|s0|Mux3~9 (
// Equation(s):
// \rl|s0|Mux3~9_combout  = (\xang|dTheta[36]~5_combout  & ((\rl|s0|Mux3~7_combout  & ((\rl|s0|Mux3~8_combout ))) # (!\rl|s0|Mux3~7_combout  & (!\rl|s0|Mux3~4_combout )))) # (!\xang|dTheta[36]~5_combout  & (((\rl|s0|Mux3~7_combout ))))

	.dataa(\xang|dTheta[36]~5_combout ),
	.datab(\rl|s0|Mux3~4_combout ),
	.datac(\rl|s0|Mux3~8_combout ),
	.datad(\rl|s0|Mux3~7_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux3~9 .lut_mask = 16'hF522;
defparam \rl|s0|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
cycloneive_lcell_comb \rl|s0|Mux3~10 (
// Equation(s):
// \rl|s0|Mux3~10_combout  = (\xang|dTheta[32]~0_combout  & (\rl|s0|Mux3~3_combout )) # (!\xang|dTheta[32]~0_combout  & ((\rl|s0|Mux3~9_combout )))

	.dataa(\xang|dTheta[32]~0_combout ),
	.datab(\rl|s0|Mux3~3_combout ),
	.datac(gnd),
	.datad(\rl|s0|Mux3~9_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux3~10 .lut_mask = 16'hDD88;
defparam \rl|s0|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \rl|s0|Mux2~0 (
// Equation(s):
// \rl|s0|Mux2~0_combout  = (\xang|dTheta[34]~4_combout  & ((\xang|dTheta[32]~0_combout ) # (\xang|dTheta[33]~1_combout )))

	.dataa(\xang|dTheta[32]~0_combout ),
	.datab(gnd),
	.datac(\xang|dTheta[33]~1_combout ),
	.datad(\xang|dTheta[34]~4_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux2~0 .lut_mask = 16'hFA00;
defparam \rl|s0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \rl|s0|Mux2~1 (
// Equation(s):
// \rl|s0|Mux2~1_combout  = (\xang|out [2]) # ((!\xang|LessThan1~1_combout  & ((\xang|out [1]) # (\xang|out [0]))))

	.dataa(\xang|out [1]),
	.datab(\xang|out [2]),
	.datac(\xang|out [0]),
	.datad(\xang|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux2~1 .lut_mask = 16'hCCFE;
defparam \rl|s0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \rl|s0|Mux2~2 (
// Equation(s):
// \rl|s0|Mux2~2_combout  = (\xang|dTheta[37]~2_combout  & (((!\xang|dTheta[36]~5_combout )) # (!\xang|LessThan1~1_combout ))) # (!\xang|dTheta[37]~2_combout  & (!\xang|dTheta[36]~5_combout  & (\xang|LessThan1~1_combout  $ (\rl|s0|Mux2~1_combout ))))

	.dataa(\xang|dTheta[37]~2_combout ),
	.datab(\xang|LessThan1~1_combout ),
	.datac(\xang|dTheta[36]~5_combout ),
	.datad(\rl|s0|Mux2~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux2~2 .lut_mask = 16'h2B2E;
defparam \rl|s0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \rl|s0|Mux2~3 (
// Equation(s):
// \rl|s0|Mux2~3_combout  = (\xang|dTheta[35]~3_combout  & (((!\rl|s0|Mux2~2_combout ) # (!\xang|dTheta[36]~5_combout )) # (!\rl|s0|Mux2~0_combout ))) # (!\xang|dTheta[35]~3_combout  & (((\xang|dTheta[36]~5_combout ) # (\rl|s0|Mux2~2_combout ))))

	.dataa(\rl|s0|Mux2~0_combout ),
	.datab(\xang|dTheta[35]~3_combout ),
	.datac(\xang|dTheta[36]~5_combout ),
	.datad(\rl|s0|Mux2~2_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux2~3 .lut_mask = 16'h7FFC;
defparam \rl|s0|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N10
cycloneive_lcell_comb \rl|s0|Mux1~0 (
// Equation(s):
// \rl|s0|Mux1~0_combout  = (!\xang|LessThan1~1_combout  & (!\xang|dTheta[32]~0_combout  & (!\xang|dTheta[37]~2_combout  & !\xang|dTheta[33]~1_combout )))

	.dataa(\xang|LessThan1~1_combout ),
	.datab(\xang|dTheta[32]~0_combout ),
	.datac(\xang|dTheta[37]~2_combout ),
	.datad(\xang|dTheta[33]~1_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux1~0 .lut_mask = 16'h0001;
defparam \rl|s0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N4
cycloneive_lcell_comb \rl|s0|Mux1~1 (
// Equation(s):
// \rl|s0|Mux1~1_combout  = (!\xang|dTheta[34]~4_combout  & (!\xang|dTheta[35]~3_combout  & (!\xang|dTheta[36]~5_combout  & \rl|s0|Mux1~0_combout )))

	.dataa(\xang|dTheta[34]~4_combout ),
	.datab(\xang|dTheta[35]~3_combout ),
	.datac(\xang|dTheta[36]~5_combout ),
	.datad(\rl|s0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\rl|s0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s0|Mux1~1 .lut_mask = 16'h0100;
defparam \rl|s0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \yang|LessThan0~1 (
// Equation(s):
// \yang|LessThan0~1_combout  = (!\iw|WriteY[8]~5_combout  & ((\iw|Equal0~2_combout  & (!\iw|Add1~18_combout )) # (!\iw|Equal0~2_combout  & ((!\iw|v_counter [9])))))

	.dataa(\iw|Add1~18_combout ),
	.datab(\iw|v_counter [9]),
	.datac(\iw|WriteY[8]~5_combout ),
	.datad(\iw|Equal0~2_combout ),
	.cin(gnd),
	.combout(\yang|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \yang|LessThan0~1 .lut_mask = 16'h0503;
defparam \yang|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \yang|Add0~0 (
// Equation(s):
// \yang|Add0~0_combout  = \iw|WriteY[4]~7_combout  $ (VCC)
// \yang|Add0~1  = CARRY(\iw|WriteY[4]~7_combout )

	.dataa(\iw|WriteY[4]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\yang|Add0~0_combout ),
	.cout(\yang|Add0~1 ));
// synopsys translate_off
defparam \yang|Add0~0 .lut_mask = 16'h55AA;
defparam \yang|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \yang|Add0~3 (
// Equation(s):
// \yang|Add0~3_combout  = (\iw|WriteY[5]~6_combout  & (!\yang|Add0~1 )) # (!\iw|WriteY[5]~6_combout  & ((\yang|Add0~1 ) # (GND)))
// \yang|Add0~4  = CARRY((!\yang|Add0~1 ) # (!\iw|WriteY[5]~6_combout ))

	.dataa(\iw|WriteY[5]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\yang|Add0~1 ),
	.combout(\yang|Add0~3_combout ),
	.cout(\yang|Add0~4 ));
// synopsys translate_off
defparam \yang|Add0~3 .lut_mask = 16'h5A5F;
defparam \yang|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \yang|Add0~6 (
// Equation(s):
// \yang|Add0~6_combout  = (\iw|WriteY[6]~2_combout  & (\yang|Add0~4  $ (GND))) # (!\iw|WriteY[6]~2_combout  & (!\yang|Add0~4  & VCC))
// \yang|Add0~7  = CARRY((\iw|WriteY[6]~2_combout  & !\yang|Add0~4 ))

	.dataa(\iw|WriteY[6]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\yang|Add0~4 ),
	.combout(\yang|Add0~6_combout ),
	.cout(\yang|Add0~7 ));
// synopsys translate_off
defparam \yang|Add0~6 .lut_mask = 16'hA50A;
defparam \yang|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \yang|LessThan0~0 (
// Equation(s):
// \yang|LessThan0~0_combout  = (((!\iw|WriteY[7]~0_combout ) # (!\iw|WriteY[5]~6_combout )) # (!\iw|WriteY[6]~2_combout )) # (!\iw|WriteY[4]~7_combout )

	.dataa(\iw|WriteY[4]~7_combout ),
	.datab(\iw|WriteY[6]~2_combout ),
	.datac(\iw|WriteY[5]~6_combout ),
	.datad(\iw|WriteY[7]~0_combout ),
	.cin(gnd),
	.combout(\yang|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \yang|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \yang|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \yang|Add1~1 (
// Equation(s):
// \yang|Add1~1_cout  = CARRY(!\iw|WriteY[0]~11_combout )

	.dataa(\iw|WriteY[0]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\yang|Add1~1_cout ));
// synopsys translate_off
defparam \yang|Add1~1 .lut_mask = 16'h0055;
defparam \yang|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \yang|Add1~2 (
// Equation(s):
// \yang|Add1~2_combout  = (\iw|WriteY[1]~10_combout  & ((\yang|Add1~1_cout ) # (GND))) # (!\iw|WriteY[1]~10_combout  & (!\yang|Add1~1_cout ))
// \yang|Add1~3  = CARRY((\iw|WriteY[1]~10_combout ) # (!\yang|Add1~1_cout ))

	.dataa(gnd),
	.datab(\iw|WriteY[1]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\yang|Add1~1_cout ),
	.combout(\yang|Add1~2_combout ),
	.cout(\yang|Add1~3 ));
// synopsys translate_off
defparam \yang|Add1~2 .lut_mask = 16'hC3CF;
defparam \yang|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \yang|Add1~4 (
// Equation(s):
// \yang|Add1~4_combout  = (\iw|WriteY[2]~9_combout  & (!\yang|Add1~3  & VCC)) # (!\iw|WriteY[2]~9_combout  & (\yang|Add1~3  $ (GND)))
// \yang|Add1~5  = CARRY((!\iw|WriteY[2]~9_combout  & !\yang|Add1~3 ))

	.dataa(\iw|WriteY[2]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\yang|Add1~3 ),
	.combout(\yang|Add1~4_combout ),
	.cout(\yang|Add1~5 ));
// synopsys translate_off
defparam \yang|Add1~4 .lut_mask = 16'h5A05;
defparam \yang|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \yang|Add1~6 (
// Equation(s):
// \yang|Add1~6_combout  = (\iw|WriteY[3]~8_combout  & ((\yang|Add1~5 ) # (GND))) # (!\iw|WriteY[3]~8_combout  & (!\yang|Add1~5 ))
// \yang|Add1~7  = CARRY((\iw|WriteY[3]~8_combout ) # (!\yang|Add1~5 ))

	.dataa(gnd),
	.datab(\iw|WriteY[3]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\yang|Add1~5 ),
	.combout(\yang|Add1~6_combout ),
	.cout(\yang|Add1~7 ));
// synopsys translate_off
defparam \yang|Add1~6 .lut_mask = 16'hC3CF;
defparam \yang|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \yang|Add1~8 (
// Equation(s):
// \yang|Add1~8_combout  = (\iw|WriteY[4]~7_combout  & (\yang|Add1~7  $ (GND))) # (!\iw|WriteY[4]~7_combout  & ((GND) # (!\yang|Add1~7 )))
// \yang|Add1~9  = CARRY((!\yang|Add1~7 ) # (!\iw|WriteY[4]~7_combout ))

	.dataa(\iw|WriteY[4]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\yang|Add1~7 ),
	.combout(\yang|Add1~8_combout ),
	.cout(\yang|Add1~9 ));
// synopsys translate_off
defparam \yang|Add1~8 .lut_mask = 16'hA55F;
defparam \yang|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \yang|Add1~10 (
// Equation(s):
// \yang|Add1~10_combout  = (\iw|WriteY[5]~6_combout  & (!\yang|Add1~9 )) # (!\iw|WriteY[5]~6_combout  & (\yang|Add1~9  & VCC))
// \yang|Add1~11  = CARRY((\iw|WriteY[5]~6_combout  & !\yang|Add1~9 ))

	.dataa(gnd),
	.datab(\iw|WriteY[5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\yang|Add1~9 ),
	.combout(\yang|Add1~10_combout ),
	.cout(\yang|Add1~11 ));
// synopsys translate_off
defparam \yang|Add1~10 .lut_mask = 16'h3C0C;
defparam \yang|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \yang|Add1~12 (
// Equation(s):
// \yang|Add1~12_combout  = (\iw|WriteY[6]~2_combout  & (\yang|Add1~11  $ (GND))) # (!\iw|WriteY[6]~2_combout  & ((GND) # (!\yang|Add1~11 )))
// \yang|Add1~13  = CARRY((!\yang|Add1~11 ) # (!\iw|WriteY[6]~2_combout ))

	.dataa(gnd),
	.datab(\iw|WriteY[6]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\yang|Add1~11 ),
	.combout(\yang|Add1~12_combout ),
	.cout(\yang|Add1~13 ));
// synopsys translate_off
defparam \yang|Add1~12 .lut_mask = 16'hC33F;
defparam \yang|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \yang|Add0~8 (
// Equation(s):
// \yang|Add0~8_combout  = (\yang|LessThan0~1_combout  & ((\yang|LessThan0~0_combout  & ((\yang|Add1~12_combout ))) # (!\yang|LessThan0~0_combout  & (\yang|Add0~6_combout )))) # (!\yang|LessThan0~1_combout  & (\yang|Add0~6_combout ))

	.dataa(\yang|LessThan0~1_combout ),
	.datab(\yang|Add0~6_combout ),
	.datac(\yang|LessThan0~0_combout ),
	.datad(\yang|Add1~12_combout ),
	.cin(gnd),
	.combout(\yang|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Add0~8 .lut_mask = 16'hEC4C;
defparam \yang|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \yang|Add0~2 (
// Equation(s):
// \yang|Add0~2_combout  = (\yang|LessThan0~1_combout  & ((\yang|LessThan0~0_combout  & ((\yang|Add1~8_combout ))) # (!\yang|LessThan0~0_combout  & (\yang|Add0~0_combout )))) # (!\yang|LessThan0~1_combout  & (\yang|Add0~0_combout ))

	.dataa(\yang|LessThan0~1_combout ),
	.datab(\yang|Add0~0_combout ),
	.datac(\yang|Add1~8_combout ),
	.datad(\yang|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\yang|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Add0~2 .lut_mask = 16'hE4CC;
defparam \yang|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \yang|in_0[2]~0 (
// Equation(s):
// \yang|in_0[2]~0_combout  = (\yang|LessThan0~1_combout  & ((\yang|LessThan0~0_combout  & ((\yang|Add1~4_combout ))) # (!\yang|LessThan0~0_combout  & (\iw|WriteY[2]~9_combout )))) # (!\yang|LessThan0~1_combout  & (\iw|WriteY[2]~9_combout ))

	.dataa(\yang|LessThan0~1_combout ),
	.datab(\iw|WriteY[2]~9_combout ),
	.datac(\yang|Add1~4_combout ),
	.datad(\yang|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\yang|in_0[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \yang|in_0[2]~0 .lut_mask = 16'hE4CC;
defparam \yang|in_0[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \yang|Add0~5 (
// Equation(s):
// \yang|Add0~5_combout  = (\yang|LessThan0~1_combout  & ((\yang|LessThan0~0_combout  & ((\yang|Add1~10_combout ))) # (!\yang|LessThan0~0_combout  & (\yang|Add0~3_combout )))) # (!\yang|LessThan0~1_combout  & (\yang|Add0~3_combout ))

	.dataa(\yang|Add0~3_combout ),
	.datab(\yang|LessThan0~1_combout ),
	.datac(\yang|LessThan0~0_combout ),
	.datad(\yang|Add1~10_combout ),
	.cin(gnd),
	.combout(\yang|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Add0~5 .lut_mask = 16'hEA2A;
defparam \yang|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \yang|in_0[3]~1 (
// Equation(s):
// \yang|in_0[3]~1_combout  = (\yang|LessThan0~1_combout  & ((\yang|LessThan0~0_combout  & ((\yang|Add1~6_combout ))) # (!\yang|LessThan0~0_combout  & (\iw|WriteY[3]~8_combout )))) # (!\yang|LessThan0~1_combout  & (((\iw|WriteY[3]~8_combout ))))

	.dataa(\yang|LessThan0~1_combout ),
	.datab(\yang|LessThan0~0_combout ),
	.datac(\iw|WriteY[3]~8_combout ),
	.datad(\yang|Add1~6_combout ),
	.cin(gnd),
	.combout(\yang|in_0[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \yang|in_0[3]~1 .lut_mask = 16'hF870;
defparam \yang|in_0[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \yang|Selector2~0 (
// Equation(s):
// \yang|Selector2~0_combout  = (!\yang|Add0~5_combout  & (((!\yang|in_0[2]~0_combout  & !\yang|in_0[3]~1_combout )) # (!\yang|Add0~2_combout )))

	.dataa(\yang|Add0~2_combout ),
	.datab(\yang|in_0[2]~0_combout ),
	.datac(\yang|Add0~5_combout ),
	.datad(\yang|in_0[3]~1_combout ),
	.cin(gnd),
	.combout(\yang|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector2~0 .lut_mask = 16'h0507;
defparam \yang|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \yang|Add1~14 (
// Equation(s):
// \yang|Add1~14_combout  = (\iw|WriteY[7]~0_combout  & (!\yang|Add1~13 )) # (!\iw|WriteY[7]~0_combout  & (\yang|Add1~13  & VCC))
// \yang|Add1~15  = CARRY((\iw|WriteY[7]~0_combout  & !\yang|Add1~13 ))

	.dataa(gnd),
	.datab(\iw|WriteY[7]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\yang|Add1~13 ),
	.combout(\yang|Add1~14_combout ),
	.cout(\yang|Add1~15 ));
// synopsys translate_off
defparam \yang|Add1~14 .lut_mask = 16'h3C0C;
defparam \yang|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \yang|Add0~9 (
// Equation(s):
// \yang|Add0~9_combout  = (\iw|WriteY[7]~0_combout  & (!\yang|Add0~7 )) # (!\iw|WriteY[7]~0_combout  & ((\yang|Add0~7 ) # (GND)))
// \yang|Add0~10  = CARRY((!\yang|Add0~7 ) # (!\iw|WriteY[7]~0_combout ))

	.dataa(gnd),
	.datab(\iw|WriteY[7]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\yang|Add0~7 ),
	.combout(\yang|Add0~9_combout ),
	.cout(\yang|Add0~10 ));
// synopsys translate_off
defparam \yang|Add0~9 .lut_mask = 16'h3C3F;
defparam \yang|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \yang|Add0~11 (
// Equation(s):
// \yang|Add0~11_combout  = (\yang|LessThan0~1_combout  & ((\yang|LessThan0~0_combout  & (\yang|Add1~14_combout )) # (!\yang|LessThan0~0_combout  & ((\yang|Add0~9_combout ))))) # (!\yang|LessThan0~1_combout  & (((\yang|Add0~9_combout ))))

	.dataa(\yang|LessThan0~1_combout ),
	.datab(\yang|Add1~14_combout ),
	.datac(\yang|LessThan0~0_combout ),
	.datad(\yang|Add0~9_combout ),
	.cin(gnd),
	.combout(\yang|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Add0~11 .lut_mask = 16'hDF80;
defparam \yang|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \yang|LessThan0~2 (
// Equation(s):
// \yang|LessThan0~2_combout  = (\yang|LessThan0~0_combout  & \yang|LessThan0~1_combout )

	.dataa(gnd),
	.datab(\yang|LessThan0~0_combout ),
	.datac(gnd),
	.datad(\yang|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\yang|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \yang|LessThan0~2 .lut_mask = 16'hCC00;
defparam \yang|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \yang|Selector5~16 (
// Equation(s):
// \yang|Selector5~16_combout  = (\iw|WriteY[0]~11_combout  & ((\yang|LessThan0~2_combout  & ((\yang|Add1~2_combout ))) # (!\yang|LessThan0~2_combout  & (\iw|WriteY[1]~10_combout ))))

	.dataa(\yang|LessThan0~2_combout ),
	.datab(\iw|WriteY[1]~10_combout ),
	.datac(\iw|WriteY[0]~11_combout ),
	.datad(\yang|Add1~2_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~16_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~16 .lut_mask = 16'hE040;
defparam \yang|Selector5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \yang|Selector4~15 (
// Equation(s):
// \yang|Selector4~15_combout  = (!\yang|in_0[3]~1_combout  & (!\yang|Add0~2_combout  & !\yang|in_0[2]~0_combout ))

	.dataa(gnd),
	.datab(\yang|in_0[3]~1_combout ),
	.datac(\yang|Add0~2_combout ),
	.datad(\yang|in_0[2]~0_combout ),
	.cin(gnd),
	.combout(\yang|Selector4~15_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector4~15 .lut_mask = 16'h0003;
defparam \yang|Selector4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \yang|Selector2~1 (
// Equation(s):
// \yang|Selector2~1_combout  = (!\yang|Selector5~16_combout  & (!\yang|Add0~5_combout  & \yang|Selector4~15_combout ))

	.dataa(gnd),
	.datab(\yang|Selector5~16_combout ),
	.datac(\yang|Add0~5_combout ),
	.datad(\yang|Selector4~15_combout ),
	.cin(gnd),
	.combout(\yang|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector2~1 .lut_mask = 16'h0300;
defparam \yang|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \yang|Selector1~0 (
// Equation(s):
// \yang|Selector1~0_combout  = (\yang|Add0~8_combout  & (((!\yang|Add0~11_combout  & !\yang|Selector2~1_combout )))) # (!\yang|Add0~8_combout  & (\yang|Selector2~0_combout  & (\yang|Add0~11_combout )))

	.dataa(\yang|Add0~8_combout ),
	.datab(\yang|Selector2~0_combout ),
	.datac(\yang|Add0~11_combout ),
	.datad(\yang|Selector2~1_combout ),
	.cin(gnd),
	.combout(\yang|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector1~0 .lut_mask = 16'h404A;
defparam \yang|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \yang|Add0~12 (
// Equation(s):
// \yang|Add0~12_combout  = \yang|Add0~10  $ (\iw|WriteY[8]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\iw|WriteY[8]~5_combout ),
	.cin(\yang|Add0~10 ),
	.combout(\yang|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Add0~12 .lut_mask = 16'h0FF0;
defparam \yang|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \yang|Add1~16 (
// Equation(s):
// \yang|Add1~16_combout  = \iw|WriteY[8]~5_combout  $ (\yang|Add1~15 )

	.dataa(gnd),
	.datab(\iw|WriteY[8]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\yang|Add1~15 ),
	.combout(\yang|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Add1~16 .lut_mask = 16'h3C3C;
defparam \yang|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \yang|out[0]~3 (
// Equation(s):
// \yang|out[0]~3_combout  = (\yang|LessThan0~1_combout  & ((\yang|LessThan0~0_combout  & ((\yang|Add1~16_combout ))) # (!\yang|LessThan0~0_combout  & (\yang|Add0~12_combout )))) # (!\yang|LessThan0~1_combout  & (\yang|Add0~12_combout ))

	.dataa(\yang|LessThan0~1_combout ),
	.datab(\yang|Add0~12_combout ),
	.datac(\yang|LessThan0~0_combout ),
	.datad(\yang|Add1~16_combout ),
	.cin(gnd),
	.combout(\yang|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \yang|out[0]~3 .lut_mask = 16'hEC4C;
defparam \yang|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \yang|in_0[1]~2 (
// Equation(s):
// \yang|in_0[1]~2_combout  = (\yang|LessThan0~1_combout  & ((\yang|LessThan0~0_combout  & ((\yang|Add1~2_combout ))) # (!\yang|LessThan0~0_combout  & (\iw|WriteY[1]~10_combout )))) # (!\yang|LessThan0~1_combout  & (\iw|WriteY[1]~10_combout ))

	.dataa(\yang|LessThan0~1_combout ),
	.datab(\iw|WriteY[1]~10_combout ),
	.datac(\yang|Add1~2_combout ),
	.datad(\yang|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\yang|in_0[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \yang|in_0[1]~2 .lut_mask = 16'hE4CC;
defparam \yang|in_0[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \yang|out[0]~4 (
// Equation(s):
// \yang|out[0]~4_combout  = (\yang|in_0[1]~2_combout ) # ((\iw|WriteY[0]~11_combout ) # ((\yang|in_0[2]~0_combout ) # (\yang|in_0[3]~1_combout )))

	.dataa(\yang|in_0[1]~2_combout ),
	.datab(\iw|WriteY[0]~11_combout ),
	.datac(\yang|in_0[2]~0_combout ),
	.datad(\yang|in_0[3]~1_combout ),
	.cin(gnd),
	.combout(\yang|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \yang|out[0]~4 .lut_mask = 16'hFFFE;
defparam \yang|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \yang|out[0]~5 (
// Equation(s):
// \yang|out[0]~5_combout  = (\yang|Add0~5_combout  & (\yang|Add0~2_combout  & \yang|out[0]~4_combout ))

	.dataa(gnd),
	.datab(\yang|Add0~5_combout ),
	.datac(\yang|Add0~2_combout ),
	.datad(\yang|out[0]~4_combout ),
	.cin(gnd),
	.combout(\yang|out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \yang|out[0]~5 .lut_mask = 16'hC000;
defparam \yang|out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \yang|out[0]~6 (
// Equation(s):
// \yang|out[0]~6_combout  = (!\yang|out[0]~3_combout  & (((!\yang|out[0]~5_combout ) # (!\yang|Add0~8_combout )) # (!\yang|Add0~11_combout )))

	.dataa(\yang|Add0~11_combout ),
	.datab(\yang|Add0~8_combout ),
	.datac(\yang|out[0]~3_combout ),
	.datad(\yang|out[0]~5_combout ),
	.cin(gnd),
	.combout(\yang|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \yang|out[0]~6 .lut_mask = 16'h070F;
defparam \yang|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N31
dffeas \yang|out[4] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\yang|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\yang|out[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yang|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \yang|out[4] .is_wysiwyg = "true";
defparam \yang|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \yang|dPhi[36]~5 (
// Equation(s):
// \yang|dPhi[36]~5_combout  = \yang|out [4] $ (((\yang|LessThan0~0_combout  & \yang|LessThan0~1_combout )))

	.dataa(\yang|out [4]),
	.datab(gnd),
	.datac(\yang|LessThan0~0_combout ),
	.datad(\yang|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\yang|dPhi[36]~5_combout ),
	.cout());
// synopsys translate_off
defparam \yang|dPhi[36]~5 .lut_mask = 16'h5AAA;
defparam \yang|dPhi[36]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \yang|Selector4~1 (
// Equation(s):
// \yang|Selector4~1_combout  = (\yang|in_0[3]~1_combout  & ((\iw|WriteY[0]~11_combout ) # ((\yang|in_0[1]~2_combout ) # (\yang|in_0[2]~0_combout ))))

	.dataa(\iw|WriteY[0]~11_combout ),
	.datab(\yang|in_0[1]~2_combout ),
	.datac(\yang|in_0[2]~0_combout ),
	.datad(\yang|in_0[3]~1_combout ),
	.cin(gnd),
	.combout(\yang|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector4~1 .lut_mask = 16'hFE00;
defparam \yang|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \yang|Selector4~6 (
// Equation(s):
// \yang|Selector4~6_combout  = (\yang|in_0[2]~0_combout  & (((\yang|in_0[3]~1_combout )))) # (!\yang|in_0[2]~0_combout  & (!\yang|in_0[3]~1_combout  & ((!\yang|in_0[1]~2_combout ) # (!\iw|WriteY[0]~11_combout ))))

	.dataa(\iw|WriteY[0]~11_combout ),
	.datab(\yang|in_0[1]~2_combout ),
	.datac(\yang|in_0[2]~0_combout ),
	.datad(\yang|in_0[3]~1_combout ),
	.cin(gnd),
	.combout(\yang|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector4~6 .lut_mask = 16'hF007;
defparam \yang|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \yang|Selector4~5 (
// Equation(s):
// \yang|Selector4~5_combout  = (\yang|in_0[2]~0_combout  & ((\iw|WriteY[0]~11_combout  & (\yang|in_0[1]~2_combout  & \yang|in_0[3]~1_combout )) # (!\iw|WriteY[0]~11_combout  & (!\yang|in_0[1]~2_combout  & !\yang|in_0[3]~1_combout )))) # 
// (!\yang|in_0[2]~0_combout  & (((!\yang|in_0[3]~1_combout ))))

	.dataa(\iw|WriteY[0]~11_combout ),
	.datab(\yang|in_0[1]~2_combout ),
	.datac(\yang|in_0[2]~0_combout ),
	.datad(\yang|in_0[3]~1_combout ),
	.cin(gnd),
	.combout(\yang|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector4~5 .lut_mask = 16'h801F;
defparam \yang|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \yang|Selector4~7 (
// Equation(s):
// \yang|Selector4~7_combout  = (\yang|Add0~2_combout  & ((\yang|Add0~5_combout ) # ((\yang|Selector4~5_combout )))) # (!\yang|Add0~2_combout  & (!\yang|Add0~5_combout  & (\yang|Selector4~6_combout )))

	.dataa(\yang|Add0~2_combout ),
	.datab(\yang|Add0~5_combout ),
	.datac(\yang|Selector4~6_combout ),
	.datad(\yang|Selector4~5_combout ),
	.cin(gnd),
	.combout(\yang|Selector4~7_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector4~7 .lut_mask = 16'hBA98;
defparam \yang|Selector4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \yang|Selector4~8 (
// Equation(s):
// \yang|Selector4~8_combout  = (\yang|in_0[2]~0_combout  & (((!\iw|WriteY[0]~11_combout  & !\yang|in_0[1]~2_combout )) # (!\yang|in_0[3]~1_combout ))) # (!\yang|in_0[2]~0_combout  & ((\yang|in_0[3]~1_combout ) # ((\iw|WriteY[0]~11_combout  & 
// \yang|in_0[1]~2_combout ))))

	.dataa(\iw|WriteY[0]~11_combout ),
	.datab(\yang|in_0[1]~2_combout ),
	.datac(\yang|in_0[2]~0_combout ),
	.datad(\yang|in_0[3]~1_combout ),
	.cin(gnd),
	.combout(\yang|Selector4~8_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector4~8 .lut_mask = 16'h1FF8;
defparam \yang|Selector4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \yang|Selector4~9 (
// Equation(s):
// \yang|Selector4~9_combout  = (\yang|Selector4~7_combout  & (((\yang|Selector4~8_combout ) # (!\yang|Add0~5_combout )))) # (!\yang|Selector4~7_combout  & (!\yang|Selector4~1_combout  & (\yang|Add0~5_combout )))

	.dataa(\yang|Selector4~1_combout ),
	.datab(\yang|Selector4~7_combout ),
	.datac(\yang|Add0~5_combout ),
	.datad(\yang|Selector4~8_combout ),
	.cin(gnd),
	.combout(\yang|Selector4~9_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector4~9 .lut_mask = 16'hDC1C;
defparam \yang|Selector4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \yang|Selector4~0 (
// Equation(s):
// \yang|Selector4~0_combout  = (((\yang|Add0~2_combout ) # (!\yang|in_0[2]~0_combout )) # (!\yang|in_0[1]~2_combout )) # (!\iw|WriteY[0]~11_combout )

	.dataa(\iw|WriteY[0]~11_combout ),
	.datab(\yang|in_0[1]~2_combout ),
	.datac(\yang|in_0[2]~0_combout ),
	.datad(\yang|Add0~2_combout ),
	.cin(gnd),
	.combout(\yang|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector4~0 .lut_mask = 16'hFF7F;
defparam \yang|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \yang|Selector4~2 (
// Equation(s):
// \yang|Selector4~2_combout  = (\yang|in_0[1]~2_combout  & (((\yang|in_0[3]~1_combout )))) # (!\yang|in_0[1]~2_combout  & ((\yang|in_0[2]~0_combout  & ((\yang|in_0[3]~1_combout ))) # (!\yang|in_0[2]~0_combout  & (!\iw|WriteY[0]~11_combout  & 
// !\yang|in_0[3]~1_combout ))))

	.dataa(\iw|WriteY[0]~11_combout ),
	.datab(\yang|in_0[1]~2_combout ),
	.datac(\yang|in_0[2]~0_combout ),
	.datad(\yang|in_0[3]~1_combout ),
	.cin(gnd),
	.combout(\yang|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector4~2 .lut_mask = 16'hFC01;
defparam \yang|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \yang|Selector4~3 (
// Equation(s):
// \yang|Selector4~3_combout  = (\yang|Add0~2_combout  & ((\yang|Selector4~2_combout ))) # (!\yang|Add0~2_combout  & (\yang|Selector4~1_combout ))

	.dataa(\yang|Add0~2_combout ),
	.datab(\yang|Selector4~1_combout ),
	.datac(gnd),
	.datad(\yang|Selector4~2_combout ),
	.cin(gnd),
	.combout(\yang|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector4~3 .lut_mask = 16'hEE44;
defparam \yang|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \yang|Selector4~4 (
// Equation(s):
// \yang|Selector4~4_combout  = (\yang|Add0~5_combout  & (((\yang|Selector4~3_combout )))) # (!\yang|Add0~5_combout  & (\yang|in_0[3]~1_combout  $ ((!\yang|Selector4~0_combout ))))

	.dataa(\yang|in_0[3]~1_combout ),
	.datab(\yang|Add0~5_combout ),
	.datac(\yang|Selector4~0_combout ),
	.datad(\yang|Selector4~3_combout ),
	.cin(gnd),
	.combout(\yang|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector4~4 .lut_mask = 16'hED21;
defparam \yang|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \yang|out[1]~1 (
// Equation(s):
// \yang|out[1]~1_combout  = (\yang|Add0~8_combout  & (\yang|Selector4~9_combout )) # (!\yang|Add0~8_combout  & ((\yang|Selector4~4_combout )))

	.dataa(\yang|Add0~8_combout ),
	.datab(\yang|Selector4~9_combout ),
	.datac(gnd),
	.datad(\yang|Selector4~4_combout ),
	.cin(gnd),
	.combout(\yang|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \yang|out[1]~1 .lut_mask = 16'hDD88;
defparam \yang|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \yang|Selector5~0 (
// Equation(s):
// \yang|Selector5~0_combout  = (\yang|in_0[1]~2_combout ) # (\iw|WriteY[0]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\yang|in_0[1]~2_combout ),
	.datad(\iw|WriteY[0]~11_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~0 .lut_mask = 16'hFFF0;
defparam \yang|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \yang|Selector4~10 (
// Equation(s):
// \yang|Selector4~10_combout  = (\yang|Add0~2_combout  & ((\yang|in_0[2]~0_combout ))) # (!\yang|Add0~2_combout  & ((!\yang|in_0[2]~0_combout ) # (!\yang|in_0[1]~2_combout )))

	.dataa(gnd),
	.datab(\yang|Add0~2_combout ),
	.datac(\yang|in_0[1]~2_combout ),
	.datad(\yang|in_0[2]~0_combout ),
	.cin(gnd),
	.combout(\yang|Selector4~10_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector4~10 .lut_mask = 16'hCF33;
defparam \yang|Selector4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \yang|Selector4~11 (
// Equation(s):
// \yang|Selector4~11_combout  = (\yang|in_0[3]~1_combout  & (((\yang|Add0~2_combout )))) # (!\yang|in_0[3]~1_combout  & (\yang|Selector4~10_combout  & ((\yang|Selector5~0_combout ) # (!\yang|Add0~2_combout ))))

	.dataa(\yang|in_0[3]~1_combout ),
	.datab(\yang|Selector5~0_combout ),
	.datac(\yang|Selector4~10_combout ),
	.datad(\yang|Add0~2_combout ),
	.cin(gnd),
	.combout(\yang|Selector4~11_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector4~11 .lut_mask = 16'hEA50;
defparam \yang|Selector4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \yang|Selector4~12 (
// Equation(s):
// \yang|Selector4~12_combout  = (\yang|Add0~2_combout  & (((\yang|Selector4~1_combout )))) # (!\yang|Add0~2_combout  & (((!\yang|in_0[2]~0_combout )) # (!\yang|in_0[3]~1_combout )))

	.dataa(\yang|in_0[3]~1_combout ),
	.datab(\yang|Selector4~1_combout ),
	.datac(\yang|in_0[2]~0_combout ),
	.datad(\yang|Add0~2_combout ),
	.cin(gnd),
	.combout(\yang|Selector4~12_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector4~12 .lut_mask = 16'hCC5F;
defparam \yang|Selector4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \yang|Selector3~0 (
// Equation(s):
// \yang|Selector3~0_combout  = (\yang|LessThan0~1_combout  & ((\yang|LessThan0~0_combout  & ((\yang|Add1~4_combout ))) # (!\yang|LessThan0~0_combout  & (\iw|WriteY[2]~9_combout )))) # (!\yang|LessThan0~1_combout  & (((\iw|WriteY[2]~9_combout ))))

	.dataa(\yang|LessThan0~1_combout ),
	.datab(\yang|LessThan0~0_combout ),
	.datac(\iw|WriteY[2]~9_combout ),
	.datad(\yang|Add1~4_combout ),
	.cin(gnd),
	.combout(\yang|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector3~0 .lut_mask = 16'hF870;
defparam \yang|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \yang|Selector3~1 (
// Equation(s):
// \yang|Selector3~1_combout  = (\iw|WriteY[0]~11_combout  & (\yang|Selector3~0_combout  & \yang|in_0[1]~2_combout ))

	.dataa(\iw|WriteY[0]~11_combout ),
	.datab(gnd),
	.datac(\yang|Selector3~0_combout ),
	.datad(\yang|in_0[1]~2_combout ),
	.cin(gnd),
	.combout(\yang|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector3~1 .lut_mask = 16'hA000;
defparam \yang|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \yang|Selector4~13 (
// Equation(s):
// \yang|Selector4~13_combout  = (\yang|in_0[3]~1_combout  & ((\yang|Selector3~1_combout ) # ((!\yang|Add0~2_combout )))) # (!\yang|in_0[3]~1_combout  & (((!\yang|in_0[2]~0_combout  & \yang|Add0~2_combout ))))

	.dataa(\yang|in_0[3]~1_combout ),
	.datab(\yang|Selector3~1_combout ),
	.datac(\yang|in_0[2]~0_combout ),
	.datad(\yang|Add0~2_combout ),
	.cin(gnd),
	.combout(\yang|Selector4~13_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector4~13 .lut_mask = 16'h8DAA;
defparam \yang|Selector4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \yang|Selector4~14 (
// Equation(s):
// \yang|Selector4~14_combout  = (\yang|Add0~8_combout  & (\yang|Add0~5_combout )) # (!\yang|Add0~8_combout  & ((\yang|Add0~5_combout  & (\yang|Selector4~12_combout )) # (!\yang|Add0~5_combout  & ((\yang|Selector4~13_combout )))))

	.dataa(\yang|Add0~8_combout ),
	.datab(\yang|Add0~5_combout ),
	.datac(\yang|Selector4~12_combout ),
	.datad(\yang|Selector4~13_combout ),
	.cin(gnd),
	.combout(\yang|Selector4~14_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector4~14 .lut_mask = 16'hD9C8;
defparam \yang|Selector4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \yang|Selector4~16 (
// Equation(s):
// \yang|Selector4~16_combout  = (\yang|Add0~8_combout  & ((\yang|Selector4~14_combout  & (\yang|Selector4~15_combout )) # (!\yang|Selector4~14_combout  & ((\yang|Selector4~11_combout ))))) # (!\yang|Add0~8_combout  & (((\yang|Selector4~14_combout ))))

	.dataa(\yang|Add0~8_combout ),
	.datab(\yang|Selector4~15_combout ),
	.datac(\yang|Selector4~11_combout ),
	.datad(\yang|Selector4~14_combout ),
	.cin(gnd),
	.combout(\yang|Selector4~16_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector4~16 .lut_mask = 16'hDDA0;
defparam \yang|Selector4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N1
dffeas \yang|out[1] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\yang|out[1]~1_combout ),
	.asdata(\yang|Selector4~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\yang|Add0~11_combout ),
	.ena(\yang|out[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yang|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \yang|out[1] .is_wysiwyg = "true";
defparam \yang|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \yang|dPhi[33]~1 (
// Equation(s):
// \yang|dPhi[33]~1_combout  = \yang|out [1] $ (((\yang|LessThan0~0_combout  & \yang|LessThan0~1_combout )))

	.dataa(\yang|out [1]),
	.datab(gnd),
	.datac(\yang|LessThan0~0_combout ),
	.datad(\yang|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\yang|dPhi[33]~1_combout ),
	.cout());
// synopsys translate_off
defparam \yang|dPhi[33]~1 .lut_mask = 16'h5AAA;
defparam \yang|dPhi[33]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \yang|Selector3~2 (
// Equation(s):
// \yang|Selector3~2_combout  = (\yang|Add0~2_combout  & ((\yang|Add0~5_combout ) # ((!\yang|in_0[2]~0_combout  & !\yang|in_0[3]~1_combout )))) # (!\yang|Add0~2_combout  & (((\yang|in_0[2]~0_combout  & \yang|in_0[3]~1_combout )) # (!\yang|Add0~5_combout )))

	.dataa(\yang|Add0~2_combout ),
	.datab(\yang|Add0~5_combout ),
	.datac(\yang|in_0[2]~0_combout ),
	.datad(\yang|in_0[3]~1_combout ),
	.cin(gnd),
	.combout(\yang|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector3~2 .lut_mask = 16'hD99B;
defparam \yang|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \yang|Selector4~17 (
// Equation(s):
// \yang|Selector4~17_combout  = (!\yang|Add0~2_combout  & (!\yang|in_0[3]~1_combout  & ((!\yang|in_0[2]~0_combout ) # (!\yang|in_0[1]~2_combout ))))

	.dataa(\yang|Add0~2_combout ),
	.datab(\yang|in_0[1]~2_combout ),
	.datac(\yang|in_0[2]~0_combout ),
	.datad(\yang|in_0[3]~1_combout ),
	.cin(gnd),
	.combout(\yang|Selector4~17_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector4~17 .lut_mask = 16'h0015;
defparam \yang|Selector4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \yang|Selector3~12 (
// Equation(s):
// \yang|Selector3~12_combout  = (\yang|Add0~5_combout  & ((!\yang|Selector4~15_combout ))) # (!\yang|Add0~5_combout  & (\yang|Selector4~17_combout ))

	.dataa(\yang|Selector4~17_combout ),
	.datab(gnd),
	.datac(\yang|Add0~5_combout ),
	.datad(\yang|Selector4~15_combout ),
	.cin(gnd),
	.combout(\yang|Selector3~12_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector3~12 .lut_mask = 16'h0AFA;
defparam \yang|Selector3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \yang|Selector3~9 (
// Equation(s):
// \yang|Selector3~9_combout  = (\yang|in_0[1]~2_combout  & (\iw|WriteY[0]~11_combout  & (\yang|in_0[2]~0_combout  & \yang|in_0[3]~1_combout )))

	.dataa(\yang|in_0[1]~2_combout ),
	.datab(\iw|WriteY[0]~11_combout ),
	.datac(\yang|in_0[2]~0_combout ),
	.datad(\yang|in_0[3]~1_combout ),
	.cin(gnd),
	.combout(\yang|Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector3~9 .lut_mask = 16'h8000;
defparam \yang|Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \yang|Selector3~10 (
// Equation(s):
// \yang|Selector3~10_combout  = (\yang|Add0~2_combout  & (((\yang|out[0]~4_combout )) # (!\yang|Add0~5_combout ))) # (!\yang|Add0~2_combout  & (!\yang|Add0~5_combout  & ((\yang|Selector3~9_combout ))))

	.dataa(\yang|Add0~2_combout ),
	.datab(\yang|Add0~5_combout ),
	.datac(\yang|out[0]~4_combout ),
	.datad(\yang|Selector3~9_combout ),
	.cin(gnd),
	.combout(\yang|Selector3~10_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector3~10 .lut_mask = 16'hB3A2;
defparam \yang|Selector3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \yang|Selector5~10 (
// Equation(s):
// \yang|Selector5~10_combout  = (!\yang|LessThan0~1_combout ) # (!\yang|LessThan0~0_combout )

	.dataa(gnd),
	.datab(\yang|LessThan0~0_combout ),
	.datac(\yang|LessThan0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\yang|Selector5~10_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~10 .lut_mask = 16'h3F3F;
defparam \yang|Selector5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \yang|Selector3~3 (
// Equation(s):
// \yang|Selector3~3_combout  = (\yang|Selector5~10_combout  & (!\iw|WriteY[2]~9_combout  & ((!\iw|WriteY[1]~10_combout ) # (!\iw|WriteY[0]~11_combout )))) # (!\yang|Selector5~10_combout  & (((!\iw|WriteY[0]~11_combout ))))

	.dataa(\iw|WriteY[2]~9_combout ),
	.datab(\iw|WriteY[0]~11_combout ),
	.datac(\iw|WriteY[1]~10_combout ),
	.datad(\yang|Selector5~10_combout ),
	.cin(gnd),
	.combout(\yang|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector3~3 .lut_mask = 16'h1533;
defparam \yang|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \yang|Selector3~4 (
// Equation(s):
// \yang|Selector3~4_combout  = (\yang|Selector5~10_combout  & (((\yang|Selector3~3_combout )))) # (!\yang|Selector5~10_combout  & (!\yang|Add1~4_combout  & ((\yang|Selector3~3_combout ) # (!\yang|Add1~2_combout ))))

	.dataa(\yang|Add1~2_combout ),
	.datab(\yang|Selector5~10_combout ),
	.datac(\yang|Add1~4_combout ),
	.datad(\yang|Selector3~3_combout ),
	.cin(gnd),
	.combout(\yang|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector3~4 .lut_mask = 16'hCF01;
defparam \yang|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \yang|Selector3~5 (
// Equation(s):
// \yang|Selector3~5_combout  = (!\yang|Add0~2_combout  & (!\yang|in_0[3]~1_combout  & ((\yang|Add0~5_combout ) # (\yang|Selector3~4_combout ))))

	.dataa(\yang|Add0~2_combout ),
	.datab(\yang|Add0~5_combout ),
	.datac(\yang|Selector3~4_combout ),
	.datad(\yang|in_0[3]~1_combout ),
	.cin(gnd),
	.combout(\yang|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector3~5 .lut_mask = 16'h0054;
defparam \yang|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \yang|Selector5~9 (
// Equation(s):
// \yang|Selector5~9_combout  = (\iw|WriteY[1]~10_combout ) # ((\iw|WriteY[2]~9_combout ) # ((\yang|LessThan0~0_combout  & \yang|LessThan0~1_combout )))

	.dataa(\iw|WriteY[1]~10_combout ),
	.datab(\yang|LessThan0~0_combout ),
	.datac(\yang|LessThan0~1_combout ),
	.datad(\iw|WriteY[2]~9_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~9 .lut_mask = 16'hFFEA;
defparam \yang|Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \yang|Selector5~11 (
// Equation(s):
// \yang|Selector5~11_combout  = (\yang|Selector5~9_combout  & ((\yang|Add1~2_combout ) # ((\yang|Add1~4_combout ) # (\yang|Selector5~10_combout ))))

	.dataa(\yang|Add1~2_combout ),
	.datab(\yang|Selector5~9_combout ),
	.datac(\yang|Add1~4_combout ),
	.datad(\yang|Selector5~10_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~11_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~11 .lut_mask = 16'hCCC8;
defparam \yang|Selector5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \yang|Selector3~6 (
// Equation(s):
// \yang|Selector3~6_combout  = (!\yang|Add0~2_combout  & (!\iw|WriteY[0]~11_combout  & (\yang|Add0~5_combout  & !\yang|Selector5~11_combout )))

	.dataa(\yang|Add0~2_combout ),
	.datab(\iw|WriteY[0]~11_combout ),
	.datac(\yang|Add0~5_combout ),
	.datad(\yang|Selector5~11_combout ),
	.cin(gnd),
	.combout(\yang|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector3~6 .lut_mask = 16'h0010;
defparam \yang|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \yang|Selector3~7 (
// Equation(s):
// \yang|Selector3~7_combout  = (\yang|in_0[3]~1_combout  & (((\yang|in_0[2]~0_combout  & \yang|Selector5~0_combout )) # (!\yang|Add0~5_combout ))) # (!\yang|in_0[3]~1_combout  & (!\yang|Add0~5_combout  & (\yang|in_0[2]~0_combout  & \yang|Selector5~0_combout 
// )))

	.dataa(\yang|in_0[3]~1_combout ),
	.datab(\yang|Add0~5_combout ),
	.datac(\yang|in_0[2]~0_combout ),
	.datad(\yang|Selector5~0_combout ),
	.cin(gnd),
	.combout(\yang|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector3~7 .lut_mask = 16'hB222;
defparam \yang|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \yang|Selector3~8 (
// Equation(s):
// \yang|Selector3~8_combout  = (\yang|Selector3~5_combout ) # ((\yang|Selector3~6_combout ) # ((\yang|Add0~2_combout  & \yang|Selector3~7_combout )))

	.dataa(\yang|Add0~2_combout ),
	.datab(\yang|Selector3~5_combout ),
	.datac(\yang|Selector3~6_combout ),
	.datad(\yang|Selector3~7_combout ),
	.cin(gnd),
	.combout(\yang|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector3~8 .lut_mask = 16'hFEFC;
defparam \yang|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \yang|Selector3~11 (
// Equation(s):
// \yang|Selector3~11_combout  = (\yang|Add0~11_combout  & (((\yang|Add0~8_combout )))) # (!\yang|Add0~11_combout  & ((\yang|Add0~8_combout  & ((\yang|Selector3~8_combout ))) # (!\yang|Add0~8_combout  & (\yang|Selector3~10_combout ))))

	.dataa(\yang|Add0~11_combout ),
	.datab(\yang|Selector3~10_combout ),
	.datac(\yang|Add0~8_combout ),
	.datad(\yang|Selector3~8_combout ),
	.cin(gnd),
	.combout(\yang|Selector3~11_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector3~11 .lut_mask = 16'hF4A4;
defparam \yang|Selector3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \yang|Selector3~13 (
// Equation(s):
// \yang|Selector3~13_combout  = (\yang|Add0~11_combout  & ((\yang|Selector3~11_combout  & ((\yang|Selector3~12_combout ))) # (!\yang|Selector3~11_combout  & (\yang|Selector3~2_combout )))) # (!\yang|Add0~11_combout  & (((\yang|Selector3~11_combout ))))

	.dataa(\yang|Selector3~2_combout ),
	.datab(\yang|Selector3~12_combout ),
	.datac(\yang|Add0~11_combout ),
	.datad(\yang|Selector3~11_combout ),
	.cin(gnd),
	.combout(\yang|Selector3~13_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector3~13 .lut_mask = 16'hCFA0;
defparam \yang|Selector3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N17
dffeas \yang|out[2] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\yang|Selector3~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\yang|out[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yang|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \yang|out[2] .is_wysiwyg = "true";
defparam \yang|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N18
cycloneive_lcell_comb \yang|dPhi[34]~4 (
// Equation(s):
// \yang|dPhi[34]~4_combout  = \yang|out [2] $ (((\yang|LessThan0~0_combout  & \yang|LessThan0~1_combout )))

	.dataa(gnd),
	.datab(\yang|out [2]),
	.datac(\yang|LessThan0~0_combout ),
	.datad(\yang|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\yang|dPhi[34]~4_combout ),
	.cout());
// synopsys translate_off
defparam \yang|dPhi[34]~4 .lut_mask = 16'h3CCC;
defparam \yang|dPhi[34]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \yang|Selector5~1 (
// Equation(s):
// \yang|Selector5~1_combout  = (\yang|in_0[2]~0_combout  & ((\yang|in_0[1]~2_combout  & ((\yang|in_0[3]~1_combout ))) # (!\yang|in_0[1]~2_combout  & ((\iw|WriteY[0]~11_combout ) # (!\yang|in_0[3]~1_combout ))))) # (!\yang|in_0[2]~0_combout  & 
// (((!\yang|in_0[3]~1_combout ))))

	.dataa(\iw|WriteY[0]~11_combout ),
	.datab(\yang|in_0[2]~0_combout ),
	.datac(\yang|in_0[1]~2_combout ),
	.datad(\yang|in_0[3]~1_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~1 .lut_mask = 16'hC83F;
defparam \yang|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \yang|Selector5~3 (
// Equation(s):
// \yang|Selector5~3_combout  = (\yang|Add0~5_combout  & ((\yang|in_0[3]~1_combout ) # ((\yang|Add0~2_combout )))) # (!\yang|Add0~5_combout  & (((\yang|Selector5~1_combout  & !\yang|Add0~2_combout ))))

	.dataa(\yang|in_0[3]~1_combout ),
	.datab(\yang|Selector5~1_combout ),
	.datac(\yang|Add0~5_combout ),
	.datad(\yang|Add0~2_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~3 .lut_mask = 16'hF0AC;
defparam \yang|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \yang|Selector5~2 (
// Equation(s):
// \yang|Selector5~2_combout  = (\yang|in_0[2]~0_combout  & (((\yang|in_0[3]~1_combout  & \yang|Selector5~1_combout )) # (!\yang|Selector5~0_combout ))) # (!\yang|in_0[2]~0_combout  & (((\yang|Selector5~1_combout ))))

	.dataa(\yang|in_0[3]~1_combout ),
	.datab(\yang|Selector5~0_combout ),
	.datac(\yang|in_0[2]~0_combout ),
	.datad(\yang|Selector5~1_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~2 .lut_mask = 16'hBF30;
defparam \yang|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \yang|Selector5~4 (
// Equation(s):
// \yang|Selector5~4_combout  = (\yang|Add0~2_combout  & (((\yang|Selector5~3_combout ) # (\yang|Selector5~2_combout )))) # (!\yang|Add0~2_combout  & ((\yang|in_0[2]~0_combout  & (\yang|Selector5~3_combout )) # (!\yang|in_0[2]~0_combout  & 
// ((\yang|Selector5~2_combout )))))

	.dataa(\yang|in_0[2]~0_combout ),
	.datab(\yang|Add0~2_combout ),
	.datac(\yang|Selector5~3_combout ),
	.datad(\yang|Selector5~2_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~4 .lut_mask = 16'hFDE0;
defparam \yang|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \yang|Selector5~12 (
// Equation(s):
// \yang|Selector5~12_combout  = (\yang|in_0[3]~1_combout  & (((\yang|Add0~2_combout ) # (!\yang|in_0[2]~0_combout )))) # (!\yang|in_0[3]~1_combout  & (\yang|Selector5~0_combout  & (\yang|in_0[2]~0_combout  & !\yang|Add0~2_combout )))

	.dataa(\yang|in_0[3]~1_combout ),
	.datab(\yang|Selector5~0_combout ),
	.datac(\yang|in_0[2]~0_combout ),
	.datad(\yang|Add0~2_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~12_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~12 .lut_mask = 16'hAA4A;
defparam \yang|Selector5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \yang|Selector5~5 (
// Equation(s):
// \yang|Selector5~5_combout  = (\iw|WriteY[0]~11_combout  & ((!\yang|in_0[2]~0_combout ) # (!\yang|in_0[1]~2_combout ))) # (!\iw|WriteY[0]~11_combout  & ((\yang|in_0[1]~2_combout ) # (\yang|in_0[2]~0_combout )))

	.dataa(gnd),
	.datab(\iw|WriteY[0]~11_combout ),
	.datac(\yang|in_0[1]~2_combout ),
	.datad(\yang|in_0[2]~0_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~5 .lut_mask = 16'h3FFC;
defparam \yang|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \yang|Selector5~13 (
// Equation(s):
// \yang|Selector5~13_combout  = (\yang|Add0~2_combout  & ((\yang|Selector5~12_combout  & ((!\yang|Selector5~5_combout ))) # (!\yang|Selector5~12_combout  & (\yang|Selector5~11_combout )))) # (!\yang|Add0~2_combout  & (((\yang|Selector5~12_combout ))))

	.dataa(\yang|Add0~2_combout ),
	.datab(\yang|Selector5~11_combout ),
	.datac(\yang|Selector5~12_combout ),
	.datad(\yang|Selector5~5_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~13_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~13 .lut_mask = 16'h58F8;
defparam \yang|Selector5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \yang|Selector5~7 (
// Equation(s):
// \yang|Selector5~7_combout  = (\yang|in_0[2]~0_combout  & (((\yang|in_0[1]~2_combout ) # (!\yang|in_0[3]~1_combout )))) # (!\yang|in_0[2]~0_combout  & (\iw|WriteY[0]~11_combout  & (\yang|in_0[1]~2_combout  & !\yang|in_0[3]~1_combout )))

	.dataa(\iw|WriteY[0]~11_combout ),
	.datab(\yang|in_0[2]~0_combout ),
	.datac(\yang|in_0[1]~2_combout ),
	.datad(\yang|in_0[3]~1_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~7 .lut_mask = 16'hC0EC;
defparam \yang|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \yang|Selector5~6 (
// Equation(s):
// \yang|Selector5~6_combout  = (\yang|Add0~2_combout  & ((\yang|in_0[3]~1_combout  & ((\yang|Selector5~5_combout ))) # (!\yang|in_0[3]~1_combout  & (!\yang|in_0[2]~0_combout ))))

	.dataa(\yang|in_0[3]~1_combout ),
	.datab(\yang|Add0~2_combout ),
	.datac(\yang|in_0[2]~0_combout ),
	.datad(\yang|Selector5~5_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~6 .lut_mask = 16'h8C04;
defparam \yang|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \yang|Selector5~8 (
// Equation(s):
// \yang|Selector5~8_combout  = (!\yang|Add0~5_combout  & ((\yang|Selector5~6_combout ) # ((\yang|Selector5~7_combout  & !\yang|Add0~2_combout ))))

	.dataa(\yang|Selector5~7_combout ),
	.datab(\yang|Add0~2_combout ),
	.datac(\yang|Add0~5_combout ),
	.datad(\yang|Selector5~6_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~8 .lut_mask = 16'h0F02;
defparam \yang|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \yang|Selector5~14 (
// Equation(s):
// \yang|Selector5~14_combout  = (\yang|Selector5~8_combout ) # ((\yang|Selector5~13_combout  & \yang|Add0~5_combout ))

	.dataa(gnd),
	.datab(\yang|Selector5~13_combout ),
	.datac(\yang|Add0~5_combout ),
	.datad(\yang|Selector5~8_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~14_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~14 .lut_mask = 16'hFFC0;
defparam \yang|Selector5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \yang|out[0]~0 (
// Equation(s):
// \yang|out[0]~0_combout  = (\yang|Add0~8_combout  & (\yang|Selector5~4_combout )) # (!\yang|Add0~8_combout  & ((\yang|Selector5~14_combout )))

	.dataa(\yang|Add0~8_combout ),
	.datab(\yang|Selector5~4_combout ),
	.datac(gnd),
	.datad(\yang|Selector5~14_combout ),
	.cin(gnd),
	.combout(\yang|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \yang|out[0]~0 .lut_mask = 16'hDD88;
defparam \yang|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \yang|Selector5~22 (
// Equation(s):
// \yang|Selector5~22_combout  = (\yang|Add0~2_combout  & ((\yang|in_0[3]~1_combout  & ((!\yang|in_0[2]~0_combout ) # (!\yang|in_0[1]~2_combout ))) # (!\yang|in_0[3]~1_combout  & (!\yang|in_0[1]~2_combout  & !\yang|in_0[2]~0_combout )))) # 
// (!\yang|Add0~2_combout  & (\yang|in_0[2]~0_combout  $ (((\yang|in_0[3]~1_combout  & !\yang|in_0[1]~2_combout )))))

	.dataa(\yang|in_0[3]~1_combout ),
	.datab(\yang|in_0[1]~2_combout ),
	.datac(\yang|Add0~2_combout ),
	.datad(\yang|in_0[2]~0_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~22_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~22 .lut_mask = 16'h2DB2;
defparam \yang|Selector5~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \yang|Selector5~23 (
// Equation(s):
// \yang|Selector5~23_combout  = (\iw|WriteY[0]~11_combout  & (\yang|Selector5~22_combout  & (\yang|Add0~2_combout  $ (\yang|in_0[2]~0_combout )))) # (!\iw|WriteY[0]~11_combout  & ((\yang|Selector5~22_combout ) # ((\yang|Add0~2_combout  & 
// !\yang|in_0[2]~0_combout ))))

	.dataa(\iw|WriteY[0]~11_combout ),
	.datab(\yang|Selector5~22_combout ),
	.datac(\yang|Add0~2_combout ),
	.datad(\yang|in_0[2]~0_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~23_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~23 .lut_mask = 16'h4CD4;
defparam \yang|Selector5~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \yang|Selector5~19 (
// Equation(s):
// \yang|Selector5~19_combout  = (\yang|Selector5~16_combout  & ((\yang|Add0~2_combout  & ((\yang|in_0[2]~0_combout ) # (!\yang|in_0[3]~1_combout ))) # (!\yang|Add0~2_combout  & ((!\yang|in_0[2]~0_combout ))))) # (!\yang|Selector5~16_combout  & 
// (((\yang|in_0[2]~0_combout ))))

	.dataa(\yang|in_0[3]~1_combout ),
	.datab(\yang|Selector5~16_combout ),
	.datac(\yang|Add0~2_combout ),
	.datad(\yang|in_0[2]~0_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~19_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~19 .lut_mask = 16'hF34C;
defparam \yang|Selector5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \yang|Selector5~24 (
// Equation(s):
// \yang|Selector5~24_combout  = (\iw|WriteY[0]~11_combout  & ((\yang|in_0[1]~2_combout ) # ((\yang|Add0~2_combout  & \yang|in_0[3]~1_combout )))) # (!\iw|WriteY[0]~11_combout  & ((\yang|in_0[1]~2_combout  & ((!\yang|in_0[3]~1_combout ) # 
// (!\yang|Add0~2_combout ))) # (!\yang|in_0[1]~2_combout  & ((\yang|Add0~2_combout ) # (\yang|in_0[3]~1_combout )))))

	.dataa(\iw|WriteY[0]~11_combout ),
	.datab(\yang|in_0[1]~2_combout ),
	.datac(\yang|Add0~2_combout ),
	.datad(\yang|in_0[3]~1_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~24_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~24 .lut_mask = 16'hBDDC;
defparam \yang|Selector5~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \yang|Selector5~25 (
// Equation(s):
// \yang|Selector5~25_combout  = (\yang|Selector5~24_combout  & (\yang|in_0[2]~0_combout  $ ((!\yang|in_0[1]~2_combout )))) # (!\yang|Selector5~24_combout  & (\yang|in_0[2]~0_combout  & (!\yang|in_0[1]~2_combout  & !\yang|Add0~2_combout )))

	.dataa(\yang|in_0[2]~0_combout ),
	.datab(\yang|in_0[1]~2_combout ),
	.datac(\yang|Add0~2_combout ),
	.datad(\yang|Selector5~24_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~25_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~25 .lut_mask = 16'h9902;
defparam \yang|Selector5~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \yang|Selector5~20 (
// Equation(s):
// \yang|Selector5~20_combout  = (\yang|Add0~8_combout  & (((\yang|Add0~5_combout )))) # (!\yang|Add0~8_combout  & ((\yang|Add0~5_combout  & ((\yang|Selector5~25_combout ))) # (!\yang|Add0~5_combout  & (\yang|Selector5~19_combout ))))

	.dataa(\yang|Selector5~19_combout ),
	.datab(\yang|Add0~8_combout ),
	.datac(\yang|Add0~5_combout ),
	.datad(\yang|Selector5~25_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~20_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~20 .lut_mask = 16'hF2C2;
defparam \yang|Selector5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \yang|Selector5~17 (
// Equation(s):
// \yang|Selector5~17_combout  = (\yang|in_0[3]~1_combout ) # (!\yang|Selector5~16_combout )

	.dataa(gnd),
	.datab(\yang|in_0[3]~1_combout ),
	.datac(gnd),
	.datad(\yang|Selector5~16_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~17_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~17 .lut_mask = 16'hCCFF;
defparam \yang|Selector5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \yang|Selector5~15 (
// Equation(s):
// \yang|Selector5~15_combout  = (\yang|in_0[1]~2_combout  & (((\yang|in_0[3]~1_combout  & !\iw|WriteY[0]~11_combout )) # (!\yang|in_0[2]~0_combout ))) # (!\yang|in_0[1]~2_combout  & (\yang|in_0[2]~0_combout  $ (((!\yang|in_0[3]~1_combout  & 
// \iw|WriteY[0]~11_combout )))))

	.dataa(\yang|in_0[3]~1_combout ),
	.datab(\iw|WriteY[0]~11_combout ),
	.datac(\yang|in_0[1]~2_combout ),
	.datad(\yang|in_0[2]~0_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~15_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~15 .lut_mask = 16'h2BF4;
defparam \yang|Selector5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \yang|Selector5~18 (
// Equation(s):
// \yang|Selector5~18_combout  = (\yang|Add0~2_combout  & (((\yang|Selector5~15_combout )))) # (!\yang|Add0~2_combout  & (!\yang|in_0[2]~0_combout  & (\yang|Selector5~17_combout )))

	.dataa(\yang|in_0[2]~0_combout ),
	.datab(\yang|Selector5~17_combout ),
	.datac(\yang|Add0~2_combout ),
	.datad(\yang|Selector5~15_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~18_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~18 .lut_mask = 16'hF404;
defparam \yang|Selector5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \yang|Selector5~21 (
// Equation(s):
// \yang|Selector5~21_combout  = (\yang|Add0~8_combout  & ((\yang|Selector5~20_combout  & (\yang|Selector5~23_combout )) # (!\yang|Selector5~20_combout  & ((\yang|Selector5~18_combout ))))) # (!\yang|Add0~8_combout  & (((\yang|Selector5~20_combout ))))

	.dataa(\yang|Selector5~23_combout ),
	.datab(\yang|Add0~8_combout ),
	.datac(\yang|Selector5~20_combout ),
	.datad(\yang|Selector5~18_combout ),
	.cin(gnd),
	.combout(\yang|Selector5~21_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector5~21 .lut_mask = 16'hBCB0;
defparam \yang|Selector5~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N13
dffeas \yang|out[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\yang|out[0]~0_combout ),
	.asdata(\yang|Selector5~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\yang|Add0~11_combout ),
	.ena(\yang|out[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yang|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \yang|out[0] .is_wysiwyg = "true";
defparam \yang|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N12
cycloneive_lcell_comb \yang|dPhi[32]~0 (
// Equation(s):
// \yang|dPhi[32]~0_combout  = \yang|out [0] $ (((\yang|LessThan0~1_combout  & \yang|LessThan0~0_combout )))

	.dataa(\yang|out [0]),
	.datab(gnd),
	.datac(\yang|LessThan0~1_combout ),
	.datad(\yang|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\yang|dPhi[32]~0_combout ),
	.cout());
// synopsys translate_off
defparam \yang|dPhi[32]~0 .lut_mask = 16'h5AAA;
defparam \yang|dPhi[32]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \yang|out[3]~7 (
// Equation(s):
// \yang|out[3]~7_combout  = (\yang|Add0~2_combout ) # (\yang|Selector4~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\yang|Add0~2_combout ),
	.datad(\yang|Selector4~1_combout ),
	.cin(gnd),
	.combout(\yang|out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \yang|out[3]~7 .lut_mask = 16'hFFF0;
defparam \yang|out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \yang|out[3]~2 (
// Equation(s):
// \yang|out[3]~2_combout  = (\yang|Add0~8_combout  & ((\yang|Selector2~1_combout ) # ((\yang|out[3]~7_combout  & \yang|Add0~5_combout )))) # (!\yang|Add0~8_combout  & (((\yang|Add0~5_combout ))))

	.dataa(\yang|out[3]~7_combout ),
	.datab(\yang|Add0~5_combout ),
	.datac(\yang|Add0~8_combout ),
	.datad(\yang|Selector2~1_combout ),
	.cin(gnd),
	.combout(\yang|out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \yang|out[3]~2 .lut_mask = 16'hFC8C;
defparam \yang|out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \yang|out[3]~feeder (
// Equation(s):
// \yang|out[3]~feeder_combout  = \yang|out[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\yang|out[3]~2_combout ),
	.cin(gnd),
	.combout(\yang|out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \yang|out[3]~feeder .lut_mask = 16'hFF00;
defparam \yang|out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \yang|Selector2~2 (
// Equation(s):
// \yang|Selector2~2_combout  = (\yang|Add0~8_combout  & (((\yang|Add0~5_combout ) # (!\yang|Selector4~17_combout )))) # (!\yang|Add0~8_combout  & (\yang|Selector2~0_combout ))

	.dataa(\yang|Selector2~0_combout ),
	.datab(\yang|Add0~8_combout ),
	.datac(\yang|Add0~5_combout ),
	.datad(\yang|Selector4~17_combout ),
	.cin(gnd),
	.combout(\yang|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector2~2 .lut_mask = 16'hE2EE;
defparam \yang|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N21
dffeas \yang|out[3] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\yang|out[3]~feeder_combout ),
	.asdata(\yang|Selector2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\yang|Add0~11_combout ),
	.ena(\yang|out[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yang|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \yang|out[3] .is_wysiwyg = "true";
defparam \yang|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \yang|dPhi[35]~3 (
// Equation(s):
// \yang|dPhi[35]~3_combout  = \yang|out [3] $ (((\yang|LessThan0~0_combout  & \yang|LessThan0~1_combout )))

	.dataa(gnd),
	.datab(\yang|LessThan0~0_combout ),
	.datac(\yang|out [3]),
	.datad(\yang|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\yang|dPhi[35]~3_combout ),
	.cout());
// synopsys translate_off
defparam \yang|dPhi[35]~3 .lut_mask = 16'h3CF0;
defparam \yang|dPhi[35]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N6
cycloneive_lcell_comb \rl|s1|Mux15~10 (
// Equation(s):
// \rl|s1|Mux15~10_combout  = (\yang|dPhi[34]~4_combout  & (\yang|dPhi[32]~0_combout  & (\yang|dPhi[33]~1_combout  $ (\yang|dPhi[35]~3_combout )))) # (!\yang|dPhi[34]~4_combout  & (\yang|dPhi[33]~1_combout  & (!\yang|dPhi[32]~0_combout )))

	.dataa(\yang|dPhi[33]~1_combout ),
	.datab(\yang|dPhi[34]~4_combout ),
	.datac(\yang|dPhi[32]~0_combout ),
	.datad(\yang|dPhi[35]~3_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux15~10 .lut_mask = 16'h4282;
defparam \rl|s1|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \yang|Selector0~0 (
// Equation(s):
// \yang|Selector0~0_combout  = (\yang|Add0~11_combout  & ((\yang|Add0~8_combout ) # (!\yang|Selector2~0_combout )))

	.dataa(gnd),
	.datab(\yang|Selector2~0_combout ),
	.datac(\yang|Add0~11_combout ),
	.datad(\yang|Add0~8_combout ),
	.cin(gnd),
	.combout(\yang|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \yang|Selector0~0 .lut_mask = 16'hF030;
defparam \yang|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N29
dffeas \yang|out[5] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\yang|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\yang|out[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yang|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \yang|out[5] .is_wysiwyg = "true";
defparam \yang|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N28
cycloneive_lcell_comb \yang|dPhi[37]~2 (
// Equation(s):
// \yang|dPhi[37]~2_combout  = \yang|out [5] $ (((\yang|LessThan0~0_combout  & \yang|LessThan0~1_combout )))

	.dataa(\yang|out [5]),
	.datab(gnd),
	.datac(\yang|LessThan0~0_combout ),
	.datad(\yang|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\yang|dPhi[37]~2_combout ),
	.cout());
// synopsys translate_off
defparam \yang|dPhi[37]~2 .lut_mask = 16'h5AAA;
defparam \yang|dPhi[37]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N22
cycloneive_lcell_comb \rl|s1|Mux15~8 (
// Equation(s):
// \rl|s1|Mux15~8_combout  = (\yang|dPhi[35]~3_combout  & ((\yang|dPhi[34]~4_combout ) # ((!\yang|dPhi[33]~1_combout  & \yang|dPhi[32]~0_combout )))) # (!\yang|dPhi[35]~3_combout  & (\yang|dPhi[33]~1_combout  & ((\yang|dPhi[32]~0_combout ))))

	.dataa(\yang|dPhi[33]~1_combout ),
	.datab(\yang|dPhi[34]~4_combout ),
	.datac(\yang|dPhi[32]~0_combout ),
	.datad(\yang|dPhi[35]~3_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux15~8 .lut_mask = 16'hDCA0;
defparam \rl|s1|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N16
cycloneive_lcell_comb \rl|s1|Mux15~7 (
// Equation(s):
// \rl|s1|Mux15~7_combout  = (\yang|dPhi[35]~3_combout  & ((\yang|dPhi[33]~1_combout  & ((!\yang|dPhi[32]~0_combout ) # (!\yang|dPhi[34]~4_combout ))) # (!\yang|dPhi[33]~1_combout  & (!\yang|dPhi[34]~4_combout  & !\yang|dPhi[32]~0_combout ))))

	.dataa(\yang|dPhi[33]~1_combout ),
	.datab(\yang|dPhi[34]~4_combout ),
	.datac(\yang|dPhi[32]~0_combout ),
	.datad(\yang|dPhi[35]~3_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux15~7 .lut_mask = 16'h2B00;
defparam \rl|s1|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N4
cycloneive_lcell_comb \rl|s1|Mux15~9 (
// Equation(s):
// \rl|s1|Mux15~9_combout  = (\yang|out [5] & (\yang|LessThan0~2_combout  & (\rl|s1|Mux15~8_combout ))) # (!\yang|out [5] & ((\yang|LessThan0~2_combout ) # ((\rl|s1|Mux15~7_combout ))))

	.dataa(\yang|out [5]),
	.datab(\yang|LessThan0~2_combout ),
	.datac(\rl|s1|Mux15~8_combout ),
	.datad(\rl|s1|Mux15~7_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux15~9 .lut_mask = 16'hD5C4;
defparam \rl|s1|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N18
cycloneive_lcell_comb \rl|s1|Mux15~6 (
// Equation(s):
// \rl|s1|Mux15~6_combout  = (\yang|dPhi[33]~1_combout  & (((\yang|dPhi[34]~4_combout  & !\yang|dPhi[32]~0_combout )) # (!\yang|dPhi[35]~3_combout ))) # (!\yang|dPhi[33]~1_combout  & ((\yang|dPhi[32]~0_combout ) # (\yang|dPhi[34]~4_combout  $ 
// (\yang|dPhi[35]~3_combout ))))

	.dataa(\yang|dPhi[33]~1_combout ),
	.datab(\yang|dPhi[34]~4_combout ),
	.datac(\yang|dPhi[32]~0_combout ),
	.datad(\yang|dPhi[35]~3_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux15~6 .lut_mask = 16'h59FE;
defparam \rl|s1|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N8
cycloneive_lcell_comb \rl|s1|Mux15~11 (
// Equation(s):
// \rl|s1|Mux15~11_combout  = (\yang|dPhi[37]~2_combout  & ((\rl|s1|Mux15~9_combout  & (\rl|s1|Mux15~10_combout )) # (!\rl|s1|Mux15~9_combout  & ((\rl|s1|Mux15~6_combout ))))) # (!\yang|dPhi[37]~2_combout  & (((\rl|s1|Mux15~9_combout ))))

	.dataa(\rl|s1|Mux15~10_combout ),
	.datab(\yang|dPhi[37]~2_combout ),
	.datac(\rl|s1|Mux15~9_combout ),
	.datad(\rl|s1|Mux15~6_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux15~11 .lut_mask = 16'hBCB0;
defparam \rl|s1|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N26
cycloneive_lcell_comb \rl|s1|Mux15~0 (
// Equation(s):
// \rl|s1|Mux15~0_combout  = (\yang|dPhi[33]~1_combout  & ((\yang|dPhi[37]~2_combout  & (\yang|dPhi[32]~0_combout  & !\yang|dPhi[35]~3_combout )) # (!\yang|dPhi[37]~2_combout  & (!\yang|dPhi[32]~0_combout )))) # (!\yang|dPhi[33]~1_combout  & 
// (\yang|dPhi[37]~2_combout  & (\yang|dPhi[32]~0_combout  $ (!\yang|dPhi[35]~3_combout ))))

	.dataa(\yang|dPhi[33]~1_combout ),
	.datab(\yang|dPhi[37]~2_combout ),
	.datac(\yang|dPhi[32]~0_combout ),
	.datad(\yang|dPhi[35]~3_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux15~0 .lut_mask = 16'h4286;
defparam \rl|s1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N30
cycloneive_lcell_comb \rl|s1|Mux15~4 (
// Equation(s):
// \rl|s1|Mux15~4_combout  = (\yang|dPhi[37]~2_combout  & (!\yang|dPhi[35]~3_combout  & (\yang|dPhi[33]~1_combout  $ (\yang|dPhi[32]~0_combout )))) # (!\yang|dPhi[37]~2_combout  & ((\yang|dPhi[35]~3_combout ) # ((\yang|dPhi[33]~1_combout  & 
// \yang|dPhi[32]~0_combout ))))

	.dataa(\yang|dPhi[33]~1_combout ),
	.datab(\yang|dPhi[37]~2_combout ),
	.datac(\yang|dPhi[32]~0_combout ),
	.datad(\yang|dPhi[35]~3_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux15~4 .lut_mask = 16'h3368;
defparam \rl|s1|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N14
cycloneive_lcell_comb \rl|s1|Mux15~2 (
// Equation(s):
// \rl|s1|Mux15~2_combout  = (\yang|dPhi[33]~1_combout  & (\yang|dPhi[37]~2_combout  & ((\yang|dPhi[32]~0_combout ) # (\yang|dPhi[35]~3_combout )))) # (!\yang|dPhi[33]~1_combout  & (\yang|dPhi[32]~0_combout  & ((\yang|dPhi[37]~2_combout ) # 
// (!\yang|dPhi[35]~3_combout ))))

	.dataa(\yang|dPhi[33]~1_combout ),
	.datab(\yang|dPhi[37]~2_combout ),
	.datac(\yang|dPhi[32]~0_combout ),
	.datad(\yang|dPhi[35]~3_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux15~2 .lut_mask = 16'hC8D0;
defparam \rl|s1|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N20
cycloneive_lcell_comb \rl|s1|Mux15~1 (
// Equation(s):
// \rl|s1|Mux15~1_combout  = (\yang|dPhi[35]~3_combout  & ((\yang|dPhi[33]~1_combout ) # ((!\yang|dPhi[32]~0_combout )))) # (!\yang|dPhi[35]~3_combout  & (!\yang|dPhi[37]~2_combout  & (\yang|dPhi[33]~1_combout  $ (\yang|dPhi[32]~0_combout ))))

	.dataa(\yang|dPhi[33]~1_combout ),
	.datab(\yang|dPhi[37]~2_combout ),
	.datac(\yang|dPhi[32]~0_combout ),
	.datad(\yang|dPhi[35]~3_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux15~1 .lut_mask = 16'hAF12;
defparam \rl|s1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N24
cycloneive_lcell_comb \rl|s1|Mux15~3 (
// Equation(s):
// \rl|s1|Mux15~3_combout  = (\yang|out [2] & (\yang|LessThan0~2_combout  & (!\rl|s1|Mux15~2_combout ))) # (!\yang|out [2] & ((\yang|LessThan0~2_combout ) # ((!\rl|s1|Mux15~1_combout ))))

	.dataa(\yang|out [2]),
	.datab(\yang|LessThan0~2_combout ),
	.datac(\rl|s1|Mux15~2_combout ),
	.datad(\rl|s1|Mux15~1_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux15~3 .lut_mask = 16'h4C5D;
defparam \rl|s1|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N0
cycloneive_lcell_comb \rl|s1|Mux15~5 (
// Equation(s):
// \rl|s1|Mux15~5_combout  = (\yang|dPhi[34]~4_combout  & ((\rl|s1|Mux15~3_combout  & ((\rl|s1|Mux15~4_combout ))) # (!\rl|s1|Mux15~3_combout  & (\rl|s1|Mux15~0_combout )))) # (!\yang|dPhi[34]~4_combout  & (((\rl|s1|Mux15~3_combout ))))

	.dataa(\rl|s1|Mux15~0_combout ),
	.datab(\yang|dPhi[34]~4_combout ),
	.datac(\rl|s1|Mux15~4_combout ),
	.datad(\rl|s1|Mux15~3_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux15~5 .lut_mask = 16'hF388;
defparam \rl|s1|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N10
cycloneive_lcell_comb \rl|s1|Mux15~12 (
// Equation(s):
// \rl|s1|Mux15~12_combout  = (\yang|dPhi[36]~5_combout  & ((\rl|s1|Mux15~5_combout ))) # (!\yang|dPhi[36]~5_combout  & (\rl|s1|Mux15~11_combout ))

	.dataa(\yang|dPhi[36]~5_combout ),
	.datab(gnd),
	.datac(\rl|s1|Mux15~11_combout ),
	.datad(\rl|s1|Mux15~5_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux15~12 .lut_mask = 16'hFA50;
defparam \rl|s1|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N16
cycloneive_lcell_comb \rl|s1|Mux14~10 (
// Equation(s):
// \rl|s1|Mux14~10_combout  = (\yang|out [3] & ((\yang|out [2]) # ((\yang|out [5] & \yang|LessThan0~2_combout ))))

	.dataa(\yang|out [5]),
	.datab(\yang|out [3]),
	.datac(\yang|out [2]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux14~10 .lut_mask = 16'hC8C0;
defparam \rl|s1|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N4
cycloneive_lcell_comb \rl|s1|Mux14~6 (
// Equation(s):
// \rl|s1|Mux14~6_combout  = (\yang|out [3] & ((\yang|out [2]) # ((\yang|out [5] & !\yang|LessThan0~2_combout ))))

	.dataa(\yang|out [5]),
	.datab(\yang|out [3]),
	.datac(\yang|out [2]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux14~6 .lut_mask = 16'hC0C8;
defparam \rl|s1|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N10
cycloneive_lcell_comb \rl|s1|Mux14~7 (
// Equation(s):
// \rl|s1|Mux14~7_combout  = (\yang|out [5] & (((\yang|LessThan0~2_combout ) # (!\yang|out [2])) # (!\yang|out [3]))) # (!\yang|out [5] & (\yang|out [3] & (\yang|out [2] $ (\yang|LessThan0~2_combout ))))

	.dataa(\yang|out [5]),
	.datab(\yang|out [3]),
	.datac(\yang|out [2]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux14~7 .lut_mask = 16'hAE6A;
defparam \rl|s1|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N28
cycloneive_lcell_comb \rl|s1|Mux14~8 (
// Equation(s):
// \rl|s1|Mux14~8_combout  = (\yang|out [3] & ((\yang|out [2]) # (\yang|out [5] $ (\yang|LessThan0~2_combout )))) # (!\yang|out [3] & (\yang|out [5]))

	.dataa(\yang|out [5]),
	.datab(\yang|out [3]),
	.datac(\yang|out [2]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux14~8 .lut_mask = 16'hE6EA;
defparam \rl|s1|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N2
cycloneive_lcell_comb \rl|s1|Mux14~9 (
// Equation(s):
// \rl|s1|Mux14~9_combout  = (\yang|dPhi[36]~5_combout  & ((\rl|s1|Mux14~7_combout ) # ((\yang|dPhi[33]~1_combout )))) # (!\yang|dPhi[36]~5_combout  & (((!\yang|dPhi[33]~1_combout  & \rl|s1|Mux14~8_combout ))))

	.dataa(\rl|s1|Mux14~7_combout ),
	.datab(\yang|dPhi[36]~5_combout ),
	.datac(\yang|dPhi[33]~1_combout ),
	.datad(\rl|s1|Mux14~8_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux14~9 .lut_mask = 16'hCBC8;
defparam \rl|s1|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N30
cycloneive_lcell_comb \rl|s1|Mux14~11 (
// Equation(s):
// \rl|s1|Mux14~11_combout  = (\yang|dPhi[33]~1_combout  & ((\rl|s1|Mux14~9_combout  & (!\rl|s1|Mux14~10_combout )) # (!\rl|s1|Mux14~9_combout  & ((!\rl|s1|Mux14~6_combout ))))) # (!\yang|dPhi[33]~1_combout  & (((\rl|s1|Mux14~9_combout ))))

	.dataa(\yang|dPhi[33]~1_combout ),
	.datab(\rl|s1|Mux14~10_combout ),
	.datac(\rl|s1|Mux14~6_combout ),
	.datad(\rl|s1|Mux14~9_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux14~11 .lut_mask = 16'h770A;
defparam \rl|s1|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneive_lcell_comb \rl|s1|Mux14~0 (
// Equation(s):
// \rl|s1|Mux14~0_combout  = (\yang|out [3] & (\yang|out [1] $ (((\yang|out [2] & !\yang|LessThan0~2_combout ))))) # (!\yang|out [3] & (((\yang|out [1] & !\yang|LessThan0~2_combout ))))

	.dataa(\yang|out [2]),
	.datab(\yang|out [3]),
	.datac(\yang|out [1]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux14~0 .lut_mask = 16'hC078;
defparam \rl|s1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \rl|s1|Mux14~4 (
// Equation(s):
// \rl|s1|Mux14~4_combout  = (\yang|out [3] & (((\yang|out [1]) # (!\yang|LessThan0~2_combout )) # (!\yang|out [2]))) # (!\yang|out [3] & ((\yang|LessThan0~2_combout ) # ((!\yang|out [2] & \yang|out [1]))))

	.dataa(\yang|out [2]),
	.datab(\yang|out [3]),
	.datac(\yang|out [1]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux14~4 .lut_mask = 16'hF7DC;
defparam \rl|s1|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneive_lcell_comb \rl|s1|Mux14~1 (
// Equation(s):
// \rl|s1|Mux14~1_combout  = (\yang|out [3] & (\yang|out [1] $ (((\yang|out [2] & \yang|LessThan0~2_combout ))))) # (!\yang|out [3] & (((\yang|out [1] & \yang|LessThan0~2_combout ))))

	.dataa(\yang|out [2]),
	.datab(\yang|out [3]),
	.datac(\yang|out [1]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux14~1 .lut_mask = 16'h78C0;
defparam \rl|s1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneive_lcell_comb \rl|s1|Mux14~2 (
// Equation(s):
// \rl|s1|Mux14~2_combout  = (\yang|out [3] & (\yang|out [2] & (!\yang|out [1] & !\yang|LessThan0~2_combout ))) # (!\yang|out [3] & (\yang|LessThan0~2_combout  & ((\yang|out [2]) # (!\yang|out [1]))))

	.dataa(\yang|out [2]),
	.datab(\yang|out [3]),
	.datac(\yang|out [1]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux14~2 .lut_mask = 16'h2308;
defparam \rl|s1|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
cycloneive_lcell_comb \rl|s1|Mux14~3 (
// Equation(s):
// \rl|s1|Mux14~3_combout  = (\yang|dPhi[36]~5_combout  & (((\yang|dPhi[37]~2_combout )))) # (!\yang|dPhi[36]~5_combout  & ((\yang|dPhi[37]~2_combout  & (\rl|s1|Mux14~1_combout )) # (!\yang|dPhi[37]~2_combout  & ((!\rl|s1|Mux14~2_combout )))))

	.dataa(\rl|s1|Mux14~1_combout ),
	.datab(\rl|s1|Mux14~2_combout ),
	.datac(\yang|dPhi[36]~5_combout ),
	.datad(\yang|dPhi[37]~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux14~3 .lut_mask = 16'hFA03;
defparam \rl|s1|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneive_lcell_comb \rl|s1|Mux14~5 (
// Equation(s):
// \rl|s1|Mux14~5_combout  = (\yang|dPhi[36]~5_combout  & ((\rl|s1|Mux14~3_combout  & ((\rl|s1|Mux14~4_combout ))) # (!\rl|s1|Mux14~3_combout  & (\rl|s1|Mux14~0_combout )))) # (!\yang|dPhi[36]~5_combout  & (((\rl|s1|Mux14~3_combout ))))

	.dataa(\rl|s1|Mux14~0_combout ),
	.datab(\rl|s1|Mux14~4_combout ),
	.datac(\yang|dPhi[36]~5_combout ),
	.datad(\rl|s1|Mux14~3_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux14~5 .lut_mask = 16'hCFA0;
defparam \rl|s1|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N0
cycloneive_lcell_comb \rl|s1|Mux14~12 (
// Equation(s):
// \rl|s1|Mux14~12_combout  = (\yang|dPhi[32]~0_combout  & ((\rl|s1|Mux14~5_combout ))) # (!\yang|dPhi[32]~0_combout  & (\rl|s1|Mux14~11_combout ))

	.dataa(\yang|dPhi[32]~0_combout ),
	.datab(gnd),
	.datac(\rl|s1|Mux14~11_combout ),
	.datad(\rl|s1|Mux14~5_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux14~12 .lut_mask = 16'hFA50;
defparam \rl|s1|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N24
cycloneive_lcell_comb \rl|s1|Mux13~6 (
// Equation(s):
// \rl|s1|Mux13~6_combout  = (!\yang|out [5] & ((\yang|LessThan0~2_combout  & ((!\yang|out [4]))) # (!\yang|LessThan0~2_combout  & (\yang|out [2]))))

	.dataa(\yang|out [5]),
	.datab(\yang|out [2]),
	.datac(\yang|out [4]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux13~6 .lut_mask = 16'h0544;
defparam \rl|s1|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N26
cycloneive_lcell_comb \rl|s1|Mux13~7 (
// Equation(s):
// \rl|s1|Mux13~7_combout  = (\yang|out [4] & (((!\yang|out [2] & \yang|LessThan0~2_combout )))) # (!\yang|out [4] & (\yang|out [5] & ((\yang|LessThan0~2_combout ) # (!\yang|out [2]))))

	.dataa(\yang|out [5]),
	.datab(\yang|out [2]),
	.datac(\yang|out [4]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux13~7 .lut_mask = 16'h3A02;
defparam \rl|s1|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N20
cycloneive_lcell_comb \rl|s1|Mux13~8 (
// Equation(s):
// \rl|s1|Mux13~8_combout  = (\yang|out [5] & ((\yang|out [4] & (\yang|out [2])) # (!\yang|out [4] & ((!\yang|LessThan0~2_combout ))))) # (!\yang|out [5] & ((\yang|LessThan0~2_combout  & (\yang|out [2])) # (!\yang|LessThan0~2_combout  & ((\yang|out [4])))))

	.dataa(\yang|out [5]),
	.datab(\yang|out [2]),
	.datac(\yang|out [4]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux13~8 .lut_mask = 16'hC4DA;
defparam \rl|s1|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N14
cycloneive_lcell_comb \rl|s1|Mux13~9 (
// Equation(s):
// \rl|s1|Mux13~9_combout  = (\yang|dPhi[35]~3_combout  & ((\yang|dPhi[32]~0_combout ) # ((\rl|s1|Mux13~7_combout )))) # (!\yang|dPhi[35]~3_combout  & (!\yang|dPhi[32]~0_combout  & ((\rl|s1|Mux13~8_combout ))))

	.dataa(\yang|dPhi[35]~3_combout ),
	.datab(\yang|dPhi[32]~0_combout ),
	.datac(\rl|s1|Mux13~7_combout ),
	.datad(\rl|s1|Mux13~8_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux13~9 .lut_mask = 16'hB9A8;
defparam \rl|s1|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N28
cycloneive_lcell_comb \rl|s1|Mux13~10 (
// Equation(s):
// \rl|s1|Mux13~10_combout  = (\yang|out [5] & (!\yang|LessThan0~2_combout  & (\yang|out [4] $ (\yang|out [2])))) # (!\yang|out [5] & ((\yang|out [4]) # ((!\yang|out [2] & \yang|LessThan0~2_combout ))))

	.dataa(\yang|out [4]),
	.datab(\yang|out [2]),
	.datac(\yang|out [5]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux13~10 .lut_mask = 16'h0B6A;
defparam \rl|s1|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N4
cycloneive_lcell_comb \rl|s1|Mux13~11 (
// Equation(s):
// \rl|s1|Mux13~11_combout  = (\yang|dPhi[32]~0_combout  & ((\rl|s1|Mux13~9_combout  & ((!\rl|s1|Mux13~10_combout ))) # (!\rl|s1|Mux13~9_combout  & (!\rl|s1|Mux13~6_combout )))) # (!\yang|dPhi[32]~0_combout  & (((\rl|s1|Mux13~9_combout ))))

	.dataa(\yang|dPhi[32]~0_combout ),
	.datab(\rl|s1|Mux13~6_combout ),
	.datac(\rl|s1|Mux13~9_combout ),
	.datad(\rl|s1|Mux13~10_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux13~11 .lut_mask = 16'h52F2;
defparam \rl|s1|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N2
cycloneive_lcell_comb \rl|s1|Mux13~4 (
// Equation(s):
// \rl|s1|Mux13~4_combout  = (\yang|out [2] & ((\yang|out [3] $ (\yang|out [0])) # (!\yang|LessThan0~2_combout ))) # (!\yang|out [2] & (((\yang|out [0]) # (\yang|LessThan0~2_combout ))))

	.dataa(\yang|out [3]),
	.datab(\yang|out [0]),
	.datac(\yang|out [2]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux13~4 .lut_mask = 16'h6FFC;
defparam \rl|s1|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N16
cycloneive_lcell_comb \rl|s1|Mux13~0 (
// Equation(s):
// \rl|s1|Mux13~0_combout  = (\yang|out [3] & (\yang|LessThan0~2_combout  & (\yang|out [0] $ (\yang|out [2])))) # (!\yang|out [3] & (\yang|out [0] & ((!\yang|LessThan0~2_combout ))))

	.dataa(\yang|out [3]),
	.datab(\yang|out [0]),
	.datac(\yang|out [2]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux13~0 .lut_mask = 16'h2844;
defparam \rl|s1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N26
cycloneive_lcell_comb \rl|s1|Mux13~1 (
// Equation(s):
// \rl|s1|Mux13~1_combout  = (!\yang|out [0] & ((\yang|out [2] & ((\yang|LessThan0~2_combout ))) # (!\yang|out [2] & (\yang|out [3]))))

	.dataa(\yang|out [3]),
	.datab(\yang|out [0]),
	.datac(\yang|out [2]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux13~1 .lut_mask = 16'h3202;
defparam \rl|s1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N20
cycloneive_lcell_comb \rl|s1|Mux13~2 (
// Equation(s):
// \rl|s1|Mux13~2_combout  = (\yang|out [2] & (\yang|out [3] & ((!\yang|LessThan0~2_combout )))) # (!\yang|out [2] & ((\yang|out [0]) # ((\yang|out [3] & \yang|LessThan0~2_combout ))))

	.dataa(\yang|out [3]),
	.datab(\yang|out [0]),
	.datac(\yang|out [2]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux13~2 .lut_mask = 16'h0EAC;
defparam \rl|s1|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N28
cycloneive_lcell_comb \rl|s1|Mux13~3 (
// Equation(s):
// \rl|s1|Mux13~3_combout  = (\yang|dPhi[37]~2_combout  & ((\yang|dPhi[36]~5_combout ) # ((!\rl|s1|Mux13~1_combout )))) # (!\yang|dPhi[37]~2_combout  & (!\yang|dPhi[36]~5_combout  & ((!\rl|s1|Mux13~2_combout ))))

	.dataa(\yang|dPhi[37]~2_combout ),
	.datab(\yang|dPhi[36]~5_combout ),
	.datac(\rl|s1|Mux13~1_combout ),
	.datad(\rl|s1|Mux13~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux13~3 .lut_mask = 16'h8A9B;
defparam \rl|s1|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N2
cycloneive_lcell_comb \rl|s1|Mux13~5 (
// Equation(s):
// \rl|s1|Mux13~5_combout  = (\yang|dPhi[36]~5_combout  & ((\rl|s1|Mux13~3_combout  & (\rl|s1|Mux13~4_combout )) # (!\rl|s1|Mux13~3_combout  & ((!\rl|s1|Mux13~0_combout ))))) # (!\yang|dPhi[36]~5_combout  & (((\rl|s1|Mux13~3_combout ))))

	.dataa(\rl|s1|Mux13~4_combout ),
	.datab(\yang|dPhi[36]~5_combout ),
	.datac(\rl|s1|Mux13~0_combout ),
	.datad(\rl|s1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux13~5 .lut_mask = 16'hBB0C;
defparam \rl|s1|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N30
cycloneive_lcell_comb \rl|s1|Mux13~12 (
// Equation(s):
// \rl|s1|Mux13~12_combout  = (\yang|dPhi[33]~1_combout  & ((\rl|s1|Mux13~5_combout ))) # (!\yang|dPhi[33]~1_combout  & (\rl|s1|Mux13~11_combout ))

	.dataa(gnd),
	.datab(\yang|dPhi[33]~1_combout ),
	.datac(\rl|s1|Mux13~11_combout ),
	.datad(\rl|s1|Mux13~5_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux13~12 .lut_mask = 16'hFC30;
defparam \rl|s1|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N18
cycloneive_lcell_comb \rl|s1|Mux12~4 (
// Equation(s):
// \rl|s1|Mux12~4_combout  = (\yang|out [0] & (\yang|LessThan0~2_combout  $ (((\yang|out [3]) # (!\yang|out [5]))))) # (!\yang|out [0] & ((\yang|out [5]) # (\yang|out [3] $ (\yang|LessThan0~2_combout ))))

	.dataa(\yang|out [0]),
	.datab(\yang|out [3]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [5]),
	.cin(gnd),
	.combout(\rl|s1|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux12~4 .lut_mask = 16'h7D1E;
defparam \rl|s1|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N26
cycloneive_lcell_comb \rl|s1|Mux12~0 (
// Equation(s):
// \rl|s1|Mux12~0_combout  = (\yang|LessThan0~2_combout  & ((\yang|out [3] $ (!\yang|out [5])))) # (!\yang|LessThan0~2_combout  & ((\yang|out [0]) # (\yang|out [3] $ (\yang|out [5]))))

	.dataa(\yang|out [0]),
	.datab(\yang|out [3]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [5]),
	.cin(gnd),
	.combout(\rl|s1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux12~0 .lut_mask = 16'hCB3E;
defparam \rl|s1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N30
cycloneive_lcell_comb \rl|s1|Mux12~2 (
// Equation(s):
// \rl|s1|Mux12~2_combout  = (\yang|out [5] & ((\yang|out [0]) # ((!\yang|out [3] & !\yang|LessThan0~2_combout )))) # (!\yang|out [5] & ((\yang|out [3] & ((\yang|LessThan0~2_combout ))) # (!\yang|out [3] & (\yang|out [0] & !\yang|LessThan0~2_combout ))))

	.dataa(\yang|out [0]),
	.datab(\yang|out [3]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [5]),
	.cin(gnd),
	.combout(\rl|s1|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux12~2 .lut_mask = 16'hABC2;
defparam \rl|s1|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N16
cycloneive_lcell_comb \rl|s1|Mux12~1 (
// Equation(s):
// \rl|s1|Mux12~1_combout  = (\yang|out [3] & ((\yang|LessThan0~2_combout  & ((\yang|out [5]))) # (!\yang|LessThan0~2_combout  & (!\yang|out [0] & !\yang|out [5])))) # (!\yang|out [3] & (\yang|out [5] $ (((\yang|out [0] & \yang|LessThan0~2_combout )))))

	.dataa(\yang|out [0]),
	.datab(\yang|out [3]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [5]),
	.cin(gnd),
	.combout(\rl|s1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux12~1 .lut_mask = 16'hD324;
defparam \rl|s1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N28
cycloneive_lcell_comb \rl|s1|Mux12~3 (
// Equation(s):
// \rl|s1|Mux12~3_combout  = (\yang|dPhi[36]~5_combout  & (\yang|dPhi[34]~4_combout )) # (!\yang|dPhi[36]~5_combout  & ((\yang|dPhi[34]~4_combout  & ((\rl|s1|Mux12~1_combout ))) # (!\yang|dPhi[34]~4_combout  & (\rl|s1|Mux12~2_combout ))))

	.dataa(\yang|dPhi[36]~5_combout ),
	.datab(\yang|dPhi[34]~4_combout ),
	.datac(\rl|s1|Mux12~2_combout ),
	.datad(\rl|s1|Mux12~1_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux12~3 .lut_mask = 16'hDC98;
defparam \rl|s1|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N0
cycloneive_lcell_comb \rl|s1|Mux12~5 (
// Equation(s):
// \rl|s1|Mux12~5_combout  = (\yang|dPhi[36]~5_combout  & ((\rl|s1|Mux12~3_combout  & (\rl|s1|Mux12~4_combout )) # (!\rl|s1|Mux12~3_combout  & ((!\rl|s1|Mux12~0_combout ))))) # (!\yang|dPhi[36]~5_combout  & (((\rl|s1|Mux12~3_combout ))))

	.dataa(\yang|dPhi[36]~5_combout ),
	.datab(\rl|s1|Mux12~4_combout ),
	.datac(\rl|s1|Mux12~0_combout ),
	.datad(\rl|s1|Mux12~3_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux12~5 .lut_mask = 16'hDD0A;
defparam \rl|s1|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N12
cycloneive_lcell_comb \rl|s1|Mux12~6 (
// Equation(s):
// \rl|s1|Mux12~6_combout  = (\yang|out [2] & ((\yang|out [4] & ((!\yang|LessThan0~2_combout ))) # (!\yang|out [4] & ((\yang|LessThan0~2_combout ) # (!\yang|out [5]))))) # (!\yang|out [2] & ((\yang|out [5] & (\yang|out [4] & \yang|LessThan0~2_combout )) # 
// (!\yang|out [5] & ((\yang|out [4]) # (\yang|LessThan0~2_combout )))))

	.dataa(\yang|out [5]),
	.datab(\yang|out [2]),
	.datac(\yang|out [4]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux12~6 .lut_mask = 16'h3DD4;
defparam \rl|s1|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N8
cycloneive_lcell_comb \rl|s1|Mux12~8 (
// Equation(s):
// \rl|s1|Mux12~8_combout  = (\yang|out [5] & (\yang|LessThan0~2_combout  & (\yang|out [2] $ (!\yang|out [4])))) # (!\yang|out [5] & (!\yang|out [4] & (\yang|out [2] $ (\yang|LessThan0~2_combout ))))

	.dataa(\yang|out [5]),
	.datab(\yang|out [2]),
	.datac(\yang|out [4]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux12~8 .lut_mask = 16'h8304;
defparam \rl|s1|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N18
cycloneive_lcell_comb \rl|s1|Mux12~7 (
// Equation(s):
// \rl|s1|Mux12~7_combout  = (\yang|out [2] & ((\yang|out [4] $ (!\yang|LessThan0~2_combout )))) # (!\yang|out [2] & ((\yang|out [4] & ((!\yang|LessThan0~2_combout ))) # (!\yang|out [4] & (!\yang|out [5] & \yang|LessThan0~2_combout ))))

	.dataa(\yang|out [5]),
	.datab(\yang|out [2]),
	.datac(\yang|out [4]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux12~7 .lut_mask = 16'hC13C;
defparam \rl|s1|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N22
cycloneive_lcell_comb \rl|s1|Mux12~9 (
// Equation(s):
// \rl|s1|Mux12~9_combout  = (\yang|dPhi[35]~3_combout  & ((\yang|dPhi[32]~0_combout ) # ((\rl|s1|Mux12~7_combout )))) # (!\yang|dPhi[35]~3_combout  & (!\yang|dPhi[32]~0_combout  & (\rl|s1|Mux12~8_combout )))

	.dataa(\yang|dPhi[35]~3_combout ),
	.datab(\yang|dPhi[32]~0_combout ),
	.datac(\rl|s1|Mux12~8_combout ),
	.datad(\rl|s1|Mux12~7_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux12~9 .lut_mask = 16'hBA98;
defparam \rl|s1|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N16
cycloneive_lcell_comb \rl|s1|Mux12~10 (
// Equation(s):
// \rl|s1|Mux12~10_combout  = (\yang|LessThan0~2_combout  & (\yang|out [4] $ (((\yang|out [5]) # (!\yang|out [2]))))) # (!\yang|LessThan0~2_combout  & (\yang|out [5] $ ((\yang|out [2]))))

	.dataa(\yang|out [5]),
	.datab(\yang|out [2]),
	.datac(\yang|out [4]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux12~10 .lut_mask = 16'h4B66;
defparam \rl|s1|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N6
cycloneive_lcell_comb \rl|s1|Mux12~11 (
// Equation(s):
// \rl|s1|Mux12~11_combout  = (\yang|dPhi[32]~0_combout  & ((\rl|s1|Mux12~9_combout  & ((\rl|s1|Mux12~10_combout ))) # (!\rl|s1|Mux12~9_combout  & (!\rl|s1|Mux12~6_combout )))) # (!\yang|dPhi[32]~0_combout  & (((\rl|s1|Mux12~9_combout ))))

	.dataa(\rl|s1|Mux12~6_combout ),
	.datab(\yang|dPhi[32]~0_combout ),
	.datac(\rl|s1|Mux12~9_combout ),
	.datad(\rl|s1|Mux12~10_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux12~11 .lut_mask = 16'hF434;
defparam \rl|s1|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N0
cycloneive_lcell_comb \rl|s1|Mux12~12 (
// Equation(s):
// \rl|s1|Mux12~12_combout  = (\yang|dPhi[33]~1_combout  & (\rl|s1|Mux12~5_combout )) # (!\yang|dPhi[33]~1_combout  & ((\rl|s1|Mux12~11_combout )))

	.dataa(gnd),
	.datab(\yang|dPhi[33]~1_combout ),
	.datac(\rl|s1|Mux12~5_combout ),
	.datad(\rl|s1|Mux12~11_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux12~12 .lut_mask = 16'hF3C0;
defparam \rl|s1|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N8
cycloneive_lcell_comb \rl|s1|Mux11~4 (
// Equation(s):
// \rl|s1|Mux11~4_combout  = (\yang|out [0] & (((\yang|out [5])))) # (!\yang|out [0] & ((\yang|out [4] & ((!\yang|LessThan0~2_combout ))) # (!\yang|out [4] & (\yang|out [5] & \yang|LessThan0~2_combout ))))

	.dataa(\yang|out [4]),
	.datab(\yang|out [0]),
	.datac(\yang|out [5]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux11~4 .lut_mask = 16'hD0E2;
defparam \rl|s1|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N22
cycloneive_lcell_comb \rl|s1|Mux11~1 (
// Equation(s):
// \rl|s1|Mux11~1_combout  = (\yang|out [0] & (\yang|out [4] $ (((!\yang|out [5] & !\yang|LessThan0~2_combout ))))) # (!\yang|out [0] & (!\yang|out [4] & (\yang|out [5])))

	.dataa(\yang|out [4]),
	.datab(\yang|out [0]),
	.datac(\yang|out [5]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux11~1 .lut_mask = 16'h9894;
defparam \rl|s1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N28
cycloneive_lcell_comb \rl|s1|Mux11~2 (
// Equation(s):
// \rl|s1|Mux11~2_combout  = (\yang|out [0] & ((\yang|out [4]) # ((!\yang|LessThan0~2_combout )))) # (!\yang|out [0] & (((\yang|out [5]))))

	.dataa(\yang|out [4]),
	.datab(\yang|out [0]),
	.datac(\yang|out [5]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux11~2 .lut_mask = 16'hB8FC;
defparam \rl|s1|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N14
cycloneive_lcell_comb \rl|s1|Mux11~3 (
// Equation(s):
// \rl|s1|Mux11~3_combout  = (\yang|dPhi[35]~3_combout  & ((\yang|dPhi[34]~4_combout ) # ((\rl|s1|Mux11~1_combout )))) # (!\yang|dPhi[35]~3_combout  & (!\yang|dPhi[34]~4_combout  & ((!\rl|s1|Mux11~2_combout ))))

	.dataa(\yang|dPhi[35]~3_combout ),
	.datab(\yang|dPhi[34]~4_combout ),
	.datac(\rl|s1|Mux11~1_combout ),
	.datad(\rl|s1|Mux11~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux11~3 .lut_mask = 16'hA8B9;
defparam \rl|s1|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N16
cycloneive_lcell_comb \rl|s1|Mux11~0 (
// Equation(s):
// \rl|s1|Mux11~0_combout  = (\yang|out [0] & (\yang|out [5] & ((!\yang|LessThan0~2_combout ) # (!\yang|out [4])))) # (!\yang|out [0] & (\yang|out [4] $ (((!\yang|out [5] & \yang|LessThan0~2_combout )))))

	.dataa(\yang|out [4]),
	.datab(\yang|out [0]),
	.datac(\yang|out [5]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux11~0 .lut_mask = 16'h61E2;
defparam \rl|s1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N30
cycloneive_lcell_comb \rl|s1|Mux11~5 (
// Equation(s):
// \rl|s1|Mux11~5_combout  = (\yang|dPhi[34]~4_combout  & ((\rl|s1|Mux11~3_combout  & (!\rl|s1|Mux11~4_combout )) # (!\rl|s1|Mux11~3_combout  & ((\rl|s1|Mux11~0_combout ))))) # (!\yang|dPhi[34]~4_combout  & (((\rl|s1|Mux11~3_combout ))))

	.dataa(\yang|dPhi[34]~4_combout ),
	.datab(\rl|s1|Mux11~4_combout ),
	.datac(\rl|s1|Mux11~3_combout ),
	.datad(\rl|s1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux11~5 .lut_mask = 16'h7A70;
defparam \rl|s1|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N18
cycloneive_lcell_comb \rl|s1|Mux11~10 (
// Equation(s):
// \rl|s1|Mux11~10_combout  = (\yang|out [3] & (\yang|out [5] $ (((!\yang|LessThan0~2_combout ) # (!\yang|out [4]))))) # (!\yang|out [3] & (!\yang|out [4] & (\yang|out [5] & !\yang|LessThan0~2_combout )))

	.dataa(\yang|out [4]),
	.datab(\yang|out [5]),
	.datac(\yang|out [3]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux11~10 .lut_mask = 16'h9034;
defparam \rl|s1|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N26
cycloneive_lcell_comb \rl|s1|Mux11~6 (
// Equation(s):
// \rl|s1|Mux11~6_combout  = (\yang|LessThan0~2_combout  & ((\yang|out [5] $ (!\yang|out [3])))) # (!\yang|LessThan0~2_combout  & ((\yang|out [4] & (!\yang|out [5] & \yang|out [3])) # (!\yang|out [4] & (\yang|out [5]))))

	.dataa(\yang|out [4]),
	.datab(\yang|out [5]),
	.datac(\yang|out [3]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux11~6 .lut_mask = 16'hC364;
defparam \rl|s1|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N14
cycloneive_lcell_comb \rl|s1|Mux11~8 (
// Equation(s):
// \rl|s1|Mux11~8_combout  = (!\yang|out [5] & !\yang|out [4])

	.dataa(gnd),
	.datab(\yang|out [5]),
	.datac(gnd),
	.datad(\yang|out [4]),
	.cin(gnd),
	.combout(\rl|s1|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux11~8 .lut_mask = 16'h0033;
defparam \rl|s1|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N8
cycloneive_lcell_comb \rl|s1|Mux11~7 (
// Equation(s):
// \rl|s1|Mux11~7_combout  = (\yang|out [4] & ((\yang|out [5] & (!\yang|out [3] & !\yang|LessThan0~2_combout )) # (!\yang|out [5] & (\yang|out [3] $ (\yang|LessThan0~2_combout ))))) # (!\yang|out [4] & (\yang|out [5] & (\yang|out [3] & 
// \yang|LessThan0~2_combout )))

	.dataa(\yang|out [4]),
	.datab(\yang|out [5]),
	.datac(\yang|out [3]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux11~7 .lut_mask = 16'h4228;
defparam \rl|s1|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N12
cycloneive_lcell_comb \rl|s1|Mux11~9 (
// Equation(s):
// \rl|s1|Mux11~9_combout  = (\yang|dPhi[34]~4_combout  & ((\rl|s1|Mux11~8_combout ) # ((\yang|dPhi[32]~0_combout )))) # (!\yang|dPhi[34]~4_combout  & (((\rl|s1|Mux11~7_combout  & !\yang|dPhi[32]~0_combout ))))

	.dataa(\yang|dPhi[34]~4_combout ),
	.datab(\rl|s1|Mux11~8_combout ),
	.datac(\rl|s1|Mux11~7_combout ),
	.datad(\yang|dPhi[32]~0_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux11~9 .lut_mask = 16'hAAD8;
defparam \rl|s1|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N24
cycloneive_lcell_comb \rl|s1|Mux11~11 (
// Equation(s):
// \rl|s1|Mux11~11_combout  = (\yang|dPhi[32]~0_combout  & ((\rl|s1|Mux11~9_combout  & (\rl|s1|Mux11~10_combout )) # (!\rl|s1|Mux11~9_combout  & ((!\rl|s1|Mux11~6_combout ))))) # (!\yang|dPhi[32]~0_combout  & (((\rl|s1|Mux11~9_combout ))))

	.dataa(\yang|dPhi[32]~0_combout ),
	.datab(\rl|s1|Mux11~10_combout ),
	.datac(\rl|s1|Mux11~6_combout ),
	.datad(\rl|s1|Mux11~9_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux11~11 .lut_mask = 16'hDD0A;
defparam \rl|s1|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N24
cycloneive_lcell_comb \rl|s1|Mux11~12 (
// Equation(s):
// \rl|s1|Mux11~12_combout  = (\yang|dPhi[33]~1_combout  & (\rl|s1|Mux11~5_combout )) # (!\yang|dPhi[33]~1_combout  & ((\rl|s1|Mux11~11_combout )))

	.dataa(gnd),
	.datab(\yang|dPhi[33]~1_combout ),
	.datac(\rl|s1|Mux11~5_combout ),
	.datad(\rl|s1|Mux11~11_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux11~12 .lut_mask = 16'hF3C0;
defparam \rl|s1|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N6
cycloneive_lcell_comb \rl|s1|Mux10~4 (
// Equation(s):
// \rl|s1|Mux10~4_combout  = (\yang|out [4] & ((\yang|out [3]) # (\yang|out [0] $ (!\yang|LessThan0~2_combout )))) # (!\yang|out [4] & (\yang|out [0] & (\yang|out [3] & \yang|LessThan0~2_combout )))

	.dataa(\yang|out [4]),
	.datab(\yang|out [0]),
	.datac(\yang|out [3]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux10~4 .lut_mask = 16'hE8A2;
defparam \rl|s1|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N22
cycloneive_lcell_comb \rl|s1|Mux10~0 (
// Equation(s):
// \rl|s1|Mux10~0_combout  = (\yang|out [3] & (((\yang|out [4])))) # (!\yang|out [3] & ((\yang|out [0] & (!\yang|out [4])) # (!\yang|out [0] & (\yang|out [4] & !\yang|LessThan0~2_combout ))))

	.dataa(\yang|out [3]),
	.datab(\yang|out [0]),
	.datac(\yang|out [4]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux10~0 .lut_mask = 16'hA4B4;
defparam \rl|s1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N30
cycloneive_lcell_comb \rl|s1|Mux10~2 (
// Equation(s):
// \rl|s1|Mux10~2_combout  = (\yang|out [4]) # ((\yang|LessThan0~2_combout  & ((!\yang|out [0]))) # (!\yang|LessThan0~2_combout  & (\yang|out [3])))

	.dataa(\yang|out [3]),
	.datab(\yang|out [0]),
	.datac(\yang|out [4]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux10~2 .lut_mask = 16'hF3FA;
defparam \rl|s1|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N0
cycloneive_lcell_comb \rl|s1|Mux10~1 (
// Equation(s):
// \rl|s1|Mux10~1_combout  = (\yang|out [0] & (((\yang|out [3] & !\yang|LessThan0~2_combout )) # (!\yang|out [4]))) # (!\yang|out [0] & (\yang|out [3] $ (((\yang|out [4] & !\yang|LessThan0~2_combout )))))

	.dataa(\yang|out [3]),
	.datab(\yang|out [0]),
	.datac(\yang|out [4]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux10~1 .lut_mask = 16'h2E9E;
defparam \rl|s1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N12
cycloneive_lcell_comb \rl|s1|Mux10~3 (
// Equation(s):
// \rl|s1|Mux10~3_combout  = (\yang|dPhi[37]~2_combout  & (\yang|dPhi[34]~4_combout )) # (!\yang|dPhi[37]~2_combout  & ((\yang|dPhi[34]~4_combout  & ((!\rl|s1|Mux10~1_combout ))) # (!\yang|dPhi[34]~4_combout  & (!\rl|s1|Mux10~2_combout ))))

	.dataa(\yang|dPhi[37]~2_combout ),
	.datab(\yang|dPhi[34]~4_combout ),
	.datac(\rl|s1|Mux10~2_combout ),
	.datad(\rl|s1|Mux10~1_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux10~3 .lut_mask = 16'h89CD;
defparam \rl|s1|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N6
cycloneive_lcell_comb \rl|s1|Mux10~5 (
// Equation(s):
// \rl|s1|Mux10~5_combout  = (\yang|dPhi[37]~2_combout  & ((\rl|s1|Mux10~3_combout  & (!\rl|s1|Mux10~4_combout )) # (!\rl|s1|Mux10~3_combout  & ((\rl|s1|Mux10~0_combout ))))) # (!\yang|dPhi[37]~2_combout  & (((\rl|s1|Mux10~3_combout ))))

	.dataa(\yang|dPhi[37]~2_combout ),
	.datab(\rl|s1|Mux10~4_combout ),
	.datac(\rl|s1|Mux10~0_combout ),
	.datad(\rl|s1|Mux10~3_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux10~5 .lut_mask = 16'h77A0;
defparam \rl|s1|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N24
cycloneive_lcell_comb \rl|s1|Mux10~6 (
// Equation(s):
// \rl|s1|Mux10~6_combout  = (!\yang|LessThan0~2_combout  & ((\yang|out [0] & ((!\yang|out [2]))) # (!\yang|out [0] & (\yang|out [4] & \yang|out [2]))))

	.dataa(\yang|out [4]),
	.datab(\yang|out [0]),
	.datac(\yang|out [2]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux10~6 .lut_mask = 16'h002C;
defparam \rl|s1|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N8
cycloneive_lcell_comb \rl|s1|Mux10~10 (
// Equation(s):
// \rl|s1|Mux10~10_combout  = (\yang|LessThan0~2_combout  & ((\yang|out [4] & ((\yang|out [0]) # (\yang|out [2]))) # (!\yang|out [4] & (\yang|out [0] $ (!\yang|out [2])))))

	.dataa(\yang|out [4]),
	.datab(\yang|out [0]),
	.datac(\yang|out [2]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux10~10 .lut_mask = 16'hE900;
defparam \rl|s1|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N4
cycloneive_lcell_comb \rl|s1|Mux10~8 (
// Equation(s):
// \rl|s1|Mux10~8_combout  = (\yang|out [0] & (((!\yang|out [2] & !\yang|LessThan0~2_combout )))) # (!\yang|out [0] & ((\yang|out [4] & (\yang|out [2] $ (\yang|LessThan0~2_combout ))) # (!\yang|out [4] & (\yang|out [2] & \yang|LessThan0~2_combout ))))

	.dataa(\yang|out [4]),
	.datab(\yang|out [0]),
	.datac(\yang|out [2]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux10~8 .lut_mask = 16'h122C;
defparam \rl|s1|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N18
cycloneive_lcell_comb \rl|s1|Mux10~7 (
// Equation(s):
// \rl|s1|Mux10~7_combout  = (\yang|out [4] & (\yang|out [0] $ (\yang|out [2] $ (\yang|LessThan0~2_combout )))) # (!\yang|out [4] & ((\yang|LessThan0~2_combout  & (\yang|out [0])) # (!\yang|LessThan0~2_combout  & ((\yang|out [2])))))

	.dataa(\yang|out [4]),
	.datab(\yang|out [0]),
	.datac(\yang|out [2]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux10~7 .lut_mask = 16'hC678;
defparam \rl|s1|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N10
cycloneive_lcell_comb \rl|s1|Mux10~9 (
// Equation(s):
// \rl|s1|Mux10~9_combout  = (\yang|dPhi[37]~2_combout  & (\yang|dPhi[35]~3_combout )) # (!\yang|dPhi[37]~2_combout  & ((\yang|dPhi[35]~3_combout  & ((!\rl|s1|Mux10~7_combout ))) # (!\yang|dPhi[35]~3_combout  & (\rl|s1|Mux10~8_combout ))))

	.dataa(\yang|dPhi[37]~2_combout ),
	.datab(\yang|dPhi[35]~3_combout ),
	.datac(\rl|s1|Mux10~8_combout ),
	.datad(\rl|s1|Mux10~7_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux10~9 .lut_mask = 16'h98DC;
defparam \rl|s1|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N14
cycloneive_lcell_comb \rl|s1|Mux10~11 (
// Equation(s):
// \rl|s1|Mux10~11_combout  = (\yang|dPhi[37]~2_combout  & ((\rl|s1|Mux10~9_combout  & ((\rl|s1|Mux10~10_combout ))) # (!\rl|s1|Mux10~9_combout  & (\rl|s1|Mux10~6_combout )))) # (!\yang|dPhi[37]~2_combout  & (((\rl|s1|Mux10~9_combout ))))

	.dataa(\yang|dPhi[37]~2_combout ),
	.datab(\rl|s1|Mux10~6_combout ),
	.datac(\rl|s1|Mux10~10_combout ),
	.datad(\rl|s1|Mux10~9_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux10~11 .lut_mask = 16'hF588;
defparam \rl|s1|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N10
cycloneive_lcell_comb \rl|s1|Mux10~12 (
// Equation(s):
// \rl|s1|Mux10~12_combout  = (\yang|dPhi[33]~1_combout  & (\rl|s1|Mux10~5_combout )) # (!\yang|dPhi[33]~1_combout  & ((\rl|s1|Mux10~11_combout )))

	.dataa(gnd),
	.datab(\yang|dPhi[33]~1_combout ),
	.datac(\rl|s1|Mux10~5_combout ),
	.datad(\rl|s1|Mux10~11_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux10~12 .lut_mask = 16'hF3C0;
defparam \rl|s1|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N22
cycloneive_lcell_comb \rl|s1|Mux9~27 (
// Equation(s):
// \rl|s1|Mux9~27_combout  = (\yang|out [4] & (\yang|out [2] & ((\yang|out [1])))) # (!\yang|out [4] & ((\yang|out [2] & (\yang|out [3])) # (!\yang|out [2] & ((\yang|out [1]) # (!\yang|out [3])))))

	.dataa(\yang|out [4]),
	.datab(\yang|out [2]),
	.datac(\yang|out [3]),
	.datad(\yang|out [1]),
	.cin(gnd),
	.combout(\rl|s1|Mux9~27_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux9~27 .lut_mask = 16'hD941;
defparam \rl|s1|Mux9~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N20
cycloneive_lcell_comb \rl|s1|Mux9~28 (
// Equation(s):
// \rl|s1|Mux9~28_combout  = (\yang|out [5] & (\yang|out [2] $ (((\yang|out [1]) # (!\rl|s1|Mux9~27_combout ))))) # (!\yang|out [5] & ((\rl|s1|Mux9~27_combout ) # ((\yang|out [2] & !\yang|out [1]))))

	.dataa(\rl|s1|Mux9~27_combout ),
	.datab(\yang|out [5]),
	.datac(\yang|out [2]),
	.datad(\yang|out [1]),
	.cin(gnd),
	.combout(\rl|s1|Mux9~28_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux9~28 .lut_mask = 16'h2EB6;
defparam \rl|s1|Mux9~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N12
cycloneive_lcell_comb \rl|s1|Mux9~24 (
// Equation(s):
// \rl|s1|Mux9~24_combout  = (\yang|out [5] & (\yang|out [1] & ((\yang|LessThan0~2_combout ) # (!\yang|out [4])))) # (!\yang|out [5] & (\yang|LessThan0~2_combout  $ (((\yang|out [4] & \yang|out [1])))))

	.dataa(\yang|out [4]),
	.datab(\yang|out [5]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [1]),
	.cin(gnd),
	.combout(\rl|s1|Mux9~24_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux9~24 .lut_mask = 16'hD630;
defparam \rl|s1|Mux9~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N4
cycloneive_lcell_comb \rl|s1|Mux9~20 (
// Equation(s):
// \rl|s1|Mux9~20_combout  = (\yang|out [5] & (\yang|out [4] $ (((\yang|out [1]) # (!\yang|LessThan0~2_combout ))))) # (!\yang|out [5] & ((\yang|LessThan0~2_combout  & (!\yang|out [4] & !\yang|out [1])) # (!\yang|LessThan0~2_combout  & ((\yang|out [1])))))

	.dataa(\yang|out [4]),
	.datab(\yang|out [5]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [1]),
	.cin(gnd),
	.combout(\rl|s1|Mux9~20_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux9~20 .lut_mask = 16'h4794;
defparam \rl|s1|Mux9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N26
cycloneive_lcell_comb \rl|s1|Mux9~21 (
// Equation(s):
// \rl|s1|Mux9~21_combout  = (\yang|out [5] & ((\yang|out [4] & ((\yang|out [1]))) # (!\yang|out [4] & (\yang|LessThan0~2_combout )))) # (!\yang|out [5] & ((\yang|LessThan0~2_combout ) # (\yang|out [4] $ (\yang|out [1]))))

	.dataa(\yang|out [4]),
	.datab(\yang|out [5]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [1]),
	.cin(gnd),
	.combout(\rl|s1|Mux9~21_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux9~21 .lut_mask = 16'hF972;
defparam \rl|s1|Mux9~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N20
cycloneive_lcell_comb \rl|s1|Mux9~22 (
// Equation(s):
// \rl|s1|Mux9~22_combout  = \yang|out [5] $ (((\yang|LessThan0~2_combout  & (\yang|out [4])) # (!\yang|LessThan0~2_combout  & ((\yang|out [1])))))

	.dataa(\yang|out [4]),
	.datab(\yang|out [5]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [1]),
	.cin(gnd),
	.combout(\rl|s1|Mux9~22_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux9~22 .lut_mask = 16'h636C;
defparam \rl|s1|Mux9~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N2
cycloneive_lcell_comb \rl|s1|Mux9~23 (
// Equation(s):
// \rl|s1|Mux9~23_combout  = (\yang|dPhi[35]~3_combout  & (\yang|dPhi[34]~4_combout )) # (!\yang|dPhi[35]~3_combout  & ((\yang|dPhi[34]~4_combout  & (!\rl|s1|Mux9~21_combout )) # (!\yang|dPhi[34]~4_combout  & ((\rl|s1|Mux9~22_combout )))))

	.dataa(\yang|dPhi[35]~3_combout ),
	.datab(\yang|dPhi[34]~4_combout ),
	.datac(\rl|s1|Mux9~21_combout ),
	.datad(\rl|s1|Mux9~22_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux9~23_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux9~23 .lut_mask = 16'h9D8C;
defparam \rl|s1|Mux9~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N10
cycloneive_lcell_comb \rl|s1|Mux9~25 (
// Equation(s):
// \rl|s1|Mux9~25_combout  = (\yang|dPhi[35]~3_combout  & ((\rl|s1|Mux9~23_combout  & (\rl|s1|Mux9~24_combout )) # (!\rl|s1|Mux9~23_combout  & ((!\rl|s1|Mux9~20_combout ))))) # (!\yang|dPhi[35]~3_combout  & (((\rl|s1|Mux9~23_combout ))))

	.dataa(\rl|s1|Mux9~24_combout ),
	.datab(\rl|s1|Mux9~20_combout ),
	.datac(\yang|dPhi[35]~3_combout ),
	.datad(\rl|s1|Mux9~23_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux9~25_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux9~25 .lut_mask = 16'hAF30;
defparam \rl|s1|Mux9~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N0
cycloneive_lcell_comb \rl|s1|Mux9~26 (
// Equation(s):
// \rl|s1|Mux9~26_combout  = (\yang|dPhi[32]~0_combout  & (\rl|s1|Mux9~28_combout )) # (!\yang|dPhi[32]~0_combout  & ((\rl|s1|Mux9~25_combout )))

	.dataa(\rl|s1|Mux9~28_combout ),
	.datab(gnd),
	.datac(\yang|dPhi[32]~0_combout ),
	.datad(\rl|s1|Mux9~25_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux9~26_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux9~26 .lut_mask = 16'hAFA0;
defparam \rl|s1|Mux9~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneive_lcell_comb \rl|s1|Mux8~6 (
// Equation(s):
// \rl|s1|Mux8~6_combout  = (\yang|out [5] & (\yang|out [2] $ ((\yang|out [1])))) # (!\yang|out [5] & ((\yang|LessThan0~2_combout  & ((!\yang|out [1]))) # (!\yang|LessThan0~2_combout  & (\yang|out [2]))))

	.dataa(\yang|out [2]),
	.datab(\yang|out [5]),
	.datac(\yang|out [1]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux8~6 .lut_mask = 16'h4B6A;
defparam \rl|s1|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N14
cycloneive_lcell_comb \rl|s1|Mux8~10 (
// Equation(s):
// \rl|s1|Mux8~10_combout  = (\yang|out [1] & (!\yang|out [2])) # (!\yang|out [1] & (\yang|out [5] $ (((\yang|out [2]) # (\yang|LessThan0~2_combout )))))

	.dataa(\yang|out [2]),
	.datab(\yang|out [5]),
	.datac(\yang|out [1]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux8~10 .lut_mask = 16'h5356;
defparam \rl|s1|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
cycloneive_lcell_comb \rl|s1|Mux8~8 (
// Equation(s):
// \rl|s1|Mux8~8_combout  = (\yang|out [1] & (!\yang|out [5] & ((!\yang|LessThan0~2_combout ) # (!\yang|out [2])))) # (!\yang|out [1] & (\yang|out [2] $ (((\yang|LessThan0~2_combout )))))

	.dataa(\yang|out [2]),
	.datab(\yang|out [5]),
	.datac(\yang|out [1]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux8~8 .lut_mask = 16'h153A;
defparam \rl|s1|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneive_lcell_comb \rl|s1|Mux8~7 (
// Equation(s):
// \rl|s1|Mux8~7_combout  = (\yang|out [5] & ((\yang|out [2] & ((\yang|LessThan0~2_combout ))) # (!\yang|out [2] & (\yang|out [1] & !\yang|LessThan0~2_combout )))) # (!\yang|out [5] & (!\yang|out [1] & (\yang|out [2] $ (\yang|LessThan0~2_combout ))))

	.dataa(\yang|out [2]),
	.datab(\yang|out [5]),
	.datac(\yang|out [1]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux8~7 .lut_mask = 16'h8942;
defparam \rl|s1|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
cycloneive_lcell_comb \rl|s1|Mux8~9 (
// Equation(s):
// \rl|s1|Mux8~9_combout  = (\yang|dPhi[36]~5_combout  & (\yang|dPhi[35]~3_combout )) # (!\yang|dPhi[36]~5_combout  & ((\yang|dPhi[35]~3_combout  & ((\rl|s1|Mux8~7_combout ))) # (!\yang|dPhi[35]~3_combout  & (\rl|s1|Mux8~8_combout ))))

	.dataa(\yang|dPhi[36]~5_combout ),
	.datab(\yang|dPhi[35]~3_combout ),
	.datac(\rl|s1|Mux8~8_combout ),
	.datad(\rl|s1|Mux8~7_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux8~9 .lut_mask = 16'hDC98;
defparam \rl|s1|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
cycloneive_lcell_comb \rl|s1|Mux8~11 (
// Equation(s):
// \rl|s1|Mux8~11_combout  = (\yang|dPhi[36]~5_combout  & ((\rl|s1|Mux8~9_combout  & ((\rl|s1|Mux8~10_combout ))) # (!\rl|s1|Mux8~9_combout  & (!\rl|s1|Mux8~6_combout )))) # (!\yang|dPhi[36]~5_combout  & (((\rl|s1|Mux8~9_combout ))))

	.dataa(\rl|s1|Mux8~6_combout ),
	.datab(\rl|s1|Mux8~10_combout ),
	.datac(\yang|dPhi[36]~5_combout ),
	.datad(\rl|s1|Mux8~9_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux8~11 .lut_mask = 16'hCF50;
defparam \rl|s1|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \rl|s1|Mux8~0 (
// Equation(s):
// \rl|s1|Mux8~0_combout  = (\yang|LessThan0~2_combout  & (\yang|out [1] $ (((!\yang|out [2] & !\yang|out [3]))))) # (!\yang|LessThan0~2_combout  & ((\yang|out [2]) # ((!\yang|out [3] & \yang|out [1]))))

	.dataa(\yang|out [2]),
	.datab(\yang|out [3]),
	.datac(\yang|out [1]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux8~0 .lut_mask = 16'hE1BA;
defparam \rl|s1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \rl|s1|Mux8~4 (
// Equation(s):
// \rl|s1|Mux8~4_combout  = (\yang|out [3] & ((\yang|LessThan0~2_combout  & ((!\yang|out [1]))) # (!\yang|LessThan0~2_combout  & (\yang|out [2])))) # (!\yang|out [3] & (!\yang|out [2] & (\yang|out [1] & !\yang|LessThan0~2_combout )))

	.dataa(\yang|out [2]),
	.datab(\yang|out [3]),
	.datac(\yang|out [1]),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux8~4 .lut_mask = 16'h0C98;
defparam \rl|s1|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \rl|s1|Mux8~2 (
// Equation(s):
// \rl|s1|Mux8~2_combout  = (\yang|out [1] & (\yang|LessThan0~2_combout  & (\yang|out [2] $ (!\yang|out [3])))) # (!\yang|out [1] & (\yang|out [3] & ((\yang|out [2]) # (!\yang|LessThan0~2_combout ))))

	.dataa(\yang|out [1]),
	.datab(\yang|out [2]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [3]),
	.cin(gnd),
	.combout(\rl|s1|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux8~2 .lut_mask = 16'hC520;
defparam \rl|s1|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \rl|s1|Mux8~1 (
// Equation(s):
// \rl|s1|Mux8~1_combout  = (\yang|LessThan0~2_combout  & (!\yang|out [2] & ((\yang|out [3]) # (!\yang|out [1])))) # (!\yang|LessThan0~2_combout  & (\yang|out [1] $ (((\yang|out [2]) # (\yang|out [3])))))

	.dataa(\yang|out [1]),
	.datab(\yang|out [2]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [3]),
	.cin(gnd),
	.combout(\rl|s1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux8~1 .lut_mask = 16'h3516;
defparam \rl|s1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \rl|s1|Mux8~3 (
// Equation(s):
// \rl|s1|Mux8~3_combout  = (\yang|dPhi[36]~5_combout  & (((\yang|dPhi[37]~2_combout )))) # (!\yang|dPhi[36]~5_combout  & ((\yang|dPhi[37]~2_combout  & ((!\rl|s1|Mux8~1_combout ))) # (!\yang|dPhi[37]~2_combout  & (!\rl|s1|Mux8~2_combout ))))

	.dataa(\yang|dPhi[36]~5_combout ),
	.datab(\rl|s1|Mux8~2_combout ),
	.datac(\rl|s1|Mux8~1_combout ),
	.datad(\yang|dPhi[37]~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux8~3 .lut_mask = 16'hAF11;
defparam \rl|s1|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneive_lcell_comb \rl|s1|Mux8~5 (
// Equation(s):
// \rl|s1|Mux8~5_combout  = (\yang|dPhi[36]~5_combout  & ((\rl|s1|Mux8~3_combout  & ((!\rl|s1|Mux8~4_combout ))) # (!\rl|s1|Mux8~3_combout  & (\rl|s1|Mux8~0_combout )))) # (!\yang|dPhi[36]~5_combout  & (((\rl|s1|Mux8~3_combout ))))

	.dataa(\yang|dPhi[36]~5_combout ),
	.datab(\rl|s1|Mux8~0_combout ),
	.datac(\rl|s1|Mux8~4_combout ),
	.datad(\rl|s1|Mux8~3_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux8~5 .lut_mask = 16'h5F88;
defparam \rl|s1|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneive_lcell_comb \rl|s1|Mux8~12 (
// Equation(s):
// \rl|s1|Mux8~12_combout  = (\yang|dPhi[32]~0_combout  & ((\rl|s1|Mux8~5_combout ))) # (!\yang|dPhi[32]~0_combout  & (\rl|s1|Mux8~11_combout ))

	.dataa(gnd),
	.datab(\yang|dPhi[32]~0_combout ),
	.datac(\rl|s1|Mux8~11_combout ),
	.datad(\rl|s1|Mux8~5_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux8~12 .lut_mask = 16'hFC30;
defparam \rl|s1|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N2
cycloneive_lcell_comb \rl|s1|Mux7~10 (
// Equation(s):
// \rl|s1|Mux7~10_combout  = (\yang|LessThan0~2_combout  & (!\yang|out [3] & ((\yang|out [0]) # (!\yang|out [5])))) # (!\yang|LessThan0~2_combout  & (\yang|out [0] $ (((!\yang|out [3] & \yang|out [5])))))

	.dataa(\yang|out [0]),
	.datab(\yang|out [3]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [5]),
	.cin(gnd),
	.combout(\rl|s1|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux7~10 .lut_mask = 16'h293A;
defparam \rl|s1|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N22
cycloneive_lcell_comb \rl|s1|Mux7~6 (
// Equation(s):
// \rl|s1|Mux7~6_combout  = (\yang|out [0] & (\yang|out [3] & ((\yang|out [5]) # (!\yang|LessThan0~2_combout )))) # (!\yang|out [0] & (!\yang|LessThan0~2_combout  & (\yang|out [3] $ (\yang|out [5]))))

	.dataa(\yang|out [0]),
	.datab(\yang|out [3]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [5]),
	.cin(gnd),
	.combout(\rl|s1|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux7~6 .lut_mask = 16'h890C;
defparam \rl|s1|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N8
cycloneive_lcell_comb \rl|s1|Mux7~7 (
// Equation(s):
// \rl|s1|Mux7~7_combout  = (\yang|out [3] & ((\yang|out [0] & ((\yang|LessThan0~2_combout ) # (!\yang|out [5]))) # (!\yang|out [0] & ((\yang|out [5]) # (!\yang|LessThan0~2_combout ))))) # (!\yang|out [3] & (\yang|LessThan0~2_combout  & ((!\yang|out [5]) # 
// (!\yang|out [0]))))

	.dataa(\yang|out [0]),
	.datab(\yang|out [3]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [5]),
	.cin(gnd),
	.combout(\rl|s1|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux7~7 .lut_mask = 16'hD4BC;
defparam \rl|s1|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N10
cycloneive_lcell_comb \rl|s1|Mux7~8 (
// Equation(s):
// \rl|s1|Mux7~8_combout  = (\yang|out [5] & (\yang|out [0] $ ((\yang|out [3])))) # (!\yang|out [5] & (!\yang|LessThan0~2_combout  & ((\yang|out [0]) # (\yang|out [3]))))

	.dataa(\yang|out [0]),
	.datab(\yang|out [3]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [5]),
	.cin(gnd),
	.combout(\rl|s1|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux7~8 .lut_mask = 16'h660E;
defparam \rl|s1|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N24
cycloneive_lcell_comb \rl|s1|Mux7~9 (
// Equation(s):
// \rl|s1|Mux7~9_combout  = (\yang|dPhi[36]~5_combout  & (\yang|dPhi[34]~4_combout )) # (!\yang|dPhi[36]~5_combout  & ((\yang|dPhi[34]~4_combout  & (!\rl|s1|Mux7~7_combout )) # (!\yang|dPhi[34]~4_combout  & ((\rl|s1|Mux7~8_combout )))))

	.dataa(\yang|dPhi[36]~5_combout ),
	.datab(\yang|dPhi[34]~4_combout ),
	.datac(\rl|s1|Mux7~7_combout ),
	.datad(\rl|s1|Mux7~8_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux7~9 .lut_mask = 16'h9D8C;
defparam \rl|s1|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N20
cycloneive_lcell_comb \rl|s1|Mux7~11 (
// Equation(s):
// \rl|s1|Mux7~11_combout  = (\yang|dPhi[36]~5_combout  & ((\rl|s1|Mux7~9_combout  & (\rl|s1|Mux7~10_combout )) # (!\rl|s1|Mux7~9_combout  & ((!\rl|s1|Mux7~6_combout ))))) # (!\yang|dPhi[36]~5_combout  & (((\rl|s1|Mux7~9_combout ))))

	.dataa(\yang|dPhi[36]~5_combout ),
	.datab(\rl|s1|Mux7~10_combout ),
	.datac(\rl|s1|Mux7~6_combout ),
	.datad(\rl|s1|Mux7~9_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux7~11 .lut_mask = 16'hDD0A;
defparam \rl|s1|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
cycloneive_lcell_comb \rl|s1|Mux7~0 (
// Equation(s):
// \rl|s1|Mux7~0_combout  = (\yang|dPhi[34]~4_combout  & (\yang|dPhi[32]~0_combout  $ (((\yang|dPhi[37]~2_combout ) # (!\yang|dPhi[36]~5_combout ))))) # (!\yang|dPhi[34]~4_combout  & (\yang|dPhi[32]~0_combout  & ((\yang|dPhi[37]~2_combout ) # 
// (!\yang|dPhi[36]~5_combout ))))

	.dataa(\yang|dPhi[34]~4_combout ),
	.datab(\yang|dPhi[36]~5_combout ),
	.datac(\yang|dPhi[32]~0_combout ),
	.datad(\yang|dPhi[37]~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux7~0 .lut_mask = 16'h5A92;
defparam \rl|s1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
cycloneive_lcell_comb \rl|s1|Mux7~4 (
// Equation(s):
// \rl|s1|Mux7~4_combout  = (\yang|dPhi[34]~4_combout  & (!\yang|dPhi[36]~5_combout  & (!\yang|dPhi[32]~0_combout  & \yang|dPhi[37]~2_combout ))) # (!\yang|dPhi[34]~4_combout  & (!\yang|dPhi[37]~2_combout  & (\yang|dPhi[36]~5_combout  $ 
// (\yang|dPhi[32]~0_combout ))))

	.dataa(\yang|dPhi[34]~4_combout ),
	.datab(\yang|dPhi[36]~5_combout ),
	.datac(\yang|dPhi[32]~0_combout ),
	.datad(\yang|dPhi[37]~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux7~4 .lut_mask = 16'h0214;
defparam \rl|s1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N26
cycloneive_lcell_comb \rl|s1|Mux7~1 (
// Equation(s):
// \rl|s1|Mux7~1_combout  = (\yang|dPhi[37]~2_combout  & (\yang|dPhi[32]~0_combout  $ (((\yang|dPhi[34]~4_combout  & !\yang|dPhi[36]~5_combout ))))) # (!\yang|dPhi[37]~2_combout  & (\yang|dPhi[36]~5_combout  & ((\yang|dPhi[32]~0_combout ) # 
// (!\yang|dPhi[34]~4_combout ))))

	.dataa(\yang|dPhi[32]~0_combout ),
	.datab(\yang|dPhi[37]~2_combout ),
	.datac(\yang|dPhi[34]~4_combout ),
	.datad(\yang|dPhi[36]~5_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux7~1 .lut_mask = 16'hAB48;
defparam \rl|s1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N16
cycloneive_lcell_comb \rl|s1|Mux7~2 (
// Equation(s):
// \rl|s1|Mux7~2_combout  = (\yang|dPhi[32]~0_combout  & (\yang|dPhi[34]~4_combout  $ (((!\yang|dPhi[36]~5_combout ) # (!\yang|dPhi[37]~2_combout ))))) # (!\yang|dPhi[32]~0_combout  & ((\yang|dPhi[34]~4_combout ) # ((\yang|dPhi[37]~2_combout  & 
// !\yang|dPhi[36]~5_combout ))))

	.dataa(\yang|dPhi[32]~0_combout ),
	.datab(\yang|dPhi[37]~2_combout ),
	.datac(\yang|dPhi[34]~4_combout ),
	.datad(\yang|dPhi[36]~5_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux7~2 .lut_mask = 16'hD25E;
defparam \rl|s1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N18
cycloneive_lcell_comb \rl|s1|Mux7~3 (
// Equation(s):
// \rl|s1|Mux7~3_combout  = (\yang|LessThan0~2_combout  & (((\rl|s1|Mux7~2_combout )) # (!\yang|out [3]))) # (!\yang|LessThan0~2_combout  & (!\yang|out [3] & (!\rl|s1|Mux7~1_combout )))

	.dataa(\yang|LessThan0~2_combout ),
	.datab(\yang|out [3]),
	.datac(\rl|s1|Mux7~1_combout ),
	.datad(\rl|s1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux7~3 .lut_mask = 16'hAB23;
defparam \rl|s1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N6
cycloneive_lcell_comb \rl|s1|Mux7~5 (
// Equation(s):
// \rl|s1|Mux7~5_combout  = (\yang|dPhi[35]~3_combout  & ((\rl|s1|Mux7~3_combout  & ((!\rl|s1|Mux7~4_combout ))) # (!\rl|s1|Mux7~3_combout  & (!\rl|s1|Mux7~0_combout )))) # (!\yang|dPhi[35]~3_combout  & (((\rl|s1|Mux7~3_combout ))))

	.dataa(\yang|dPhi[35]~3_combout ),
	.datab(\rl|s1|Mux7~0_combout ),
	.datac(\rl|s1|Mux7~4_combout ),
	.datad(\rl|s1|Mux7~3_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux7~5 .lut_mask = 16'h5F22;
defparam \rl|s1|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N20
cycloneive_lcell_comb \rl|s1|Mux7~12 (
// Equation(s):
// \rl|s1|Mux7~12_combout  = (\yang|dPhi[33]~1_combout  & ((\rl|s1|Mux7~5_combout ))) # (!\yang|dPhi[33]~1_combout  & (\rl|s1|Mux7~11_combout ))

	.dataa(gnd),
	.datab(\yang|dPhi[33]~1_combout ),
	.datac(\rl|s1|Mux7~11_combout ),
	.datad(\rl|s1|Mux7~5_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux7~12 .lut_mask = 16'hFC30;
defparam \rl|s1|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N28
cycloneive_lcell_comb \rl|s1|Mux6~10 (
// Equation(s):
// \rl|s1|Mux6~10_combout  = (\yang|dPhi[34]~4_combout  & ((\yang|dPhi[32]~0_combout  & ((\yang|dPhi[35]~3_combout ) # (\yang|dPhi[33]~1_combout ))) # (!\yang|dPhi[32]~0_combout  & (\yang|dPhi[35]~3_combout  & \yang|dPhi[33]~1_combout )))) # 
// (!\yang|dPhi[34]~4_combout  & ((\yang|dPhi[35]~3_combout  $ (\yang|dPhi[33]~1_combout ))))

	.dataa(\yang|dPhi[32]~0_combout ),
	.datab(\yang|dPhi[34]~4_combout ),
	.datac(\yang|dPhi[35]~3_combout ),
	.datad(\yang|dPhi[33]~1_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux6~10 .lut_mask = 16'hCBB0;
defparam \rl|s1|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N30
cycloneive_lcell_comb \rl|s1|Mux6~7 (
// Equation(s):
// \rl|s1|Mux6~7_combout  = (\yang|dPhi[35]~3_combout  & (((!\yang|dPhi[32]~0_combout ) # (!\yang|dPhi[33]~1_combout )) # (!\yang|dPhi[34]~4_combout ))) # (!\yang|dPhi[35]~3_combout  & ((\yang|dPhi[34]~4_combout ) # ((\yang|dPhi[33]~1_combout ) # 
// (\yang|dPhi[32]~0_combout ))))

	.dataa(\yang|dPhi[35]~3_combout ),
	.datab(\yang|dPhi[34]~4_combout ),
	.datac(\yang|dPhi[33]~1_combout ),
	.datad(\yang|dPhi[32]~0_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux6~7 .lut_mask = 16'h7FFE;
defparam \rl|s1|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N20
cycloneive_lcell_comb \rl|s1|Mux6~8 (
// Equation(s):
// \rl|s1|Mux6~8_combout  = (\yang|dPhi[32]~0_combout  & (\yang|dPhi[33]~1_combout  & ((!\yang|dPhi[35]~3_combout ) # (!\yang|dPhi[34]~4_combout )))) # (!\yang|dPhi[32]~0_combout  & ((\yang|dPhi[35]~3_combout  & ((!\yang|dPhi[33]~1_combout ))) # 
// (!\yang|dPhi[35]~3_combout  & (!\yang|dPhi[34]~4_combout  & \yang|dPhi[33]~1_combout ))))

	.dataa(\yang|dPhi[32]~0_combout ),
	.datab(\yang|dPhi[34]~4_combout ),
	.datac(\yang|dPhi[35]~3_combout ),
	.datad(\yang|dPhi[33]~1_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux6~8 .lut_mask = 16'h2B50;
defparam \rl|s1|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N22
cycloneive_lcell_comb \rl|s1|Mux6~9 (
// Equation(s):
// \rl|s1|Mux6~9_combout  = (\yang|out [4] & (\yang|LessThan0~2_combout  & ((\rl|s1|Mux6~8_combout )))) # (!\yang|out [4] & ((\yang|LessThan0~2_combout ) # ((\rl|s1|Mux6~7_combout ))))

	.dataa(\yang|out [4]),
	.datab(\yang|LessThan0~2_combout ),
	.datac(\rl|s1|Mux6~7_combout ),
	.datad(\rl|s1|Mux6~8_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux6~9 .lut_mask = 16'hDC54;
defparam \rl|s1|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N24
cycloneive_lcell_comb \rl|s1|Mux6~6 (
// Equation(s):
// \rl|s1|Mux6~6_combout  = (\yang|dPhi[34]~4_combout  & ((\yang|dPhi[32]~0_combout ) # ((\yang|dPhi[33]~1_combout )))) # (!\yang|dPhi[34]~4_combout  & (((\yang|dPhi[35]~3_combout  & !\yang|dPhi[33]~1_combout ))))

	.dataa(\yang|dPhi[32]~0_combout ),
	.datab(\yang|dPhi[34]~4_combout ),
	.datac(\yang|dPhi[35]~3_combout ),
	.datad(\yang|dPhi[33]~1_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux6~6 .lut_mask = 16'hCCB8;
defparam \rl|s1|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N26
cycloneive_lcell_comb \rl|s1|Mux6~11 (
// Equation(s):
// \rl|s1|Mux6~11_combout  = (\yang|dPhi[36]~5_combout  & ((\rl|s1|Mux6~9_combout  & (!\rl|s1|Mux6~10_combout )) # (!\rl|s1|Mux6~9_combout  & ((\rl|s1|Mux6~6_combout ))))) # (!\yang|dPhi[36]~5_combout  & (((\rl|s1|Mux6~9_combout ))))

	.dataa(\yang|dPhi[36]~5_combout ),
	.datab(\rl|s1|Mux6~10_combout ),
	.datac(\rl|s1|Mux6~9_combout ),
	.datad(\rl|s1|Mux6~6_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux6~11 .lut_mask = 16'h7A70;
defparam \rl|s1|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N12
cycloneive_lcell_comb \rl|s1|Mux6~4 (
// Equation(s):
// \rl|s1|Mux6~4_combout  = (!\yang|dPhi[34]~4_combout  & (!\yang|dPhi[35]~3_combout  & !\yang|dPhi[33]~1_combout ))

	.dataa(gnd),
	.datab(\yang|dPhi[34]~4_combout ),
	.datac(\yang|dPhi[35]~3_combout ),
	.datad(\yang|dPhi[33]~1_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux6~4 .lut_mask = 16'h0003;
defparam \rl|s1|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N8
cycloneive_lcell_comb \rl|s1|Mux6~0 (
// Equation(s):
// \rl|s1|Mux6~0_combout  = (\yang|dPhi[35]~3_combout  & (\yang|dPhi[33]~1_combout  $ (((\yang|dPhi[34]~4_combout  & !\yang|dPhi[32]~0_combout ))))) # (!\yang|dPhi[35]~3_combout  & ((\yang|dPhi[33]~1_combout ) # ((!\yang|dPhi[34]~4_combout  & 
// \yang|dPhi[32]~0_combout ))))

	.dataa(\yang|dPhi[35]~3_combout ),
	.datab(\yang|dPhi[34]~4_combout ),
	.datac(\yang|dPhi[33]~1_combout ),
	.datad(\yang|dPhi[32]~0_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux6~0 .lut_mask = 16'hF178;
defparam \rl|s1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \rl|s1|Mux6~2 (
// Equation(s):
// \rl|s1|Mux6~2_combout  = (\yang|dPhi[34]~4_combout  & ((\yang|dPhi[35]~3_combout ) # ((!\yang|dPhi[32]~0_combout ) # (!\yang|dPhi[33]~1_combout ))))

	.dataa(\yang|dPhi[35]~3_combout ),
	.datab(\yang|dPhi[33]~1_combout ),
	.datac(\yang|dPhi[34]~4_combout ),
	.datad(\yang|dPhi[32]~0_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux6~2 .lut_mask = 16'hB0F0;
defparam \rl|s1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N2
cycloneive_lcell_comb \rl|s1|Mux6~1 (
// Equation(s):
// \rl|s1|Mux6~1_combout  = (\yang|dPhi[35]~3_combout  & (\yang|dPhi[33]~1_combout  $ (((\yang|dPhi[32]~0_combout ) # (!\yang|dPhi[34]~4_combout ))))) # (!\yang|dPhi[35]~3_combout  & ((\yang|dPhi[33]~1_combout  & ((\yang|dPhi[32]~0_combout ) # 
// (!\yang|dPhi[34]~4_combout ))) # (!\yang|dPhi[33]~1_combout  & (!\yang|dPhi[34]~4_combout  & \yang|dPhi[32]~0_combout ))))

	.dataa(\yang|dPhi[35]~3_combout ),
	.datab(\yang|dPhi[33]~1_combout ),
	.datac(\yang|dPhi[34]~4_combout ),
	.datad(\yang|dPhi[32]~0_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux6~1 .lut_mask = 16'h6786;
defparam \rl|s1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N10
cycloneive_lcell_comb \rl|s1|Mux6~3 (
// Equation(s):
// \rl|s1|Mux6~3_combout  = (\yang|out [4] & (\yang|LessThan0~2_combout  & (!\rl|s1|Mux6~2_combout ))) # (!\yang|out [4] & ((\yang|LessThan0~2_combout ) # ((!\rl|s1|Mux6~1_combout ))))

	.dataa(\yang|out [4]),
	.datab(\yang|LessThan0~2_combout ),
	.datac(\rl|s1|Mux6~2_combout ),
	.datad(\rl|s1|Mux6~1_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux6~3 .lut_mask = 16'h4C5D;
defparam \rl|s1|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N6
cycloneive_lcell_comb \rl|s1|Mux6~5 (
// Equation(s):
// \rl|s1|Mux6~5_combout  = (\yang|dPhi[36]~5_combout  & ((\rl|s1|Mux6~3_combout  & (!\rl|s1|Mux6~4_combout )) # (!\rl|s1|Mux6~3_combout  & ((!\rl|s1|Mux6~0_combout ))))) # (!\yang|dPhi[36]~5_combout  & (((\rl|s1|Mux6~3_combout ))))

	.dataa(\rl|s1|Mux6~4_combout ),
	.datab(\yang|dPhi[36]~5_combout ),
	.datac(\rl|s1|Mux6~0_combout ),
	.datad(\rl|s1|Mux6~3_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux6~5 .lut_mask = 16'h770C;
defparam \rl|s1|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N0
cycloneive_lcell_comb \rl|s1|Mux6~12 (
// Equation(s):
// \rl|s1|Mux6~12_combout  = (\yang|dPhi[37]~2_combout  & ((\rl|s1|Mux6~5_combout ))) # (!\yang|dPhi[37]~2_combout  & (\rl|s1|Mux6~11_combout ))

	.dataa(gnd),
	.datab(\yang|dPhi[37]~2_combout ),
	.datac(\rl|s1|Mux6~11_combout ),
	.datad(\rl|s1|Mux6~5_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux6~12 .lut_mask = 16'hFC30;
defparam \rl|s1|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \rl|s1|Mux5~9 (
// Equation(s):
// \rl|s1|Mux5~9_combout  = (\yang|out [4] & (\yang|LessThan0~2_combout  $ (((!\yang|out [3] & !\yang|out [5]))))) # (!\yang|out [4] & (\yang|out [5] & ((\yang|out [3]) # (!\yang|LessThan0~2_combout ))))

	.dataa(\yang|out [3]),
	.datab(\yang|out [5]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [4]),
	.cin(gnd),
	.combout(\rl|s1|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux5~9 .lut_mask = 16'hE18C;
defparam \rl|s1|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \rl|s1|Mux5~10 (
// Equation(s):
// \rl|s1|Mux5~10_combout  = (\yang|LessThan0~2_combout  & (\yang|out [4] & ((\yang|out [3]) # (\yang|out [5])))) # (!\yang|LessThan0~2_combout  & (!\yang|out [3] & (\yang|out [5] $ (\yang|out [4]))))

	.dataa(\yang|out [3]),
	.datab(\yang|out [5]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [4]),
	.cin(gnd),
	.combout(\rl|s1|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux5~10 .lut_mask = 16'hE104;
defparam \rl|s1|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \rl|s1|Mux5~11 (
// Equation(s):
// \rl|s1|Mux5~11_combout  = (\yang|dPhi[34]~4_combout  & ((\yang|dPhi[32]~0_combout  & (\rl|s1|Mux5~9_combout )) # (!\yang|dPhi[32]~0_combout  & ((\rl|s1|Mux5~10_combout )))))

	.dataa(\rl|s1|Mux5~9_combout ),
	.datab(\yang|dPhi[32]~0_combout ),
	.datac(\yang|dPhi[34]~4_combout ),
	.datad(\rl|s1|Mux5~10_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux5~11 .lut_mask = 16'hB080;
defparam \rl|s1|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \rl|s1|Mux5~8 (
// Equation(s):
// \rl|s1|Mux5~8_combout  = (\yang|LessThan0~2_combout  & (!\yang|out [3] & (\yang|out [5] $ (\yang|out [4])))) # (!\yang|LessThan0~2_combout  & (\yang|out [4] & ((\yang|out [3]) # (\yang|out [5]))))

	.dataa(\yang|out [3]),
	.datab(\yang|out [5]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [4]),
	.cin(gnd),
	.combout(\rl|s1|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux5~8 .lut_mask = 16'h1E40;
defparam \rl|s1|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \rl|s1|Mux5~13 (
// Equation(s):
// \rl|s1|Mux5~13_combout  = (\yang|out [2] $ (((\yang|LessThan0~0_combout  & \yang|LessThan0~1_combout )))) # (!\rl|s1|Mux5~8_combout )

	.dataa(\yang|out [2]),
	.datab(\yang|LessThan0~0_combout ),
	.datac(\yang|LessThan0~1_combout ),
	.datad(\rl|s1|Mux5~8_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux5~13 .lut_mask = 16'h6AFF;
defparam \rl|s1|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \rl|s1|Mux5~2 (
// Equation(s):
// \rl|s1|Mux5~2_combout  = (\yang|out [4] & ((\yang|LessThan0~2_combout ) # ((!\yang|out [5] & \yang|out [0])))) # (!\yang|out [4] & (\yang|out [5] & (!\yang|LessThan0~2_combout )))

	.dataa(\yang|out [4]),
	.datab(\yang|out [5]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [0]),
	.cin(gnd),
	.combout(\rl|s1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux5~2 .lut_mask = 16'hA6A4;
defparam \rl|s1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N8
cycloneive_lcell_comb \rl|s1|Mux5~4 (
// Equation(s):
// \rl|s1|Mux5~4_combout  = (\yang|out [5] & (\yang|out [4] $ ((!\yang|LessThan0~2_combout )))) # (!\yang|out [5] & ((\yang|out [4]) # ((\yang|LessThan0~2_combout ) # (\yang|out [0]))))

	.dataa(\yang|out [4]),
	.datab(\yang|out [5]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [0]),
	.cin(gnd),
	.combout(\rl|s1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux5~4 .lut_mask = 16'hB7B6;
defparam \rl|s1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneive_lcell_comb \rl|s1|Mux5~3 (
// Equation(s):
// \rl|s1|Mux5~3_combout  = (\yang|out [4] & (((\yang|out [0]) # (!\yang|LessThan0~2_combout )) # (!\yang|out [5]))) # (!\yang|out [4] & (\yang|out [5]))

	.dataa(\yang|out [4]),
	.datab(\yang|out [5]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [0]),
	.cin(gnd),
	.combout(\rl|s1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux5~3 .lut_mask = 16'hEE6E;
defparam \rl|s1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N14
cycloneive_lcell_comb \rl|s1|Mux5~5 (
// Equation(s):
// \rl|s1|Mux5~5_combout  = (\yang|dPhi[34]~4_combout  & (\yang|dPhi[35]~3_combout )) # (!\yang|dPhi[34]~4_combout  & ((\yang|dPhi[35]~3_combout  & ((!\rl|s1|Mux5~3_combout ))) # (!\yang|dPhi[35]~3_combout  & (\rl|s1|Mux5~4_combout ))))

	.dataa(\yang|dPhi[34]~4_combout ),
	.datab(\yang|dPhi[35]~3_combout ),
	.datac(\rl|s1|Mux5~4_combout ),
	.datad(\rl|s1|Mux5~3_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux5~5 .lut_mask = 16'h98DC;
defparam \rl|s1|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneive_lcell_comb \rl|s1|Mux5~6 (
// Equation(s):
// \rl|s1|Mux5~6_combout  = (\yang|LessThan0~2_combout  & (\yang|out [5] & (\yang|out [4] $ (\yang|out [0])))) # (!\yang|LessThan0~2_combout  & (\yang|out [4] & ((!\yang|out [0]))))

	.dataa(\yang|out [4]),
	.datab(\yang|out [5]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [0]),
	.cin(gnd),
	.combout(\rl|s1|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux5~6 .lut_mask = 16'h408A;
defparam \rl|s1|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneive_lcell_comb \rl|s1|Mux5~7 (
// Equation(s):
// \rl|s1|Mux5~7_combout  = (\yang|dPhi[34]~4_combout  & ((\rl|s1|Mux5~5_combout  & ((!\rl|s1|Mux5~6_combout ))) # (!\rl|s1|Mux5~5_combout  & (!\rl|s1|Mux5~2_combout )))) # (!\yang|dPhi[34]~4_combout  & (((\rl|s1|Mux5~5_combout ))))

	.dataa(\yang|dPhi[34]~4_combout ),
	.datab(\rl|s1|Mux5~2_combout ),
	.datac(\rl|s1|Mux5~5_combout ),
	.datad(\rl|s1|Mux5~6_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux5~7 .lut_mask = 16'h52F2;
defparam \rl|s1|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \rl|s1|Mux5~12 (
// Equation(s):
// \rl|s1|Mux5~12_combout  = (\yang|dPhi[33]~1_combout  & (!\rl|s1|Mux5~11_combout  & (\rl|s1|Mux5~13_combout ))) # (!\yang|dPhi[33]~1_combout  & (((\rl|s1|Mux5~7_combout ))))

	.dataa(\rl|s1|Mux5~11_combout ),
	.datab(\rl|s1|Mux5~13_combout ),
	.datac(\yang|dPhi[33]~1_combout ),
	.datad(\rl|s1|Mux5~7_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux5~12 .lut_mask = 16'h4F40;
defparam \rl|s1|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N14
cycloneive_lcell_comb \rl|s1|Mux4~6 (
// Equation(s):
// \rl|s1|Mux4~6_combout  = (!\yang|out [0] & !\yang|out [1])

	.dataa(\yang|out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\yang|out [1]),
	.cin(gnd),
	.combout(\rl|s1|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux4~6 .lut_mask = 16'h0055;
defparam \rl|s1|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N2
cycloneive_lcell_comb \rl|s1|Mux4~11 (
// Equation(s):
// \rl|s1|Mux4~11_combout  = (\yang|out [5] & (!\rl|s1|Mux4~6_combout  & (!\yang|dPhi[35]~3_combout  & \yang|LessThan0~2_combout ))) # (!\yang|out [5] & ((\rl|s1|Mux4~6_combout ) # ((\yang|LessThan0~2_combout ) # (!\yang|dPhi[35]~3_combout ))))

	.dataa(\yang|out [5]),
	.datab(\rl|s1|Mux4~6_combout ),
	.datac(\yang|dPhi[35]~3_combout ),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux4~11 .lut_mask = 16'h5745;
defparam \rl|s1|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N6
cycloneive_lcell_comb \rl|s1|Mux4~15 (
// Equation(s):
// \rl|s1|Mux4~15_combout  = (\yang|out [5] & (((\yang|LessThan0~1_combout  & \yang|LessThan0~0_combout )) # (!\yang|out [3]))) # (!\yang|out [5] & (!\yang|out [3] & (\yang|LessThan0~1_combout  & \yang|LessThan0~0_combout )))

	.dataa(\yang|out [5]),
	.datab(\yang|out [3]),
	.datac(\yang|LessThan0~1_combout ),
	.datad(\yang|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux4~15 .lut_mask = 16'hB222;
defparam \rl|s1|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N4
cycloneive_lcell_comb \rl|s1|Mux4~12 (
// Equation(s):
// \rl|s1|Mux4~12_combout  = ((!\rl|s1|Mux4~15_combout  & ((\yang|out [0]) # (\yang|out [1])))) # (!\yang|dPhi[34]~4_combout )

	.dataa(\yang|out [0]),
	.datab(\yang|out [1]),
	.datac(\rl|s1|Mux4~15_combout ),
	.datad(\yang|dPhi[34]~4_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux4~12 .lut_mask = 16'h0EFF;
defparam \rl|s1|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N14
cycloneive_lcell_comb \rl|s1|Mux4~7 (
// Equation(s):
// \rl|s1|Mux4~7_combout  = ((\yang|out [1] & ((!\yang|LessThan0~0_combout ) # (!\yang|LessThan0~1_combout )))) # (!\yang|out [5])

	.dataa(\yang|out [5]),
	.datab(\yang|out [1]),
	.datac(\yang|LessThan0~1_combout ),
	.datad(\yang|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux4~7 .lut_mask = 16'h5DDD;
defparam \rl|s1|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N0
cycloneive_lcell_comb \rl|s1|Mux4~8 (
// Equation(s):
// \rl|s1|Mux4~8_combout  = (\rl|s1|Mux4~7_combout  & ((\yang|dPhi[35]~3_combout  & ((!\yang|dPhi[36]~5_combout ))) # (!\yang|dPhi[35]~3_combout  & ((\yang|dPhi[36]~5_combout ) # (!\rl|s1|Mux4~6_combout ))))) # (!\rl|s1|Mux4~7_combout  & 
// (((!\yang|dPhi[35]~3_combout ))))

	.dataa(\rl|s1|Mux4~7_combout ),
	.datab(\rl|s1|Mux4~6_combout ),
	.datac(\yang|dPhi[35]~3_combout ),
	.datad(\yang|dPhi[36]~5_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux4~8 .lut_mask = 16'h0FA7;
defparam \rl|s1|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N10
cycloneive_lcell_comb \rl|s1|Mux4~9 (
// Equation(s):
// \rl|s1|Mux4~9_combout  = (\yang|dPhi[34]~4_combout  & ((\yang|out [5]) # ((!\yang|dPhi[36]~5_combout )))) # (!\yang|dPhi[34]~4_combout  & ((\rl|s1|Mux4~8_combout ) # ((!\yang|out [5] & \yang|dPhi[36]~5_combout ))))

	.dataa(\yang|out [5]),
	.datab(\yang|dPhi[36]~5_combout ),
	.datac(\yang|dPhi[34]~4_combout ),
	.datad(\rl|s1|Mux4~8_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux4~9 .lut_mask = 16'hBFB4;
defparam \rl|s1|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N28
cycloneive_lcell_comb \rl|s1|Mux4~13 (
// Equation(s):
// \rl|s1|Mux4~13_combout  = (\rl|s1|Mux4~11_combout ) # ((\rl|s1|Mux4~12_combout  & \rl|s1|Mux4~9_combout ))

	.dataa(\rl|s1|Mux4~11_combout ),
	.datab(gnd),
	.datac(\rl|s1|Mux4~12_combout ),
	.datad(\rl|s1|Mux4~9_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux4~13 .lut_mask = 16'hFAAA;
defparam \rl|s1|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N22
cycloneive_lcell_comb \rl|s1|Mux4~4 (
// Equation(s):
// \rl|s1|Mux4~4_combout  = (\yang|dPhi[35]~3_combout  & (((!\yang|LessThan0~2_combout )) # (!\yang|dPhi[34]~4_combout ))) # (!\yang|dPhi[35]~3_combout  & (\yang|out [5] $ (((\yang|dPhi[34]~4_combout ) # (!\yang|LessThan0~2_combout )))))

	.dataa(\yang|dPhi[34]~4_combout ),
	.datab(\yang|out [5]),
	.datac(\yang|dPhi[35]~3_combout ),
	.datad(\yang|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux4~4 .lut_mask = 16'h56F3;
defparam \rl|s1|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N8
cycloneive_lcell_comb \rl|s1|Mux4~10 (
// Equation(s):
// \rl|s1|Mux4~10_combout  = (\rl|s1|Mux4~9_combout  & ((\rl|s1|Mux4~4_combout ) # (\yang|dPhi[35]~3_combout )))

	.dataa(\rl|s1|Mux4~4_combout ),
	.datab(gnd),
	.datac(\yang|dPhi[35]~3_combout ),
	.datad(\rl|s1|Mux4~9_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux4~10 .lut_mask = 16'hFA00;
defparam \rl|s1|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N12
cycloneive_lcell_comb \rl|s1|Mux4~5 (
// Equation(s):
// \rl|s1|Mux4~5_combout  = (\yang|dPhi[33]~1_combout ) # ((\yang|dPhi[32]~0_combout ) # ((\rl|s1|Mux4~4_combout ) # (\yang|dPhi[37]~2_combout )))

	.dataa(\yang|dPhi[33]~1_combout ),
	.datab(\yang|dPhi[32]~0_combout ),
	.datac(\rl|s1|Mux4~4_combout ),
	.datad(\yang|dPhi[37]~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux4~5 .lut_mask = 16'hFFFE;
defparam \rl|s1|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N30
cycloneive_lcell_comb \rl|s1|Mux4~14 (
// Equation(s):
// \rl|s1|Mux4~14_combout  = (\yang|dPhi[36]~5_combout  & (\rl|s1|Mux4~13_combout )) # (!\yang|dPhi[36]~5_combout  & (((\rl|s1|Mux4~10_combout  & \rl|s1|Mux4~5_combout ))))

	.dataa(\yang|dPhi[36]~5_combout ),
	.datab(\rl|s1|Mux4~13_combout ),
	.datac(\rl|s1|Mux4~10_combout ),
	.datad(\rl|s1|Mux4~5_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux4~14 .lut_mask = 16'hD888;
defparam \rl|s1|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \rl|s1|Mux3~0 (
// Equation(s):
// \rl|s1|Mux3~0_combout  = (\yang|LessThan0~2_combout  & (\yang|out [3] & ((\yang|out [1]) # (\yang|out [2]))))

	.dataa(\yang|out [1]),
	.datab(\yang|LessThan0~2_combout ),
	.datac(\yang|out [2]),
	.datad(\yang|out [3]),
	.cin(gnd),
	.combout(\rl|s1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux3~0 .lut_mask = 16'hC800;
defparam \rl|s1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \rl|s1|Mux3~4 (
// Equation(s):
// \rl|s1|Mux3~4_combout  = (\yang|out [3] & ((\yang|out [2]) # ((\yang|LessThan0~0_combout  & \yang|LessThan0~1_combout )))) # (!\yang|out [3] & (((\yang|LessThan0~0_combout  & \yang|LessThan0~1_combout ))))

	.dataa(\yang|out [3]),
	.datab(\yang|out [2]),
	.datac(\yang|LessThan0~0_combout ),
	.datad(\yang|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux3~4 .lut_mask = 16'hF888;
defparam \rl|s1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \rl|s1|Mux3~1 (
// Equation(s):
// \rl|s1|Mux3~1_combout  = (!\yang|LessThan0~2_combout  & (\yang|out [3] & ((\yang|out [1]) # (\yang|out [2]))))

	.dataa(\yang|out [1]),
	.datab(\yang|LessThan0~2_combout ),
	.datac(\yang|out [2]),
	.datad(\yang|out [3]),
	.cin(gnd),
	.combout(\rl|s1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux3~1 .lut_mask = 16'h3200;
defparam \rl|s1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \rl|s1|Mux3~2 (
// Equation(s):
// \rl|s1|Mux3~2_combout  = (((\yang|out [2] & \yang|out [3])) # (!\yang|LessThan0~0_combout )) # (!\yang|LessThan0~1_combout )

	.dataa(\yang|out [2]),
	.datab(\yang|LessThan0~1_combout ),
	.datac(\yang|LessThan0~0_combout ),
	.datad(\yang|out [3]),
	.cin(gnd),
	.combout(\rl|s1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux3~2 .lut_mask = 16'hBF3F;
defparam \rl|s1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \rl|s1|Mux3~3 (
// Equation(s):
// \rl|s1|Mux3~3_combout  = (\yang|dPhi[36]~5_combout  & (((\yang|dPhi[37]~2_combout )))) # (!\yang|dPhi[36]~5_combout  & ((\yang|dPhi[37]~2_combout  & (!\rl|s1|Mux3~1_combout )) # (!\yang|dPhi[37]~2_combout  & ((\rl|s1|Mux3~2_combout )))))

	.dataa(\rl|s1|Mux3~1_combout ),
	.datab(\yang|dPhi[36]~5_combout ),
	.datac(\rl|s1|Mux3~2_combout ),
	.datad(\yang|dPhi[37]~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux3~3 .lut_mask = 16'hDD30;
defparam \rl|s1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \rl|s1|Mux3~5 (
// Equation(s):
// \rl|s1|Mux3~5_combout  = (\yang|dPhi[36]~5_combout  & ((\rl|s1|Mux3~3_combout  & ((\rl|s1|Mux3~4_combout ))) # (!\rl|s1|Mux3~3_combout  & (!\rl|s1|Mux3~0_combout )))) # (!\yang|dPhi[36]~5_combout  & (((\rl|s1|Mux3~3_combout ))))

	.dataa(\yang|dPhi[36]~5_combout ),
	.datab(\rl|s1|Mux3~0_combout ),
	.datac(\rl|s1|Mux3~4_combout ),
	.datad(\rl|s1|Mux3~3_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux3~5 .lut_mask = 16'hF522;
defparam \rl|s1|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \rl|s1|Mux3~6 (
// Equation(s):
// \rl|s1|Mux3~6_combout  = (\yang|out [3] & (\yang|LessThan0~0_combout  & \yang|LessThan0~1_combout ))

	.dataa(\yang|out [3]),
	.datab(gnd),
	.datac(\yang|LessThan0~0_combout ),
	.datad(\yang|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux3~6 .lut_mask = 16'hA000;
defparam \rl|s1|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \rl|s1|Mux3~9 (
// Equation(s):
// \rl|s1|Mux3~9_combout  = (\yang|LessThan0~2_combout ) # ((\yang|out [1] & (\yang|out [2] & \yang|out [3])))

	.dataa(\yang|out [1]),
	.datab(\yang|LessThan0~2_combout ),
	.datac(\yang|out [2]),
	.datad(\yang|out [3]),
	.cin(gnd),
	.combout(\rl|s1|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux3~9 .lut_mask = 16'hECCC;
defparam \rl|s1|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \rl|s1|Mux3~7 (
// Equation(s):
// \rl|s1|Mux3~7_combout  = (\yang|LessThan0~2_combout  & (((\yang|out [2] & \yang|out [3])))) # (!\yang|LessThan0~2_combout  & ((\yang|out [1]) # ((\yang|out [2]) # (\yang|out [3]))))

	.dataa(\yang|out [1]),
	.datab(\yang|LessThan0~2_combout ),
	.datac(\yang|out [2]),
	.datad(\yang|out [3]),
	.cin(gnd),
	.combout(\rl|s1|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux3~7 .lut_mask = 16'hF332;
defparam \rl|s1|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \rl|s1|Mux3~8 (
// Equation(s):
// \rl|s1|Mux3~8_combout  = (\yang|dPhi[36]~5_combout  & (((\yang|dPhi[37]~2_combout )))) # (!\yang|dPhi[36]~5_combout  & ((\yang|dPhi[37]~2_combout  & ((!\rl|s1|Mux3~1_combout ))) # (!\yang|dPhi[37]~2_combout  & (\rl|s1|Mux3~7_combout ))))

	.dataa(\rl|s1|Mux3~7_combout ),
	.datab(\yang|dPhi[36]~5_combout ),
	.datac(\rl|s1|Mux3~1_combout ),
	.datad(\yang|dPhi[37]~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux3~8 .lut_mask = 16'hCF22;
defparam \rl|s1|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \rl|s1|Mux3~10 (
// Equation(s):
// \rl|s1|Mux3~10_combout  = (\yang|dPhi[36]~5_combout  & ((\rl|s1|Mux3~8_combout  & ((\rl|s1|Mux3~9_combout ))) # (!\rl|s1|Mux3~8_combout  & (!\rl|s1|Mux3~6_combout )))) # (!\yang|dPhi[36]~5_combout  & (((\rl|s1|Mux3~8_combout ))))

	.dataa(\rl|s1|Mux3~6_combout ),
	.datab(\yang|dPhi[36]~5_combout ),
	.datac(\rl|s1|Mux3~9_combout ),
	.datad(\rl|s1|Mux3~8_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux3~10 .lut_mask = 16'hF344;
defparam \rl|s1|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \rl|s1|Mux3~11 (
// Equation(s):
// \rl|s1|Mux3~11_combout  = (\yang|dPhi[32]~0_combout  & (\rl|s1|Mux3~5_combout )) # (!\yang|dPhi[32]~0_combout  & ((\rl|s1|Mux3~10_combout )))

	.dataa(gnd),
	.datab(\yang|dPhi[32]~0_combout ),
	.datac(\rl|s1|Mux3~5_combout ),
	.datad(\rl|s1|Mux3~10_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux3~11 .lut_mask = 16'hF3C0;
defparam \rl|s1|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N22
cycloneive_lcell_comb \rl|s1|Mux2~3 (
// Equation(s):
// \rl|s1|Mux2~3_combout  = (\yang|out [3] & (((!\yang|LessThan0~0_combout ) # (!\yang|LessThan0~1_combout )) # (!\yang|out [4]))) # (!\yang|out [3] & ((\yang|out [4]) # ((\yang|LessThan0~1_combout  & \yang|LessThan0~0_combout ))))

	.dataa(\yang|out [3]),
	.datab(\yang|out [4]),
	.datac(\yang|LessThan0~1_combout ),
	.datad(\yang|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux2~3 .lut_mask = 16'h7EEE;
defparam \rl|s1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N0
cycloneive_lcell_comb \rl|s1|Mux2~2 (
// Equation(s):
// \rl|s1|Mux2~2_combout  = (\yang|LessThan0~2_combout  & (((!\yang|out [2])))) # (!\yang|LessThan0~2_combout  & ((\yang|out [0]) # ((\yang|out [1]) # (\yang|out [2]))))

	.dataa(\yang|out [0]),
	.datab(\yang|out [1]),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|out [2]),
	.cin(gnd),
	.combout(\rl|s1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux2~2 .lut_mask = 16'h0FFE;
defparam \rl|s1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
cycloneive_lcell_comb \rl|s1|Mux2~0 (
// Equation(s):
// \rl|s1|Mux2~0_combout  = (\yang|dPhi[35]~3_combout  & (\yang|dPhi[34]~4_combout  & ((\yang|dPhi[32]~0_combout ) # (\yang|dPhi[33]~1_combout ))))

	.dataa(\yang|dPhi[35]~3_combout ),
	.datab(\yang|dPhi[32]~0_combout ),
	.datac(\yang|dPhi[34]~4_combout ),
	.datad(\yang|dPhi[33]~1_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux2~0 .lut_mask = 16'hA080;
defparam \rl|s1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \rl|s1|Mux2~1 (
// Equation(s):
// \rl|s1|Mux2~1_combout  = (\yang|dPhi[37]~2_combout  & ((\yang|LessThan0~2_combout ) # ((!\rl|s1|Mux2~0_combout ) # (!\yang|dPhi[36]~5_combout ))))

	.dataa(\yang|LessThan0~2_combout ),
	.datab(\yang|dPhi[36]~5_combout ),
	.datac(\rl|s1|Mux2~0_combout ),
	.datad(\yang|dPhi[37]~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux2~1 .lut_mask = 16'hBF00;
defparam \rl|s1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N4
cycloneive_lcell_comb \rl|s1|Mux2~4 (
// Equation(s):
// \rl|s1|Mux2~4_combout  = (\rl|s1|Mux2~1_combout ) # ((!\yang|dPhi[37]~2_combout  & ((\rl|s1|Mux2~3_combout ) # (\rl|s1|Mux2~2_combout ))))

	.dataa(\yang|dPhi[37]~2_combout ),
	.datab(\rl|s1|Mux2~3_combout ),
	.datac(\rl|s1|Mux2~2_combout ),
	.datad(\rl|s1|Mux2~1_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux2~4 .lut_mask = 16'hFF54;
defparam \rl|s1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N12
cycloneive_lcell_comb \rl|s1|Mux1~0 (
// Equation(s):
// \rl|s1|Mux1~0_combout  = (!\yang|dPhi[36]~5_combout  & (!\yang|dPhi[34]~4_combout  & (!\yang|LessThan0~2_combout  & !\yang|dPhi[35]~3_combout )))

	.dataa(\yang|dPhi[36]~5_combout ),
	.datab(\yang|dPhi[34]~4_combout ),
	.datac(\yang|LessThan0~2_combout ),
	.datad(\yang|dPhi[35]~3_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux1~0 .lut_mask = 16'h0001;
defparam \rl|s1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N2
cycloneive_lcell_comb \rl|s1|Mux1~1 (
// Equation(s):
// \rl|s1|Mux1~1_combout  = (\rl|s1|Mux1~0_combout  & (!\yang|dPhi[32]~0_combout  & (!\yang|dPhi[33]~1_combout  & !\yang|dPhi[37]~2_combout )))

	.dataa(\rl|s1|Mux1~0_combout ),
	.datab(\yang|dPhi[32]~0_combout ),
	.datac(\yang|dPhi[33]~1_combout ),
	.datad(\yang|dPhi[37]~2_combout ),
	.cin(gnd),
	.combout(\rl|s1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \rl|s1|Mux1~1 .lut_mask = 16'h0002;
defparam \rl|s1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X71_Y31_N0
cycloneive_mac_mult \rl|m0|Mult0|auto_generated|mac_mult7 (
	.signa(vcc),
	.signb(vcc),
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\rl|s0|Mux1~1_combout ,\rl|s0|Mux2~3_combout ,\rl|s0|Mux3~10_combout ,\rl|s0|Mux4~8_combout ,\rl|s0|Mux5~11_combout ,\rl|s0|Mux6~12_combout ,\rl|s0|Mux7~12_combout ,\rl|s0|Mux8~12_combout ,\rl|s0|Mux9~11_combout ,\rl|s0|Mux10~12_combout ,\rl|s0|Mux11~12_combout ,
\rl|s0|Mux12~12_combout ,\rl|s0|Mux13~12_combout ,\rl|s0|Mux14~12_combout ,\rl|s0|Mux15~12_combout ,gnd,gnd}),
	.datab({gnd,\rl|s1|Mux1~1_combout ,\rl|s1|Mux2~4_combout ,\rl|s1|Mux3~11_combout ,\rl|s1|Mux4~14_combout ,\rl|s1|Mux5~12_combout ,\rl|s1|Mux6~12_combout ,\rl|s1|Mux7~12_combout ,\rl|s1|Mux8~12_combout ,\rl|s1|Mux9~26_combout ,\rl|s1|Mux10~12_combout ,\rl|s1|Mux11~12_combout ,
\rl|s1|Mux12~12_combout ,\rl|s1|Mux13~12_combout ,\rl|s1|Mux14~12_combout ,\rl|s1|Mux15~12_combout ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\rl|m0|Mult0|auto_generated|mac_mult7_DATAOUT_bus ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|mac_mult7 .dataa_clock = "0";
defparam \rl|m0|Mult0|auto_generated|mac_mult7 .dataa_width = 18;
defparam \rl|m0|Mult0|auto_generated|mac_mult7 .datab_clock = "0";
defparam \rl|m0|Mult0|auto_generated|mac_mult7 .datab_width = 18;
defparam \rl|m0|Mult0|auto_generated|mac_mult7 .signa_clock = "none";
defparam \rl|m0|Mult0|auto_generated|mac_mult7 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y31_N2
cycloneive_mac_out \rl|m0|Mult0|auto_generated|mac_out8 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT31 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT30 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT29 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT28 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT27 ,
\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT26 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT25 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT24 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT23 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT22 ,
\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT21 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT20 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT19 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT18 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT17 ,
\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT16 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT15 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT14 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT13 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT12 ,
\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT11 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT10 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT9 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT8 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT7 ,
\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT6 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT5 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT4 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT3 ,\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT2 ,
\rl|m0|Mult0|auto_generated|mac_mult7~DATAOUT1 ,\rl|m0|Mult0|auto_generated|mac_mult7~dataout ,\rl|m0|Mult0|auto_generated|mac_mult7~3 ,\rl|m0|Mult0|auto_generated|mac_mult7~2 ,\rl|m0|Mult0|auto_generated|mac_mult7~1 ,\rl|m0|Mult0|auto_generated|mac_mult7~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\rl|m0|Mult0|auto_generated|mac_out8_DATAOUT_bus ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|mac_out8 .dataa_width = 36;
defparam \rl|m0|Mult0|auto_generated|mac_out8 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X71_Y32_N0
cycloneive_mac_mult \rl|m0|Mult0|auto_generated|mac_mult5 (
	.signa(vcc),
	.signb(gnd),
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\rl|s0|Mux1~1_combout ,\rl|s0|Mux2~3_combout ,\rl|s0|Mux3~10_combout ,\rl|s0|Mux4~8_combout ,\rl|s0|Mux5~11_combout ,\rl|s0|Mux6~12_combout ,\rl|s0|Mux7~12_combout ,\rl|s0|Mux8~12_combout ,\rl|s0|Mux9~11_combout ,\rl|s0|Mux10~12_combout ,\rl|s0|Mux11~12_combout ,
\rl|s0|Mux12~12_combout ,\rl|s0|Mux13~12_combout ,\rl|s0|Mux14~12_combout ,\rl|s0|Mux15~12_combout ,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\rl|m0|Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|mac_mult5 .dataa_clock = "0";
defparam \rl|m0|Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \rl|m0|Mult0|auto_generated|mac_mult5 .datab_clock = "none";
defparam \rl|m0|Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \rl|m0|Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \rl|m0|Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y32_N2
cycloneive_mac_out \rl|m0|Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT33 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT32 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT31 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT30 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT29 ,
\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT28 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT27 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT26 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT25 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT24 ,
\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT23 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT22 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT21 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT20 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT19 ,
\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT18 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT17 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT16 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT15 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT14 ,
\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT13 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT12 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT11 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT10 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT9 ,
\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT8 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT7 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT6 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT5 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT4 ,
\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT3 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT2 ,\rl|m0|Mult0|auto_generated|mac_mult5~DATAOUT1 ,\rl|m0|Mult0|auto_generated|mac_mult5~dataout ,\rl|m0|Mult0|auto_generated|mac_mult5~1 ,
\rl|m0|Mult0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\rl|m0|Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \rl|m0|Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X71_Y30_N0
cycloneive_mac_mult \rl|m0|Mult0|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(gnd),
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,\rl|s1|Mux1~1_combout ,\rl|s1|Mux2~4_combout ,\rl|s1|Mux3~11_combout ,\rl|s1|Mux4~14_combout ,\rl|s1|Mux5~12_combout ,\rl|s1|Mux6~12_combout ,\rl|s1|Mux7~12_combout ,\rl|s1|Mux8~12_combout ,\rl|s1|Mux9~26_combout ,\rl|s1|Mux10~12_combout ,\rl|s1|Mux11~12_combout ,
\rl|s1|Mux12~12_combout ,\rl|s1|Mux13~12_combout ,\rl|s1|Mux14~12_combout ,\rl|s1|Mux15~12_combout ,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\rl|m0|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|mac_mult3 .dataa_clock = "0";
defparam \rl|m0|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \rl|m0|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \rl|m0|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \rl|m0|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \rl|m0|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y30_N2
cycloneive_mac_out \rl|m0|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT33 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT32 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT31 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT30 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT29 ,
\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT28 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT27 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT26 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT25 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT24 ,
\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT23 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT22 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT21 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT20 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT19 ,
\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT16 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT14 ,
\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT12 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT9 ,
\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT4 ,
\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT2 ,\rl|m0|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\rl|m0|Mult0|auto_generated|mac_mult3~dataout ,\rl|m0|Mult0|auto_generated|mac_mult3~1 ,
\rl|m0|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\rl|m0|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \rl|m0|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N14
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[0]~0 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[0]~0_combout  = (\rl|m0|Mult0|auto_generated|mac_out6~dataout  & (\rl|m0|Mult0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\rl|m0|Mult0|auto_generated|mac_out6~dataout  & 
// (\rl|m0|Mult0|auto_generated|mac_out4~dataout  & VCC))
// \rl|m0|Mult0|auto_generated|add9_result[0]~1  = CARRY((\rl|m0|Mult0|auto_generated|mac_out6~dataout  & \rl|m0|Mult0|auto_generated|mac_out4~dataout ))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out6~dataout ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[0]~0_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[0]~1 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[0]~0 .lut_mask = 16'h6688;
defparam \rl|m0|Mult0|auto_generated|add9_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N16
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[1]~2 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[1]~2_combout  = (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT1  & (\rl|m0|Mult0|auto_generated|add9_result[0]~1  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\rl|m0|Mult0|auto_generated|add9_result[0]~1 )))) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\rl|m0|Mult0|auto_generated|add9_result[0]~1 
// )) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\rl|m0|Mult0|auto_generated|add9_result[0]~1 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|add9_result[1]~3  = CARRY((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT1  & !\rl|m0|Mult0|auto_generated|add9_result[0]~1 )) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT1  
// & ((!\rl|m0|Mult0|auto_generated|add9_result[0]~1 ) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT1 ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[0]~1 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[1]~2_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[1]~3 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[1]~2 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|add9_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N18
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[2]~4 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[2]~4_combout  = ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT2  $ (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT2  $ (!\rl|m0|Mult0|auto_generated|add9_result[1]~3 )))) # (GND)
// \rl|m0|Mult0|auto_generated|add9_result[2]~5  = CARRY((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT2  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT2 ) # (!\rl|m0|Mult0|auto_generated|add9_result[1]~3 ))) # 
// (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT2  & (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT2  & !\rl|m0|Mult0|auto_generated|add9_result[1]~3 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[1]~3 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[2]~4_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[2]~5 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[2]~4 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|add9_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N20
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[3]~6 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[3]~6_combout  = (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT3  & (\rl|m0|Mult0|auto_generated|add9_result[2]~5  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\rl|m0|Mult0|auto_generated|add9_result[2]~5 )))) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\rl|m0|Mult0|auto_generated|add9_result[2]~5 
// )) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\rl|m0|Mult0|auto_generated|add9_result[2]~5 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|add9_result[3]~7  = CARRY((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT3  & (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT3  & !\rl|m0|Mult0|auto_generated|add9_result[2]~5 )) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT3  
// & ((!\rl|m0|Mult0|auto_generated|add9_result[2]~5 ) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[2]~5 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[3]~6_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[3]~7 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[3]~6 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|add9_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N22
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[4]~8 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[4]~8_combout  = ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT4  $ (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT4  $ (!\rl|m0|Mult0|auto_generated|add9_result[3]~7 )))) # (GND)
// \rl|m0|Mult0|auto_generated|add9_result[4]~9  = CARRY((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT4  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT4 ) # (!\rl|m0|Mult0|auto_generated|add9_result[3]~7 ))) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT4  & (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT4  & !\rl|m0|Mult0|auto_generated|add9_result[3]~7 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[3]~7 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[4]~8_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[4]~9 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[4]~8 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|add9_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N24
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[5]~10 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[5]~10_combout  = (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT5  & (\rl|m0|Mult0|auto_generated|add9_result[4]~9  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\rl|m0|Mult0|auto_generated|add9_result[4]~9 )))) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\rl|m0|Mult0|auto_generated|add9_result[4]~9 
// )) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\rl|m0|Mult0|auto_generated|add9_result[4]~9 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|add9_result[5]~11  = CARRY((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT5  & (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT5  & !\rl|m0|Mult0|auto_generated|add9_result[4]~9 )) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT5  
// & ((!\rl|m0|Mult0|auto_generated|add9_result[4]~9 ) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[4]~9 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[5]~10_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[5]~11 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[5]~10 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|add9_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N26
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[6]~12 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[6]~12_combout  = ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT6  $ (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT6  $ (!\rl|m0|Mult0|auto_generated|add9_result[5]~11 )))) # (GND)
// \rl|m0|Mult0|auto_generated|add9_result[6]~13  = CARRY((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT6  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT6 ) # (!\rl|m0|Mult0|auto_generated|add9_result[5]~11 ))) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT6  & (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT6  & !\rl|m0|Mult0|auto_generated|add9_result[5]~11 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[5]~11 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[6]~12_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[6]~13 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[6]~12 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|add9_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N28
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[7]~14 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[7]~14_combout  = (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT7  & (\rl|m0|Mult0|auto_generated|add9_result[6]~13  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\rl|m0|Mult0|auto_generated|add9_result[6]~13 )))) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\rl|m0|Mult0|auto_generated|add9_result[6]~13 
// )) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\rl|m0|Mult0|auto_generated|add9_result[6]~13 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|add9_result[7]~15  = CARRY((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT7  & (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT7  & !\rl|m0|Mult0|auto_generated|add9_result[6]~13 )) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT7 
//  & ((!\rl|m0|Mult0|auto_generated|add9_result[6]~13 ) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[6]~13 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[7]~14_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[7]~15 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[7]~14 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|add9_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N30
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[8]~16 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[8]~16_combout  = ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT8  $ (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT8  $ (!\rl|m0|Mult0|auto_generated|add9_result[7]~15 )))) # (GND)
// \rl|m0|Mult0|auto_generated|add9_result[8]~17  = CARRY((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT8  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT8 ) # (!\rl|m0|Mult0|auto_generated|add9_result[7]~15 ))) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT8  & (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT8  & !\rl|m0|Mult0|auto_generated|add9_result[7]~15 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[7]~15 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[8]~16_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[8]~17 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[8]~16 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|add9_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N0
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[9]~18 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[9]~18_combout  = (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT9  & (\rl|m0|Mult0|auto_generated|add9_result[8]~17  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\rl|m0|Mult0|auto_generated|add9_result[8]~17 )))) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\rl|m0|Mult0|auto_generated|add9_result[8]~17 
// )) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\rl|m0|Mult0|auto_generated|add9_result[8]~17 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|add9_result[9]~19  = CARRY((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT9  & !\rl|m0|Mult0|auto_generated|add9_result[8]~17 )) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT9 
//  & ((!\rl|m0|Mult0|auto_generated|add9_result[8]~17 ) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT9 ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[8]~17 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[9]~18_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[9]~19 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[9]~18 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|add9_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N2
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[10]~20 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[10]~20_combout  = ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT10  $ (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT10  $ (!\rl|m0|Mult0|auto_generated|add9_result[9]~19 )))) # (GND)
// \rl|m0|Mult0|auto_generated|add9_result[10]~21  = CARRY((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT10  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT10 ) # (!\rl|m0|Mult0|auto_generated|add9_result[9]~19 ))) # 
// (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT10  & (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT10  & !\rl|m0|Mult0|auto_generated|add9_result[9]~19 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[9]~19 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[10]~20_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[10]~21 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[10]~20 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|add9_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N4
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[11]~22 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[11]~22_combout  = (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT11  & (\rl|m0|Mult0|auto_generated|add9_result[10]~21  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\rl|m0|Mult0|auto_generated|add9_result[10]~21 )))) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[10]~21 )) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\rl|m0|Mult0|auto_generated|add9_result[10]~21 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|add9_result[11]~23  = CARRY((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT11  & !\rl|m0|Mult0|auto_generated|add9_result[10]~21 )) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT11  & ((!\rl|m0|Mult0|auto_generated|add9_result[10]~21 ) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[10]~21 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[11]~22_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[11]~23 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[11]~22 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|add9_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N6
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[12]~24 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[12]~24_combout  = ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT12  $ (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT12  $ (!\rl|m0|Mult0|auto_generated|add9_result[11]~23 )))) # (GND)
// \rl|m0|Mult0|auto_generated|add9_result[12]~25  = CARRY((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT12  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT12 ) # (!\rl|m0|Mult0|auto_generated|add9_result[11]~23 ))) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT12  & (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT12  & !\rl|m0|Mult0|auto_generated|add9_result[11]~23 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[11]~23 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[12]~24_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[12]~25 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[12]~24 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|add9_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N8
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[13]~26 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[13]~26_combout  = (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT13  & (\rl|m0|Mult0|auto_generated|add9_result[12]~25  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT13  & (!\rl|m0|Mult0|auto_generated|add9_result[12]~25 )))) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT13  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[12]~25 )) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT13  & ((\rl|m0|Mult0|auto_generated|add9_result[12]~25 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|add9_result[13]~27  = CARRY((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT13  & !\rl|m0|Mult0|auto_generated|add9_result[12]~25 )) # 
// (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT13  & ((!\rl|m0|Mult0|auto_generated|add9_result[12]~25 ) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT13 ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[12]~25 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[13]~26_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[13]~27 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[13]~26 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|add9_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N10
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[14]~28 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[14]~28_combout  = ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT14  $ (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT14  $ (!\rl|m0|Mult0|auto_generated|add9_result[13]~27 )))) # (GND)
// \rl|m0|Mult0|auto_generated|add9_result[14]~29  = CARRY((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT14  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT14 ) # (!\rl|m0|Mult0|auto_generated|add9_result[13]~27 ))) # 
// (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT14  & (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT14  & !\rl|m0|Mult0|auto_generated|add9_result[13]~27 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[13]~27 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[14]~28_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[14]~29 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[14]~28 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|add9_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N12
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[15]~30 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[15]~30_combout  = (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT15  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT15  & (\rl|m0|Mult0|auto_generated|add9_result[14]~29  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT15  & (!\rl|m0|Mult0|auto_generated|add9_result[14]~29 )))) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT15  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT15  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[14]~29 )) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\rl|m0|Mult0|auto_generated|add9_result[14]~29 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|add9_result[15]~31  = CARRY((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT15  & (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT15  & !\rl|m0|Mult0|auto_generated|add9_result[14]~29 )) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT15  & ((!\rl|m0|Mult0|auto_generated|add9_result[14]~29 ) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT15 ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT15 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[14]~29 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[15]~30_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[15]~31 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[15]~30 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|add9_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N14
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[16]~32 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[16]~32_combout  = ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT16  $ (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT16  $ (!\rl|m0|Mult0|auto_generated|add9_result[15]~31 )))) # (GND)
// \rl|m0|Mult0|auto_generated|add9_result[16]~33  = CARRY((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT16  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT16 ) # (!\rl|m0|Mult0|auto_generated|add9_result[15]~31 ))) # 
// (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT16  & (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT16  & !\rl|m0|Mult0|auto_generated|add9_result[15]~31 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[15]~31 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[16]~32_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[16]~33 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[16]~32 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|add9_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N16
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[17]~34 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[17]~34_combout  = (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT17  & (\rl|m0|Mult0|auto_generated|add9_result[16]~33  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT17  & (!\rl|m0|Mult0|auto_generated|add9_result[16]~33 )))) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT17  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[16]~33 )) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT17  & ((\rl|m0|Mult0|auto_generated|add9_result[16]~33 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|add9_result[17]~35  = CARRY((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT17  & (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT17  & !\rl|m0|Mult0|auto_generated|add9_result[16]~33 )) # 
// (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT17  & ((!\rl|m0|Mult0|auto_generated|add9_result[16]~33 ) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT17 ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[16]~33 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[17]~34_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[17]~35 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[17]~34 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|add9_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N18
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[18]~36 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[18]~36_combout  = ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT18  $ (\rl|m0|Mult0|auto_generated|mac_out8~dataout  $ (!\rl|m0|Mult0|auto_generated|add9_result[17]~35 )))) # (GND)
// \rl|m0|Mult0|auto_generated|add9_result[18]~37  = CARRY((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT18  & ((\rl|m0|Mult0|auto_generated|mac_out8~dataout ) # (!\rl|m0|Mult0|auto_generated|add9_result[17]~35 ))) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT18  & (\rl|m0|Mult0|auto_generated|mac_out8~dataout  & !\rl|m0|Mult0|auto_generated|add9_result[17]~35 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT18 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out8~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[17]~35 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[18]~36_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[18]~37 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[18]~36 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|add9_result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N20
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[19]~38 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[19]~38_combout  = (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT19  & ((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT1  & (\rl|m0|Mult0|auto_generated|add9_result[18]~37  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT1  & (!\rl|m0|Mult0|auto_generated|add9_result[18]~37 )))) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT19  & ((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT1  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[18]~37 )) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT1  & ((\rl|m0|Mult0|auto_generated|add9_result[18]~37 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|add9_result[19]~39  = CARRY((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT19  & (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT1  & !\rl|m0|Mult0|auto_generated|add9_result[18]~37 )) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT19  & ((!\rl|m0|Mult0|auto_generated|add9_result[18]~37 ) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT1 ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT19 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[18]~37 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[19]~38_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[19]~39 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[19]~38 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|add9_result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N22
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[20]~40 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[20]~40_combout  = ((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT2  $ (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT20  $ (!\rl|m0|Mult0|auto_generated|add9_result[19]~39 )))) # (GND)
// \rl|m0|Mult0|auto_generated|add9_result[20]~41  = CARRY((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT2  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT20 ) # (!\rl|m0|Mult0|auto_generated|add9_result[19]~39 ))) # 
// (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT2  & (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT20  & !\rl|m0|Mult0|auto_generated|add9_result[19]~39 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT2 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[19]~39 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[20]~40_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[20]~41 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[20]~40 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|add9_result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N24
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[21]~42 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[21]~42_combout  = (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT21  & ((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT3  & (\rl|m0|Mult0|auto_generated|add9_result[20]~41  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT3  & (!\rl|m0|Mult0|auto_generated|add9_result[20]~41 )))) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT21  & ((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT3  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[20]~41 )) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT3  & ((\rl|m0|Mult0|auto_generated|add9_result[20]~41 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|add9_result[21]~43  = CARRY((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT21  & (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT3  & !\rl|m0|Mult0|auto_generated|add9_result[20]~41 )) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT21  & ((!\rl|m0|Mult0|auto_generated|add9_result[20]~41 ) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT3 ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT21 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[20]~41 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[21]~42_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[21]~43 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[21]~42 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|add9_result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N26
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[22]~44 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[22]~44_combout  = ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT22  $ (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT4  $ (!\rl|m0|Mult0|auto_generated|add9_result[21]~43 )))) # (GND)
// \rl|m0|Mult0|auto_generated|add9_result[22]~45  = CARRY((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT22  & ((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT4 ) # (!\rl|m0|Mult0|auto_generated|add9_result[21]~43 ))) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT22  & (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT4  & !\rl|m0|Mult0|auto_generated|add9_result[21]~43 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT22 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[21]~43 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[22]~44_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[22]~45 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[22]~44 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|add9_result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N28
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[23]~46 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[23]~46_combout  = (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT23  & ((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT5  & (\rl|m0|Mult0|auto_generated|add9_result[22]~45  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT5  & (!\rl|m0|Mult0|auto_generated|add9_result[22]~45 )))) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT23  & ((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT5  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[22]~45 )) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT5  & ((\rl|m0|Mult0|auto_generated|add9_result[22]~45 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|add9_result[23]~47  = CARRY((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT23  & (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT5  & !\rl|m0|Mult0|auto_generated|add9_result[22]~45 )) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT23  & ((!\rl|m0|Mult0|auto_generated|add9_result[22]~45 ) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT5 ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT23 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[22]~45 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[23]~46_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[23]~47 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[23]~46 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|add9_result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N30
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[24]~48 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[24]~48_combout  = ((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT6  $ (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT24  $ (!\rl|m0|Mult0|auto_generated|add9_result[23]~47 )))) # (GND)
// \rl|m0|Mult0|auto_generated|add9_result[24]~49  = CARRY((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT6  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT24 ) # (!\rl|m0|Mult0|auto_generated|add9_result[23]~47 ))) # 
// (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT6  & (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT24  & !\rl|m0|Mult0|auto_generated|add9_result[23]~47 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT6 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[23]~47 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[24]~48_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[24]~49 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[24]~48 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|add9_result[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N0
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[25]~50 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[25]~50_combout  = (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT7  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT25  & (\rl|m0|Mult0|auto_generated|add9_result[24]~49  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT25  & (!\rl|m0|Mult0|auto_generated|add9_result[24]~49 )))) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT7  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT25  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[24]~49 )) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT25  & ((\rl|m0|Mult0|auto_generated|add9_result[24]~49 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|add9_result[25]~51  = CARRY((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT7  & (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT25  & !\rl|m0|Mult0|auto_generated|add9_result[24]~49 )) # 
// (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT7  & ((!\rl|m0|Mult0|auto_generated|add9_result[24]~49 ) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT25 ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT7 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[24]~49 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[25]~50_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[25]~51 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[25]~50 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|add9_result[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N2
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[26]~52 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[26]~52_combout  = ((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT8  $ (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT26  $ (!\rl|m0|Mult0|auto_generated|add9_result[25]~51 )))) # (GND)
// \rl|m0|Mult0|auto_generated|add9_result[26]~53  = CARRY((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT8  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT26 ) # (!\rl|m0|Mult0|auto_generated|add9_result[25]~51 ))) # 
// (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT8  & (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT26  & !\rl|m0|Mult0|auto_generated|add9_result[25]~51 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT8 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[25]~51 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[26]~52_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[26]~53 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[26]~52 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|add9_result[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N4
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[27]~54 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[27]~54_combout  = (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT9  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT27  & (\rl|m0|Mult0|auto_generated|add9_result[26]~53  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT27  & (!\rl|m0|Mult0|auto_generated|add9_result[26]~53 )))) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT9  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT27  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[26]~53 )) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT27  & ((\rl|m0|Mult0|auto_generated|add9_result[26]~53 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|add9_result[27]~55  = CARRY((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT9  & (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT27  & !\rl|m0|Mult0|auto_generated|add9_result[26]~53 )) # 
// (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT9  & ((!\rl|m0|Mult0|auto_generated|add9_result[26]~53 ) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT27 ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT9 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[26]~53 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[27]~54_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[27]~55 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[27]~54 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|add9_result[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N6
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[28]~56 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[28]~56_combout  = ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT28  $ (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT10  $ (!\rl|m0|Mult0|auto_generated|add9_result[27]~55 )))) # (GND)
// \rl|m0|Mult0|auto_generated|add9_result[28]~57  = CARRY((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT28  & ((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT10 ) # (!\rl|m0|Mult0|auto_generated|add9_result[27]~55 ))) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT28  & (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT10  & !\rl|m0|Mult0|auto_generated|add9_result[27]~55 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT28 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[27]~55 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[28]~56_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[28]~57 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[28]~56 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|add9_result[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N8
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[29]~58 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[29]~58_combout  = (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT11  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT29  & (\rl|m0|Mult0|auto_generated|add9_result[28]~57  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT29  & (!\rl|m0|Mult0|auto_generated|add9_result[28]~57 )))) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT11  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT29  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[28]~57 )) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT29  & ((\rl|m0|Mult0|auto_generated|add9_result[28]~57 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|add9_result[29]~59  = CARRY((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT11  & (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT29  & !\rl|m0|Mult0|auto_generated|add9_result[28]~57 )) # 
// (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT11  & ((!\rl|m0|Mult0|auto_generated|add9_result[28]~57 ) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT29 ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT11 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[28]~57 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[29]~58_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[29]~59 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[29]~58 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|add9_result[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N10
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[30]~60 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[30]~60_combout  = ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT30  $ (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT12  $ (!\rl|m0|Mult0|auto_generated|add9_result[29]~59 )))) # (GND)
// \rl|m0|Mult0|auto_generated|add9_result[30]~61  = CARRY((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT30  & ((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT12 ) # (!\rl|m0|Mult0|auto_generated|add9_result[29]~59 ))) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT30  & (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT12  & !\rl|m0|Mult0|auto_generated|add9_result[29]~59 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT30 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[29]~59 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[30]~60_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[30]~61 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[30]~60 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|add9_result[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N12
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[31]~62 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[31]~62_combout  = (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT31  & ((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT13  & (\rl|m0|Mult0|auto_generated|add9_result[30]~61  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT13  & (!\rl|m0|Mult0|auto_generated|add9_result[30]~61 )))) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT31  & ((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT13  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[30]~61 )) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT13  & ((\rl|m0|Mult0|auto_generated|add9_result[30]~61 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|add9_result[31]~63  = CARRY((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT31  & (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT13  & !\rl|m0|Mult0|auto_generated|add9_result[30]~61 )) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT31  & ((!\rl|m0|Mult0|auto_generated|add9_result[30]~61 ) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT13 ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT31 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[30]~61 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[31]~62_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[31]~63 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[31]~62 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|add9_result[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N14
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[32]~64 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[32]~64_combout  = ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT32  $ (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT14  $ (!\rl|m0|Mult0|auto_generated|add9_result[31]~63 )))) # (GND)
// \rl|m0|Mult0|auto_generated|add9_result[32]~65  = CARRY((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT32  & ((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT14 ) # (!\rl|m0|Mult0|auto_generated|add9_result[31]~63 ))) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT32  & (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT14  & !\rl|m0|Mult0|auto_generated|add9_result[31]~63 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT32 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[31]~63 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[32]~64_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[32]~65 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[32]~64 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|add9_result[32]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N16
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[33]~66 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[33]~66_combout  = (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT15  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT33  & (!\rl|m0|Mult0|auto_generated|add9_result[32]~65 )) # 
// (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT33  & (\rl|m0|Mult0|auto_generated|add9_result[32]~65  & VCC)))) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT15  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT33  & 
// ((\rl|m0|Mult0|auto_generated|add9_result[32]~65 ) # (GND))) # (!\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT33  & (!\rl|m0|Mult0|auto_generated|add9_result[32]~65 ))))
// \rl|m0|Mult0|auto_generated|add9_result[33]~67  = CARRY((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT15  & (\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT33  & !\rl|m0|Mult0|auto_generated|add9_result[32]~65 )) # 
// (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT15  & ((\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT33 ) # (!\rl|m0|Mult0|auto_generated|add9_result[32]~65 ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT15 ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out6~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[32]~65 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[33]~66_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[33]~67 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[33]~66 .lut_mask = 16'h694D;
defparam \rl|m0|Mult0|auto_generated|add9_result[33]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N18
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[34]~68 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[34]~68_combout  = (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT16  & (\rl|m0|Mult0|auto_generated|add9_result[33]~67  $ (GND))) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT16  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[33]~67  & VCC))
// \rl|m0|Mult0|auto_generated|add9_result[34]~69  = CARRY((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT16  & !\rl|m0|Mult0|auto_generated|add9_result[33]~67 ))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT16 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[33]~67 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[34]~68_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[34]~69 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[34]~68 .lut_mask = 16'hA50A;
defparam \rl|m0|Mult0|auto_generated|add9_result[34]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N20
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[35]~70 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[35]~70_combout  = (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT17  & (!\rl|m0|Mult0|auto_generated|add9_result[34]~69 )) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT17  & 
// ((\rl|m0|Mult0|auto_generated|add9_result[34]~69 ) # (GND)))
// \rl|m0|Mult0|auto_generated|add9_result[35]~71  = CARRY((!\rl|m0|Mult0|auto_generated|add9_result[34]~69 ) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT17 ))

	.dataa(gnd),
	.datab(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[34]~69 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[35]~70_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[35]~71 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[35]~70 .lut_mask = 16'h3C3F;
defparam \rl|m0|Mult0|auto_generated|add9_result[35]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N22
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[36]~72 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[36]~72_combout  = (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT18  & (\rl|m0|Mult0|auto_generated|add9_result[35]~71  $ (GND))) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT18  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[35]~71  & VCC))
// \rl|m0|Mult0|auto_generated|add9_result[36]~73  = CARRY((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT18  & !\rl|m0|Mult0|auto_generated|add9_result[35]~71 ))

	.dataa(gnd),
	.datab(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[35]~71 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[36]~72_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[36]~73 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[36]~72 .lut_mask = 16'hC30C;
defparam \rl|m0|Mult0|auto_generated|add9_result[36]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N24
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[37]~74 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[37]~74_combout  = (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT19  & (!\rl|m0|Mult0|auto_generated|add9_result[36]~73 )) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT19  & 
// ((\rl|m0|Mult0|auto_generated|add9_result[36]~73 ) # (GND)))
// \rl|m0|Mult0|auto_generated|add9_result[37]~75  = CARRY((!\rl|m0|Mult0|auto_generated|add9_result[36]~73 ) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT19 ))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT19 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[36]~73 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[37]~74_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[37]~75 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[37]~74 .lut_mask = 16'h5A5F;
defparam \rl|m0|Mult0|auto_generated|add9_result[37]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N26
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[38]~76 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[38]~76_combout  = (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT20  & (\rl|m0|Mult0|auto_generated|add9_result[37]~75  $ (GND))) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT20  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[37]~75  & VCC))
// \rl|m0|Mult0|auto_generated|add9_result[38]~77  = CARRY((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT20  & !\rl|m0|Mult0|auto_generated|add9_result[37]~75 ))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT20 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[37]~75 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[38]~76_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[38]~77 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[38]~76 .lut_mask = 16'hA50A;
defparam \rl|m0|Mult0|auto_generated|add9_result[38]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N28
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[39]~78 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[39]~78_combout  = (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT21  & (!\rl|m0|Mult0|auto_generated|add9_result[38]~77 )) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT21  & 
// ((\rl|m0|Mult0|auto_generated|add9_result[38]~77 ) # (GND)))
// \rl|m0|Mult0|auto_generated|add9_result[39]~79  = CARRY((!\rl|m0|Mult0|auto_generated|add9_result[38]~77 ) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT21 ))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT21 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[38]~77 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[39]~78_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[39]~79 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[39]~78 .lut_mask = 16'h5A5F;
defparam \rl|m0|Mult0|auto_generated|add9_result[39]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N30
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[40]~80 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[40]~80_combout  = (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT22  & (\rl|m0|Mult0|auto_generated|add9_result[39]~79  $ (GND))) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT22  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[39]~79  & VCC))
// \rl|m0|Mult0|auto_generated|add9_result[40]~81  = CARRY((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT22  & !\rl|m0|Mult0|auto_generated|add9_result[39]~79 ))

	.dataa(gnd),
	.datab(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[39]~79 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[40]~80_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[40]~81 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[40]~80 .lut_mask = 16'hC30C;
defparam \rl|m0|Mult0|auto_generated|add9_result[40]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N0
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[41]~82 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[41]~82_combout  = (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT23  & (!\rl|m0|Mult0|auto_generated|add9_result[40]~81 )) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT23  & 
// ((\rl|m0|Mult0|auto_generated|add9_result[40]~81 ) # (GND)))
// \rl|m0|Mult0|auto_generated|add9_result[41]~83  = CARRY((!\rl|m0|Mult0|auto_generated|add9_result[40]~81 ) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT23 ))

	.dataa(gnd),
	.datab(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[40]~81 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[41]~82_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[41]~83 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[41]~82 .lut_mask = 16'h3C3F;
defparam \rl|m0|Mult0|auto_generated|add9_result[41]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N2
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[42]~84 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[42]~84_combout  = (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT24  & (\rl|m0|Mult0|auto_generated|add9_result[41]~83  $ (GND))) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT24  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[41]~83  & VCC))
// \rl|m0|Mult0|auto_generated|add9_result[42]~85  = CARRY((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT24  & !\rl|m0|Mult0|auto_generated|add9_result[41]~83 ))

	.dataa(gnd),
	.datab(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[41]~83 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[42]~84_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[42]~85 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[42]~84 .lut_mask = 16'hC30C;
defparam \rl|m0|Mult0|auto_generated|add9_result[42]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N4
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[43]~86 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[43]~86_combout  = (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT25  & (!\rl|m0|Mult0|auto_generated|add9_result[42]~85 )) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT25  & 
// ((\rl|m0|Mult0|auto_generated|add9_result[42]~85 ) # (GND)))
// \rl|m0|Mult0|auto_generated|add9_result[43]~87  = CARRY((!\rl|m0|Mult0|auto_generated|add9_result[42]~85 ) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT25 ))

	.dataa(gnd),
	.datab(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[42]~85 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[43]~86_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[43]~87 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[43]~86 .lut_mask = 16'h3C3F;
defparam \rl|m0|Mult0|auto_generated|add9_result[43]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N6
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[44]~88 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[44]~88_combout  = (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT26  & (\rl|m0|Mult0|auto_generated|add9_result[43]~87  $ (GND))) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT26  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[43]~87  & VCC))
// \rl|m0|Mult0|auto_generated|add9_result[44]~89  = CARRY((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT26  & !\rl|m0|Mult0|auto_generated|add9_result[43]~87 ))

	.dataa(gnd),
	.datab(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[43]~87 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[44]~88_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[44]~89 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[44]~88 .lut_mask = 16'hC30C;
defparam \rl|m0|Mult0|auto_generated|add9_result[44]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N8
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[45]~90 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[45]~90_combout  = (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT27  & (!\rl|m0|Mult0|auto_generated|add9_result[44]~89 )) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT27  & 
// ((\rl|m0|Mult0|auto_generated|add9_result[44]~89 ) # (GND)))
// \rl|m0|Mult0|auto_generated|add9_result[45]~91  = CARRY((!\rl|m0|Mult0|auto_generated|add9_result[44]~89 ) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT27 ))

	.dataa(gnd),
	.datab(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[44]~89 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[45]~90_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[45]~91 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[45]~90 .lut_mask = 16'h3C3F;
defparam \rl|m0|Mult0|auto_generated|add9_result[45]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N10
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[46]~92 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[46]~92_combout  = (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT28  & (\rl|m0|Mult0|auto_generated|add9_result[45]~91  $ (GND))) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT28  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[45]~91  & VCC))
// \rl|m0|Mult0|auto_generated|add9_result[46]~93  = CARRY((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT28  & !\rl|m0|Mult0|auto_generated|add9_result[45]~91 ))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT28 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[45]~91 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[46]~92_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[46]~93 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[46]~92 .lut_mask = 16'hA50A;
defparam \rl|m0|Mult0|auto_generated|add9_result[46]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N12
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[47]~94 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[47]~94_combout  = (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT29  & (!\rl|m0|Mult0|auto_generated|add9_result[46]~93 )) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT29  & 
// ((\rl|m0|Mult0|auto_generated|add9_result[46]~93 ) # (GND)))
// \rl|m0|Mult0|auto_generated|add9_result[47]~95  = CARRY((!\rl|m0|Mult0|auto_generated|add9_result[46]~93 ) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT29 ))

	.dataa(gnd),
	.datab(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[46]~93 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[47]~94_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[47]~95 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[47]~94 .lut_mask = 16'h3C3F;
defparam \rl|m0|Mult0|auto_generated|add9_result[47]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N14
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[48]~96 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[48]~96_combout  = (\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT30  & (\rl|m0|Mult0|auto_generated|add9_result[47]~95  $ (GND))) # (!\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT30  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[47]~95  & VCC))
// \rl|m0|Mult0|auto_generated|add9_result[48]~97  = CARRY((\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT30  & !\rl|m0|Mult0|auto_generated|add9_result[47]~95 ))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT30 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[47]~95 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[48]~96_combout ),
	.cout(\rl|m0|Mult0|auto_generated|add9_result[48]~97 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[48]~96 .lut_mask = 16'hA50A;
defparam \rl|m0|Mult0|auto_generated|add9_result[48]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N16
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|add9_result[49]~98 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|add9_result[49]~98_combout  = \rl|m0|Mult0|auto_generated|add9_result[48]~97 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\rl|m0|Mult0|auto_generated|add9_result[48]~97 ),
	.combout(\rl|m0|Mult0|auto_generated|add9_result[49]~98_combout ),
	.cout());
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|add9_result[49]~98 .lut_mask = 16'hF0F0;
defparam \rl|m0|Mult0|auto_generated|add9_result[49]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X71_Y26_N0
cycloneive_mac_mult \rl|m0|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\rl|m0|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \rl|m0|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \rl|m0|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \rl|m0|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \rl|m0|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \rl|m0|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y26_N2
cycloneive_mac_out \rl|m0|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT32 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT31 ,
\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\rl|m0|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\rl|m0|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\rl|m0|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \rl|m0|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N14
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~1 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~1_cout  = CARRY((\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT18  & \rl|m0|Mult0|auto_generated|add9_result[0]~0_combout ))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\rl|m0|Mult0|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~1 .lut_mask = 16'h0088;
defparam \rl|m0|Mult0|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N16
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~3 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~3_cout  = CARRY((\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\rl|m0|Mult0|auto_generated|add9_result[1]~2_combout  & !\rl|m0|Mult0|auto_generated|op_1~1_cout )) # (!\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// ((!\rl|m0|Mult0|auto_generated|op_1~1_cout ) # (!\rl|m0|Mult0|auto_generated|add9_result[1]~2_combout ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\rl|m0|Mult0|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~3 .lut_mask = 16'h0017;
defparam \rl|m0|Mult0|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N18
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~5 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~5_cout  = CARRY((\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\rl|m0|Mult0|auto_generated|add9_result[2]~4_combout ) # (!\rl|m0|Mult0|auto_generated|op_1~3_cout ))) # (!\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT20 
//  & (\rl|m0|Mult0|auto_generated|add9_result[2]~4_combout  & !\rl|m0|Mult0|auto_generated|op_1~3_cout )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\rl|m0|Mult0|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~5 .lut_mask = 16'h008E;
defparam \rl|m0|Mult0|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N20
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~7 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~7_cout  = CARRY((\rl|m0|Mult0|auto_generated|add9_result[3]~6_combout  & (!\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT21  & !\rl|m0|Mult0|auto_generated|op_1~5_cout )) # 
// (!\rl|m0|Mult0|auto_generated|add9_result[3]~6_combout  & ((!\rl|m0|Mult0|auto_generated|op_1~5_cout ) # (!\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\rl|m0|Mult0|auto_generated|add9_result[3]~6_combout ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~5_cout ),
	.combout(),
	.cout(\rl|m0|Mult0|auto_generated|op_1~7_cout ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~7 .lut_mask = 16'h0017;
defparam \rl|m0|Mult0|auto_generated|op_1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N22
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~9 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~9_cout  = CARRY((\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\rl|m0|Mult0|auto_generated|add9_result[4]~8_combout ) # (!\rl|m0|Mult0|auto_generated|op_1~7_cout ))) # (!\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT22 
//  & (\rl|m0|Mult0|auto_generated|add9_result[4]~8_combout  & !\rl|m0|Mult0|auto_generated|op_1~7_cout )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[4]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~7_cout ),
	.combout(),
	.cout(\rl|m0|Mult0|auto_generated|op_1~9_cout ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~9 .lut_mask = 16'h008E;
defparam \rl|m0|Mult0|auto_generated|op_1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N24
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~11 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~11_cout  = CARRY((\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\rl|m0|Mult0|auto_generated|add9_result[5]~10_combout  & !\rl|m0|Mult0|auto_generated|op_1~9_cout )) # (!\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT23  
// & ((!\rl|m0|Mult0|auto_generated|op_1~9_cout ) # (!\rl|m0|Mult0|auto_generated|add9_result[5]~10_combout ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~9_cout ),
	.combout(),
	.cout(\rl|m0|Mult0|auto_generated|op_1~11_cout ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~11 .lut_mask = 16'h0017;
defparam \rl|m0|Mult0|auto_generated|op_1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N26
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~13 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~13_cout  = CARRY((\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\rl|m0|Mult0|auto_generated|add9_result[6]~12_combout ) # (!\rl|m0|Mult0|auto_generated|op_1~11_cout ))) # 
// (!\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT24  & (\rl|m0|Mult0|auto_generated|add9_result[6]~12_combout  & !\rl|m0|Mult0|auto_generated|op_1~11_cout )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[6]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~11_cout ),
	.combout(),
	.cout(\rl|m0|Mult0|auto_generated|op_1~13_cout ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~13 .lut_mask = 16'h008E;
defparam \rl|m0|Mult0|auto_generated|op_1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N28
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~15 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~15_cout  = CARRY((\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\rl|m0|Mult0|auto_generated|add9_result[7]~14_combout  & !\rl|m0|Mult0|auto_generated|op_1~13_cout )) # (!\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT25 
//  & ((!\rl|m0|Mult0|auto_generated|op_1~13_cout ) # (!\rl|m0|Mult0|auto_generated|add9_result[7]~14_combout ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~13_cout ),
	.combout(),
	.cout(\rl|m0|Mult0|auto_generated|op_1~15_cout ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~15 .lut_mask = 16'h0017;
defparam \rl|m0|Mult0|auto_generated|op_1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N30
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~17 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~17_cout  = CARRY((\rl|m0|Mult0|auto_generated|add9_result[8]~16_combout  & ((\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT26 ) # (!\rl|m0|Mult0|auto_generated|op_1~15_cout ))) # 
// (!\rl|m0|Mult0|auto_generated|add9_result[8]~16_combout  & (\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT26  & !\rl|m0|Mult0|auto_generated|op_1~15_cout )))

	.dataa(\rl|m0|Mult0|auto_generated|add9_result[8]~16_combout ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~15_cout ),
	.combout(),
	.cout(\rl|m0|Mult0|auto_generated|op_1~17_cout ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~17 .lut_mask = 16'h008E;
defparam \rl|m0|Mult0|auto_generated|op_1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N0
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~19 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~19_cout  = CARRY((\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\rl|m0|Mult0|auto_generated|add9_result[9]~18_combout  & !\rl|m0|Mult0|auto_generated|op_1~17_cout )) # (!\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT27 
//  & ((!\rl|m0|Mult0|auto_generated|op_1~17_cout ) # (!\rl|m0|Mult0|auto_generated|add9_result[9]~18_combout ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~17_cout ),
	.combout(),
	.cout(\rl|m0|Mult0|auto_generated|op_1~19_cout ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~19 .lut_mask = 16'h0017;
defparam \rl|m0|Mult0|auto_generated|op_1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N2
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~21 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~21_cout  = CARRY((\rl|m0|Mult0|auto_generated|add9_result[10]~20_combout  & ((\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\rl|m0|Mult0|auto_generated|op_1~19_cout ))) # 
// (!\rl|m0|Mult0|auto_generated|add9_result[10]~20_combout  & (\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT28  & !\rl|m0|Mult0|auto_generated|op_1~19_cout )))

	.dataa(\rl|m0|Mult0|auto_generated|add9_result[10]~20_combout ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~19_cout ),
	.combout(),
	.cout(\rl|m0|Mult0|auto_generated|op_1~21_cout ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~21 .lut_mask = 16'h008E;
defparam \rl|m0|Mult0|auto_generated|op_1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N4
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~23 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~23_cout  = CARRY((\rl|m0|Mult0|auto_generated|add9_result[11]~22_combout  & (!\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT29  & !\rl|m0|Mult0|auto_generated|op_1~21_cout )) # 
// (!\rl|m0|Mult0|auto_generated|add9_result[11]~22_combout  & ((!\rl|m0|Mult0|auto_generated|op_1~21_cout ) # (!\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\rl|m0|Mult0|auto_generated|add9_result[11]~22_combout ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~21_cout ),
	.combout(),
	.cout(\rl|m0|Mult0|auto_generated|op_1~23_cout ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~23 .lut_mask = 16'h0017;
defparam \rl|m0|Mult0|auto_generated|op_1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N6
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~25 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~25_cout  = CARRY((\rl|m0|Mult0|auto_generated|add9_result[12]~24_combout  & ((\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\rl|m0|Mult0|auto_generated|op_1~23_cout ))) # 
// (!\rl|m0|Mult0|auto_generated|add9_result[12]~24_combout  & (\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT30  & !\rl|m0|Mult0|auto_generated|op_1~23_cout )))

	.dataa(\rl|m0|Mult0|auto_generated|add9_result[12]~24_combout ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~23_cout ),
	.combout(),
	.cout(\rl|m0|Mult0|auto_generated|op_1~25_cout ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~25 .lut_mask = 16'h008E;
defparam \rl|m0|Mult0|auto_generated|op_1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N8
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~27 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~27_cout  = CARRY((\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT31  & (!\rl|m0|Mult0|auto_generated|add9_result[13]~26_combout  & !\rl|m0|Mult0|auto_generated|op_1~25_cout )) # 
// (!\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT31  & ((!\rl|m0|Mult0|auto_generated|op_1~25_cout ) # (!\rl|m0|Mult0|auto_generated|add9_result[13]~26_combout ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[13]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~25_cout ),
	.combout(),
	.cout(\rl|m0|Mult0|auto_generated|op_1~27_cout ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~27 .lut_mask = 16'h0017;
defparam \rl|m0|Mult0|auto_generated|op_1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N10
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~28 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~28_combout  = ((\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT32  $ (\rl|m0|Mult0|auto_generated|add9_result[14]~28_combout  $ (!\rl|m0|Mult0|auto_generated|op_1~27_cout )))) # (GND)
// \rl|m0|Mult0|auto_generated|op_1~29  = CARRY((\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT32  & ((\rl|m0|Mult0|auto_generated|add9_result[14]~28_combout ) # (!\rl|m0|Mult0|auto_generated|op_1~27_cout ))) # (!\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT32  
// & (\rl|m0|Mult0|auto_generated|add9_result[14]~28_combout  & !\rl|m0|Mult0|auto_generated|op_1~27_cout )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[14]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~27_cout ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~28_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N12
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~30 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~30_combout  = (\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\rl|m0|Mult0|auto_generated|add9_result[15]~30_combout  & (\rl|m0|Mult0|auto_generated|op_1~29  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|add9_result[15]~30_combout  & (!\rl|m0|Mult0|auto_generated|op_1~29 )))) # (!\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\rl|m0|Mult0|auto_generated|add9_result[15]~30_combout  & (!\rl|m0|Mult0|auto_generated|op_1~29 
// )) # (!\rl|m0|Mult0|auto_generated|add9_result[15]~30_combout  & ((\rl|m0|Mult0|auto_generated|op_1~29 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|op_1~31  = CARRY((\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT33  & (!\rl|m0|Mult0|auto_generated|add9_result[15]~30_combout  & !\rl|m0|Mult0|auto_generated|op_1~29 )) # (!\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT33  & 
// ((!\rl|m0|Mult0|auto_generated|op_1~29 ) # (!\rl|m0|Mult0|auto_generated|add9_result[15]~30_combout ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[15]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~29 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~30_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N14
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~32 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~32_combout  = ((\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT34  $ (\rl|m0|Mult0|auto_generated|add9_result[16]~32_combout  $ (!\rl|m0|Mult0|auto_generated|op_1~31 )))) # (GND)
// \rl|m0|Mult0|auto_generated|op_1~33  = CARRY((\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT34  & ((\rl|m0|Mult0|auto_generated|add9_result[16]~32_combout ) # (!\rl|m0|Mult0|auto_generated|op_1~31 ))) # (!\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT34  & 
// (\rl|m0|Mult0|auto_generated|add9_result[16]~32_combout  & !\rl|m0|Mult0|auto_generated|op_1~31 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT34 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[16]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~31 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~32_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N16
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~34 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~34_combout  = (\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT35  & ((\rl|m0|Mult0|auto_generated|add9_result[17]~34_combout  & (\rl|m0|Mult0|auto_generated|op_1~33  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|add9_result[17]~34_combout  & (!\rl|m0|Mult0|auto_generated|op_1~33 )))) # (!\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT35  & ((\rl|m0|Mult0|auto_generated|add9_result[17]~34_combout  & (!\rl|m0|Mult0|auto_generated|op_1~33 
// )) # (!\rl|m0|Mult0|auto_generated|add9_result[17]~34_combout  & ((\rl|m0|Mult0|auto_generated|op_1~33 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|op_1~35  = CARRY((\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT35  & (!\rl|m0|Mult0|auto_generated|add9_result[17]~34_combout  & !\rl|m0|Mult0|auto_generated|op_1~33 )) # (!\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT35  & 
// ((!\rl|m0|Mult0|auto_generated|op_1~33 ) # (!\rl|m0|Mult0|auto_generated|add9_result[17]~34_combout ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out2~DATAOUT35 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[17]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~33 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~34_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~34 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N18
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~36 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~36_combout  = ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT18  $ (\rl|m0|Mult0|auto_generated|add9_result[18]~36_combout  $ (!\rl|m0|Mult0|auto_generated|op_1~35 )))) # (GND)
// \rl|m0|Mult0|auto_generated|op_1~37  = CARRY((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT18  & ((\rl|m0|Mult0|auto_generated|add9_result[18]~36_combout ) # (!\rl|m0|Mult0|auto_generated|op_1~35 ))) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT18  & 
// (\rl|m0|Mult0|auto_generated|add9_result[18]~36_combout  & !\rl|m0|Mult0|auto_generated|op_1~35 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT18 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~35 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~36_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~36 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N20
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~38 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~38_combout  = (\rl|m0|Mult0|auto_generated|add9_result[19]~38_combout  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT19  & (\rl|m0|Mult0|auto_generated|op_1~37  & VCC)) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT19  
// & (!\rl|m0|Mult0|auto_generated|op_1~37 )))) # (!\rl|m0|Mult0|auto_generated|add9_result[19]~38_combout  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT19  & (!\rl|m0|Mult0|auto_generated|op_1~37 )) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT19  & 
// ((\rl|m0|Mult0|auto_generated|op_1~37 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|op_1~39  = CARRY((\rl|m0|Mult0|auto_generated|add9_result[19]~38_combout  & (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT19  & !\rl|m0|Mult0|auto_generated|op_1~37 )) # (!\rl|m0|Mult0|auto_generated|add9_result[19]~38_combout  
// & ((!\rl|m0|Mult0|auto_generated|op_1~37 ) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT19 ))))

	.dataa(\rl|m0|Mult0|auto_generated|add9_result[19]~38_combout ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~37 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~38_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~38 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N22
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~40 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~40_combout  = ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT20  $ (\rl|m0|Mult0|auto_generated|add9_result[20]~40_combout  $ (!\rl|m0|Mult0|auto_generated|op_1~39 )))) # (GND)
// \rl|m0|Mult0|auto_generated|op_1~41  = CARRY((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT20  & ((\rl|m0|Mult0|auto_generated|add9_result[20]~40_combout ) # (!\rl|m0|Mult0|auto_generated|op_1~39 ))) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT20  & 
// (\rl|m0|Mult0|auto_generated|add9_result[20]~40_combout  & !\rl|m0|Mult0|auto_generated|op_1~39 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT20 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[20]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~39 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~40_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~40 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N24
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~42 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~42_combout  = (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT21  & ((\rl|m0|Mult0|auto_generated|add9_result[21]~42_combout  & (\rl|m0|Mult0|auto_generated|op_1~41  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|add9_result[21]~42_combout  & (!\rl|m0|Mult0|auto_generated|op_1~41 )))) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT21  & ((\rl|m0|Mult0|auto_generated|add9_result[21]~42_combout  & (!\rl|m0|Mult0|auto_generated|op_1~41 
// )) # (!\rl|m0|Mult0|auto_generated|add9_result[21]~42_combout  & ((\rl|m0|Mult0|auto_generated|op_1~41 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|op_1~43  = CARRY((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT21  & (!\rl|m0|Mult0|auto_generated|add9_result[21]~42_combout  & !\rl|m0|Mult0|auto_generated|op_1~41 )) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT21  & 
// ((!\rl|m0|Mult0|auto_generated|op_1~41 ) # (!\rl|m0|Mult0|auto_generated|add9_result[21]~42_combout ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT21 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[21]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~41 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~42_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~42 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N26
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~44 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~44_combout  = ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT22  $ (\rl|m0|Mult0|auto_generated|add9_result[22]~44_combout  $ (!\rl|m0|Mult0|auto_generated|op_1~43 )))) # (GND)
// \rl|m0|Mult0|auto_generated|op_1~45  = CARRY((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT22  & ((\rl|m0|Mult0|auto_generated|add9_result[22]~44_combout ) # (!\rl|m0|Mult0|auto_generated|op_1~43 ))) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT22  & 
// (\rl|m0|Mult0|auto_generated|add9_result[22]~44_combout  & !\rl|m0|Mult0|auto_generated|op_1~43 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT22 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[22]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~43 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~44_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~45 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~44 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|op_1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N28
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~46 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~46_combout  = (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT23  & ((\rl|m0|Mult0|auto_generated|add9_result[23]~46_combout  & (\rl|m0|Mult0|auto_generated|op_1~45  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|add9_result[23]~46_combout  & (!\rl|m0|Mult0|auto_generated|op_1~45 )))) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT23  & ((\rl|m0|Mult0|auto_generated|add9_result[23]~46_combout  & (!\rl|m0|Mult0|auto_generated|op_1~45 
// )) # (!\rl|m0|Mult0|auto_generated|add9_result[23]~46_combout  & ((\rl|m0|Mult0|auto_generated|op_1~45 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|op_1~47  = CARRY((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT23  & (!\rl|m0|Mult0|auto_generated|add9_result[23]~46_combout  & !\rl|m0|Mult0|auto_generated|op_1~45 )) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT23  & 
// ((!\rl|m0|Mult0|auto_generated|op_1~45 ) # (!\rl|m0|Mult0|auto_generated|add9_result[23]~46_combout ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT23 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[23]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~45 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~46_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~46 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N30
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~48 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~48_combout  = ((\rl|m0|Mult0|auto_generated|add9_result[24]~48_combout  $ (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT24  $ (!\rl|m0|Mult0|auto_generated|op_1~47 )))) # (GND)
// \rl|m0|Mult0|auto_generated|op_1~49  = CARRY((\rl|m0|Mult0|auto_generated|add9_result[24]~48_combout  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT24 ) # (!\rl|m0|Mult0|auto_generated|op_1~47 ))) # 
// (!\rl|m0|Mult0|auto_generated|add9_result[24]~48_combout  & (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT24  & !\rl|m0|Mult0|auto_generated|op_1~47 )))

	.dataa(\rl|m0|Mult0|auto_generated|add9_result[24]~48_combout ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~47 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~48_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~49 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~48 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N0
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~50 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~50_combout  = (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT25  & ((\rl|m0|Mult0|auto_generated|add9_result[25]~50_combout  & (\rl|m0|Mult0|auto_generated|op_1~49  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|add9_result[25]~50_combout  & (!\rl|m0|Mult0|auto_generated|op_1~49 )))) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT25  & ((\rl|m0|Mult0|auto_generated|add9_result[25]~50_combout  & (!\rl|m0|Mult0|auto_generated|op_1~49 
// )) # (!\rl|m0|Mult0|auto_generated|add9_result[25]~50_combout  & ((\rl|m0|Mult0|auto_generated|op_1~49 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|op_1~51  = CARRY((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT25  & (!\rl|m0|Mult0|auto_generated|add9_result[25]~50_combout  & !\rl|m0|Mult0|auto_generated|op_1~49 )) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT25  & 
// ((!\rl|m0|Mult0|auto_generated|op_1~49 ) # (!\rl|m0|Mult0|auto_generated|add9_result[25]~50_combout ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT25 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[25]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~49 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~50_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~51 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~50 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N2
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~52 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~52_combout  = ((\rl|m0|Mult0|auto_generated|add9_result[26]~52_combout  $ (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT26  $ (!\rl|m0|Mult0|auto_generated|op_1~51 )))) # (GND)
// \rl|m0|Mult0|auto_generated|op_1~53  = CARRY((\rl|m0|Mult0|auto_generated|add9_result[26]~52_combout  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT26 ) # (!\rl|m0|Mult0|auto_generated|op_1~51 ))) # 
// (!\rl|m0|Mult0|auto_generated|add9_result[26]~52_combout  & (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT26  & !\rl|m0|Mult0|auto_generated|op_1~51 )))

	.dataa(\rl|m0|Mult0|auto_generated|add9_result[26]~52_combout ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~51 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~52_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~53 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~52 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|op_1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N4
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~54 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~54_combout  = (\rl|m0|Mult0|auto_generated|add9_result[27]~54_combout  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT27  & (\rl|m0|Mult0|auto_generated|op_1~53  & VCC)) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT27  
// & (!\rl|m0|Mult0|auto_generated|op_1~53 )))) # (!\rl|m0|Mult0|auto_generated|add9_result[27]~54_combout  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT27  & (!\rl|m0|Mult0|auto_generated|op_1~53 )) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT27  & 
// ((\rl|m0|Mult0|auto_generated|op_1~53 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|op_1~55  = CARRY((\rl|m0|Mult0|auto_generated|add9_result[27]~54_combout  & (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT27  & !\rl|m0|Mult0|auto_generated|op_1~53 )) # (!\rl|m0|Mult0|auto_generated|add9_result[27]~54_combout  
// & ((!\rl|m0|Mult0|auto_generated|op_1~53 ) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT27 ))))

	.dataa(\rl|m0|Mult0|auto_generated|add9_result[27]~54_combout ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~53 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~54_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~55 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~54 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|op_1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N6
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~56 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~56_combout  = ((\rl|m0|Mult0|auto_generated|add9_result[28]~56_combout  $ (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT28  $ (!\rl|m0|Mult0|auto_generated|op_1~55 )))) # (GND)
// \rl|m0|Mult0|auto_generated|op_1~57  = CARRY((\rl|m0|Mult0|auto_generated|add9_result[28]~56_combout  & ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT28 ) # (!\rl|m0|Mult0|auto_generated|op_1~55 ))) # 
// (!\rl|m0|Mult0|auto_generated|add9_result[28]~56_combout  & (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT28  & !\rl|m0|Mult0|auto_generated|op_1~55 )))

	.dataa(\rl|m0|Mult0|auto_generated|add9_result[28]~56_combout ),
	.datab(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~55 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~56_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~57 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~56 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|op_1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N8
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~58 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~58_combout  = (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT29  & ((\rl|m0|Mult0|auto_generated|add9_result[29]~58_combout  & (\rl|m0|Mult0|auto_generated|op_1~57  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|add9_result[29]~58_combout  & (!\rl|m0|Mult0|auto_generated|op_1~57 )))) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT29  & ((\rl|m0|Mult0|auto_generated|add9_result[29]~58_combout  & (!\rl|m0|Mult0|auto_generated|op_1~57 
// )) # (!\rl|m0|Mult0|auto_generated|add9_result[29]~58_combout  & ((\rl|m0|Mult0|auto_generated|op_1~57 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|op_1~59  = CARRY((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT29  & (!\rl|m0|Mult0|auto_generated|add9_result[29]~58_combout  & !\rl|m0|Mult0|auto_generated|op_1~57 )) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT29  & 
// ((!\rl|m0|Mult0|auto_generated|op_1~57 ) # (!\rl|m0|Mult0|auto_generated|add9_result[29]~58_combout ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT29 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[29]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~57 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~58_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~59 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~58 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|op_1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N10
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~60 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~60_combout  = ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT30  $ (\rl|m0|Mult0|auto_generated|add9_result[30]~60_combout  $ (!\rl|m0|Mult0|auto_generated|op_1~59 )))) # (GND)
// \rl|m0|Mult0|auto_generated|op_1~61  = CARRY((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT30  & ((\rl|m0|Mult0|auto_generated|add9_result[30]~60_combout ) # (!\rl|m0|Mult0|auto_generated|op_1~59 ))) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT30  & 
// (\rl|m0|Mult0|auto_generated|add9_result[30]~60_combout  & !\rl|m0|Mult0|auto_generated|op_1~59 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT30 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[30]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~59 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~60_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~61 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~60 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|op_1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N12
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~62 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~62_combout  = (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT31  & ((\rl|m0|Mult0|auto_generated|add9_result[31]~62_combout  & (\rl|m0|Mult0|auto_generated|op_1~61  & VCC)) # 
// (!\rl|m0|Mult0|auto_generated|add9_result[31]~62_combout  & (!\rl|m0|Mult0|auto_generated|op_1~61 )))) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT31  & ((\rl|m0|Mult0|auto_generated|add9_result[31]~62_combout  & (!\rl|m0|Mult0|auto_generated|op_1~61 
// )) # (!\rl|m0|Mult0|auto_generated|add9_result[31]~62_combout  & ((\rl|m0|Mult0|auto_generated|op_1~61 ) # (GND)))))
// \rl|m0|Mult0|auto_generated|op_1~63  = CARRY((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT31  & (!\rl|m0|Mult0|auto_generated|add9_result[31]~62_combout  & !\rl|m0|Mult0|auto_generated|op_1~61 )) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT31  & 
// ((!\rl|m0|Mult0|auto_generated|op_1~61 ) # (!\rl|m0|Mult0|auto_generated|add9_result[31]~62_combout ))))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT31 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[31]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~61 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~62_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~63 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~62 .lut_mask = 16'h9617;
defparam \rl|m0|Mult0|auto_generated|op_1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N14
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~64 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~64_combout  = ((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT32  $ (\rl|m0|Mult0|auto_generated|add9_result[32]~64_combout  $ (!\rl|m0|Mult0|auto_generated|op_1~63 )))) # (GND)
// \rl|m0|Mult0|auto_generated|op_1~65  = CARRY((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT32  & ((\rl|m0|Mult0|auto_generated|add9_result[32]~64_combout ) # (!\rl|m0|Mult0|auto_generated|op_1~63 ))) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT32  & 
// (\rl|m0|Mult0|auto_generated|add9_result[32]~64_combout  & !\rl|m0|Mult0|auto_generated|op_1~63 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT32 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[32]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~63 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~64_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~65 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~64 .lut_mask = 16'h698E;
defparam \rl|m0|Mult0|auto_generated|op_1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N16
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~66 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~66_combout  = (\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT33  & ((\rl|m0|Mult0|auto_generated|add9_result[33]~66_combout  & (!\rl|m0|Mult0|auto_generated|op_1~65 )) # 
// (!\rl|m0|Mult0|auto_generated|add9_result[33]~66_combout  & ((\rl|m0|Mult0|auto_generated|op_1~65 ) # (GND))))) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT33  & ((\rl|m0|Mult0|auto_generated|add9_result[33]~66_combout  & 
// (\rl|m0|Mult0|auto_generated|op_1~65  & VCC)) # (!\rl|m0|Mult0|auto_generated|add9_result[33]~66_combout  & (!\rl|m0|Mult0|auto_generated|op_1~65 ))))
// \rl|m0|Mult0|auto_generated|op_1~67  = CARRY((\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT33  & ((!\rl|m0|Mult0|auto_generated|op_1~65 ) # (!\rl|m0|Mult0|auto_generated|add9_result[33]~66_combout ))) # (!\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT33  & 
// (!\rl|m0|Mult0|auto_generated|add9_result[33]~66_combout  & !\rl|m0|Mult0|auto_generated|op_1~65 )))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out4~DATAOUT33 ),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[33]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~65 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~66_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~67 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~66 .lut_mask = 16'h692B;
defparam \rl|m0|Mult0|auto_generated|op_1~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N18
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~68 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~68_combout  = (\rl|m0|Mult0|auto_generated|add9_result[34]~68_combout  & ((GND) # (!\rl|m0|Mult0|auto_generated|op_1~67 ))) # (!\rl|m0|Mult0|auto_generated|add9_result[34]~68_combout  & (\rl|m0|Mult0|auto_generated|op_1~67 
//  $ (GND)))
// \rl|m0|Mult0|auto_generated|op_1~69  = CARRY((\rl|m0|Mult0|auto_generated|add9_result[34]~68_combout ) # (!\rl|m0|Mult0|auto_generated|op_1~67 ))

	.dataa(gnd),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[34]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~67 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~68_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~69 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~68 .lut_mask = 16'h3CCF;
defparam \rl|m0|Mult0|auto_generated|op_1~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N20
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~70 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~70_combout  = (\rl|m0|Mult0|auto_generated|add9_result[35]~70_combout  & (\rl|m0|Mult0|auto_generated|op_1~69  & VCC)) # (!\rl|m0|Mult0|auto_generated|add9_result[35]~70_combout  & (!\rl|m0|Mult0|auto_generated|op_1~69 ))
// \rl|m0|Mult0|auto_generated|op_1~71  = CARRY((!\rl|m0|Mult0|auto_generated|add9_result[35]~70_combout  & !\rl|m0|Mult0|auto_generated|op_1~69 ))

	.dataa(\rl|m0|Mult0|auto_generated|add9_result[35]~70_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~69 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~70_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~71 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~70 .lut_mask = 16'hA505;
defparam \rl|m0|Mult0|auto_generated|op_1~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N22
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~72 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~72_combout  = (\rl|m0|Mult0|auto_generated|add9_result[36]~72_combout  & ((GND) # (!\rl|m0|Mult0|auto_generated|op_1~71 ))) # (!\rl|m0|Mult0|auto_generated|add9_result[36]~72_combout  & (\rl|m0|Mult0|auto_generated|op_1~71 
//  $ (GND)))
// \rl|m0|Mult0|auto_generated|op_1~73  = CARRY((\rl|m0|Mult0|auto_generated|add9_result[36]~72_combout ) # (!\rl|m0|Mult0|auto_generated|op_1~71 ))

	.dataa(gnd),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[36]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~71 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~72_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~73 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~72 .lut_mask = 16'h3CCF;
defparam \rl|m0|Mult0|auto_generated|op_1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N24
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~74 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~74_combout  = (\rl|m0|Mult0|auto_generated|add9_result[37]~74_combout  & (\rl|m0|Mult0|auto_generated|op_1~73  & VCC)) # (!\rl|m0|Mult0|auto_generated|add9_result[37]~74_combout  & (!\rl|m0|Mult0|auto_generated|op_1~73 ))
// \rl|m0|Mult0|auto_generated|op_1~75  = CARRY((!\rl|m0|Mult0|auto_generated|add9_result[37]~74_combout  & !\rl|m0|Mult0|auto_generated|op_1~73 ))

	.dataa(\rl|m0|Mult0|auto_generated|add9_result[37]~74_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~73 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~74_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~75 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~74 .lut_mask = 16'hA505;
defparam \rl|m0|Mult0|auto_generated|op_1~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N26
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~76 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~76_combout  = (\rl|m0|Mult0|auto_generated|add9_result[38]~76_combout  & ((GND) # (!\rl|m0|Mult0|auto_generated|op_1~75 ))) # (!\rl|m0|Mult0|auto_generated|add9_result[38]~76_combout  & (\rl|m0|Mult0|auto_generated|op_1~75 
//  $ (GND)))
// \rl|m0|Mult0|auto_generated|op_1~77  = CARRY((\rl|m0|Mult0|auto_generated|add9_result[38]~76_combout ) # (!\rl|m0|Mult0|auto_generated|op_1~75 ))

	.dataa(gnd),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[38]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~75 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~76_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~77 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~76 .lut_mask = 16'h3CCF;
defparam \rl|m0|Mult0|auto_generated|op_1~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N28
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~78 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~78_combout  = (\rl|m0|Mult0|auto_generated|add9_result[39]~78_combout  & (\rl|m0|Mult0|auto_generated|op_1~77  & VCC)) # (!\rl|m0|Mult0|auto_generated|add9_result[39]~78_combout  & (!\rl|m0|Mult0|auto_generated|op_1~77 ))
// \rl|m0|Mult0|auto_generated|op_1~79  = CARRY((!\rl|m0|Mult0|auto_generated|add9_result[39]~78_combout  & !\rl|m0|Mult0|auto_generated|op_1~77 ))

	.dataa(gnd),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[39]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~77 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~78_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~79 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~78 .lut_mask = 16'hC303;
defparam \rl|m0|Mult0|auto_generated|op_1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N30
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~80 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~80_combout  = (\rl|m0|Mult0|auto_generated|add9_result[40]~80_combout  & ((GND) # (!\rl|m0|Mult0|auto_generated|op_1~79 ))) # (!\rl|m0|Mult0|auto_generated|add9_result[40]~80_combout  & (\rl|m0|Mult0|auto_generated|op_1~79 
//  $ (GND)))
// \rl|m0|Mult0|auto_generated|op_1~81  = CARRY((\rl|m0|Mult0|auto_generated|add9_result[40]~80_combout ) # (!\rl|m0|Mult0|auto_generated|op_1~79 ))

	.dataa(\rl|m0|Mult0|auto_generated|add9_result[40]~80_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~79 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~80_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~81 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~80 .lut_mask = 16'h5AAF;
defparam \rl|m0|Mult0|auto_generated|op_1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N0
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~82 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~82_combout  = (\rl|m0|Mult0|auto_generated|add9_result[41]~82_combout  & (\rl|m0|Mult0|auto_generated|op_1~81  & VCC)) # (!\rl|m0|Mult0|auto_generated|add9_result[41]~82_combout  & (!\rl|m0|Mult0|auto_generated|op_1~81 ))
// \rl|m0|Mult0|auto_generated|op_1~83  = CARRY((!\rl|m0|Mult0|auto_generated|add9_result[41]~82_combout  & !\rl|m0|Mult0|auto_generated|op_1~81 ))

	.dataa(gnd),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[41]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~81 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~82_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~83 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~82 .lut_mask = 16'hC303;
defparam \rl|m0|Mult0|auto_generated|op_1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N2
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~84 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~84_combout  = (\rl|m0|Mult0|auto_generated|add9_result[42]~84_combout  & ((GND) # (!\rl|m0|Mult0|auto_generated|op_1~83 ))) # (!\rl|m0|Mult0|auto_generated|add9_result[42]~84_combout  & (\rl|m0|Mult0|auto_generated|op_1~83 
//  $ (GND)))
// \rl|m0|Mult0|auto_generated|op_1~85  = CARRY((\rl|m0|Mult0|auto_generated|add9_result[42]~84_combout ) # (!\rl|m0|Mult0|auto_generated|op_1~83 ))

	.dataa(\rl|m0|Mult0|auto_generated|add9_result[42]~84_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~83 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~84_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~85 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~84 .lut_mask = 16'h5AAF;
defparam \rl|m0|Mult0|auto_generated|op_1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N4
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~86 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~86_combout  = (\rl|m0|Mult0|auto_generated|add9_result[43]~86_combout  & (\rl|m0|Mult0|auto_generated|op_1~85  & VCC)) # (!\rl|m0|Mult0|auto_generated|add9_result[43]~86_combout  & (!\rl|m0|Mult0|auto_generated|op_1~85 ))
// \rl|m0|Mult0|auto_generated|op_1~87  = CARRY((!\rl|m0|Mult0|auto_generated|add9_result[43]~86_combout  & !\rl|m0|Mult0|auto_generated|op_1~85 ))

	.dataa(\rl|m0|Mult0|auto_generated|add9_result[43]~86_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~85 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~86_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~87 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~86 .lut_mask = 16'hA505;
defparam \rl|m0|Mult0|auto_generated|op_1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N6
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~88 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~88_combout  = (\rl|m0|Mult0|auto_generated|add9_result[44]~88_combout  & ((GND) # (!\rl|m0|Mult0|auto_generated|op_1~87 ))) # (!\rl|m0|Mult0|auto_generated|add9_result[44]~88_combout  & (\rl|m0|Mult0|auto_generated|op_1~87 
//  $ (GND)))
// \rl|m0|Mult0|auto_generated|op_1~89  = CARRY((\rl|m0|Mult0|auto_generated|add9_result[44]~88_combout ) # (!\rl|m0|Mult0|auto_generated|op_1~87 ))

	.dataa(\rl|m0|Mult0|auto_generated|add9_result[44]~88_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~87 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~88_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~89 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~88 .lut_mask = 16'h5AAF;
defparam \rl|m0|Mult0|auto_generated|op_1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N8
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~90 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~90_combout  = (\rl|m0|Mult0|auto_generated|add9_result[45]~90_combout  & (\rl|m0|Mult0|auto_generated|op_1~89  & VCC)) # (!\rl|m0|Mult0|auto_generated|add9_result[45]~90_combout  & (!\rl|m0|Mult0|auto_generated|op_1~89 ))
// \rl|m0|Mult0|auto_generated|op_1~91  = CARRY((!\rl|m0|Mult0|auto_generated|add9_result[45]~90_combout  & !\rl|m0|Mult0|auto_generated|op_1~89 ))

	.dataa(gnd),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[45]~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~89 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~90_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~91 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~90 .lut_mask = 16'hC303;
defparam \rl|m0|Mult0|auto_generated|op_1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N10
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~92 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~92_combout  = (\rl|m0|Mult0|auto_generated|add9_result[46]~92_combout  & ((GND) # (!\rl|m0|Mult0|auto_generated|op_1~91 ))) # (!\rl|m0|Mult0|auto_generated|add9_result[46]~92_combout  & (\rl|m0|Mult0|auto_generated|op_1~91 
//  $ (GND)))
// \rl|m0|Mult0|auto_generated|op_1~93  = CARRY((\rl|m0|Mult0|auto_generated|add9_result[46]~92_combout ) # (!\rl|m0|Mult0|auto_generated|op_1~91 ))

	.dataa(gnd),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[46]~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~91 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~92_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~93 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~92 .lut_mask = 16'h3CCF;
defparam \rl|m0|Mult0|auto_generated|op_1~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N12
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~94 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~94_combout  = (\rl|m0|Mult0|auto_generated|add9_result[47]~94_combout  & (\rl|m0|Mult0|auto_generated|op_1~93  & VCC)) # (!\rl|m0|Mult0|auto_generated|add9_result[47]~94_combout  & (!\rl|m0|Mult0|auto_generated|op_1~93 ))
// \rl|m0|Mult0|auto_generated|op_1~95  = CARRY((!\rl|m0|Mult0|auto_generated|add9_result[47]~94_combout  & !\rl|m0|Mult0|auto_generated|op_1~93 ))

	.dataa(gnd),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[47]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~93 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~94_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~95 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~94 .lut_mask = 16'hC303;
defparam \rl|m0|Mult0|auto_generated|op_1~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N14
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~96 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~96_combout  = (\rl|m0|Mult0|auto_generated|add9_result[48]~96_combout  & ((GND) # (!\rl|m0|Mult0|auto_generated|op_1~95 ))) # (!\rl|m0|Mult0|auto_generated|add9_result[48]~96_combout  & (\rl|m0|Mult0|auto_generated|op_1~95 
//  $ (GND)))
// \rl|m0|Mult0|auto_generated|op_1~97  = CARRY((\rl|m0|Mult0|auto_generated|add9_result[48]~96_combout ) # (!\rl|m0|Mult0|auto_generated|op_1~95 ))

	.dataa(gnd),
	.datab(\rl|m0|Mult0|auto_generated|add9_result[48]~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rl|m0|Mult0|auto_generated|op_1~95 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~96_combout ),
	.cout(\rl|m0|Mult0|auto_generated|op_1~97 ));
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~96 .lut_mask = 16'h3CCF;
defparam \rl|m0|Mult0|auto_generated|op_1~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N16
cycloneive_lcell_comb \rl|m0|Mult0|auto_generated|op_1~98 (
// Equation(s):
// \rl|m0|Mult0|auto_generated|op_1~98_combout  = \rl|m0|Mult0|auto_generated|mac_out8~DATAOUT31  $ (\rl|m0|Mult0|auto_generated|op_1~97  $ (!\rl|m0|Mult0|auto_generated|add9_result[49]~98_combout ))

	.dataa(\rl|m0|Mult0|auto_generated|mac_out8~DATAOUT31 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rl|m0|Mult0|auto_generated|add9_result[49]~98_combout ),
	.cin(\rl|m0|Mult0|auto_generated|op_1~97 ),
	.combout(\rl|m0|Mult0|auto_generated|op_1~98_combout ),
	.cout());
// synopsys translate_off
defparam \rl|m0|Mult0|auto_generated|op_1~98 .lut_mask = 16'h5AA5;
defparam \rl|m0|Mult0|auto_generated|op_1~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X71_Y33_N0
cycloneive_mac_mult \cd|vdxc|y|Mult0|auto_generated|mac_mult19 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout }),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_mult19_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult19 .dataa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult19 .dataa_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult19 .datab_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult19 .datab_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult19 .signa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult19 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y33_N2
cycloneive_mac_out \cd|vdxc|y|Mult0|auto_generated|mac_out20 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT35 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT34 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT33 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT32 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT31 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT30 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT29 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT28 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT27 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT26 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT25 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT24 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT23 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT22 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT21 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT20 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT19 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT18 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT17 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT16 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT15 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT14 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT13 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT12 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT11 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT9 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT8 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT7 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT6 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT4 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT3 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~DATAOUT1 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult19~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_out20_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out20 .dataa_width = 36;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out20 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X71_Y41_N0
cycloneive_mac_mult \cd|vdxc|y|Mult0|auto_generated|mac_mult5 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\rl|m0|Mult0|auto_generated|op_1~62_combout ,\rl|m0|Mult0|auto_generated|op_1~60_combout ,\rl|m0|Mult0|auto_generated|op_1~58_combout ,\rl|m0|Mult0|auto_generated|op_1~56_combout ,\rl|m0|Mult0|auto_generated|op_1~54_combout ,
\rl|m0|Mult0|auto_generated|op_1~52_combout ,\rl|m0|Mult0|auto_generated|op_1~50_combout ,\rl|m0|Mult0|auto_generated|op_1~48_combout ,\rl|m0|Mult0|auto_generated|op_1~46_combout ,\rl|m0|Mult0|auto_generated|op_1~44_combout ,
\rl|m0|Mult0|auto_generated|op_1~42_combout ,\rl|m0|Mult0|auto_generated|op_1~40_combout ,\rl|m0|Mult0|auto_generated|op_1~38_combout ,\rl|m0|Mult0|auto_generated|op_1~36_combout ,\rl|m0|Mult0|auto_generated|op_1~34_combout ,
\rl|m0|Mult0|auto_generated|op_1~32_combout ,\rl|m0|Mult0|auto_generated|op_1~30_combout ,\rl|m0|Mult0|auto_generated|op_1~28_combout }),
	.datab({vcc,gnd,gnd,vcc,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult5 .dataa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult5 .datab_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y41_N2
cycloneive_mac_out \cd|vdxc|y|Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT22 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT21 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT20 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT19 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT18 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT17 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT16 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT15 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT14 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT13 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT12 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT11 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT9 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT8 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT7 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT6 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT4 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT3 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~DATAOUT1 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult5~dataout ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~12 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~11 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~9 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult5~8 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~7 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~6 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~4 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult5~3 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~1 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~0 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~0_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT18  & (\cd|vdxc|y|Mult0|auto_generated|mac_out20~dataout  $ (VCC))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT18  & 
// (\cd|vdxc|y|Mult0|auto_generated|mac_out20~dataout  & VCC))
// \cd|vdxc|y|Mult0|auto_generated|op_5~1  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT18  & \cd|vdxc|y|Mult0|auto_generated|mac_out20~dataout ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT18 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out20~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~0_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~1 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~0 .lut_mask = 16'h6688;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~2 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~2_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT19  & (\cd|vdxc|y|Mult0|auto_generated|op_5~1  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT19  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~1 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT19  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~1 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT19  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~1 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_5~3  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT1  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT19  & !\cd|vdxc|y|Mult0|auto_generated|op_5~1 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT1  & ((!\cd|vdxc|y|Mult0|auto_generated|op_5~1 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT19 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT1 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~1 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~2_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~3 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~2 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~4 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~4_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT20  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT2  $ (!\cd|vdxc|y|Mult0|auto_generated|op_5~3 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_5~5  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT20  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT2 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~3 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT20  & (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT2  & !\cd|vdxc|y|Mult0|auto_generated|op_5~3 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT20 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~3 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~4_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~5 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~4 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~6 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~6_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT21  & (\cd|vdxc|y|Mult0|auto_generated|op_5~5  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT21  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~5 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT21  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~5 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT21  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~5 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_5~7  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT3  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT21  & !\cd|vdxc|y|Mult0|auto_generated|op_5~5 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT3  & ((!\cd|vdxc|y|Mult0|auto_generated|op_5~5 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT21 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT3 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~5 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~6_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~7 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~6 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~8 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~8_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT4  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT22  $ (!\cd|vdxc|y|Mult0|auto_generated|op_5~7 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_5~9  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT4  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT22 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~7 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT4  & (\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT22  & !\cd|vdxc|y|Mult0|auto_generated|op_5~7 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT4 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~7 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~8_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~9 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~8 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X71_Y38_N0
cycloneive_mac_mult \cd|vdxc|y|Mult0|auto_generated|mac_mult13 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout }),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_mult13_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult13 .dataa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult13 .dataa_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult13 .datab_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult13 .datab_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult13 .signa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult13 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y38_N2
cycloneive_mac_out \cd|vdxc|y|Mult0|auto_generated|mac_out14 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT35 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT34 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT33 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT32 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT31 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT30 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT29 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT28 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT27 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT26 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT25 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT24 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT23 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT22 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT21 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT20 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT19 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT18 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT17 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT16 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT15 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT14 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT13 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT12 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT11 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT9 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT8 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT7 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT6 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT4 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT3 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~DATAOUT1 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult13~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_out14_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out14 .dataa_width = 36;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out14 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X71_Y43_N0
cycloneive_mac_mult \cd|vdxc|y|Mult0|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\rl|m0|Mult0|auto_generated|op_1~62_combout ,\rl|m0|Mult0|auto_generated|op_1~60_combout ,\rl|m0|Mult0|auto_generated|op_1~58_combout ,\rl|m0|Mult0|auto_generated|op_1~56_combout ,\rl|m0|Mult0|auto_generated|op_1~54_combout ,
\rl|m0|Mult0|auto_generated|op_1~52_combout ,\rl|m0|Mult0|auto_generated|op_1~50_combout ,\rl|m0|Mult0|auto_generated|op_1~48_combout ,\rl|m0|Mult0|auto_generated|op_1~46_combout ,\rl|m0|Mult0|auto_generated|op_1~44_combout ,
\rl|m0|Mult0|auto_generated|op_1~42_combout ,\rl|m0|Mult0|auto_generated|op_1~40_combout ,\rl|m0|Mult0|auto_generated|op_1~38_combout ,\rl|m0|Mult0|auto_generated|op_1~36_combout ,\rl|m0|Mult0|auto_generated|op_1~34_combout ,
\rl|m0|Mult0|auto_generated|op_1~32_combout ,\rl|m0|Mult0|auto_generated|op_1~30_combout ,\rl|m0|Mult0|auto_generated|op_1~28_combout }),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y43_N2
cycloneive_mac_out \cd|vdxc|y|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT35 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT34 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT33 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT32 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT31 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT30 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT29 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT28 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT27 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT26 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT25 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT24 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT23 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT22 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT21 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT20 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT19 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT16 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT14 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT12 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT8 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT4 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT3 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult3~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X71_Y34_N0
cycloneive_mac_mult \cd|vdxc|y|Mult0|auto_generated|mac_mult9 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~96_combout ,\rl|m0|Mult0|auto_generated|op_1~94_combout ,\rl|m0|Mult0|auto_generated|op_1~92_combout ,\rl|m0|Mult0|auto_generated|op_1~90_combout ,
\rl|m0|Mult0|auto_generated|op_1~88_combout ,\rl|m0|Mult0|auto_generated|op_1~86_combout ,\rl|m0|Mult0|auto_generated|op_1~84_combout ,\rl|m0|Mult0|auto_generated|op_1~82_combout ,\rl|m0|Mult0|auto_generated|op_1~80_combout ,
\rl|m0|Mult0|auto_generated|op_1~78_combout ,\rl|m0|Mult0|auto_generated|op_1~76_combout ,\rl|m0|Mult0|auto_generated|op_1~74_combout ,\rl|m0|Mult0|auto_generated|op_1~72_combout ,\rl|m0|Mult0|auto_generated|op_1~70_combout ,
\rl|m0|Mult0|auto_generated|op_1~68_combout ,\rl|m0|Mult0|auto_generated|op_1~66_combout ,\rl|m0|Mult0|auto_generated|op_1~64_combout }),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_mult9_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult9 .dataa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult9 .dataa_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult9 .datab_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult9 .datab_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult9 .signa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult9 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y34_N2
cycloneive_mac_out \cd|vdxc|y|Mult0|auto_generated|mac_out10 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT35 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT34 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT33 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT32 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT31 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT30 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT29 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT28 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT27 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT26 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT25 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT24 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT23 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT22 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT21 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT20 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT19 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT18 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT17 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT16 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT15 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT14 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT13 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT12 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT11 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT9 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT8 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT7 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT6 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT4 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT3 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~DATAOUT1 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult9~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_out10_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out10 .dataa_width = 36;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out10 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~0 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~0_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out10~dataout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT18  $ (VCC))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~dataout  & 
// (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT18  & VCC))
// \cd|vdxc|y|Mult0|auto_generated|op_4~1  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out10~dataout  & \cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT18 ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out10~dataout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~0_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~1 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~0 .lut_mask = 16'h6688;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~2 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~2_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT19  & (\cd|vdxc|y|Mult0|auto_generated|op_4~1  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT19  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~1 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT19  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~1 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT19  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~1 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~3  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT1  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT19  & !\cd|vdxc|y|Mult0|auto_generated|op_4~1 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT1  & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~1 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT19 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT1 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~1 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~2_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~3 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~2 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~4 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~4_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT2  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT20  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~3 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~5  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT2  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT20 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~3 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT2  & (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT20  & !\cd|vdxc|y|Mult0|auto_generated|op_4~3 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT2 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~3 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~4_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~5 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~4 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~6 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~6_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT21  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT3  & (\cd|vdxc|y|Mult0|auto_generated|op_4~5  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT3  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~5 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT21  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT3  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~5 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~5 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~7  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT21  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT3  & !\cd|vdxc|y|Mult0|auto_generated|op_4~5 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT21  & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~5 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT3 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT21 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~5 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~6_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~7 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~6 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~8 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~8_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT4  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT22  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~7 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~9  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT4  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT22 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~7 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT4  & (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT22  & !\cd|vdxc|y|Mult0|auto_generated|op_4~7 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT4 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~7 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~8_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~9 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~8 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~10 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~10_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT5  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT23  & (\cd|vdxc|y|Mult0|auto_generated|op_4~9  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT23  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~9 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT5  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT23  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~9 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT23  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~9 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~11  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT5  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT23  & !\cd|vdxc|y|Mult0|auto_generated|op_4~9 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT5  & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~9 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT23 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT5 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~9 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~10_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~11 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~10 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~12 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~12_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT6  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT24  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~11 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~13  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT6  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT24 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~11 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT6  & (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT24  & !\cd|vdxc|y|Mult0|auto_generated|op_4~11 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT6 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~11 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~12_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~13 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~12 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~14 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~14_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT7  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT25  & (\cd|vdxc|y|Mult0|auto_generated|op_4~13  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT25  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~13 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT7  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT25  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~13 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT25  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~13 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~15  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT7  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT25  & !\cd|vdxc|y|Mult0|auto_generated|op_4~13 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT7  & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~13 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT25 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT7 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~13 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~14_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~15 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~14 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~16 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~16_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT8  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT26  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~15 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~17  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT8  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT26 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~15 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT8  & (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT26  & !\cd|vdxc|y|Mult0|auto_generated|op_4~15 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT8 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~15 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~16_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~17 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~16 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~18 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~18_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT27  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT9  & (\cd|vdxc|y|Mult0|auto_generated|op_4~17  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT9  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~17 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT27  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT9  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~17 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT9  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~17 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~19  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT27  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT9  & !\cd|vdxc|y|Mult0|auto_generated|op_4~17 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT27  & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~17 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT9 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT27 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~17 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~18_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~19 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~18 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~20 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~20_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT10  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT28  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~19 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~21  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT10  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT28 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~19 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT10  & (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT28  & !\cd|vdxc|y|Mult0|auto_generated|op_4~19 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT10 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~19 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~20_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~21 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~20 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~22 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~22_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT11  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT29  & (\cd|vdxc|y|Mult0|auto_generated|op_4~21  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT29  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~21 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT11  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT29  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~21 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT29  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~21 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~23  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT11  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT29  & !\cd|vdxc|y|Mult0|auto_generated|op_4~21 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT11  & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~21 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT29 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT11 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~21 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~22_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~23 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~22 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N28
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~24 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~24_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT30  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT12  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~23 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~25  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT30  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT12 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~23 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT30  & (\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT12  & !\cd|vdxc|y|Mult0|auto_generated|op_4~23 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT30 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~23 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~24_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~25 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~24 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N30
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~26 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~26_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT31  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT13  & (\cd|vdxc|y|Mult0|auto_generated|op_4~25  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT13  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~25 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT31  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT13  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~25 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT13  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~25 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~27  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT31  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT13  & !\cd|vdxc|y|Mult0|auto_generated|op_4~25 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT31  & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~25 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT13 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT31 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~25 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~26_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~27 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~26 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N0
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~28 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~28_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT14  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT32  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~27 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~29  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT14  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT32 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~27 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT14  & (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT32  & !\cd|vdxc|y|Mult0|auto_generated|op_4~27 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT14 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~27 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~28_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~29 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~28 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N2
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~30 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~30_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT33  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT15  & (\cd|vdxc|y|Mult0|auto_generated|op_4~29  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT15  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~29 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT33  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT15  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~29 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT15  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~29 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~31  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT33  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT15  & !\cd|vdxc|y|Mult0|auto_generated|op_4~29 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT33  & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~29 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT15 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT33 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~29 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~30_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~31 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~30 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~32 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~32_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT16  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT34  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~31 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~33  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT16  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT34 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~31 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT16  & (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT34  & !\cd|vdxc|y|Mult0|auto_generated|op_4~31 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT16 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~31 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~32_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~33 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~32 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~34 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~34_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT35  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT17  & (\cd|vdxc|y|Mult0|auto_generated|op_4~33  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT17  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~33 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT35  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT17  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~33 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT17  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~33 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~35  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT35  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT17  & !\cd|vdxc|y|Mult0|auto_generated|op_4~33 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT35  & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~33 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT17 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT35 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~33 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~34_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~35 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~34 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~36 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~36_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT18  $ (\cd|vdxc|y|Mult0|auto_generated|op_5~0_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~35 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~37  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT18  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~0_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~35 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT18  & (\cd|vdxc|y|Mult0|auto_generated|op_5~0_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_4~35 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT18 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~35 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~36_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~37 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~36 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~38 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~38_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_5~2_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT19  & (\cd|vdxc|y|Mult0|auto_generated|op_4~37  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT19  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~37 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~2_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT19  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~37 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT19  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~37 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~39  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~2_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT19  & !\cd|vdxc|y|Mult0|auto_generated|op_4~37 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~2_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_4~37 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT19 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~2_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~37 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~38_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~39 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~38 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~40 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~40_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_5~4_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT20  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~39 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~41  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~4_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT20 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~39 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~4_combout  
// & (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT20  & !\cd|vdxc|y|Mult0|auto_generated|op_4~39 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~4_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~39 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~40_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~41 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~40 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~42 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~42_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_5~6_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT21  & (\cd|vdxc|y|Mult0|auto_generated|op_4~41  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT21  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~41 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~6_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT21  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~41 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT21  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~41 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~43  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~6_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT21  & !\cd|vdxc|y|Mult0|auto_generated|op_4~41 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~6_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_4~41 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT21 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~6_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~41 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~42_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~43 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~42 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~44 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~44_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_5~8_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT22  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~43 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~45  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~8_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT22 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~43 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~8_combout  
// & (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT22  & !\cd|vdxc|y|Mult0|auto_generated|op_4~43 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~8_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~43 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~44_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~45 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~44 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X71_Y36_N0
cycloneive_mac_mult \cd|vdxc|y|Mult0|auto_generated|mac_mult11 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~96_combout ,\rl|m0|Mult0|auto_generated|op_1~94_combout ,\rl|m0|Mult0|auto_generated|op_1~92_combout ,\rl|m0|Mult0|auto_generated|op_1~90_combout ,
\rl|m0|Mult0|auto_generated|op_1~88_combout ,\rl|m0|Mult0|auto_generated|op_1~86_combout ,\rl|m0|Mult0|auto_generated|op_1~84_combout ,\rl|m0|Mult0|auto_generated|op_1~82_combout ,\rl|m0|Mult0|auto_generated|op_1~80_combout ,
\rl|m0|Mult0|auto_generated|op_1~78_combout ,\rl|m0|Mult0|auto_generated|op_1~76_combout ,\rl|m0|Mult0|auto_generated|op_1~74_combout ,\rl|m0|Mult0|auto_generated|op_1~72_combout ,\rl|m0|Mult0|auto_generated|op_1~70_combout ,
\rl|m0|Mult0|auto_generated|op_1~68_combout ,\rl|m0|Mult0|auto_generated|op_1~66_combout ,\rl|m0|Mult0|auto_generated|op_1~64_combout }),
	.datab({vcc,gnd,gnd,vcc,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_mult11_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult11 .dataa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult11 .dataa_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult11 .datab_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult11 .datab_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult11 .signa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult11 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y36_N2
cycloneive_mac_out \cd|vdxc|y|Mult0|auto_generated|mac_out12 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT22 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT21 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT20 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT19 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT18 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT17 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT16 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT15 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT14 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT13 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT12 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT11 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT9 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT8 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT7 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT6 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT4 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT3 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~DATAOUT1 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~dataout ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~12 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~11 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult11~10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~9 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~8 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~7 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~6 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult11~5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~4 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~3 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult11~1 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult11~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_out12_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out12 .dataa_width = 36;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out12 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X71_Y37_N0
cycloneive_mac_mult \cd|vdxc|y|Mult0|auto_generated|mac_mult15 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout }),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_mult15_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult15 .dataa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult15 .dataa_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult15 .datab_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult15 .datab_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult15 .signa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult15 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y37_N2
cycloneive_mac_out \cd|vdxc|y|Mult0|auto_generated|mac_out16 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT35 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT34 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT33 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT32 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT31 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT30 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT29 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT28 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT27 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT26 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT25 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT24 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT23 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT22 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT21 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT20 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT19 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT18 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT17 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT16 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT15 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT14 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT13 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT12 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT11 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT9 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT8 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT7 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT6 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT4 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT3 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~DATAOUT1 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult15~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_out16_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out16 .dataa_width = 36;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out16 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~0 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~0_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out14~dataout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out6~dataout  $ (VCC))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~dataout  & 
// (\cd|vdxc|y|Mult0|auto_generated|mac_out6~dataout  & VCC))
// \cd|vdxc|y|Mult0|auto_generated|op_3~1  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out14~dataout  & \cd|vdxc|y|Mult0|auto_generated|mac_out6~dataout ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out14~dataout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out6~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~0_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~1 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~0 .lut_mask = 16'h6688;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~2 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~2_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT1  & (\cd|vdxc|y|Mult0|auto_generated|op_3~1  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~1 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~1 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~1 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~3  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT1  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT1  & !\cd|vdxc|y|Mult0|auto_generated|op_3~1 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT1 
//  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~1 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT1 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT1 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~1 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~2_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~3 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~2 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~4 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~4_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT2  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT2  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~3 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~5  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT2  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT2 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~3 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT2  & (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT2  & !\cd|vdxc|y|Mult0|auto_generated|op_3~3 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~3 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~4_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~5 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~4 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~6 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~6_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT3  & (\cd|vdxc|y|Mult0|auto_generated|op_3~5  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT3  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~5 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT3  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~5 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~5 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~7  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT3  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT3  & !\cd|vdxc|y|Mult0|auto_generated|op_3~5 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT3  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~5 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT3 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~5 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~6_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~7 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~6 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~8 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~8_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT4  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT4  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~7 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~9  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT4  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT4 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~7 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT4  & (\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT4  & !\cd|vdxc|y|Mult0|auto_generated|op_3~7 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT4 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~7 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~8_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~9 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~8 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~10 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~10_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT5  & (\cd|vdxc|y|Mult0|auto_generated|op_3~9  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT5  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~9 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT5  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~9 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT5  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~9 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~11  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT5  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT5  & !\cd|vdxc|y|Mult0|auto_generated|op_3~9 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT5 
//  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~9 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT5 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~9 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~10_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~11 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~10 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~12 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~12_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT6  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT6  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~11 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~13  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT6  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT6 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~11 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT6  & (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT6  & !\cd|vdxc|y|Mult0|auto_generated|op_3~11 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~11 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~12_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~13 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~12 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~14 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~14_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT7  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT7  & (\cd|vdxc|y|Mult0|auto_generated|op_3~13  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT7  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~13 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT7  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT7  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~13 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~13 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~15  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT7  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT7  & !\cd|vdxc|y|Mult0|auto_generated|op_3~13 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT7  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~13 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT7 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT7 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~13 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~14_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~15 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~14 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~16 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~16_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT8  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT8  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~15 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~17  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT8  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT8 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~15 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT8  & (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT8  & !\cd|vdxc|y|Mult0|auto_generated|op_3~15 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~15 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~16_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~17 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~16 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~18 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~18_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT9  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT9  & (\cd|vdxc|y|Mult0|auto_generated|op_3~17  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~17 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT9  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT9  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~17 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~17 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~19  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT9  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT9  & !\cd|vdxc|y|Mult0|auto_generated|op_3~17 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT9  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~17 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT9 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT9 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~17 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~18_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~19 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~18 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~20 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~20_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT10  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT10  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~19 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~21  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT10  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT10 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~19 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT10  & (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT10  & !\cd|vdxc|y|Mult0|auto_generated|op_3~19 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~19 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~20_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~21 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~20 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~22 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~22_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT11  & (\cd|vdxc|y|Mult0|auto_generated|op_3~21  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT11  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~21 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT11  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~21 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT11  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~21 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~23  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT11  & !\cd|vdxc|y|Mult0|auto_generated|op_3~21 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT11  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~21 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT11 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~21 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~22_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~23 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~22 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N28
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~24 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~24_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT12  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT12  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~23 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~25  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT12  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT12 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~23 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT12  & (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT12  & !\cd|vdxc|y|Mult0|auto_generated|op_3~23 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~23 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~24_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~25 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~24 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N30
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~26 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~26_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT13  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT13  & (\cd|vdxc|y|Mult0|auto_generated|op_3~25  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT13  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~25 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT13  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT13  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~25 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT13  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~25 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~27  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT13  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT13  & !\cd|vdxc|y|Mult0|auto_generated|op_3~25 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT13  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~25 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT13 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT13 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~25 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~26_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~27 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~26 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N0
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~28 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~28_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT14  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT14  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~27 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~29  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT14  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT14 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~27 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT14  & (\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT14  & !\cd|vdxc|y|Mult0|auto_generated|op_3~27 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT14 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~27 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~28_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~29 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~28 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N2
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~30 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~30_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT15  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT15  & (\cd|vdxc|y|Mult0|auto_generated|op_3~29  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT15  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~29 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT15  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT15  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~29 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT15  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~29 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~31  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT15  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT15  & !\cd|vdxc|y|Mult0|auto_generated|op_3~29 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT15  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~29 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT15 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT15 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~29 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~30_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~31 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~30 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~32 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~32_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT16  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT16  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~31 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~33  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT16  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT16 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~31 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT16  & (\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT16  & !\cd|vdxc|y|Mult0|auto_generated|op_3~31 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT16 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~31 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~32_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~33 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~32 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~34 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~34_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT17  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT17  & (\cd|vdxc|y|Mult0|auto_generated|op_3~33  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT17  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~33 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT17  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT17  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~33 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT17  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~33 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~35  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT17  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT17  & !\cd|vdxc|y|Mult0|auto_generated|op_3~33 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT17  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~33 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT17 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT17 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out6~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~33 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~34_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~35 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~34 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~36 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~36_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~dataout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT18  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~35 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~37  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out16~dataout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT18 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~35 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~dataout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT18  & !\cd|vdxc|y|Mult0|auto_generated|op_3~35 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out16~dataout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~35 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~36_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~37 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~36 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~38 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~38_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT19  & (\cd|vdxc|y|Mult0|auto_generated|op_3~37  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT19  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~37 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT19  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~37 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT19  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~37 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~39  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT1  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT19  & !\cd|vdxc|y|Mult0|auto_generated|op_3~37 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT1  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~37 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT19 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT1 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~37 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~38_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~39 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~38 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~40 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~40_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT2  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT20  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~39 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~41  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT2  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT20 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~39 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT2  & (\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT20  & !\cd|vdxc|y|Mult0|auto_generated|op_3~39 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT2 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~39 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~40_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~41 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~40 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~42 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~42_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT21  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT3  & (\cd|vdxc|y|Mult0|auto_generated|op_3~41  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT3  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~41 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT21  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT3  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~41 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~41 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~43  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT21  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT3  & !\cd|vdxc|y|Mult0|auto_generated|op_3~41 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT21  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~41 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT3 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT21 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~41 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~42_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~43 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~42 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~44 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~44_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT4  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT22  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~43 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~45  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT4  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT22 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~43 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT4  & (\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT22  & !\cd|vdxc|y|Mult0|auto_generated|op_3~43 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT4 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~43 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~44_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~45 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~44 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X71_Y39_N0
cycloneive_mac_mult \cd|vdxc|y|Mult0|auto_generated|mac_mult7 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~96_combout ,\rl|m0|Mult0|auto_generated|op_1~94_combout ,\rl|m0|Mult0|auto_generated|op_1~92_combout ,\rl|m0|Mult0|auto_generated|op_1~90_combout ,
\rl|m0|Mult0|auto_generated|op_1~88_combout ,\rl|m0|Mult0|auto_generated|op_1~86_combout ,\rl|m0|Mult0|auto_generated|op_1~84_combout ,\rl|m0|Mult0|auto_generated|op_1~82_combout ,\rl|m0|Mult0|auto_generated|op_1~80_combout ,
\rl|m0|Mult0|auto_generated|op_1~78_combout ,\rl|m0|Mult0|auto_generated|op_1~76_combout ,\rl|m0|Mult0|auto_generated|op_1~74_combout ,\rl|m0|Mult0|auto_generated|op_1~72_combout ,\rl|m0|Mult0|auto_generated|op_1~70_combout ,
\rl|m0|Mult0|auto_generated|op_1~68_combout ,\rl|m0|Mult0|auto_generated|op_1~66_combout ,\rl|m0|Mult0|auto_generated|op_1~64_combout }),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_mult7_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult7 .dataa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult7 .dataa_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult7 .datab_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult7 .datab_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult7 .signa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult7 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y39_N2
cycloneive_mac_out \cd|vdxc|y|Mult0|auto_generated|mac_out8 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT35 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT34 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT33 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT32 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT31 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT30 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT29 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT28 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT27 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT26 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT25 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT24 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT23 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT22 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT21 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT20 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT19 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT18 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT17 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT16 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT15 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT14 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT13 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT12 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT11 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT9 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT8 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT7 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT6 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT4 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT3 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~DATAOUT1 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult7~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_out8_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out8 .dataa_width = 36;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out8 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N2
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~0_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out8~dataout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~dataout  & 
// (\cd|vdxc|y|Mult0|auto_generated|mac_out4~dataout  & VCC))
// \cd|vdxc|y|Mult0|auto_generated|op_1~1  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~dataout  & \cd|vdxc|y|Mult0|auto_generated|mac_out4~dataout ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~dataout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~0_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~2_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT1  & (\cd|vdxc|y|Mult0|auto_generated|op_1~1  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~1 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~1 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~3  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT1  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT1  & !\cd|vdxc|y|Mult0|auto_generated|op_1~1 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT1  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~1 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT1 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~1 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~2_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~4_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT2  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT2  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~3 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~5  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT2  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT2 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~3 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT2  & (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT2  & !\cd|vdxc|y|Mult0|auto_generated|op_1~3 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~3 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~4_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~6_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT3  & (\cd|vdxc|y|Mult0|auto_generated|op_1~5  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~5 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~5 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~7  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT3  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT3  & !\cd|vdxc|y|Mult0|auto_generated|op_1~5 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT3  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~5 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT3 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~5 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~6_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~8_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT4  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT4  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~7 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~9  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT4  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT4 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~7 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT4  & (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT4  & !\cd|vdxc|y|Mult0|auto_generated|op_1~7 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~7 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~8_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~10_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT5  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT5  & (\cd|vdxc|y|Mult0|auto_generated|op_1~9  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~9 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT5  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~9 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~9 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~11  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT5  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT5  & !\cd|vdxc|y|Mult0|auto_generated|op_1~9 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT5  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~9 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT5 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~9 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~10_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~12 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~12_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT6  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT6  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~11 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~13  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT6  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT6 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~11 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT6  & (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT6  & !\cd|vdxc|y|Mult0|auto_generated|op_1~11 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT6 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~11 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~12_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~14_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT7  & (\cd|vdxc|y|Mult0|auto_generated|op_1~13  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT7  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~13 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT7  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~13 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT7  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~13 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~15  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT7  & !\cd|vdxc|y|Mult0|auto_generated|op_1~13 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT7 
//  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~13 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT7 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~13 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~14_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~16_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT8  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT8  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~15 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~17  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT8  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT8 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~15 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT8  & (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT8  & !\cd|vdxc|y|Mult0|auto_generated|op_1~15 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT8 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~15 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~16_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~18_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT9  & (\cd|vdxc|y|Mult0|auto_generated|op_1~17  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT9  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~17 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT9  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~17 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT9  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~19  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT9  & !\cd|vdxc|y|Mult0|auto_generated|op_1~17 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT9 
//  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~17 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT9 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~17 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~18_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~20_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT10  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT10  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~19 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~21  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT10  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT10 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~19 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT10  & (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT10  & !\cd|vdxc|y|Mult0|auto_generated|op_1~19 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT10 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~19 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~20_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~22_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT11  & (\cd|vdxc|y|Mult0|auto_generated|op_1~21  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT11  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~21 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT11  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~21 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT11  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~23  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT11  & !\cd|vdxc|y|Mult0|auto_generated|op_1~21 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT11  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~21 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT11 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~21 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~22_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~24_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT12  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT12  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~23 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~25  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT12  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT12 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~23 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT12  & (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT12  & !\cd|vdxc|y|Mult0|auto_generated|op_1~23 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~23 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~24_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N28
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~26_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT13  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT13  & (\cd|vdxc|y|Mult0|auto_generated|op_1~25  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~25 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT13  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT13  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~25 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~25 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~27  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT13  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT13  & !\cd|vdxc|y|Mult0|auto_generated|op_1~25 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT13  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~25 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT13 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT13 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~25 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~26_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N30
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~28 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~28_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT14  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT14  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~27 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~29  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT14  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT14 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~27 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT14  & (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT14  & !\cd|vdxc|y|Mult0|auto_generated|op_1~27 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~27 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~28_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N0
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~30 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~30_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT15  & (\cd|vdxc|y|Mult0|auto_generated|op_1~29  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT15  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~29 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT15  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~29 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT15  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~29 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~31  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT15  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT15  & !\cd|vdxc|y|Mult0|auto_generated|op_1~29 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT15  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~29 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT15 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~29 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~30_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N2
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~32 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~32_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT16  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT16  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~31 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~33  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT16  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT16 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~31 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT16  & (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT16  & !\cd|vdxc|y|Mult0|auto_generated|op_1~31 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~31 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~32_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~34 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~34_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT17  & (\cd|vdxc|y|Mult0|auto_generated|op_1~33  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT17  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~33 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT17  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~33 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT17  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~33 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~35  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT17  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT17  & !\cd|vdxc|y|Mult0|auto_generated|op_1~33 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT17  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~33 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT17 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~33 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~34_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~34 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~36 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~36_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_3~0_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT18  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~35 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~37  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_3~0_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT18 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~35 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~0_combout  
// & (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT18  & !\cd|vdxc|y|Mult0|auto_generated|op_1~35 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_3~0_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~35 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~36_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~36 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~38 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~38_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_3~2_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT19  & (\cd|vdxc|y|Mult0|auto_generated|op_1~37  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT19  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~37 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~2_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT19  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~37 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT19  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~37 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~39  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_3~2_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT19  & !\cd|vdxc|y|Mult0|auto_generated|op_1~37 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~2_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_1~37 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT19 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_3~2_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~37 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~38_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~38 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~40 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~40_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT20  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~4_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~39 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~41  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT20  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~4_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~39 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT20  & (\cd|vdxc|y|Mult0|auto_generated|op_3~4_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~39 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT20 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~39 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~40_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~40 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~42 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~42_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT21  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~6_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~41  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~6_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~41 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT21  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~6_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~41 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~6_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~41 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~43  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT21  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~6_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~41 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT21  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~41 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~6_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT21 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~41 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~42_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~42 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~44 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~44_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT22  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~8_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~43 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~45  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT22  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~8_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~43 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT22  & (\cd|vdxc|y|Mult0|auto_generated|op_3~8_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~43 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT22 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~43 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~44_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~45 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~44 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~46 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~46_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT23  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~10_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~45  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~10_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~45 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT23  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~10_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~45 )) 
// # (!\cd|vdxc|y|Mult0|auto_generated|op_3~10_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~45 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~47  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT23  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~10_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~45 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT23 
//  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~45 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~10_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT23 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~45 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~46_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~46 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~48 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~48_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT24  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~12_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~47 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~49  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT24  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~12_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~47 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT24  & (\cd|vdxc|y|Mult0|auto_generated|op_3~12_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~47 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT24 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~47 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~48_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~49 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~48 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~50 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~50_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT25  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~14_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~49  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~14_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~49 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT25  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~14_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~49 )) 
// # (!\cd|vdxc|y|Mult0|auto_generated|op_3~14_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~49 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~51  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT25  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~14_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~49 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT25 
//  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~49 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~14_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT25 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~49 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~50_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~51 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~50 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~52 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~52_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_3~16_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT26  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~51 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~53  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_3~16_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT26 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~51 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~16_combout 
//  & (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT26  & !\cd|vdxc|y|Mult0|auto_generated|op_1~51 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_3~16_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~51 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~52_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~53 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~52 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~54 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~54_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT27  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~18_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~53  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~18_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~53 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT27  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~18_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~53 )) 
// # (!\cd|vdxc|y|Mult0|auto_generated|op_3~18_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~53 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~55  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT27  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~18_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~53 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT27 
//  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~53 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~18_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT27 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~53 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~54_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~55 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~54 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~56 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~56_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT28  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~20_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~55 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~57  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT28  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~20_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~55 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT28  & (\cd|vdxc|y|Mult0|auto_generated|op_3~20_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~55 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT28 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~55 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~56_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~57 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~56 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N28
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~58 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~58_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT29  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~22_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~57  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~22_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~57 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT29  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~22_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~57 )) 
// # (!\cd|vdxc|y|Mult0|auto_generated|op_3~22_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~57 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~59  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT29  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~22_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~57 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT29 
//  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~57 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~22_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT29 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~57 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~58_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~59 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~58 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N30
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~60 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~60_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT30  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~24_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~59 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~61  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT30  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~24_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~59 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT30  & (\cd|vdxc|y|Mult0|auto_generated|op_3~24_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~59 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT30 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~59 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~60_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~61 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~60 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N0
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~62 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~62_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT31  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~26_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~61  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~26_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~61 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT31  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~26_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~61 )) 
// # (!\cd|vdxc|y|Mult0|auto_generated|op_3~26_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~61 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~63  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT31  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~26_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~61 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT31 
//  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~61 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~26_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT31 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~61 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~62_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~63 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~62 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N2
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~64 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~64_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT32  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~28_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~63 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~65  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT32  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~28_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~63 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT32  & (\cd|vdxc|y|Mult0|auto_generated|op_3~28_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~63 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT32 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~63 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~64_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~65 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~64 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~66 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~66_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_3~30_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT33  & (\cd|vdxc|y|Mult0|auto_generated|op_1~65  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT33  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~65 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~30_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT33  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~65 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT33  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~65 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~67  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_3~30_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT33  & !\cd|vdxc|y|Mult0|auto_generated|op_1~65 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~30_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_1~65 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT33 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_3~30_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~65 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~66_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~67 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~66 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~68 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~68_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_3~32_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT34  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~67 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~69  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_3~32_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT34 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~67 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~32_combout 
//  & (\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT34  & !\cd|vdxc|y|Mult0|auto_generated|op_1~67 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_3~32_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~67 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~68_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~69 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~68 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~70 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~70_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_3~34_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT35  & (\cd|vdxc|y|Mult0|auto_generated|op_1~69  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT35  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~69 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~34_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT35  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~69 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT35  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~69 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~71  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_3~34_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT35  & !\cd|vdxc|y|Mult0|auto_generated|op_1~69 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~34_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_1~69 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT35 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_3~34_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out8~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~69 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~70_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~71 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~70 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~72 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~72_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~dataout  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~36_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~71 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~73  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out12~dataout  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~36_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~71 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~dataout  & (\cd|vdxc|y|Mult0|auto_generated|op_3~36_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~71 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out12~dataout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~71 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~72_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~73 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~72 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~74 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~74_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~38_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~73  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~38_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~73 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~38_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~73 )) 
// # (!\cd|vdxc|y|Mult0|auto_generated|op_3~38_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~73 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~75  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT1  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~38_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~73 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT1 
//  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~73 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~38_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT1 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~73 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~74_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~75 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~74 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~76 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~76_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT2  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~40_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~75 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~77  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT2  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~40_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~75 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT2  & (\cd|vdxc|y|Mult0|auto_generated|op_3~40_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~75 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT2 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~75 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~76_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~77 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~76 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~78 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~78_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~42_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~77  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~42_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~77 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~42_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~77 )) 
// # (!\cd|vdxc|y|Mult0|auto_generated|op_3~42_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~77 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~79  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT3  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~42_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~77 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT3 
//  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~77 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~42_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT3 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~77 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~78_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~79 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~78 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~80 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~80_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT4  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~44_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~79 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~81  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT4  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~44_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~79 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT4  & (\cd|vdxc|y|Mult0|auto_generated|op_3~44_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~79 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT4 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~79 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~80_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~81 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~80 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X71_Y25_N0
cycloneive_mac_mult \cd|vdxc|y|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\rl|m0|Mult0|auto_generated|op_1~62_combout ,\rl|m0|Mult0|auto_generated|op_1~60_combout ,\rl|m0|Mult0|auto_generated|op_1~58_combout ,\rl|m0|Mult0|auto_generated|op_1~56_combout ,\rl|m0|Mult0|auto_generated|op_1~54_combout ,
\rl|m0|Mult0|auto_generated|op_1~52_combout ,\rl|m0|Mult0|auto_generated|op_1~50_combout ,\rl|m0|Mult0|auto_generated|op_1~48_combout ,\rl|m0|Mult0|auto_generated|op_1~46_combout ,\rl|m0|Mult0|auto_generated|op_1~44_combout ,
\rl|m0|Mult0|auto_generated|op_1~42_combout ,\rl|m0|Mult0|auto_generated|op_1~40_combout ,\rl|m0|Mult0|auto_generated|op_1~38_combout ,\rl|m0|Mult0|auto_generated|op_1~36_combout ,\rl|m0|Mult0|auto_generated|op_1~34_combout ,
\rl|m0|Mult0|auto_generated|op_1~32_combout ,\rl|m0|Mult0|auto_generated|op_1~30_combout ,\rl|m0|Mult0|auto_generated|op_1~28_combout }),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y25_N2
cycloneive_mac_out \cd|vdxc|y|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT32 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT3 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N2
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~1 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~1_cout  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~0_combout  & \cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~0_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~1_cout ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~1 .lut_mask = 16'h0088;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~3 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~3_cout  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~2_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT19  & !\cd|vdxc|y|Mult0|auto_generated|op_2~1_cout )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~2_combout  & ((!\cd|vdxc|y|Mult0|auto_generated|op_2~1_cout ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~2_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~1_cout ),
	.combout(),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~3_cout ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~3 .lut_mask = 16'h0017;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~5 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~5_cout  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~4_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~3_cout ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~4_combout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT20  & !\cd|vdxc|y|Mult0|auto_generated|op_2~3_cout )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~4_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~3_cout ),
	.combout(),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~5_cout ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~5 .lut_mask = 16'h008E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~7 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~7_cout  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~6_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~5_cout )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\cd|vdxc|y|Mult0|auto_generated|op_2~5_cout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~6_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~5_cout ),
	.combout(),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~7_cout ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~7 .lut_mask = 16'h0017;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~9 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~9_cout  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~8_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~7_cout ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT22  & (\cd|vdxc|y|Mult0|auto_generated|op_1~8_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~7_cout )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~7_cout ),
	.combout(),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~9_cout ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~9 .lut_mask = 16'h008E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~11 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~11_cout  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~10_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~9_cout )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT23  & ((!\cd|vdxc|y|Mult0|auto_generated|op_2~9_cout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~10_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~9_cout ),
	.combout(),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~11_cout ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~11 .lut_mask = 16'h0017;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~13 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~13_cout  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~12_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~11_cout ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT24  & (\cd|vdxc|y|Mult0|auto_generated|op_1~12_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~11_cout )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~11_cout ),
	.combout(),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~13_cout ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~13 .lut_mask = 16'h008E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~15 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~15_cout  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~14_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~13_cout )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\cd|vdxc|y|Mult0|auto_generated|op_2~13_cout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~14_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~13_cout ),
	.combout(),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~15_cout ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~15 .lut_mask = 16'h0017;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~17 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~17_cout  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~16_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~15_cout ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT26  & (\cd|vdxc|y|Mult0|auto_generated|op_1~16_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~15_cout )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~15_cout ),
	.combout(),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~17_cout ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~17 .lut_mask = 16'h008E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~19 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~19_cout  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~18_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT27  & !\cd|vdxc|y|Mult0|auto_generated|op_2~17_cout )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~18_combout  & ((!\cd|vdxc|y|Mult0|auto_generated|op_2~17_cout ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~18_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~17_cout ),
	.combout(),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~19_cout ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~19 .lut_mask = 16'h0017;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~21 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~21_cout  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~20_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~19_cout ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT28  & (\cd|vdxc|y|Mult0|auto_generated|op_1~20_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~19_cout )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~19_cout ),
	.combout(),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~21_cout ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~21 .lut_mask = 16'h008E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~23 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~23_cout  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~22_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT29  & !\cd|vdxc|y|Mult0|auto_generated|op_2~21_cout )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~22_combout  & ((!\cd|vdxc|y|Mult0|auto_generated|op_2~21_cout ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~22_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~21_cout ),
	.combout(),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~23_cout ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~23 .lut_mask = 16'h0017;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~25 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~25_cout  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~24_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~23_cout ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT30  & (\cd|vdxc|y|Mult0|auto_generated|op_1~24_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~23_cout )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~23_cout ),
	.combout(),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~25_cout ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~25 .lut_mask = 16'h008E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N28
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~27 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~27_cout  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT31  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~26_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~25_cout )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT31  & ((!\cd|vdxc|y|Mult0|auto_generated|op_2~25_cout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~26_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~25_cout ),
	.combout(),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~27_cout ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~27 .lut_mask = 16'h0017;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N30
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~28 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~28_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_1~28_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT32  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~27_cout )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~29  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~28_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT32 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~27_cout ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~28_combout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT32  & !\cd|vdxc|y|Mult0|auto_generated|op_2~27_cout )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~28_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~27_cout ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~28_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~29 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~28 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N0
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~30 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~30_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~30_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~29  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~30_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~29 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~30_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~29 )) 
// # (!\cd|vdxc|y|Mult0|auto_generated|op_1~30_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~29 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~31  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT33  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~30_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~29 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT33 
//  & ((!\cd|vdxc|y|Mult0|auto_generated|op_2~29 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~30_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~29 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~30_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~31 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~30 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N2
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~32 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~32_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_1~32_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT34  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~31 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~33  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~32_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT34 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~31 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~32_combout 
//  & (\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT34  & !\cd|vdxc|y|Mult0|auto_generated|op_2~31 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~32_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~31 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~32_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~33 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~32 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~34 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~34_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_1~34_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT35  & (\cd|vdxc|y|Mult0|auto_generated|op_2~33  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT35  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~33 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~34_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT35  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~33 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT35  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~33 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~35  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~34_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT35  & !\cd|vdxc|y|Mult0|auto_generated|op_2~33 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~34_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~33 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT35 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~34_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out2~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~33 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~34_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~35 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~34 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~36 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~36_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_1~36_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_4~0_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~35 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~37  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~36_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~0_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~35 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~36_combout  & 
// (\cd|vdxc|y|Mult0|auto_generated|op_4~0_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~35 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~36_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~35 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~36_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~37 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~36 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~38 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~38_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_4~2_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~38_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~37  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~38_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~37 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~2_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~38_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~37 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~38_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~37 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~39  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~2_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~38_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~37 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~2_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~37 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~38_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~2_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~37 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~38_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~39 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~38 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~40 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~40_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~4_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~40_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~39 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~41  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~4_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~40_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~39 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~4_combout  & 
// (\cd|vdxc|y|Mult0|auto_generated|op_1~40_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~39 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~4_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~39 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~40_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~41 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~40 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~42 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~42_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_4~6_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~42_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~41  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~42_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~41 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~6_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~42_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~41 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~42_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~41 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~43  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~6_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~42_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~41 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~6_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~41 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~42_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~6_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~41 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~42_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~43 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~42 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~44 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~44_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~8_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~44_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~43 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~45  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~8_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~44_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~43 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~8_combout  & 
// (\cd|vdxc|y|Mult0|auto_generated|op_1~44_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~43 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~8_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~43 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~44_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~45 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~44 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~46 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~46_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_4~10_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~46_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~45  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~46_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~45 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~10_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~46_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~45 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~46_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~45 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~47  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~10_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~46_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~45 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~10_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~45 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~46_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~10_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~45 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~46_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~47 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~46 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~48 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~48_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~12_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~48_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~47 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~49  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~12_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~48_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~47 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~12_combout  & 
// (\cd|vdxc|y|Mult0|auto_generated|op_1~48_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~47 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~12_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~47 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~48_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~49 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~48 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~50 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~50_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_1~50_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~14_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~49  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~14_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~49 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~50_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~14_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~49 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~14_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~49 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~51  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~50_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~14_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~49 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~50_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~49 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~14_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~50_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~49 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~50_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~51 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~50 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~52 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~52_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~16_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~52_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~51 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~53  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~16_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~52_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~51 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~16_combout  & 
// (\cd|vdxc|y|Mult0|auto_generated|op_1~52_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~51 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~16_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~51 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~52_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~53 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~52 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~54 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~54_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_1~54_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~18_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~53  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~18_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~53 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~54_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~18_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~53 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~18_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~53 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~55  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~54_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~18_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~53 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~54_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~53 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~18_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~54_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~53 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~54_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~55 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~54 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~56 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~56_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~20_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~56_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~55 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~57  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~20_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~56_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~55 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~20_combout  & 
// (\cd|vdxc|y|Mult0|auto_generated|op_1~56_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~55 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~20_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~55 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~56_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~57 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~56 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N28
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~58 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~58_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_4~22_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~58_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~57  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~58_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~57 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~22_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~58_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~57 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~58_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~57 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~59  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~22_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~58_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~57 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~22_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~57 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~58_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~22_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~57 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~58_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~59 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~58 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N30
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~60 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~60_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_1~60_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_4~24_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~59 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~61  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~60_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~24_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~59 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~60_combout  & 
// (\cd|vdxc|y|Mult0|auto_generated|op_4~24_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~59 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~60_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~59 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~60_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~61 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~60 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N0
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~62 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~62_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_4~26_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~62_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~61  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~62_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~61 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~26_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~62_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~61 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~62_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~61 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~63  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~26_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~62_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~61 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~26_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~61 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~62_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~26_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~61 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~62_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~63 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~62 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N2
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~64 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~64_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_1~64_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_4~28_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~63 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~65  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~64_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~28_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~63 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~64_combout  & 
// (\cd|vdxc|y|Mult0|auto_generated|op_4~28_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~63 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~64_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~63 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~64_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~65 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~64 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~66 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~66_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_1~66_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~30_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~65  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~30_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~65 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~66_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~30_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~65 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~30_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~65 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~67  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~66_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~30_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~65 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~66_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~65 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~30_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~66_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~65 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~66_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~67 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~66 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~68 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~68_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_1~68_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_4~32_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~67 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~69  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~68_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~32_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~67 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~68_combout  & 
// (\cd|vdxc|y|Mult0|auto_generated|op_4~32_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~67 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~68_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~67 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~68_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~69 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~68 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~70 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~70_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_4~34_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~70_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~69  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~70_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~69 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~34_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~70_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~69 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~70_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~69 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~71  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~34_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~70_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~69 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~34_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~69 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~70_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~34_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~69 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~70_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~71 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~70 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~72 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~72_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~36_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~72_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~71 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~73  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~36_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~72_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~71 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~36_combout  & 
// (\cd|vdxc|y|Mult0|auto_generated|op_1~72_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~71 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~36_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~71 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~72_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~73 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~72 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~74 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~74_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_4~38_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~74_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~73  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~74_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~73 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~38_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~74_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~73 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~74_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~73 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~75  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~38_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~74_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~73 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~38_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~73 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~74_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~38_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~73 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~74_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~75 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~74 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~76 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~76_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~40_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~76_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~75 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~77  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~40_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~76_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~75 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~40_combout  & 
// (\cd|vdxc|y|Mult0|auto_generated|op_1~76_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~75 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~40_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~75 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~76_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~77 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~76 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~78 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~78_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_4~42_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~78_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~77  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~78_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~77 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~42_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~78_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~77 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~78_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~77 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~79  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~42_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~78_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~77 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~42_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~77 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~78_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~42_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~77 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~78_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~79 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~78 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~80 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~80_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~44_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~80_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~79 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~81  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~44_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~80_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~79 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~44_combout  & 
// (\cd|vdxc|y|Mult0|auto_generated|op_1~80_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~79 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~44_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~79 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~80_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~81 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~80 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~46 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~46_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT5  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT5  & (\cd|vdxc|y|Mult0|auto_generated|op_3~45  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT5  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~45 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT5  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT5  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~45 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT5  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~45 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~47  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT5  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT5  & !\cd|vdxc|y|Mult0|auto_generated|op_3~45 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT5  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~45 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT5 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT5 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~45 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~46_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~47 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~46 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~82 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~82_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT23  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~46_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~81  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~46_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~81 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT23  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~46_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~81 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~46_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~81 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~83  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT23  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~46_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~81 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT23  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~81 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~46_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT23 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~81 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~82_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~83 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~82 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~10 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~10_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT5  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~9 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT5  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~9 ) # 
// (GND)))
// \cd|vdxc|y|Mult0|auto_generated|op_5~11  = CARRY((!\cd|vdxc|y|Mult0|auto_generated|op_5~9 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT5 ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT5 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~9 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~10_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~11 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~10 .lut_mask = 16'h5A5F;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~46 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~46_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT23  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~10_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_4~45  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~10_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~45 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT23  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~10_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~45 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~10_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~45 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~47  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT23  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~10_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_4~45 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT23  & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~45 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~10_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT23 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~45 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~46_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~47 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~46 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~82 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~82_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_1~82_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~46_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~81  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~46_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~81 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~82_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~46_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~81 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~46_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~81 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~83  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~82_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~46_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~81 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~82_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~81 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~46_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~82_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~81 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~82_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~83 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~82 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~12 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~12_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT6  & (\cd|vdxc|y|Mult0|auto_generated|op_5~11  $ (GND))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT6  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~11  & VCC))
// \cd|vdxc|y|Mult0|auto_generated|op_5~13  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT6  & !\cd|vdxc|y|Mult0|auto_generated|op_5~11 ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT6 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~11 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~12_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~13 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~12 .lut_mask = 16'hA50A;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~48 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~48_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT24  $ (\cd|vdxc|y|Mult0|auto_generated|op_5~12_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~47 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~49  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT24  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~12_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~47 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT24  & (\cd|vdxc|y|Mult0|auto_generated|op_5~12_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_4~47 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT24 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~47 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~48_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~49 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~48 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~48 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~48_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT6  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT6  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~47 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~49  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT6  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT6 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~47 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT6  & (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT6  & !\cd|vdxc|y|Mult0|auto_generated|op_3~47 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT6 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~47 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~48_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~49 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~48 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~84 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~84_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_3~48_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT24  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~83 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~85  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_3~48_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT24 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~83 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~48_combout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT24  & !\cd|vdxc|y|Mult0|auto_generated|op_1~83 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_3~48_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~83 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~84_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~85 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~84 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~84 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~84_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~48_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~84_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~83 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~85  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~48_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~84_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~83 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~48_combout  & 
// (\cd|vdxc|y|Mult0|auto_generated|op_1~84_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~83 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~48_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~83 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~84_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~85 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~84 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~50 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~50_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT7  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT7  & (\cd|vdxc|y|Mult0|auto_generated|op_3~49  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT7  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~49 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT7  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT7  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~49 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT7  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~49 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~51  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT7  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT7  & !\cd|vdxc|y|Mult0|auto_generated|op_3~49 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT7  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~49 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT7 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT7 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~49 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~50_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~51 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~50 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~86 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~86_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT25  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~50_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~85  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~50_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~85 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT25  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~50_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~85 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~50_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~85 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~87  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT25  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~50_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~85 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT25  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~85 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~50_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT25 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~85 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~86_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~87 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~86 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~14 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~14_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT7  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~13 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT7  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~13 ) # 
// (GND)))
// \cd|vdxc|y|Mult0|auto_generated|op_5~15  = CARRY((!\cd|vdxc|y|Mult0|auto_generated|op_5~13 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT7 ))

	.dataa(gnd),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~13 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~14_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~15 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~14 .lut_mask = 16'h3C3F;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~50 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~50_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_5~14_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT25  & (\cd|vdxc|y|Mult0|auto_generated|op_4~49  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT25  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~49 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~14_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT25  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~49 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT25  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~49 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~51  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~14_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT25  & !\cd|vdxc|y|Mult0|auto_generated|op_4~49 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~14_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~49 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT25 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~14_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~49 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~50_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~51 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~50 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~86 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~86_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_1~86_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~50_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~85  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~50_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~85 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~86_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~50_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~85 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~50_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~85 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~87  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~86_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~50_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~85 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~86_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~85 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~50_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~86_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~85 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~86_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~87 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~86 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~16 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~16_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT8  & (\cd|vdxc|y|Mult0|auto_generated|op_5~15  $ (GND))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT8  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~15  & VCC))
// \cd|vdxc|y|Mult0|auto_generated|op_5~17  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT8  & !\cd|vdxc|y|Mult0|auto_generated|op_5~15 ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT8 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~15 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~16_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~17 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~16 .lut_mask = 16'hA50A;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~52 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~52_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_5~16_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT26  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~51 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~53  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~16_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT26 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~51 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~16_combout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT26  & !\cd|vdxc|y|Mult0|auto_generated|op_4~51 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~16_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~51 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~52_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~53 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~52 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~52 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~52_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT8  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT8  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~51 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~53  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT8  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT8 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~51 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT8  & (\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT8  & !\cd|vdxc|y|Mult0|auto_generated|op_3~51 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT8 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~51 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~52_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~53 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~52 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~88 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~88_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT26  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~52_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~87 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~89  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT26  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~52_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~87 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT26  & (\cd|vdxc|y|Mult0|auto_generated|op_3~52_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~87 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT26 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~87 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~88_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~89 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~88 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~88 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~88_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~52_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~88_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~87 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~89  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~52_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~88_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~87 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~52_combout  & 
// (\cd|vdxc|y|Mult0|auto_generated|op_1~88_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~87 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~52_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~87 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~88_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~89 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~88 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~18 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~18_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT9  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~17 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT9  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~17 ) # 
// (GND)))
// \cd|vdxc|y|Mult0|auto_generated|op_5~19  = CARRY((!\cd|vdxc|y|Mult0|auto_generated|op_5~17 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT9 ))

	.dataa(gnd),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~17 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~18_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~19 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~18 .lut_mask = 16'h3C3F;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~54 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~54_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_5~18_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT27  & (\cd|vdxc|y|Mult0|auto_generated|op_4~53  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT27  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~53 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~18_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT27  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~53 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT27  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~53 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~55  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~18_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT27  & !\cd|vdxc|y|Mult0|auto_generated|op_4~53 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~18_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~53 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT27 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~18_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~53 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~54_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~55 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~54 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~54 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~54_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT9  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT9  & (\cd|vdxc|y|Mult0|auto_generated|op_3~53  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT9  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~53 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT9  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT9  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~53 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT9  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~53 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~55  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT9  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT9  & !\cd|vdxc|y|Mult0|auto_generated|op_3~53 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT9  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~53 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT9 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT9 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~53 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~54_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~55 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~54 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N28
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~90 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~90_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_3~54_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT27  & (\cd|vdxc|y|Mult0|auto_generated|op_1~89  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT27  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~89 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~54_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT27  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~89 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT27  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~89 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~91  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_3~54_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT27  & !\cd|vdxc|y|Mult0|auto_generated|op_1~89 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~54_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~89 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT27 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_3~54_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~89 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~90_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~91 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~90 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N28
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~90 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~90_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_4~54_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~90_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~89  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~90_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~89 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~54_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~90_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~89 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~90_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~89 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~91  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~54_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~90_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~89 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~54_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~89 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~90_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~54_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~89 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~90_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~91 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~90 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N28
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~56 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~56_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT10  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT10  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~55 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~57  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT10  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT10 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~55 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT10  & (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT10  & !\cd|vdxc|y|Mult0|auto_generated|op_3~55 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT10 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~55 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~56_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~57 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~56 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N30
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~92 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~92_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT28  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~56_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~91 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~93  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT28  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~56_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~91 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT28  & (\cd|vdxc|y|Mult0|auto_generated|op_3~56_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~91 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT28 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~91 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~92_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~93 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~92 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~20 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~20_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT10  & (\cd|vdxc|y|Mult0|auto_generated|op_5~19  $ (GND))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT10  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~19  & VCC))
// \cd|vdxc|y|Mult0|auto_generated|op_5~21  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT10  & !\cd|vdxc|y|Mult0|auto_generated|op_5~19 ))

	.dataa(gnd),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~19 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~20_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~21 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~20 .lut_mask = 16'hC30C;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N28
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~56 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~56_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT28  $ (\cd|vdxc|y|Mult0|auto_generated|op_5~20_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~55 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~57  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT28  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~20_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~55 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT28  & (\cd|vdxc|y|Mult0|auto_generated|op_5~20_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_4~55 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT28 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_5~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~55 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~56_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~57 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~56 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N30
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~92 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~92_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_1~92_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_4~56_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~91 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~93  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~92_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~56_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~91 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~92_combout  & 
// (\cd|vdxc|y|Mult0|auto_generated|op_4~56_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~91 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~92_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~91 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~92_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~93 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~92 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N28
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~22 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~22_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT11  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~21 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT11  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~21 ) 
// # (GND)))
// \cd|vdxc|y|Mult0|auto_generated|op_5~23  = CARRY((!\cd|vdxc|y|Mult0|auto_generated|op_5~21 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT11 ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT11 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~21 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~22_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~23 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~22 .lut_mask = 16'h5A5F;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N30
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~58 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~58_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_5~22_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT29  & (\cd|vdxc|y|Mult0|auto_generated|op_4~57  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT29  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~57 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~22_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT29  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~57 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT29  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~57 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~59  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~22_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT29  & !\cd|vdxc|y|Mult0|auto_generated|op_4~57 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~22_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~57 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT29 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~22_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~57 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~58_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~59 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~58 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N30
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~58 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~58_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT11  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT11  & (\cd|vdxc|y|Mult0|auto_generated|op_3~57  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT11  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~57 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT11  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT11  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~57 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT11  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~57 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~59  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT11  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT11  & !\cd|vdxc|y|Mult0|auto_generated|op_3~57 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT11  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~57 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT11 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT11 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~57 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~58_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~59 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~58 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N0
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~94 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~94_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT29  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~58_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~93  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~58_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~93 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT29  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~58_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~93 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~58_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~93 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~95  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT29  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~58_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~93 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT29  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~93 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~58_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT29 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~93 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~94_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~95 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~94 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N0
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~94 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~94_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_4~58_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~94_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~93  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~94_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~93 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~58_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~94_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~93 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~94_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~93 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~95  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~58_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~94_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~93 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~58_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~93 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~94_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~58_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~93 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~94_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~95 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~94 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N0
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~60 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~60_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT12  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT12  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~59 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~61  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT12  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT12 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~59 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT12  & (\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT12  & !\cd|vdxc|y|Mult0|auto_generated|op_3~59 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT12 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~59 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~60_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~61 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~60 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N2
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~96 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~96_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT30  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~60_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~95 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~97  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT30  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~60_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~95 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT30  & (\cd|vdxc|y|Mult0|auto_generated|op_3~60_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~95 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT30 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~95 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~96_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~97 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~96 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N30
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~24 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~24_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT12  & (\cd|vdxc|y|Mult0|auto_generated|op_5~23  $ (GND))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT12  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~23  & VCC))
// \cd|vdxc|y|Mult0|auto_generated|op_5~25  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT12  & !\cd|vdxc|y|Mult0|auto_generated|op_5~23 ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT12 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~23 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~24_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~25 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~24 .lut_mask = 16'hA50A;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N0
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~60 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~60_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_5~24_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT30  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~59 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~61  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~24_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT30 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~59 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~24_combout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT30  & !\cd|vdxc|y|Mult0|auto_generated|op_4~59 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~24_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~59 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~60_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~61 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~60 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N2
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~96 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~96_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_1~96_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_4~60_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~95 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~97  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~96_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~60_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~95 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~96_combout  & 
// (\cd|vdxc|y|Mult0|auto_generated|op_4~60_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~95 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~96_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~95 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~96_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~97 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~96 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N2
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~62 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~62_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT13  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT13  & (\cd|vdxc|y|Mult0|auto_generated|op_3~61  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT13  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~61 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT13  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT13  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~61 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT13  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~61 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~63  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT13  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT13  & !\cd|vdxc|y|Mult0|auto_generated|op_3~61 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT13  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~61 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT13 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT13 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~61 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~62_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~63 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~62 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~98 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~98_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_3~62_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT31  & (\cd|vdxc|y|Mult0|auto_generated|op_1~97  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT31  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~97 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~62_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT31  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~97 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT31  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~97 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~99  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_3~62_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT31  & !\cd|vdxc|y|Mult0|auto_generated|op_1~97 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~62_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~97 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT31 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_3~62_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~97 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~98_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~99 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~98 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N0
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~26 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~26_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT13  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~25 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT13  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~25 ) 
// # (GND)))
// \cd|vdxc|y|Mult0|auto_generated|op_5~27  = CARRY((!\cd|vdxc|y|Mult0|auto_generated|op_5~25 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT13 ))

	.dataa(gnd),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~25 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~26_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~27 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~26 .lut_mask = 16'h3C3F;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N2
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~62 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~62_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT31  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~26_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_4~61  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~26_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~61 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT31  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~26_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~61 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~26_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~61 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~63  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT31  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~26_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_4~61 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT31  & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~61 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~26_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT31 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_5~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~61 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~62_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~63 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~62 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~98 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~98_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_1~98_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~62_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~97  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~62_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~97 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~98_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~62_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~97 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~62_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~97 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~99  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~98_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~62_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~97 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~98_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~97 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~62_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~98_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~97 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~98_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~99 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~98 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X71_Y35_N0
cycloneive_mac_mult \cd|vdxc|y|Mult0|auto_generated|mac_mult21 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout }),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_mult21_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult21 .dataa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult21 .dataa_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult21 .datab_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult21 .datab_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult21 .signa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult21 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y35_N2
cycloneive_mac_out \cd|vdxc|y|Mult0|auto_generated|mac_out22 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT35 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT34 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT33 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT32 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT31 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT30 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT29 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT28 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT27 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT26 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT25 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT24 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT23 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT22 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT21 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT20 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT19 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT18 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT17 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT16 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT15 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT14 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT13 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT12 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT11 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT9 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT8 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT7 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT6 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT4 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT3 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~DATAOUT1 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult21~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_out22_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out22 .dataa_width = 36;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out22 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X71_Y29_N0
cycloneive_mac_mult \cd|vdxc|y|Mult0|auto_generated|mac_mult25 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout }),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_mult25_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult25 .dataa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult25 .dataa_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult25 .datab_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult25 .datab_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult25 .signa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult25 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y29_N2
cycloneive_mac_out \cd|vdxc|y|Mult0|auto_generated|mac_out26 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT35 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT34 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT33 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT32 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT31 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT30 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT29 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT28 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT27 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT26 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT25 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT24 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT23 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT22 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT21 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT20 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT19 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT18 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT17 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT16 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT15 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT14 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT13 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT12 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT11 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT9 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT8 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT7 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT6 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT4 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT3 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~DATAOUT1 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult25~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_out26_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out26 .dataa_width = 36;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out26 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N2
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~28 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~28_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT14  & (\cd|vdxc|y|Mult0|auto_generated|op_5~27  $ (GND))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT14  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~27  & VCC))
// \cd|vdxc|y|Mult0|auto_generated|op_5~29  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT14  & !\cd|vdxc|y|Mult0|auto_generated|op_5~27 ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT14 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~27 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~28_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~29 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~28 .lut_mask = 16'hA50A;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~30 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~30_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT15  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~29 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT15  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~29 ) 
// # (GND)))
// \cd|vdxc|y|Mult0|auto_generated|op_5~31  = CARRY((!\cd|vdxc|y|Mult0|auto_generated|op_5~29 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT15 ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~29 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~30_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~31 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~30 .lut_mask = 16'h5A5F;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~32 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~32_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT16  & (\cd|vdxc|y|Mult0|auto_generated|op_5~31  $ (GND))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT16  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~31  & VCC))
// \cd|vdxc|y|Mult0|auto_generated|op_5~33  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT16  & !\cd|vdxc|y|Mult0|auto_generated|op_5~31 ))

	.dataa(gnd),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~31 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~32_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~33 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~32 .lut_mask = 16'hC30C;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~34 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~34_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT17  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~33 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT17  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~33 ) 
// # (GND)))
// \cd|vdxc|y|Mult0|auto_generated|op_5~35  = CARRY((!\cd|vdxc|y|Mult0|auto_generated|op_5~33 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT17 ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT17 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~33 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~34_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~35 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~34 .lut_mask = 16'h5A5F;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~36 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~36_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out26~dataout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT18  $ (!\cd|vdxc|y|Mult0|auto_generated|op_5~35 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_5~37  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out26~dataout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT18 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~35 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~dataout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT18  & !\cd|vdxc|y|Mult0|auto_generated|op_5~35 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out26~dataout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~35 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~36_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~37 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~36 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~38 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~38_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT19  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT1  & (\cd|vdxc|y|Mult0|auto_generated|op_5~37  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT1  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~37 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT19  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT1  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~37 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~37 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_5~39  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT19  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT1  & !\cd|vdxc|y|Mult0|auto_generated|op_5~37 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT19  & ((!\cd|vdxc|y|Mult0|auto_generated|op_5~37 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT1 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT19 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~37 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~38_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~39 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~38 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~40 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~40_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT2  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT20  $ (!\cd|vdxc|y|Mult0|auto_generated|op_5~39 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_5~41  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT2  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT20 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~39 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT2  & (\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT20  & !\cd|vdxc|y|Mult0|auto_generated|op_5~39 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT2 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~39 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~40_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~41 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~40 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~42 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~42_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT21  & (\cd|vdxc|y|Mult0|auto_generated|op_5~41  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT21  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~41 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT21  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~41 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT21  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~41 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_5~43  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT3  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT21  & !\cd|vdxc|y|Mult0|auto_generated|op_5~41 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT3  & ((!\cd|vdxc|y|Mult0|auto_generated|op_5~41 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT21 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT3 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~41 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~42_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~43 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~42 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~44 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~44_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT4  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT22  $ (!\cd|vdxc|y|Mult0|auto_generated|op_5~43 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_5~45  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT4  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT22 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~43 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT4  & (\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT22  & !\cd|vdxc|y|Mult0|auto_generated|op_5~43 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT4 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~43 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~44_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~45 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~44 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~46 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~46_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT5  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~45 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT5  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~45 ) # 
// (GND)))
// \cd|vdxc|y|Mult0|auto_generated|op_5~47  = CARRY((!\cd|vdxc|y|Mult0|auto_generated|op_5~45 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT5 ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT5 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~45 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~46_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~47 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~46 .lut_mask = 16'h5A5F;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~48 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~48_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT6  & (\cd|vdxc|y|Mult0|auto_generated|op_5~47  $ (GND))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT6  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~47  & VCC))
// \cd|vdxc|y|Mult0|auto_generated|op_5~49  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT6  & !\cd|vdxc|y|Mult0|auto_generated|op_5~47 ))

	.dataa(gnd),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~47 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~48_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~49 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~48 .lut_mask = 16'hC30C;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~50 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~50_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT7  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~49 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT7  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~49 ) # 
// (GND)))
// \cd|vdxc|y|Mult0|auto_generated|op_5~51  = CARRY((!\cd|vdxc|y|Mult0|auto_generated|op_5~49 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT7 ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT7 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~49 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~50_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~51 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~50 .lut_mask = 16'h5A5F;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~52 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~52_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT8  & (\cd|vdxc|y|Mult0|auto_generated|op_5~51  $ (GND))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT8  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~51  & VCC))
// \cd|vdxc|y|Mult0|auto_generated|op_5~53  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT8  & !\cd|vdxc|y|Mult0|auto_generated|op_5~51 ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT8 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~51 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~52_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~53 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~52 .lut_mask = 16'hA50A;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N28
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~54 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~54_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT9  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~53 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT9  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~53 ) # 
// (GND)))
// \cd|vdxc|y|Mult0|auto_generated|op_5~55  = CARRY((!\cd|vdxc|y|Mult0|auto_generated|op_5~53 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT9 ))

	.dataa(gnd),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~53 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~54_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~55 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~54 .lut_mask = 16'h3C3F;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N30
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~56 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~56_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT10  & (\cd|vdxc|y|Mult0|auto_generated|op_5~55  $ (GND))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT10  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~55  & VCC))
// \cd|vdxc|y|Mult0|auto_generated|op_5~57  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT10  & !\cd|vdxc|y|Mult0|auto_generated|op_5~55 ))

	.dataa(gnd),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~55 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~56_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~57 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~56 .lut_mask = 16'hC30C;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N0
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~58 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~58_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT11  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~57 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT11  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~57 ) 
// # (GND)))
// \cd|vdxc|y|Mult0|auto_generated|op_5~59  = CARRY((!\cd|vdxc|y|Mult0|auto_generated|op_5~57 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT11 ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT11 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~57 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~58_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~59 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~58 .lut_mask = 16'h5A5F;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N2
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~60 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~60_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT12  & (\cd|vdxc|y|Mult0|auto_generated|op_5~59  $ (GND))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT12  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~59  & VCC))
// \cd|vdxc|y|Mult0|auto_generated|op_5~61  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT12  & !\cd|vdxc|y|Mult0|auto_generated|op_5~59 ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT12 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~59 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~60_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~61 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~60 .lut_mask = 16'hA50A;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~62 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~62_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT13  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~61 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT13  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~61 ) 
// # (GND)))
// \cd|vdxc|y|Mult0|auto_generated|op_5~63  = CARRY((!\cd|vdxc|y|Mult0|auto_generated|op_5~61 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT13 ))

	.dataa(gnd),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~61 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~62_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~63 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~62 .lut_mask = 16'h3C3F;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~64 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~64_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT14  & (\cd|vdxc|y|Mult0|auto_generated|op_5~63  $ (GND))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT14  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~63  & VCC))
// \cd|vdxc|y|Mult0|auto_generated|op_5~65  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT14  & !\cd|vdxc|y|Mult0|auto_generated|op_5~63 ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT14 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~63 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~64_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~65 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~64 .lut_mask = 16'hA50A;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~64 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~64_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT32  $ (\cd|vdxc|y|Mult0|auto_generated|op_5~28_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~63 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~65  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT32  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~28_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~63 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT32  & (\cd|vdxc|y|Mult0|auto_generated|op_5~28_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_4~63 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT32 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_5~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~63 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~64_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~65 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~64 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~66 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~66_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_5~30_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT33  & (\cd|vdxc|y|Mult0|auto_generated|op_4~65  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT33  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~65 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~30_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT33  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~65 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT33  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~65 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~67  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~30_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT33  & !\cd|vdxc|y|Mult0|auto_generated|op_4~65 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~30_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~65 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT33 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~30_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~65 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~66_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~67 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~66 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~68 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~68_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT34  $ (\cd|vdxc|y|Mult0|auto_generated|op_5~32_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~67 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~69  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT34  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~32_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~67 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT34  & (\cd|vdxc|y|Mult0|auto_generated|op_5~32_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_4~67 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT34 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_5~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~67 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~68_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~69 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~68 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~70 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~70_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_5~34_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT35  & (\cd|vdxc|y|Mult0|auto_generated|op_4~69  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT35  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~69 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~34_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT35  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~69 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT35  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~69 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~71  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~34_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT35  & !\cd|vdxc|y|Mult0|auto_generated|op_4~69 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~34_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~69 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT35 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~34_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out10~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~69 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~70_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~71 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~70 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~72 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~72_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_5~36_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT18  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~71 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~73  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~36_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT18 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~71 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~36_combout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT18  & !\cd|vdxc|y|Mult0|auto_generated|op_4~71 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~36_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~71 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~72_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~73 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~72 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~74 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~74_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_5~38_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT19  & (\cd|vdxc|y|Mult0|auto_generated|op_4~73  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT19  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~73 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~38_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT19  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~73 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT19  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~73 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~75  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~38_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT19  & !\cd|vdxc|y|Mult0|auto_generated|op_4~73 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~38_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~73 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT19 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~38_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~73 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~74_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~75 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~74 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~76 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~76_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT20  $ (\cd|vdxc|y|Mult0|auto_generated|op_5~40_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~75 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~77  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT20  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~40_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~75 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT20  & (\cd|vdxc|y|Mult0|auto_generated|op_5~40_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_4~75 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT20 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_5~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~75 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~76_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~77 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~76 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~78 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~78_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_5~42_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT21  & (\cd|vdxc|y|Mult0|auto_generated|op_4~77  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT21  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~77 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~42_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT21  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~77 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT21  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~77 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~79  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~42_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT21  & !\cd|vdxc|y|Mult0|auto_generated|op_4~77 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~42_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~77 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT21 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~42_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~77 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~78_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~79 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~78 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~80 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~80_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_5~44_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT22  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~79 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~81  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~44_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT22 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~79 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~44_combout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT22  & !\cd|vdxc|y|Mult0|auto_generated|op_4~79 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~44_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~79 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~80_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~81 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~80 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~82 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~82_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_5~46_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT23  & (\cd|vdxc|y|Mult0|auto_generated|op_4~81  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT23  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~81 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~46_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT23  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~81 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT23  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~81 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~83  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~46_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT23  & !\cd|vdxc|y|Mult0|auto_generated|op_4~81 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~46_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~81 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT23 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~46_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~81 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~82_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~83 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~82 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~84 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~84_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_5~48_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT24  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~83 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~85  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~48_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT24 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~83 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~48_combout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT24  & !\cd|vdxc|y|Mult0|auto_generated|op_4~83 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~48_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~83 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~84_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~85 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~84 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~86 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~86_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_5~50_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT25  & (\cd|vdxc|y|Mult0|auto_generated|op_4~85  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT25  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~85 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~50_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT25  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~85 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT25  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~85 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~87  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~50_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT25  & !\cd|vdxc|y|Mult0|auto_generated|op_4~85 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~50_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~85 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT25 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~50_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~85 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~86_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~87 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~86 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N28
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~88 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~88_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT26  $ (\cd|vdxc|y|Mult0|auto_generated|op_5~52_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~87 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~89  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT26  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~52_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~87 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT26  & (\cd|vdxc|y|Mult0|auto_generated|op_5~52_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_4~87 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT26 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_5~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~87 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~88_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~89 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~88 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N30
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~90 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~90_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT27  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~54_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_4~89  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~54_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~89 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT27  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~54_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~89 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~54_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~89 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~91  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT27  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~54_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_4~89 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT27  & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~89 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~54_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT27 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_5~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~89 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~90_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~91 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~90 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N0
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~92 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~92_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_5~56_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT28  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~91 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~93  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~56_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT28 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~91 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~56_combout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT28  & !\cd|vdxc|y|Mult0|auto_generated|op_4~91 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~56_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~91 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~92_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~93 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~92 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N2
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~94 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~94_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_5~58_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT29  & (\cd|vdxc|y|Mult0|auto_generated|op_4~93  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT29  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~93 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~58_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT29  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~93 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT29  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~93 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~95  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~58_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT29  & !\cd|vdxc|y|Mult0|auto_generated|op_4~93 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~58_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~93 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT29 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~58_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~93 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~94_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~95 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~94 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~96 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~96_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_5~60_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT30  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~95 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~97  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~60_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT30 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~95 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~60_combout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT30  & !\cd|vdxc|y|Mult0|auto_generated|op_4~95 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~60_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~95 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~96_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~97 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~96 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~98 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~98_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT31  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~62_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_4~97  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~62_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~97 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT31  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~62_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~97 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~62_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~97 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~99  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT31  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~62_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_4~97 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT31  & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~97 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~62_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT31 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_5~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~97 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~98_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~99 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~98 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~100 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~100_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_5~64_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT32  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~99 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~101  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~64_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT32 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~99 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~64_combout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT32  & !\cd|vdxc|y|Mult0|auto_generated|op_4~99 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~64_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~99 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~100_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~101 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~100 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X71_Y28_N0
cycloneive_mac_mult \cd|vdxc|y|Mult0|auto_generated|mac_mult17 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout }),
	.datab({vcc,gnd,gnd,vcc,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_mult17_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult17 .dataa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult17 .dataa_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult17 .datab_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult17 .datab_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult17 .signa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult17 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y28_N2
cycloneive_mac_out \cd|vdxc|y|Mult0|auto_generated|mac_out18 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT22 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT21 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT20 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT19 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT18 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT17 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT16 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT15 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT14 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT13 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT12 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT11 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT9 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT8 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT7 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT6 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT4 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT3 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~DATAOUT1 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~dataout ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~12 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~11 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult17~10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~9 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~8 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~7 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~6 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult17~5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~4 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~3 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult17~1 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult17~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_out18_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out18 .dataa_width = 36;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out18 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~64 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~64_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT14  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT14  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~63 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~65  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT14  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT14 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~63 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT14  & (\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT14  & !\cd|vdxc|y|Mult0|auto_generated|op_3~63 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT14 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~63 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~64_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~65 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~64 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~66 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~66_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT15  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT15  & (\cd|vdxc|y|Mult0|auto_generated|op_3~65  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT15  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~65 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT15  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT15  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~65 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT15  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~65 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~67  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT15  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT15  & !\cd|vdxc|y|Mult0|auto_generated|op_3~65 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT15  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~65 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT15 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT15 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~65 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~66_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~67 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~66 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~68 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~68_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT16  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT16  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~67 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~69  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT16  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT16 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~67 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT16  & (\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT16  & !\cd|vdxc|y|Mult0|auto_generated|op_3~67 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT16 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~67 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~68_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~69 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~68 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~70 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~70_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT17  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT17  & (\cd|vdxc|y|Mult0|auto_generated|op_3~69  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT17  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~69 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT17  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT17  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~69 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT17  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~69 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~71  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT17  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT17  & !\cd|vdxc|y|Mult0|auto_generated|op_3~69 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT17  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~69 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT17 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT17 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out12~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~69 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~70_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~71 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~70 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~72 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~72_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out22~dataout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT18  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~71 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~73  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out22~dataout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT18 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~71 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~dataout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT18  & !\cd|vdxc|y|Mult0|auto_generated|op_3~71 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out22~dataout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~71 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~72_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~73 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~72 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~74 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~74_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT19  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT1  & (\cd|vdxc|y|Mult0|auto_generated|op_3~73  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT1  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~73 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT19  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT1  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~73 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~73 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~75  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT19  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT1  & !\cd|vdxc|y|Mult0|auto_generated|op_3~73 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT19  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~73 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT1 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT19 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~73 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~74_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~75 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~74 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~76 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~76_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT2  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT20  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~75 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~77  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT2  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT20 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~75 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT2  & (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT20  & !\cd|vdxc|y|Mult0|auto_generated|op_3~75 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT2 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~75 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~76_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~77 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~76 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~78 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~78_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT21  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT3  & (\cd|vdxc|y|Mult0|auto_generated|op_3~77  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT3  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~77 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT21  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT3  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~77 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~77 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~79  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT21  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT3  & !\cd|vdxc|y|Mult0|auto_generated|op_3~77 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT21  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~77 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT3 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT21 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~77 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~78_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~79 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~78 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~80 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~80_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT22  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT4  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~79 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~81  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT22  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT4 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~79 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT22  & (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT4  & !\cd|vdxc|y|Mult0|auto_generated|op_3~79 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT22 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~79 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~80_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~81 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~80 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~82 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~82_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT5  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT5  & (\cd|vdxc|y|Mult0|auto_generated|op_3~81  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT5  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~81 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT5  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT5  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~81 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT5  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~81 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~83  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT5  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT5  & !\cd|vdxc|y|Mult0|auto_generated|op_3~81 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT5  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~81 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT5 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT5 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~81 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~82_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~83 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~82 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~84 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~84_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT6  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT6  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~83 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~85  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT6  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT6 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~83 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT6  & (\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT6  & !\cd|vdxc|y|Mult0|auto_generated|op_3~83 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT6 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~83 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~84_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~85 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~84 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~86 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~86_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT7  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT7  & (\cd|vdxc|y|Mult0|auto_generated|op_3~85  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT7  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~85 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT7  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT7  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~85 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT7  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~85 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~87  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT7  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT7  & !\cd|vdxc|y|Mult0|auto_generated|op_3~85 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT7  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~85 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT7 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT7 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~85 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~86_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~87 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~86 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N28
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~88 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~88_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT8  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT8  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~87 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~89  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT8  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT8 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~87 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT8  & (\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT8  & !\cd|vdxc|y|Mult0|auto_generated|op_3~87 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT8 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~87 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~88_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~89 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~88 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N30
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~90 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~90_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT9  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT9  & (\cd|vdxc|y|Mult0|auto_generated|op_3~89  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT9  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~89 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT9  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT9  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~89 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT9  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~89 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~91  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT9  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT9  & !\cd|vdxc|y|Mult0|auto_generated|op_3~89 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT9  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~89 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT9 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT9 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~89 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~90_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~91 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~90 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N0
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~92 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~92_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT10  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT10  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~91 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~93  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT10  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT10 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~91 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT10  & (\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT10  & !\cd|vdxc|y|Mult0|auto_generated|op_3~91 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT10 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~91 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~92_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~93 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~92 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N2
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~94 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~94_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT11  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT11  & (\cd|vdxc|y|Mult0|auto_generated|op_3~93  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT11  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~93 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT11  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT11  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~93 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT11  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~93 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~95  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT11  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT11  & !\cd|vdxc|y|Mult0|auto_generated|op_3~93 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT11  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~93 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT11 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT11 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~93 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~94_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~95 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~94 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~96 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~96_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT12  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT12  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~95 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~97  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT12  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT12 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~95 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT12  & (\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT12  & !\cd|vdxc|y|Mult0|auto_generated|op_3~95 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT12 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~95 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~96_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~97 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~96 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~98 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~98_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT13  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT13  & (\cd|vdxc|y|Mult0|auto_generated|op_3~97  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT13  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~97 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT13  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT13  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~97 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT13  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~97 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~99  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT13  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT13  & !\cd|vdxc|y|Mult0|auto_generated|op_3~97 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT13  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~97 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT13 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT13 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~97 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~98_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~99 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~98 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~100 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~100_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT14  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT14  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~99 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~101  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT14  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT14 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~99 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT14  & (\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT14  & !\cd|vdxc|y|Mult0|auto_generated|op_3~99 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT14 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~99 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~100_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~101 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~100 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~100 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~100_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_3~64_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT32  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~99 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~101  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_3~64_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT32 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~99 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~64_combout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT32  & !\cd|vdxc|y|Mult0|auto_generated|op_1~99 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_3~64_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~99 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~100_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~101 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~100 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~102 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~102_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_3~66_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT33  & (\cd|vdxc|y|Mult0|auto_generated|op_1~101  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT33  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~101 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~66_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT33  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~101 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT33  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~101 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~103  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_3~66_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT33  & !\cd|vdxc|y|Mult0|auto_generated|op_1~101 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~66_combout 
//  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~101 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT33 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_3~66_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~101 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~102_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~103 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~102 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~104 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~104_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT34  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~68_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~103 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~105  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT34  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~68_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~103 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT34  & (\cd|vdxc|y|Mult0|auto_generated|op_3~68_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~103 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT34 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~103 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~104_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~105 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~104 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~106 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~106_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT35  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~70_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~105  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~70_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~105 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT35  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~70_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~105 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~70_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~105 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~107  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT35  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~70_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~105 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT35  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~105 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~70_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out14~DATAOUT35 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~105 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~106_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~107 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~106 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~108 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~108_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~dataout  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~72_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~107 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~109  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out18~dataout  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~72_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~107 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~dataout  & (\cd|vdxc|y|Mult0|auto_generated|op_3~72_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~107 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out18~dataout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~107 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~108_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~109 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~108 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~110 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~110_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~74_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~109  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~74_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~109 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~74_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~109 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~74_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~109 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~111  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT1  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~74_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~109 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT1  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~109 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~74_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT1 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~109 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~110_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~111 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~110 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~112 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~112_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT2  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~76_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~111 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~113  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT2  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~76_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~111 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT2  & (\cd|vdxc|y|Mult0|auto_generated|op_3~76_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~111 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT2 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~111 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~112_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~113 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~112 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~114 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~114_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~78_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~113  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~78_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~113 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~78_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~113 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~78_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~113 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~115  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT3  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~78_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~113 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT3  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~113 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~78_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT3 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~113 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~114_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~115 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~114 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~116 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~116_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_3~80_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT4  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~115 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~117  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_3~80_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT4 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~115 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~80_combout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT4  & !\cd|vdxc|y|Mult0|auto_generated|op_1~115 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_3~80_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~115 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~116_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~117 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~116 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~118 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~118_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT23  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~82_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~117  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~82_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~117 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT23  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~82_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~117 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~82_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~117 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~119  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT23  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~82_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~117 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT23  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~117 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~82_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT23 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~117 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~118_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~119 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~118 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~120 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~120_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_3~84_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT24  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~119 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~121  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_3~84_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT24 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~119 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~84_combout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT24  & !\cd|vdxc|y|Mult0|auto_generated|op_1~119 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_3~84_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~119 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~120_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~121 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~120 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N28
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~122 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~122_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT25  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~86_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~121  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~86_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~121 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT25  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~86_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~121 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~86_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~121 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~123  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT25  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~86_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~121 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT25  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~121 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~86_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT25 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~121 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~122_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~123 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~122 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N30
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~124 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~124_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT26  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~88_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~123 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~125  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT26  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~88_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~123 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT26  & (\cd|vdxc|y|Mult0|auto_generated|op_3~88_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~123 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT26 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~123 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~124_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~125 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~124 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~124 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N0
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~126 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~126_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT27  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~90_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~125  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~90_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~125 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT27  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~90_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~125 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~90_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~125 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~127  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT27  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~90_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~125 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT27  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~125 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~90_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT27 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~125 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~126_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~127 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~126 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~126 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N2
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~128 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~128_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT28  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~92_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~127 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~129  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT28  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~92_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~127 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT28  & (\cd|vdxc|y|Mult0|auto_generated|op_3~92_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~127 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT28 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~127 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~128_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~129 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~128 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~128 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~130 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~130_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_3~94_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT29  & (\cd|vdxc|y|Mult0|auto_generated|op_1~129  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT29  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~129 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~94_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT29  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~129 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT29  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~129 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~131  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_3~94_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT29  & !\cd|vdxc|y|Mult0|auto_generated|op_1~129 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~94_combout 
//  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~129 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT29 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_3~94_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~129 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~130_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~131 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~130 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~130 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~132 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~132_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_3~96_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT30  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~131 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~133  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_3~96_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT30 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~131 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~96_combout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT30  & !\cd|vdxc|y|Mult0|auto_generated|op_1~131 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_3~96_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~131 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~132_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~133 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~132 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~132 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~134 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~134_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_3~98_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT31  & (\cd|vdxc|y|Mult0|auto_generated|op_1~133  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT31  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~133 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~98_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT31  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~133 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT31  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~133 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~135  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_3~98_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT31  & !\cd|vdxc|y|Mult0|auto_generated|op_1~133 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~98_combout 
//  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~133 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT31 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_3~98_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~133 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~134_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~135 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~134 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~134 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~136 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~136_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT32  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~100_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~135 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~137  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT32  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~100_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~135 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT32  & (\cd|vdxc|y|Mult0|auto_generated|op_3~100_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~135 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT32 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~135 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~136_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~137 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~136 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~136 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~100 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~100_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_1~100_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_4~64_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~99 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~101  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~100_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~64_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~99 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~100_combout 
//  & (\cd|vdxc|y|Mult0|auto_generated|op_4~64_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~99 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~100_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~99 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~100_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~101 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~100 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~102 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~102_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_4~66_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~102_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~101  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~102_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~101 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~66_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~102_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~101 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~102_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~101 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~103  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~66_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~102_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~101 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~66_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~101 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~102_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~66_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~101 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~102_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~103 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~102 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~104 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~104_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~68_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~104_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~103 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~105  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~68_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~104_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~103 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~68_combout 
//  & (\cd|vdxc|y|Mult0|auto_generated|op_1~104_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~103 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~68_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~103 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~104_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~105 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~104 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~106 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~106_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_4~70_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~106_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~105  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~106_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~105 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~70_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~106_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~105 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~106_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~105 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~107  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~70_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~106_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~105 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~70_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~105 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~106_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~70_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~105 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~106_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~107 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~106 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~108 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~108_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~72_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~108_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~107 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~109  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~72_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~108_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~107 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~72_combout 
//  & (\cd|vdxc|y|Mult0|auto_generated|op_1~108_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~107 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~72_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~107 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~108_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~109 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~108 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~110 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~110_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_4~74_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~110_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~109  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~110_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~109 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~74_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~110_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~109 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~110_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~109 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~111  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~74_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~110_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~109 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~74_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~109 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~110_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~74_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~109 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~110_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~111 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~110 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~112 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~112_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~76_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~112_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~111 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~113  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~76_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~112_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~111 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~76_combout 
//  & (\cd|vdxc|y|Mult0|auto_generated|op_1~112_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~111 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~76_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~112_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~111 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~112_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~113 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~112 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~114 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~114_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_1~114_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~78_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~113  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~78_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~113 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~114_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~78_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~113 )) 
// # (!\cd|vdxc|y|Mult0|auto_generated|op_4~78_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~113 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~115  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~114_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~78_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~113 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~114_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_2~113 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~78_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~114_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~113 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~114_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~115 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~114 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~116 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~116_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~80_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~116_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~115 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~117  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~80_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~116_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~115 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~80_combout 
//  & (\cd|vdxc|y|Mult0|auto_generated|op_1~116_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~115 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~80_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~115 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~116_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~117 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~116 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~118 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~118_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_1~118_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~82_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~117  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~82_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~117 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~118_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~82_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~117 )) 
// # (!\cd|vdxc|y|Mult0|auto_generated|op_4~82_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~117 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~119  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~118_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~82_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~117 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~118_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_2~117 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~82_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~118_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~117 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~118_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~119 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~118 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~120 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~120_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~84_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~120_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~119 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~121  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~84_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~120_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~119 ))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~84_combout 
//  & (\cd|vdxc|y|Mult0|auto_generated|op_1~120_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~119 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~84_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~120_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~119 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~120_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~121 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~120 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N28
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~122 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~122_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_4~86_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~122_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~121  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~122_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~121 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~86_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~122_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~121 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~122_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~121 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~123  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~86_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~122_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~121 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~86_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~121 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~122_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~86_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~121 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~122_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~123 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~122 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N30
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~124 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~124_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_1~124_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_4~88_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~123 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~125  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~124_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~88_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~123 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~124_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_4~88_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~123 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~124_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~123 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~124_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~125 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~124 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~124 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N0
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~126 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~126_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_1~126_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~90_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~125  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~90_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~125 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~126_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~90_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~125 )) 
// # (!\cd|vdxc|y|Mult0|auto_generated|op_4~90_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~125 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~127  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~126_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~90_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~125 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~126_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_2~125 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~90_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~126_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~125 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~126_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~127 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~126 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~126 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N2
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~128 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~128_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_1~128_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_4~92_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~127 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~129  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~128_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~92_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~127 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~128_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_4~92_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~127 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~128_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~127 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~128_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~129 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~128 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~128 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N4
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~130 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~130_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_1~130_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~94_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~129  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~94_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~129 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~130_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~94_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~129 )) 
// # (!\cd|vdxc|y|Mult0|auto_generated|op_4~94_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~129 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~131  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~130_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~94_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~129 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~130_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_2~129 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~94_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~130_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~129 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~130_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~131 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~130 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~130 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N6
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~132 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~132_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_1~132_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_4~96_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~131 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~133  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~132_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~96_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~131 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~132_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_4~96_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~131 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~132_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~131 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~132_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~133 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~132 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~132 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~134 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~134_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_4~98_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~134_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~133  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~134_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~133 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~98_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~134_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~133 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~134_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~133 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~135  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~98_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~134_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~133 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~98_combout  & 
// ((!\cd|vdxc|y|Mult0|auto_generated|op_2~133 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~134_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~98_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~134_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~133 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~134_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~135 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~134 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~134 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~136 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~136_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~100_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~136_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~135 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~137  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~100_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~136_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~135 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~100_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~136_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~135 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~100_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~136_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~135 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~136_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~137 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~136 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~136 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N8
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~66 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~66_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT15  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~65 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT15  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~65 ) 
// # (GND)))
// \cd|vdxc|y|Mult0|auto_generated|op_5~67  = CARRY((!\cd|vdxc|y|Mult0|auto_generated|op_5~65 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT15 ))

	.dataa(gnd),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~65 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~66_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~67 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~66 .lut_mask = 16'h3C3F;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~102 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~102_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_5~66_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT33  & (\cd|vdxc|y|Mult0|auto_generated|op_4~101  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT33  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~101 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~66_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT33  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~101 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT33  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~101 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~103  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~66_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT33  & !\cd|vdxc|y|Mult0|auto_generated|op_4~101 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~66_combout 
//  & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~101 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT33 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~66_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~101 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~102_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~103 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~102 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~102 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~102_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT15  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT15  & (\cd|vdxc|y|Mult0|auto_generated|op_3~101  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT15  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~101 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT15  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT15  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~101 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT15  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~101 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~103  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT15  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT15  & !\cd|vdxc|y|Mult0|auto_generated|op_3~101 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT15  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~101 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT15 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT15 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~101 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~102_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~103 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~102 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~138 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~138_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT33  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~102_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~137  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~102_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~137 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT33  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~102_combout  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~137 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~102_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~137 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~139  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT33  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~102_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~137 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT33  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~137 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~102_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT33 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~137 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~138_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~139 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~138 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~138 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~138 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~138_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_4~102_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~138_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~137  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~138_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~137 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~102_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~138_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~137 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~138_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~137 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~139  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~102_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~138_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~137 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~102_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_2~137 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~138_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~102_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~138_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~137 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~138_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~139 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~138 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~138 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N10
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~68 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~68_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT16  & (\cd|vdxc|y|Mult0|auto_generated|op_5~67  $ (GND))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT16  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~67  & VCC))
// \cd|vdxc|y|Mult0|auto_generated|op_5~69  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT16  & !\cd|vdxc|y|Mult0|auto_generated|op_5~67 ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT16 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~67 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~68_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~69 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~68 .lut_mask = 16'hA50A;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~104 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~104_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_5~68_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT34  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~103 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~105  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~68_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT34 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~103 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~68_combout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT34  & !\cd|vdxc|y|Mult0|auto_generated|op_4~103 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~68_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~103 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~104_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~105 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~104 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~104 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~104_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT16  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT16  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~103 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~105  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT16  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT16 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~103 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT16  & (\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT16  & !\cd|vdxc|y|Mult0|auto_generated|op_3~103 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT16 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~103 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~104_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~105 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~104 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~140 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~140_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT34  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~104_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~139 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~141  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT34  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~104_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~139 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT34  & (\cd|vdxc|y|Mult0|auto_generated|op_3~104_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~139 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT34 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~139 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~140_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~141 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~140 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~140 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~140 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~140_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~104_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~140_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~139 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~141  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~104_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~140_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~139 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~104_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~140_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~139 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~104_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~140_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~139 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~140_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~141 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~140 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~140 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N12
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~70 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~70_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT17  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~69 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT17  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~69 ) 
// # (GND)))
// \cd|vdxc|y|Mult0|auto_generated|op_5~71  = CARRY((!\cd|vdxc|y|Mult0|auto_generated|op_5~69 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT17 ))

	.dataa(gnd),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~69 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~70_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~71 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~70 .lut_mask = 16'h3C3F;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~106 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~106_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_5~70_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT35  & (\cd|vdxc|y|Mult0|auto_generated|op_4~105  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT35  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~105 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~70_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT35  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~105 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT35  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~105 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~107  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~70_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT35  & !\cd|vdxc|y|Mult0|auto_generated|op_4~105 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~70_combout 
//  & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~105 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT35 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~70_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out16~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~105 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~106_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~107 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~106 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~106 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~106_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT17  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT17  & (\cd|vdxc|y|Mult0|auto_generated|op_3~105  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT17  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~105 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT17  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT17  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~105 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT17  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~105 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~107  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT17  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT17  & !\cd|vdxc|y|Mult0|auto_generated|op_3~105 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT17  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~105 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT17 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT17 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~105 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~106_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~107 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~106 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~142 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~142_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT35  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~106_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~141  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~106_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~141 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT35  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~106_combout  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~141 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~106_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~141 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~143  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT35  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~106_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~141 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT35  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~141 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~106_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out20~DATAOUT35 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~141 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~142_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~143 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~142 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~142 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~142 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~142_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_4~106_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~142_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~141  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~142_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~141 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~106_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~142_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~141 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~142_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~141 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~143  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~106_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~142_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~141 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~106_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_2~141 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~142_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~106_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~141 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~142_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~143 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~142 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~142 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X71_Y27_N0
cycloneive_mac_mult \cd|vdxc|y|Mult0|auto_generated|mac_mult31 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_mult31_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult31 .dataa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult31 .dataa_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult31 .datab_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult31 .datab_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult31 .signa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult31 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y27_N2
cycloneive_mac_out \cd|vdxc|y|Mult0|auto_generated|mac_out32 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT23 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT22 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT21 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT20 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT19 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT18 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT17 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT16 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT15 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT14 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT13 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT12 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT11 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT9 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT8 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT7 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT6 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT4 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT3 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~DATAOUT1 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~dataout ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~11 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult31~10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~9 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~8 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~7 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~6 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult31~5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~4 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~3 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult31~1 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult31~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_out32_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out32 .dataa_width = 36;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out32 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N14
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~72 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~72_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT18  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out32~dataout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_5~71 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_5~73  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT18  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out32~dataout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~71 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT18  & (\cd|vdxc|y|Mult0|auto_generated|mac_out32~dataout  & !\cd|vdxc|y|Mult0|auto_generated|op_5~71 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT18 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out32~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~71 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~72_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~73 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~72 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~108 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~108_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT18  $ (\cd|vdxc|y|Mult0|auto_generated|op_5~72_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~107 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~109  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT18  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~72_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~107 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT18  & (\cd|vdxc|y|Mult0|auto_generated|op_5~72_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_4~107 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT18 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_5~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~107 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~108_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~109 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~108 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X93_Y34_N0
cycloneive_mac_mult \cd|vdxc|y|Mult0|auto_generated|mac_mult23 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout }),
	.datab({vcc,gnd,gnd,vcc,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_mult23_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult23 .dataa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult23 .dataa_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult23 .datab_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult23 .datab_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult23 .signa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult23 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X93_Y34_N2
cycloneive_mac_out \cd|vdxc|y|Mult0|auto_generated|mac_out24 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT22 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT21 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT20 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT19 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT18 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT17 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT16 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT15 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT14 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT13 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT12 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT11 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT9 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT8 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT7 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT6 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT4 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT3 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~DATAOUT1 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~dataout ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~12 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~11 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult23~10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~9 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~8 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~7 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~6 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult23~5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~4 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~3 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult23~1 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult23~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_out24_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out24 .dataa_width = 36;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out24 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X93_Y35_N0
cycloneive_mac_mult \cd|vdxc|y|Mult0|auto_generated|mac_mult27 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,
\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout ,\rl|m0|Mult0|auto_generated|op_1~98_combout }),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_mult27_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult27 .dataa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult27 .dataa_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult27 .datab_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult27 .datab_width = 18;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult27 .signa_clock = "none";
defparam \cd|vdxc|y|Mult0|auto_generated|mac_mult27 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X93_Y35_N2
cycloneive_mac_out \cd|vdxc|y|Mult0|auto_generated|mac_out28 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT35 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT34 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT33 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT32 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT31 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT30 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT29 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT28 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT27 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT26 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT25 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT24 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT23 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT22 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT21 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT20 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT19 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT18 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT17 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT16 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT15 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT14 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT13 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT12 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT11 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT10 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT9 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT8 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT7 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT6 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT5 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT4 ,
\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT3 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT2 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~DATAOUT1 ,\cd|vdxc|y|Mult0|auto_generated|mac_mult27~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vdxc|y|Mult0|auto_generated|mac_out28_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out28 .dataa_width = 36;
defparam \cd|vdxc|y|Mult0|auto_generated|mac_out28 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~108 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~108_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out28~dataout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT18  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~107 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~109  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out28~dataout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT18 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~107 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out28~dataout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT18  & !\cd|vdxc|y|Mult0|auto_generated|op_3~107 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out28~dataout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~107 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~108_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~109 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~108 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~144 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~144_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out24~dataout  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~108_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~143 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~145  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out24~dataout  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~108_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~143 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out24~dataout  & (\cd|vdxc|y|Mult0|auto_generated|op_3~108_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~143 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out24~dataout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~143 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~144_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~145 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~144 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~144 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~144 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~144_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~108_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~144_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~143 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~145  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~108_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~144_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~143 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~108_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~144_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~143 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~108_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~143 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~144_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~145 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~144 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~144 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~110 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~110_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT19  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT1  & (\cd|vdxc|y|Mult0|auto_generated|op_3~109  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT1  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~109 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT19  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT1  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~109 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~109 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~111  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT19  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT1  & !\cd|vdxc|y|Mult0|auto_generated|op_3~109 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT19  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~109 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT1 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT19 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~109 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~110_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~111 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~110 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~146 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~146_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~110_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~145  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~110_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~145 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~110_combout  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~145 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~110_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~145 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~147  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT1  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~110_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~145 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT1  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~145 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~110_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT1 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~145 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~146_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~147 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~146 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~146 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N16
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~74 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~74_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT19  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT1  & (\cd|vdxc|y|Mult0|auto_generated|op_5~73  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT1  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~73 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT19  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT1  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~73 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT1  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~73 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_5~75  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT19  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT1  & !\cd|vdxc|y|Mult0|auto_generated|op_5~73 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT19  & ((!\cd|vdxc|y|Mult0|auto_generated|op_5~73 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT1 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT19 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~73 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~74_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~75 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~74 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~110 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~110_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_5~74_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT19  & (\cd|vdxc|y|Mult0|auto_generated|op_4~109  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT19  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~109 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~74_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT19  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~109 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT19  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~109 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~111  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~74_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT19  & !\cd|vdxc|y|Mult0|auto_generated|op_4~109 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~74_combout 
//  & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~109 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT19 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~74_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~109 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~110_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~111 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~110 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~146 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~146_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_1~146_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~110_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~145  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~110_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~145 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~146_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~110_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~145 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~110_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~145 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~147  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~146_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~110_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~145 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~146_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_2~145 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~110_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~146_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~145 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~146_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~147 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~146 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~146 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N18
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~76 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~76_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT2  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT20  $ (!\cd|vdxc|y|Mult0|auto_generated|op_5~75 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_5~77  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT2  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT20 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~75 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT2  & (\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT20  & !\cd|vdxc|y|Mult0|auto_generated|op_5~75 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT2 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~75 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~76_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~77 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~76 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~112 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~112_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_5~76_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT20  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~111 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~113  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~76_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT20 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~111 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~76_combout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT20  & !\cd|vdxc|y|Mult0|auto_generated|op_4~111 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~76_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~111 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~112_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~113 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~112 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~112 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~112_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT2  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT20  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~111 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~113  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT2  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT20 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~111 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT2  & (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT20  & !\cd|vdxc|y|Mult0|auto_generated|op_3~111 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT2 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~111 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~112_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~113 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~112 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~148 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~148_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_3~112_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT2  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~147 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~149  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_3~112_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT2 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~147 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~112_combout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT2  & !\cd|vdxc|y|Mult0|auto_generated|op_1~147 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_3~112_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~147 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~148_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~149 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~148 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~148 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~148 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~148_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~112_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~148_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~147 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~149  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~112_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~148_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~147 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~112_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~148_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~147 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~112_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~148_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~147 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~148_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~149 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~148 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~148 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~114 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~114_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT21  & (\cd|vdxc|y|Mult0|auto_generated|op_3~113  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT21  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~113 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT21  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~113 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT21  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~113 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_3~115  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT3  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT21  & !\cd|vdxc|y|Mult0|auto_generated|op_3~113 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT3  & ((!\cd|vdxc|y|Mult0|auto_generated|op_3~113 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT21 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT3 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~113 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~114_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~115 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~114 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~150 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~150_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~114_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~149  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_3~114_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_1~149 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~114_combout  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_1~149 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~114_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~149 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_1~151  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT3  & (!\cd|vdxc|y|Mult0|auto_generated|op_3~114_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~149 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT3  & ((!\cd|vdxc|y|Mult0|auto_generated|op_1~149 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~114_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT3 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~114_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~149 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~150_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~151 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~150 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~150 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N20
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~78 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~78_combout  = (\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT21  & (\cd|vdxc|y|Mult0|auto_generated|op_5~77  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT21  & (!\cd|vdxc|y|Mult0|auto_generated|op_5~77 )))) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT3  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT21  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~77 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT21  & ((\cd|vdxc|y|Mult0|auto_generated|op_5~77 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_5~79  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT3  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT21  & !\cd|vdxc|y|Mult0|auto_generated|op_5~77 )) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT3  & ((!\cd|vdxc|y|Mult0|auto_generated|op_5~77 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT21 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT3 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~77 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~78_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~79 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~78 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~114 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~114_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_5~78_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT21  & (\cd|vdxc|y|Mult0|auto_generated|op_4~113  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT21  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~113 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~78_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT21  & 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~113 )) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT21  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~113 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_4~115  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~78_combout  & (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT21  & !\cd|vdxc|y|Mult0|auto_generated|op_4~113 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~78_combout 
//  & ((!\cd|vdxc|y|Mult0|auto_generated|op_4~113 ) # (!\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT21 ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~78_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~113 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~114_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~115 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~114 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~150 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~150_combout  = (\cd|vdxc|y|Mult0|auto_generated|op_1~150_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~114_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_2~149  & VCC)) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~114_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~149 )))) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~150_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_4~114_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_2~149 
// )) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~114_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_2~149 ) # (GND)))))
// \cd|vdxc|y|Mult0|auto_generated|op_2~151  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_1~150_combout  & (!\cd|vdxc|y|Mult0|auto_generated|op_4~114_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~149 )) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~150_combout  
// & ((!\cd|vdxc|y|Mult0|auto_generated|op_2~149 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~114_combout ))))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_1~150_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_4~114_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~149 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~150_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~151 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~150 .lut_mask = 16'h9617;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~150 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N22
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~80 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~80_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT4  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT22  $ (!\cd|vdxc|y|Mult0|auto_generated|op_5~79 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_5~81  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT4  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT22 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_5~79 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT4  & (\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT22  & !\cd|vdxc|y|Mult0|auto_generated|op_5~79 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT4 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out18~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~79 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~80_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_5~81 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~80 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~116 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~116_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_5~80_combout  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT22  $ (!\cd|vdxc|y|Mult0|auto_generated|op_4~115 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_4~117  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_5~80_combout  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT22 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_4~115 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_5~80_combout  & (\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT22  & !\cd|vdxc|y|Mult0|auto_generated|op_4~115 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_5~80_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~115 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~116_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_4~117 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~116 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~116 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~116_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT4  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT22  $ (!\cd|vdxc|y|Mult0|auto_generated|op_3~115 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_3~117  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT4  & ((\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT22 ) # (!\cd|vdxc|y|Mult0|auto_generated|op_3~115 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT4  & (\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT22  & !\cd|vdxc|y|Mult0|auto_generated|op_3~115 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT4 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~115 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~116_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_3~117 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~116 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~152 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~152_combout  = ((\cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT4  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~116_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_1~151 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_1~153  = CARRY((\cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT4  & ((\cd|vdxc|y|Mult0|auto_generated|op_3~116_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_1~151 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT4  & (\cd|vdxc|y|Mult0|auto_generated|op_3~116_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_1~151 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT4 ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_3~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~151 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~152_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_1~153 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~152 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~152 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~152 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~152_combout  = ((\cd|vdxc|y|Mult0|auto_generated|op_4~116_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~152_combout  $ (!\cd|vdxc|y|Mult0|auto_generated|op_2~151 )))) # (GND)
// \cd|vdxc|y|Mult0|auto_generated|op_2~153  = CARRY((\cd|vdxc|y|Mult0|auto_generated|op_4~116_combout  & ((\cd|vdxc|y|Mult0|auto_generated|op_1~152_combout ) # (!\cd|vdxc|y|Mult0|auto_generated|op_2~151 ))) # 
// (!\cd|vdxc|y|Mult0|auto_generated|op_4~116_combout  & (\cd|vdxc|y|Mult0|auto_generated|op_1~152_combout  & !\cd|vdxc|y|Mult0|auto_generated|op_2~151 )))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|op_4~116_combout ),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~152_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~151 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~152_combout ),
	.cout(\cd|vdxc|y|Mult0|auto_generated|op_2~153 ));
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~152 .lut_mask = 16'h698E;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~152 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_3~118 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_3~118_combout  = \cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT5  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~117  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT5 ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out24~DATAOUT5 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cd|vdxc|y|Mult0|auto_generated|mac_out32~DATAOUT5 ),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_3~117 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_3~118_combout ),
	.cout());
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~118 .lut_mask = 16'hA55A;
defparam \cd|vdxc|y|Mult0|auto_generated|op_3~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N28
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_1~154 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_1~154_combout  = \cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT23  $ (\cd|vdxc|y|Mult0|auto_generated|op_1~153  $ (\cd|vdxc|y|Mult0|auto_generated|op_3~118_combout ))

	.dataa(\cd|vdxc|y|Mult0|auto_generated|mac_out26~DATAOUT23 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cd|vdxc|y|Mult0|auto_generated|op_3~118_combout ),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_1~153 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_1~154_combout ),
	.cout());
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~154 .lut_mask = 16'hA55A;
defparam \cd|vdxc|y|Mult0|auto_generated|op_1~154 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N24
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_5~82 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_5~82_combout  = \cd|vdxc|y|Mult0|auto_generated|op_5~81  $ (\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cd|vdxc|y|Mult0|auto_generated|mac_out28~DATAOUT5 ),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_5~81 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_5~82_combout ),
	.cout());
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~82 .lut_mask = 16'h0FF0;
defparam \cd|vdxc|y|Mult0|auto_generated|op_5~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N26
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_4~118 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_4~118_combout  = \cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT23  $ (\cd|vdxc|y|Mult0|auto_generated|op_4~117  $ (\cd|vdxc|y|Mult0|auto_generated|op_5~82_combout ))

	.dataa(gnd),
	.datab(\cd|vdxc|y|Mult0|auto_generated|mac_out22~DATAOUT23 ),
	.datac(gnd),
	.datad(\cd|vdxc|y|Mult0|auto_generated|op_5~82_combout ),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_4~117 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_4~118_combout ),
	.cout());
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~118 .lut_mask = 16'hC33C;
defparam \cd|vdxc|y|Mult0|auto_generated|op_4~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N28
cycloneive_lcell_comb \cd|vdxc|y|Mult0|auto_generated|op_2~154 (
// Equation(s):
// \cd|vdxc|y|Mult0|auto_generated|op_2~154_combout  = \cd|vdxc|y|Mult0|auto_generated|op_1~154_combout  $ (\cd|vdxc|y|Mult0|auto_generated|op_2~153  $ (\cd|vdxc|y|Mult0|auto_generated|op_4~118_combout ))

	.dataa(gnd),
	.datab(\cd|vdxc|y|Mult0|auto_generated|op_1~154_combout ),
	.datac(gnd),
	.datad(\cd|vdxc|y|Mult0|auto_generated|op_4~118_combout ),
	.cin(\cd|vdxc|y|Mult0|auto_generated|op_2~153 ),
	.combout(\cd|vdxc|y|Mult0|auto_generated|op_2~154_combout ),
	.cout());
// synopsys translate_off
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~154 .lut_mask = 16'hC33C;
defparam \cd|vdxc|y|Mult0|auto_generated|op_2~154 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y35_N0
cycloneive_mac_mult \cd|vsqrmod|Mult0|auto_generated|mac_mult27 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|op_2~98_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~96_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~94_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~92_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~90_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~88_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~86_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~84_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~82_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~80_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~78_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~76_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~74_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~72_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~70_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~68_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~66_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~64_combout }),
	.datab({\cd|vdxc|y|Mult0|auto_generated|op_2~154_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~152_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~150_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~148_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~146_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~144_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~142_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~140_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~138_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~136_combout ,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_mult27_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult27 .dataa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult27 .dataa_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult27 .datab_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult27 .datab_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult27 .signa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult27 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y35_N2
cycloneive_mac_out \cd|vsqrmod|Mult0|auto_generated|mac_out28 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT27 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT26 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT25 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT24 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT23 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT22 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT21 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT20 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT19 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT18 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT17 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT16 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT15 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT14 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT13 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT12 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT11 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT10 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT9 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT8 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT4 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT3 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~DATAOUT1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~dataout ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult27~7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~4 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~3 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult27~2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult27~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_out28_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out28 .dataa_width = 36;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out28 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y33_N0
cycloneive_mac_mult \cd|vsqrmod|Mult0|auto_generated|mac_mult21 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|op_2~134_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~132_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~130_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~128_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~126_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~124_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~122_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~120_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~118_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~116_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~114_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~112_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~110_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~108_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~106_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~104_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~102_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~100_combout }),
	.datab({\cd|vdxc|y|Mult0|auto_generated|op_2~134_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~132_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~130_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~128_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~126_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~124_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~122_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~120_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~118_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~116_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~114_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~112_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~110_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~108_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~106_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~104_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~102_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~100_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_mult21_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult21 .dataa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult21 .dataa_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult21 .datab_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult21 .datab_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult21 .signa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult21 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y33_N2
cycloneive_mac_out \cd|vsqrmod|Mult0|auto_generated|mac_out22 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT35 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT34 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT33 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT32 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT31 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT30 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT29 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT28 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT27 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT26 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT25 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT24 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT23 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT22 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT21 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT20 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT19 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT18 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT17 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT16 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT15 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT14 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT13 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT12 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT11 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT10 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT9 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT8 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT4 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT3 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~DATAOUT1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult21~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_out22_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out22 .dataa_width = 36;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out22 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y39_N0
cycloneive_mac_mult \cd|vsqrmod|Mult0|auto_generated|mac_mult25 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|op_2~62_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~60_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~58_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~56_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~54_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~52_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~50_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~48_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~46_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~44_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~42_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~40_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~38_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~36_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~34_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~32_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~30_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~28_combout }),
	.datab({\cd|vdxc|y|Mult0|auto_generated|op_2~154_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~152_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~150_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~148_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~146_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~144_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~142_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~140_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~138_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~136_combout ,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_mult25_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult25 .dataa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult25 .dataa_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult25 .datab_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult25 .datab_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult25 .signa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult25 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y39_N2
cycloneive_mac_out \cd|vsqrmod|Mult0|auto_generated|mac_out26 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT27 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT26 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT25 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT24 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT23 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT22 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT21 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT20 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT19 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT18 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT17 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT16 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT15 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT14 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT13 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT12 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT11 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT10 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT9 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT8 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT4 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT3 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~DATAOUT1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~dataout ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult25~7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~4 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~3 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult25~2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult25~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_out26_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out26 .dataa_width = 36;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out26 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y36_N0
cycloneive_mac_mult \cd|vsqrmod|Mult0|auto_generated|mac_mult7 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|op_2~62_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~60_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~58_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~56_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~54_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~52_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~50_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~48_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~46_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~44_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~42_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~40_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~38_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~36_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~34_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~32_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~30_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~28_combout }),
	.datab({\cd|vdxc|y|Mult0|auto_generated|op_2~154_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~152_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~150_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~148_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~146_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~144_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~142_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~140_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~138_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~136_combout ,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_mult7_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult7 .dataa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult7 .dataa_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult7 .datab_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult7 .datab_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult7 .signa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult7 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y36_N2
cycloneive_mac_out \cd|vsqrmod|Mult0|auto_generated|mac_out8 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT27 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT26 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT25 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT24 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT23 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT22 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT21 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT20 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT19 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT18 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT17 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT16 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT15 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT14 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT13 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT12 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT11 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT10 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT9 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT8 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT4 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT3 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~DATAOUT1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~dataout ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~7 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult7~6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~4 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~3 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~2 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult7~1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult7~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_out8_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out8 .dataa_width = 36;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out8 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y40_N0
cycloneive_mac_mult \cd|vsqrmod|Mult0|auto_generated|mac_mult5 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|op_2~62_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~60_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~58_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~56_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~54_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~52_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~50_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~48_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~46_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~44_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~42_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~40_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~38_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~36_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~34_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~32_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~30_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~28_combout }),
	.datab({\cd|vdxc|y|Mult0|auto_generated|op_2~134_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~132_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~130_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~128_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~126_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~124_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~122_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~120_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~118_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~116_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~114_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~112_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~110_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~108_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~106_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~104_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~102_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~100_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult5 .dataa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult5 .datab_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y40_N2
cycloneive_mac_out \cd|vsqrmod|Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT35 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT34 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT33 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT32 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT31 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT30 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT29 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT28 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT27 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT26 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT25 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT24 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT23 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT22 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT21 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT20 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT19 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT18 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT17 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT16 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT15 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT14 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT13 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT12 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT11 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT10 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT9 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT8 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT4 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT3 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~DATAOUT1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult5~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y42_N0
cycloneive_mac_mult \cd|vsqrmod|Mult0|auto_generated|mac_mult19 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|op_2~134_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~132_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~130_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~128_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~126_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~124_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~122_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~120_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~118_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~116_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~114_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~112_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~110_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~108_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~106_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~104_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~102_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~100_combout }),
	.datab({\cd|vdxc|y|Mult0|auto_generated|op_2~98_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~96_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~94_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~92_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~90_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~88_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~86_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~84_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~82_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~80_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~78_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~76_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~74_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~72_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~70_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~68_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~66_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~64_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_mult19_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult19 .dataa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult19 .dataa_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult19 .datab_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult19 .datab_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult19 .signa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult19 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y42_N2
cycloneive_mac_out \cd|vsqrmod|Mult0|auto_generated|mac_out20 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT35 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT34 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT33 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT32 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT31 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT30 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT29 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT28 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT27 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT26 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT25 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT24 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT23 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT22 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT21 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT20 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT19 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT18 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT17 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT16 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT15 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT14 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT13 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT12 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT11 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT10 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT9 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT8 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT4 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT3 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~DATAOUT1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult19~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_out20_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out20 .dataa_width = 36;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out20 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~0 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~0_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out20~dataout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT18  $ (VCC))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~dataout  & 
// (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT18  & VCC))
// \cd|vsqrmod|Mult0|auto_generated|op_6~1  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out20~dataout  & \cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT18 ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out20~dataout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~0_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~1 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~0 .lut_mask = 16'h6688;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~2 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~2_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT19  & (\cd|vsqrmod|Mult0|auto_generated|op_6~1  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT19  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~1 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT19  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~1 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT19  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~1 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_6~3  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT1  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT19  & !\cd|vsqrmod|Mult0|auto_generated|op_6~1 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT1  & ((!\cd|vsqrmod|Mult0|auto_generated|op_6~1 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT19 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT1 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~1 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~2_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~3 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~2 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~4 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~4_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT2  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT20  $ (!\cd|vsqrmod|Mult0|auto_generated|op_6~3 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_6~5  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT2  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT20 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~3 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT2  & (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT20  & !\cd|vsqrmod|Mult0|auto_generated|op_6~3 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT2 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~3 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~4_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~5 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~4 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~6 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~6_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT21  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT3  & (\cd|vsqrmod|Mult0|auto_generated|op_6~5  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT3  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~5 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT21  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT3  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~5 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT3  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~5 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_6~7  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT21  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT3  & !\cd|vsqrmod|Mult0|auto_generated|op_6~5 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT21  & ((!\cd|vsqrmod|Mult0|auto_generated|op_6~5 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT3 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT21 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~5 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~6_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~7 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~6 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~8 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~8_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT22  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT4  $ (!\cd|vsqrmod|Mult0|auto_generated|op_6~7 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_6~9  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT22  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT4 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~7 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT22  & (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT4  & !\cd|vsqrmod|Mult0|auto_generated|op_6~7 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT22 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~7 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~8_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~9 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~8 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~10 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~10_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT23  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT5  & (\cd|vsqrmod|Mult0|auto_generated|op_6~9  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT5  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~9 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT23  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT5  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~9 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT5  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~9 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_6~11  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT23  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT5  & !\cd|vsqrmod|Mult0|auto_generated|op_6~9 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT23  & ((!\cd|vsqrmod|Mult0|auto_generated|op_6~9 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT5 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT23 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~9 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~10_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~11 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~10 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~12 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~12_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT24  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT6  $ (!\cd|vsqrmod|Mult0|auto_generated|op_6~11 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_6~13  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT24  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT6 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~11 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT24  & (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT6  & !\cd|vsqrmod|Mult0|auto_generated|op_6~11 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT24 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~11 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~12_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~13 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~12 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~14 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~14_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT25  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT7  & (\cd|vsqrmod|Mult0|auto_generated|op_6~13  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT7  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~13 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT25  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT7  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~13 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT7  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~13 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_6~15  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT25  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT7  & !\cd|vsqrmod|Mult0|auto_generated|op_6~13 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT25  & ((!\cd|vsqrmod|Mult0|auto_generated|op_6~13 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT7 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT25 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~13 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~14_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~15 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~14 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~16 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~16_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT8  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT26  $ (!\cd|vsqrmod|Mult0|auto_generated|op_6~15 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_6~17  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT8  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT26 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~15 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT8  & (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT26  & !\cd|vsqrmod|Mult0|auto_generated|op_6~15 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT8 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~15 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~16_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~17 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~16 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~18 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~18_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT27  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT9  & (\cd|vsqrmod|Mult0|auto_generated|op_6~17  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT9  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~17 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT27  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT9  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~17 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT9  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~17 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_6~19  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT27  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT9  & !\cd|vsqrmod|Mult0|auto_generated|op_6~17 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT27  & ((!\cd|vsqrmod|Mult0|auto_generated|op_6~17 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT9 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT27 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~17 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~18_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~19 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~18 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~20 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~20_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT28  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT10  $ (!\cd|vsqrmod|Mult0|auto_generated|op_6~19 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_6~21  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT28  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT10 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~19 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT28  & (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT10  & !\cd|vsqrmod|Mult0|auto_generated|op_6~19 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT28 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~19 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~20_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~21 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~20 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~22 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~22_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT11  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT29  & (\cd|vsqrmod|Mult0|auto_generated|op_6~21  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT29  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~21 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT11  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT29  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~21 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT29  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~21 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_6~23  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT11  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT29  & !\cd|vsqrmod|Mult0|auto_generated|op_6~21 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT11  & ((!\cd|vsqrmod|Mult0|auto_generated|op_6~21 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT29 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT11 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~21 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~22_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~23 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~22 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N30
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~24 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~24_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT12  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT30  $ (!\cd|vsqrmod|Mult0|auto_generated|op_6~23 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_6~25  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT12  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT30 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~23 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT12  & (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT30  & !\cd|vsqrmod|Mult0|auto_generated|op_6~23 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT12 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~23 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~24_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~25 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~24 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N0
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~26 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~26_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT13  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT31  & (\cd|vsqrmod|Mult0|auto_generated|op_6~25  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT31  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~25 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT13  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT31  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~25 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT31  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~25 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_6~27  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT13  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT31  & !\cd|vsqrmod|Mult0|auto_generated|op_6~25 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT13  & ((!\cd|vsqrmod|Mult0|auto_generated|op_6~25 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT31 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT13 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~25 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~26_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~27 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~26 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~28 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~28_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT32  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT14  $ (!\cd|vsqrmod|Mult0|auto_generated|op_6~27 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_6~29  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT32  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT14 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~27 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT32  & (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT14  & !\cd|vsqrmod|Mult0|auto_generated|op_6~27 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT32 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~27 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~28_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~29 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~28 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~30 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~30_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT33  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT15  & (\cd|vsqrmod|Mult0|auto_generated|op_6~29  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT15  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~29 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT33  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT15  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~29 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT15  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~29 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_6~31  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT33  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT15  & !\cd|vsqrmod|Mult0|auto_generated|op_6~29 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT33  & ((!\cd|vsqrmod|Mult0|auto_generated|op_6~29 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT15 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT33 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~29 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~30_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~31 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~30 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~32 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~32_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT16  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT34  $ (!\cd|vsqrmod|Mult0|auto_generated|op_6~31 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_6~33  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT16  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT34 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~31 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT16  & (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT34  & !\cd|vsqrmod|Mult0|auto_generated|op_6~31 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT16 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~31 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~32_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~33 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~32 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~34 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~34_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT35  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT17  & (\cd|vsqrmod|Mult0|auto_generated|op_6~33  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT17  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~33 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT35  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT17  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~33 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT17  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~33 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_6~35  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT35  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT17  & !\cd|vsqrmod|Mult0|auto_generated|op_6~33 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT35  & ((!\cd|vsqrmod|Mult0|auto_generated|op_6~33 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT17 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT35 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~33 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~34_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~35 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~34 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~36 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~36_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT18  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT18  $ (!\cd|vsqrmod|Mult0|auto_generated|op_6~35 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_6~37  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT18  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT18 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~35 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT18  & (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT18  & !\cd|vsqrmod|Mult0|auto_generated|op_6~35 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT18 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~35 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~36_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~37 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~36 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~38 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~38_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT19  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT19  & (\cd|vsqrmod|Mult0|auto_generated|op_6~37  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT19  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~37 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT19  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT19  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~37 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT19  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~37 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_6~39  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT19  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT19  & !\cd|vsqrmod|Mult0|auto_generated|op_6~37 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT19  & ((!\cd|vsqrmod|Mult0|auto_generated|op_6~37 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT19 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT19 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~37 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~38_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~39 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~38 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~40 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~40_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT20  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT20  $ (!\cd|vsqrmod|Mult0|auto_generated|op_6~39 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_6~41  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT20  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT20 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~39 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT20  & (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT20  & !\cd|vsqrmod|Mult0|auto_generated|op_6~39 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT20 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~39 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~40_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~41 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~40 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~42 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~42_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT21  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT21  & (\cd|vsqrmod|Mult0|auto_generated|op_6~41  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT21  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~41 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT21  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT21  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~41 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT21  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~41 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_6~43  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT21  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT21  & !\cd|vsqrmod|Mult0|auto_generated|op_6~41 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT21  & ((!\cd|vsqrmod|Mult0|auto_generated|op_6~41 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT21 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT21 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~41 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~42_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~43 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~42 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~44 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~44_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT22  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT22  $ (!\cd|vsqrmod|Mult0|auto_generated|op_6~43 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_6~45  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT22  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT22 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~43 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT22  & (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT22  & !\cd|vsqrmod|Mult0|auto_generated|op_6~43 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT22 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~43 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~44_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~45 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~44 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~46 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~46_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT23  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT23  & (\cd|vsqrmod|Mult0|auto_generated|op_6~45  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT23  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~45 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT23  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT23  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~45 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT23  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~45 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_6~47  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT23  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT23  & !\cd|vsqrmod|Mult0|auto_generated|op_6~45 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT23  & ((!\cd|vsqrmod|Mult0|auto_generated|op_6~45 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT23 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT23 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~45 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~46_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~47 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~46 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~48 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~48_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT24  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT24  $ (!\cd|vsqrmod|Mult0|auto_generated|op_6~47 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_6~49  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT24  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT24 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~47 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT24  & (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT24  & !\cd|vsqrmod|Mult0|auto_generated|op_6~47 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT24 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~47 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~48_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~49 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~48 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~50 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~50_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT25  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT25  & (\cd|vsqrmod|Mult0|auto_generated|op_6~49  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT25  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~49 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT25  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT25  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~49 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT25  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~49 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_6~51  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT25  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT25  & !\cd|vsqrmod|Mult0|auto_generated|op_6~49 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT25  & ((!\cd|vsqrmod|Mult0|auto_generated|op_6~49 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT25 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT25 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~49 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~50_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~51 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~50 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~52 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~52_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT26  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT26  $ (!\cd|vsqrmod|Mult0|auto_generated|op_6~51 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_6~53  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT26  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT26 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~51 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT26  & (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT26  & !\cd|vsqrmod|Mult0|auto_generated|op_6~51 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT26 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~51 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~52_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~53 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~52 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~54 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~54_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT27  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT27  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~53 ) # (GND))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT27  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~53 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT27  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT27  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~53 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT27  & (\cd|vsqrmod|Mult0|auto_generated|op_6~53  & VCC))))
// \cd|vsqrmod|Mult0|auto_generated|op_6~55  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT27  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT27 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~53 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT27  & (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT27  & !\cd|vsqrmod|Mult0|auto_generated|op_6~53 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT27 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~53 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~54_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~55 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~54 .lut_mask = 16'h968E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N30
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~56 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~56_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT10  & (\cd|vsqrmod|Mult0|auto_generated|op_6~55  $ (GND))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT10  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~55  & VCC))
// \cd|vsqrmod|Mult0|auto_generated|op_6~57  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT10  & !\cd|vsqrmod|Mult0|auto_generated|op_6~55 ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT10 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~55 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~56_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~57 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~56 .lut_mask = 16'hA50A;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N0
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~58 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~58_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT11  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~57 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT11  & 
// ((\cd|vsqrmod|Mult0|auto_generated|op_6~57 ) # (GND)))
// \cd|vsqrmod|Mult0|auto_generated|op_6~59  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_6~57 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT11 ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT11 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~57 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~58_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~59 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~58 .lut_mask = 16'h5A5F;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~60 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~60_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT12  & (\cd|vsqrmod|Mult0|auto_generated|op_6~59  $ (GND))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT12  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~59  & VCC))
// \cd|vsqrmod|Mult0|auto_generated|op_6~61  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT12  & !\cd|vsqrmod|Mult0|auto_generated|op_6~59 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~59 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~60_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~61 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~60 .lut_mask = 16'hC30C;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~62 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~62_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT13  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~61 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT13  & 
// ((\cd|vsqrmod|Mult0|auto_generated|op_6~61 ) # (GND)))
// \cd|vsqrmod|Mult0|auto_generated|op_6~63  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_6~61 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT13 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~61 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~62_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~63 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~62 .lut_mask = 16'h3C3F;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~64 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~64_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT14  & (\cd|vsqrmod|Mult0|auto_generated|op_6~63  $ (GND))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT14  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~63  & VCC))
// \cd|vsqrmod|Mult0|auto_generated|op_6~65  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT14  & !\cd|vsqrmod|Mult0|auto_generated|op_6~63 ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT14 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~63 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~64_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~65 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~64 .lut_mask = 16'hA50A;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~66 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~66_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT15  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~65 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT15  & 
// ((\cd|vsqrmod|Mult0|auto_generated|op_6~65 ) # (GND)))
// \cd|vsqrmod|Mult0|auto_generated|op_6~67  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_6~65 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT15 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~65 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~66_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~67 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~66 .lut_mask = 16'h3C3F;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~68 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~68_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT16  & (\cd|vsqrmod|Mult0|auto_generated|op_6~67  $ (GND))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT16  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~67  & VCC))
// \cd|vsqrmod|Mult0|auto_generated|op_6~69  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT16  & !\cd|vsqrmod|Mult0|auto_generated|op_6~67 ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT16 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~67 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~68_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~69 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~68 .lut_mask = 16'hA50A;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~70 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~70_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT17  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~69 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT17  & 
// ((\cd|vsqrmod|Mult0|auto_generated|op_6~69 ) # (GND)))
// \cd|vsqrmod|Mult0|auto_generated|op_6~71  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_6~69 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT17 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~69 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~70_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~71 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~70 .lut_mask = 16'h3C3F;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~72 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~72_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT18  & (\cd|vsqrmod|Mult0|auto_generated|op_6~71  $ (GND))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT18  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~71  & VCC))
// \cd|vsqrmod|Mult0|auto_generated|op_6~73  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT18  & !\cd|vsqrmod|Mult0|auto_generated|op_6~71 ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT18 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~71 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~72_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~73 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~72 .lut_mask = 16'hA50A;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~74 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~74_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT19  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~73 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT19  & 
// ((\cd|vsqrmod|Mult0|auto_generated|op_6~73 ) # (GND)))
// \cd|vsqrmod|Mult0|auto_generated|op_6~75  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_6~73 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT19 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~73 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~74_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~75 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~74 .lut_mask = 16'h3C3F;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~76 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~76_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT20  & (\cd|vsqrmod|Mult0|auto_generated|op_6~75  $ (GND))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT20  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~75  & VCC))
// \cd|vsqrmod|Mult0|auto_generated|op_6~77  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT20  & !\cd|vsqrmod|Mult0|auto_generated|op_6~75 ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT20 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~75 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~76_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~77 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~76 .lut_mask = 16'hA50A;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~78 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~78_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT21  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~77 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT21  & 
// ((\cd|vsqrmod|Mult0|auto_generated|op_6~77 ) # (GND)))
// \cd|vsqrmod|Mult0|auto_generated|op_6~79  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_6~77 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT21 ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT21 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~77 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~78_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~79 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~78 .lut_mask = 16'h5A5F;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~80 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~80_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT22  & (\cd|vsqrmod|Mult0|auto_generated|op_6~79  $ (GND))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT22  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~79  & VCC))
// \cd|vsqrmod|Mult0|auto_generated|op_6~81  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT22  & !\cd|vsqrmod|Mult0|auto_generated|op_6~79 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~79 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~80_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_6~81 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~80 .lut_mask = 16'hC30C;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y34_N0
cycloneive_mac_mult \cd|vsqrmod|Mult0|auto_generated|mac_mult15 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|op_2~98_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~96_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~94_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~92_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~90_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~88_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~86_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~84_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~82_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~80_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~78_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~76_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~74_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~72_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~70_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~68_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~66_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~64_combout }),
	.datab({\cd|vdxc|y|Mult0|auto_generated|op_2~154_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~152_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~150_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~148_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~146_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~144_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~142_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~140_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~138_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~136_combout ,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_mult15_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult15 .dataa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult15 .dataa_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult15 .datab_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult15 .datab_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult15 .signa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult15 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y34_N2
cycloneive_mac_out \cd|vsqrmod|Mult0|auto_generated|mac_out16 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT27 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT26 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT25 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT24 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT23 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT22 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT21 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT20 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT19 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT18 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT17 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT16 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT15 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT14 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT13 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT12 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT11 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT10 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT9 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT8 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT4 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT3 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~DATAOUT1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~dataout ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult15~7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~4 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~3 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult15~2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult15~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_out16_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out16 .dataa_width = 36;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out16 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y38_N0
cycloneive_mac_mult \cd|vsqrmod|Mult0|auto_generated|mac_mult13 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|op_2~98_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~96_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~94_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~92_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~90_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~88_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~86_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~84_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~82_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~80_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~78_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~76_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~74_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~72_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~70_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~68_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~66_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~64_combout }),
	.datab({\cd|vdxc|y|Mult0|auto_generated|op_2~134_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~132_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~130_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~128_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~126_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~124_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~122_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~120_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~118_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~116_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~114_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~112_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~110_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~108_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~106_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~104_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~102_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~100_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_mult13_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult13 .dataa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult13 .dataa_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult13 .datab_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult13 .datab_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult13 .signa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult13 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y38_N2
cycloneive_mac_out \cd|vsqrmod|Mult0|auto_generated|mac_out14 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT35 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT34 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT33 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT32 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT31 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT30 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT29 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT28 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT27 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT26 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT25 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT24 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT23 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT22 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT21 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT20 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT19 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT18 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT17 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT16 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT15 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT14 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT13 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT12 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT11 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT10 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT9 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT8 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT4 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT3 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~DATAOUT1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult13~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_out14_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out14 .dataa_width = 36;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out14 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y43_N0
cycloneive_mac_mult \cd|vsqrmod|Mult0|auto_generated|mac_mult11 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|op_2~98_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~96_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~94_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~92_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~90_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~88_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~86_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~84_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~82_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~80_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~78_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~76_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~74_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~72_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~70_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~68_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~66_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~64_combout }),
	.datab({\cd|vdxc|y|Mult0|auto_generated|op_2~98_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~96_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~94_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~92_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~90_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~88_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~86_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~84_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~82_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~80_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~78_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~76_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~74_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~72_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~70_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~68_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~66_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~64_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_mult11_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult11 .dataa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult11 .dataa_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult11 .datab_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult11 .datab_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult11 .signa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult11 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y43_N2
cycloneive_mac_out \cd|vsqrmod|Mult0|auto_generated|mac_out12 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT35 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT34 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT33 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT32 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT31 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT30 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT29 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT28 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT27 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT26 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT25 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT24 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT23 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT22 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT21 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT20 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT19 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT18 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT17 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT16 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT15 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT14 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT13 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT12 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT11 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT10 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT9 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT8 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT4 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT3 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~DATAOUT1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult11~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_out12_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out12 .dataa_width = 36;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out12 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~0 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~0_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT18  & (\cd|vsqrmod|Mult0|auto_generated|mac_out26~dataout  $ (VCC))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT18  & 
// (\cd|vsqrmod|Mult0|auto_generated|mac_out26~dataout  & VCC))
// \cd|vsqrmod|Mult0|auto_generated|op_5~1  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT18  & \cd|vsqrmod|Mult0|auto_generated|mac_out26~dataout ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT18 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out26~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~0_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~1 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~0 .lut_mask = 16'h6688;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~2 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~2_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT19  & (\cd|vsqrmod|Mult0|auto_generated|op_5~1  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT19  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~1 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT19  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~1 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT19  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~1 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_5~3  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT1  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT19  & !\cd|vsqrmod|Mult0|auto_generated|op_5~1 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT1  & ((!\cd|vsqrmod|Mult0|auto_generated|op_5~1 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT19 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT1 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~1 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~2_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~3 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~2 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~4 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~4_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT2  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT20  $ (!\cd|vsqrmod|Mult0|auto_generated|op_5~3 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_5~5  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT2  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT20 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~3 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT2  & (\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT20  & !\cd|vsqrmod|Mult0|auto_generated|op_5~3 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT2 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~3 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~4_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~5 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~4 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~6 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~6_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT21  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT3  & (\cd|vsqrmod|Mult0|auto_generated|op_5~5  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT3  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~5 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT21  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT3  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~5 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT3  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~5 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_5~7  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT21  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT3  & !\cd|vsqrmod|Mult0|auto_generated|op_5~5 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT21  & ((!\cd|vsqrmod|Mult0|auto_generated|op_5~5 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT3 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT21 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~5 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~6_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~7 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~6 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~8 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~8_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT22  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT4  $ (!\cd|vsqrmod|Mult0|auto_generated|op_5~7 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_5~9  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT22  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT4 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~7 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT22  & (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT4  & !\cd|vsqrmod|Mult0|auto_generated|op_5~7 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT22 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~7 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~8_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~9 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~8 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~10 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~10_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT5  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT23  & (\cd|vsqrmod|Mult0|auto_generated|op_5~9  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT23  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~9 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT5  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT23  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~9 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT23  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~9 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_5~11  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT5  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT23  & !\cd|vsqrmod|Mult0|auto_generated|op_5~9 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT5  & ((!\cd|vsqrmod|Mult0|auto_generated|op_5~9 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT23 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT5 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~9 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~10_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~11 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~10 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~12 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~12_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT24  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT6  $ (!\cd|vsqrmod|Mult0|auto_generated|op_5~11 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_5~13  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT24  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT6 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~11 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT24  & (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT6  & !\cd|vsqrmod|Mult0|auto_generated|op_5~11 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT24 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~11 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~12_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~13 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~12 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~14 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~14_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT25  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT7  & (\cd|vsqrmod|Mult0|auto_generated|op_5~13  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT7  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~13 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT25  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT7  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~13 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT7  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~13 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_5~15  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT25  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT7  & !\cd|vsqrmod|Mult0|auto_generated|op_5~13 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT25  & ((!\cd|vsqrmod|Mult0|auto_generated|op_5~13 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT7 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT25 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~13 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~14_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~15 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~14 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~16 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~16_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT26  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT8  $ (!\cd|vsqrmod|Mult0|auto_generated|op_5~15 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_5~17  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT26  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT8 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~15 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT26  & (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT8  & !\cd|vsqrmod|Mult0|auto_generated|op_5~15 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT26 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~15 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~16_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~17 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~16 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~18 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~18_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT9  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT27  & (\cd|vsqrmod|Mult0|auto_generated|op_5~17  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT27  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~17 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT9  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT27  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~17 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT27  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~17 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_5~19  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT9  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT27  & !\cd|vsqrmod|Mult0|auto_generated|op_5~17 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT9  & ((!\cd|vsqrmod|Mult0|auto_generated|op_5~17 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT27 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT9 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~17 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~18_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~19 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~18 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~20 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~20_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT28  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT10  $ (!\cd|vsqrmod|Mult0|auto_generated|op_5~19 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_5~21  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT28  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT10 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~19 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT28  & (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT10  & !\cd|vsqrmod|Mult0|auto_generated|op_5~19 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT28 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~19 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~20_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~21 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~20 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~22 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~22_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT11  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT29  & (\cd|vsqrmod|Mult0|auto_generated|op_5~21  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT29  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~21 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT11  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT29  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~21 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT29  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~21 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_5~23  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT11  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT29  & !\cd|vsqrmod|Mult0|auto_generated|op_5~21 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT11  & ((!\cd|vsqrmod|Mult0|auto_generated|op_5~21 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT29 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT11 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~21 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~22_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~23 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~22 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N30
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~24 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~24_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT30  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT12  $ (!\cd|vsqrmod|Mult0|auto_generated|op_5~23 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_5~25  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT30  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT12 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~23 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT30  & (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT12  & !\cd|vsqrmod|Mult0|auto_generated|op_5~23 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT30 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~23 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~24_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~25 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~24 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N0
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~26 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~26_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT13  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT31  & (\cd|vsqrmod|Mult0|auto_generated|op_5~25  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT31  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~25 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT13  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT31  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~25 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT31  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~25 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_5~27  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT13  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT31  & !\cd|vsqrmod|Mult0|auto_generated|op_5~25 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT13  & ((!\cd|vsqrmod|Mult0|auto_generated|op_5~25 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT31 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT13 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~25 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~26_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~27 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~26 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~28 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~28_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT14  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT32  $ (!\cd|vsqrmod|Mult0|auto_generated|op_5~27 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_5~29  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT14  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT32 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~27 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT14  & (\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT32  & !\cd|vsqrmod|Mult0|auto_generated|op_5~27 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT14 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~27 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~28_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~29 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~28 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~30 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~30_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT33  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT15  & (\cd|vsqrmod|Mult0|auto_generated|op_5~29  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT15  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~29 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT33  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT15  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~29 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT15  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~29 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_5~31  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT33  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT15  & !\cd|vsqrmod|Mult0|auto_generated|op_5~29 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT33  & ((!\cd|vsqrmod|Mult0|auto_generated|op_5~29 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT15 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT33 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~29 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~30_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~31 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~30 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~32 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~32_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT34  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT16  $ (!\cd|vsqrmod|Mult0|auto_generated|op_5~31 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_5~33  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT34  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT16 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~31 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT34  & (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT16  & !\cd|vsqrmod|Mult0|auto_generated|op_5~31 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT34 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~31 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~32_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~33 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~32 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~34 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~34_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT17  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT35  & (\cd|vsqrmod|Mult0|auto_generated|op_5~33  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT35  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~33 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT17  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT35  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~33 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT35  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~33 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_5~35  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT17  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT35  & !\cd|vsqrmod|Mult0|auto_generated|op_5~33 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT17  & ((!\cd|vsqrmod|Mult0|auto_generated|op_5~33 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT35 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out26~DATAOUT17 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~33 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~34_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~35 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~34 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~36 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~36_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out16~dataout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out28~dataout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_5~35 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_5~37  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out16~dataout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out28~dataout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~35 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~dataout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out28~dataout  & !\cd|vsqrmod|Mult0|auto_generated|op_5~35 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out16~dataout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out28~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~35 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~36_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~37 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~36 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~38 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~38_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT1  & (\cd|vsqrmod|Mult0|auto_generated|op_5~37  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT1  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~37 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT1  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~37 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~37 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_5~39  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT1  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT1  & !\cd|vsqrmod|Mult0|auto_generated|op_5~37 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT1  & ((!\cd|vsqrmod|Mult0|auto_generated|op_5~37 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT1 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT1 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~37 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~38_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~39 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~38 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~40 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~40_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT2  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT2  $ (!\cd|vsqrmod|Mult0|auto_generated|op_5~39 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_5~41  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT2  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT2 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~39 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT2  & (\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT2  & !\cd|vsqrmod|Mult0|auto_generated|op_5~39 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT2 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~39 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~40_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~41 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~40 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~42 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~42_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT3  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT3  & (\cd|vsqrmod|Mult0|auto_generated|op_5~41  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT3  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~41 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT3  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT3  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~41 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT3  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~41 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_5~43  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT3  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT3  & !\cd|vsqrmod|Mult0|auto_generated|op_5~41 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT3  & ((!\cd|vsqrmod|Mult0|auto_generated|op_5~41 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT3 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT3 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~41 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~42_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~43 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~42 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~44 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~44_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT4  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT4  $ (!\cd|vsqrmod|Mult0|auto_generated|op_5~43 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_5~45  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT4  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT4 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~43 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT4  & (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT4  & !\cd|vsqrmod|Mult0|auto_generated|op_5~43 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT4 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~43 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~44_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~45 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~44 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~46 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~46_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT5  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT5  & (\cd|vsqrmod|Mult0|auto_generated|op_5~45  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT5  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~45 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT5  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT5  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~45 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT5  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~45 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_5~47  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT5  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT5  & !\cd|vsqrmod|Mult0|auto_generated|op_5~45 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT5  & ((!\cd|vsqrmod|Mult0|auto_generated|op_5~45 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT5 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT5 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~45 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~46_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~47 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~46 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~48 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~48_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT6  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT6  $ (!\cd|vsqrmod|Mult0|auto_generated|op_5~47 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_5~49  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT6  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT6 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~47 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT6  & (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT6  & !\cd|vsqrmod|Mult0|auto_generated|op_5~47 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT6 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~47 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~48_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~49 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~48 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~50 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~50_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT7  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT7  & (\cd|vsqrmod|Mult0|auto_generated|op_5~49  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT7  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~49 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT7  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT7  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~49 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT7  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~49 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_5~51  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT7  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT7  & !\cd|vsqrmod|Mult0|auto_generated|op_5~49 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT7  & ((!\cd|vsqrmod|Mult0|auto_generated|op_5~49 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT7 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT7 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~49 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~50_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~51 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~50 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~52 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~52_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT8  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT8  $ (!\cd|vsqrmod|Mult0|auto_generated|op_5~51 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_5~53  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT8  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT8 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~51 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT8  & (\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT8  & !\cd|vsqrmod|Mult0|auto_generated|op_5~51 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT8 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~51 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~52_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~53 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~52 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~54 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~54_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT9  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT9  & (\cd|vsqrmod|Mult0|auto_generated|op_5~53  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT9  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~53 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT9  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT9  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~53 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT9  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~53 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_5~55  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT9  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT9  & !\cd|vsqrmod|Mult0|auto_generated|op_5~53 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT9  & ((!\cd|vsqrmod|Mult0|auto_generated|op_5~53 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT9 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT9 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~53 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~54_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~55 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~54 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N30
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~56 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~56_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT28  & ((GND) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~55 ))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT28  & 
// (\cd|vsqrmod|Mult0|auto_generated|op_5~55  $ (GND)))
// \cd|vsqrmod|Mult0|auto_generated|op_5~57  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT28 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~55 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~55 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~56_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~57 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~56 .lut_mask = 16'h3CCF;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N0
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~58 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~58_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT29  & (\cd|vsqrmod|Mult0|auto_generated|op_5~57  & VCC)) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT29  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~57 ))
// \cd|vsqrmod|Mult0|auto_generated|op_5~59  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT29  & !\cd|vsqrmod|Mult0|auto_generated|op_5~57 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~57 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~58_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~59 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~58 .lut_mask = 16'hC303;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~60 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~60_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT30  & ((GND) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~59 ))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT30  & 
// (\cd|vsqrmod|Mult0|auto_generated|op_5~59  $ (GND)))
// \cd|vsqrmod|Mult0|auto_generated|op_5~61  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT30 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~59 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~59 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~60_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~61 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~60 .lut_mask = 16'h3CCF;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~62 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~62_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT31  & (\cd|vsqrmod|Mult0|auto_generated|op_5~61  & VCC)) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT31  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~61 ))
// \cd|vsqrmod|Mult0|auto_generated|op_5~63  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT31  & !\cd|vsqrmod|Mult0|auto_generated|op_5~61 ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT31 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~61 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~62_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~63 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~62 .lut_mask = 16'hA505;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~64 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~64_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT32  & ((GND) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~63 ))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT32  & 
// (\cd|vsqrmod|Mult0|auto_generated|op_5~63  $ (GND)))
// \cd|vsqrmod|Mult0|auto_generated|op_5~65  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT32 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~63 ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT32 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~63 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~64_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~65 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~64 .lut_mask = 16'h5AAF;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~66 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~66_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT33  & (\cd|vsqrmod|Mult0|auto_generated|op_5~65  & VCC)) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT33  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~65 ))
// \cd|vsqrmod|Mult0|auto_generated|op_5~67  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT33  & !\cd|vsqrmod|Mult0|auto_generated|op_5~65 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~65 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~66_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~67 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~66 .lut_mask = 16'hC303;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~68 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~68_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT34  & ((GND) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~67 ))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT34  & 
// (\cd|vsqrmod|Mult0|auto_generated|op_5~67  $ (GND)))
// \cd|vsqrmod|Mult0|auto_generated|op_5~69  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT34 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~67 ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT34 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~67 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~68_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~69 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~68 .lut_mask = 16'h5AAF;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~70 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~70_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT35  & (\cd|vsqrmod|Mult0|auto_generated|op_5~69  & VCC)) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT35  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~69 ))
// \cd|vsqrmod|Mult0|auto_generated|op_5~71  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT35  & !\cd|vsqrmod|Mult0|auto_generated|op_5~69 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~69 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~70_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~71 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~70 .lut_mask = 16'hC303;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~72 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~72_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT18  & ((GND) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~71 ))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT18  & 
// (\cd|vsqrmod|Mult0|auto_generated|op_5~71  $ (GND)))
// \cd|vsqrmod|Mult0|auto_generated|op_5~73  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT18 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~71 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~71 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~72_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~73 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~72 .lut_mask = 16'h3CCF;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~74 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~74_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT19  & (\cd|vsqrmod|Mult0|auto_generated|op_5~73  & VCC)) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT19  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~73 ))
// \cd|vsqrmod|Mult0|auto_generated|op_5~75  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT19  & !\cd|vsqrmod|Mult0|auto_generated|op_5~73 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~73 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~74_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~75 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~74 .lut_mask = 16'hC303;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~76 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~76_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT20  & ((GND) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~75 ))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT20  & 
// (\cd|vsqrmod|Mult0|auto_generated|op_5~75  $ (GND)))
// \cd|vsqrmod|Mult0|auto_generated|op_5~77  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT20 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~75 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~75 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~76_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~77 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~76 .lut_mask = 16'h3CCF;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~78 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~78_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT21  & (\cd|vsqrmod|Mult0|auto_generated|op_5~77  & VCC)) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT21  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~77 ))
// \cd|vsqrmod|Mult0|auto_generated|op_5~79  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT21  & !\cd|vsqrmod|Mult0|auto_generated|op_5~77 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~77 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~78_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~79 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~78 .lut_mask = 16'hC303;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~80 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~80_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT22  & ((GND) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~79 ))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT22  & 
// (\cd|vsqrmod|Mult0|auto_generated|op_5~79  $ (GND)))
// \cd|vsqrmod|Mult0|auto_generated|op_5~81  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT22 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~79 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~79 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~80_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_5~81 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~80 .lut_mask = 16'h3CCF;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y41_N0
cycloneive_mac_mult \cd|vsqrmod|Mult0|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|op_2~62_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~60_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~58_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~56_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~54_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~52_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~50_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~48_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~46_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~44_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~42_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~40_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~38_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~36_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~34_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~32_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~30_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~28_combout }),
	.datab({\cd|vdxc|y|Mult0|auto_generated|op_2~98_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~96_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~94_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~92_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~90_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~88_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~86_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~84_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~82_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~80_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~78_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~76_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~74_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~72_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~70_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~68_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~66_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~64_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y41_N2
cycloneive_mac_out \cd|vsqrmod|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT35 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT34 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT33 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT32 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT31 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT30 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT29 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT28 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT27 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT26 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT25 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT24 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT23 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT22 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT21 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT20 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT19 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT16 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT14 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT12 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT8 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT4 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult3~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~0 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~0_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out12~dataout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT18  $ (VCC))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~dataout  & 
// (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT18  & VCC))
// \cd|vsqrmod|Mult0|auto_generated|op_4~1  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~dataout  & \cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT18 ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~dataout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~0_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~1 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~0 .lut_mask = 16'h6688;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~2 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~2_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT19  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT1  & (\cd|vsqrmod|Mult0|auto_generated|op_4~1  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT1  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~1 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT19  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT1  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~1 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~1 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~3  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT19  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT1  & !\cd|vsqrmod|Mult0|auto_generated|op_4~1 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT19  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~1 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT1 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT19 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~1 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~2_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~3 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~2 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~4 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~4_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT2  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT20  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~3 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~5  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT2  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT20 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~3 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT2  & (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT20  & !\cd|vsqrmod|Mult0|auto_generated|op_4~3 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT2 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~3 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~4_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~5 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~4 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~6 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~6_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT21  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT3  & (\cd|vsqrmod|Mult0|auto_generated|op_4~5  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT3  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~5 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT21  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT3  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~5 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT3  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~5 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~7  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT21  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT3  & !\cd|vsqrmod|Mult0|auto_generated|op_4~5 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT21  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~5 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT3 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT21 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~5 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~6_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~7 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~6 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~8 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~8_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT4  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT22  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~7 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~9  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT4  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT22 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~7 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT4  & (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT22  & !\cd|vsqrmod|Mult0|auto_generated|op_4~7 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT4 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~7 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~8_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~9 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~8 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~10 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~10_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT5  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT23  & (\cd|vsqrmod|Mult0|auto_generated|op_4~9  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT23  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~9 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT5  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT23  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~9 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT23  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~9 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~11  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT5  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT23  & !\cd|vsqrmod|Mult0|auto_generated|op_4~9 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT5  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~9 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT23 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT5 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~9 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~10_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~11 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~10 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~12 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~12_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT6  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT24  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~11 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~13  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT6  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT24 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~11 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT6  & (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT24  & !\cd|vsqrmod|Mult0|auto_generated|op_4~11 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT6 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~11 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~12_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~13 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~12 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~14 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~14_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT25  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT7  & (\cd|vsqrmod|Mult0|auto_generated|op_4~13  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT7  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~13 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT25  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT7  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~13 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT7  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~13 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~15  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT25  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT7  & !\cd|vsqrmod|Mult0|auto_generated|op_4~13 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT25  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~13 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT7 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT25 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~13 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~14_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~15 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~14 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~16 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~16_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT8  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT26  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~15 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~17  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT8  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT26 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~15 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT8  & (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT26  & !\cd|vsqrmod|Mult0|auto_generated|op_4~15 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT8 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~15 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~16_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~17 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~16 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~18 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~18_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT27  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT9  & (\cd|vsqrmod|Mult0|auto_generated|op_4~17  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT9  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~17 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT27  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT9  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~17 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT9  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~17 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~19  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT27  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT9  & !\cd|vsqrmod|Mult0|auto_generated|op_4~17 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT27  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~17 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT9 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT27 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~17 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~18_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~19 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~18 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~20 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~20_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT28  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT10  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~19 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~21  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT28  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT10 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~19 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT28  & (\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT10  & !\cd|vsqrmod|Mult0|auto_generated|op_4~19 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT28 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~19 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~20_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~21 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~20 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~22 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~22_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT11  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT29  & (\cd|vsqrmod|Mult0|auto_generated|op_4~21  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT29  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~21 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT11  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT29  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~21 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT29  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~21 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~23  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT11  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT29  & !\cd|vsqrmod|Mult0|auto_generated|op_4~21 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT11  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~21 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT29 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT11 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~21 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~22_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~23 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~22 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~24 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~24_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT12  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT30  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~23 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~25  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT12  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT30 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~23 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT12  & (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT30  & !\cd|vsqrmod|Mult0|auto_generated|op_4~23 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT12 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~23 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~24_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~25 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~24 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N30
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~26 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~26_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT13  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT31  & (\cd|vsqrmod|Mult0|auto_generated|op_4~25  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT31  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~25 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT13  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT31  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~25 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT31  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~25 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~27  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT13  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT31  & !\cd|vsqrmod|Mult0|auto_generated|op_4~25 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT13  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~25 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT31 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT13 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~25 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~26_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~27 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~26 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N0
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~28 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~28_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT32  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT14  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~27 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~29  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT32  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT14 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~27 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT32  & (\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT14  & !\cd|vsqrmod|Mult0|auto_generated|op_4~27 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT32 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~27 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~28_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~29 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~28 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~30 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~30_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT33  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT15  & (\cd|vsqrmod|Mult0|auto_generated|op_4~29  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT15  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~29 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT33  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT15  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~29 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT15  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~29 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~31  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT33  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT15  & !\cd|vsqrmod|Mult0|auto_generated|op_4~29 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT33  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~29 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT15 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT33 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~29 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~30_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~31 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~30 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~32 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~32_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT16  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT34  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~31 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~33  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT16  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT34 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~31 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT16  & (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT34  & !\cd|vsqrmod|Mult0|auto_generated|op_4~31 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT16 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~31 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~32_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~33 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~32 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~34 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~34_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT17  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT35  & (\cd|vsqrmod|Mult0|auto_generated|op_4~33  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT35  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~33 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT17  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT35  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~33 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT35  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~33 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~35  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT17  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT35  & !\cd|vsqrmod|Mult0|auto_generated|op_4~33 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT17  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~33 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT35 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out12~DATAOUT17 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~33 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~34_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~35 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~34 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~36 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~36_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~dataout  $ (\cd|vsqrmod|Mult0|auto_generated|op_6~0_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~35 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~37  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out14~dataout  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~0_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~35 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~dataout  & (\cd|vsqrmod|Mult0|auto_generated|op_6~0_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~35 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out14~dataout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~35 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~36_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~37 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~36 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~38 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~38_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_6~2_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT1  & (\cd|vsqrmod|Mult0|auto_generated|op_4~37  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT1  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~37 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~2_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT1  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~37 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~37 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~39  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~2_combout  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT1  & !\cd|vsqrmod|Mult0|auto_generated|op_4~37 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~2_combout 
//  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~37 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT1 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~2_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~37 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~38_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~39 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~38 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~40 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~40_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_6~4_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT2  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~39 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~41  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~4_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT2 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~39 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~4_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT2  & !\cd|vsqrmod|Mult0|auto_generated|op_4~39 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~4_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~39 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~40_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~41 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~40 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~42 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~42_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT3  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~6_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~41  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~6_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~41 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT3  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~6_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~41 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~6_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~41 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~43  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT3  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~6_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~41 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT3  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~41 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~6_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT3 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_6~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~41 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~42_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~43 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~42 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~44 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~44_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_6~8_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT4  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~43 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~45  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~8_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT4 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~43 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~8_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT4  & !\cd|vsqrmod|Mult0|auto_generated|op_4~43 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~8_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~43 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~44_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~45 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~44 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~46 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~46_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT5  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~10_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~45  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~10_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~45 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT5  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~10_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~45 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~10_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~45 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~47  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT5  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~10_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~45 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT5  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~45 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~10_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT5 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_6~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~45 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~46_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~47 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~46 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~48 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~48_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_6~12_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT6  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~47 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~49  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~12_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT6 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~47 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~12_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT6  & !\cd|vsqrmod|Mult0|auto_generated|op_4~47 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~12_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~47 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~48_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~49 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~48 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~50 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~50_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_6~14_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT7  & (\cd|vsqrmod|Mult0|auto_generated|op_4~49  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT7  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~49 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~14_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT7  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~49 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT7  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~49 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~51  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~14_combout  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT7  & !\cd|vsqrmod|Mult0|auto_generated|op_4~49 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~14_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~49 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT7 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~14_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~49 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~50_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~51 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~50 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~52 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~52_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_6~16_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT8  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~51 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~53  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~16_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT8 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~51 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~16_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT8  & !\cd|vsqrmod|Mult0|auto_generated|op_4~51 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~16_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~51 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~52_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~53 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~52 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~54 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~54_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_6~18_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT9  & (\cd|vsqrmod|Mult0|auto_generated|op_4~53  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT9  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~53 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~18_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT9  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~53 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT9  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~53 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~55  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~18_combout  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT9  & !\cd|vsqrmod|Mult0|auto_generated|op_4~53 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~18_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~53 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT9 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~18_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~53 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~54_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~55 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~54 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~56 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~56_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_6~20_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT10  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~55 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~57  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~20_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT10 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~55 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~20_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT10  & !\cd|vsqrmod|Mult0|auto_generated|op_4~55 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~20_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~55 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~56_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~57 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~56 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N30
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~58 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~58_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT11  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~22_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~57  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~22_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~57 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT11  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~22_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~57 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~22_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~57 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~59  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT11  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~22_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~57 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT11  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~57 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~22_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT11 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_6~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~57 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~58_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~59 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~58 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N0
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~60 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~60_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT12  $ (\cd|vsqrmod|Mult0|auto_generated|op_6~24_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~59 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~61  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT12  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~24_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~59 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT12  & (\cd|vsqrmod|Mult0|auto_generated|op_6~24_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~59 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT12 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_6~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~59 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~60_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~61 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~60 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~62 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~62_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_6~26_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT13  & (\cd|vsqrmod|Mult0|auto_generated|op_4~61  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT13  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~61 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~26_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT13  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~61 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT13  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~61 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~63  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~26_combout  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT13  & !\cd|vsqrmod|Mult0|auto_generated|op_4~61 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~26_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~61 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT13 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~26_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~61 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~62_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~63 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~62 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~64 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~64_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_6~28_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT14  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~63 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~65  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~28_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT14 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~63 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~28_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT14  & !\cd|vsqrmod|Mult0|auto_generated|op_4~63 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~28_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~63 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~64_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~65 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~64 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~66 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~66_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_6~30_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT15  & (\cd|vsqrmod|Mult0|auto_generated|op_4~65  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT15  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~65 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~30_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT15  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~65 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT15  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~65 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~67  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~30_combout  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT15  & !\cd|vsqrmod|Mult0|auto_generated|op_4~65 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~30_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~65 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT15 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~30_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~65 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~66_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~67 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~66 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~68 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~68_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_6~32_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT16  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~67 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~69  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~32_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT16 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~67 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~32_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT16  & !\cd|vsqrmod|Mult0|auto_generated|op_4~67 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~32_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~67 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~68_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~69 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~68 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~70 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~70_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT17  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~34_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~69  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~34_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~69 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT17  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~34_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~69 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~34_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~69 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~71  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT17  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~34_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~69 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT17  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~69 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~34_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT17 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_6~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~69 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~70_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~71 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~70 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~72 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~72_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_6~36_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT18  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~71 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~73  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~36_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT18 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~71 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~36_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT18  & !\cd|vsqrmod|Mult0|auto_generated|op_4~71 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~36_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~71 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~72_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~73 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~72 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~74 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~74_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT19  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~38_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~73  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~38_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~73 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT19  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~38_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~73 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~38_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~73 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~75  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT19  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~38_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~73 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT19  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~73 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~38_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT19 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_6~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~73 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~74_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~75 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~74 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~76 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~76_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT20  $ (\cd|vsqrmod|Mult0|auto_generated|op_6~40_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~75 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~77  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT20  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~40_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~75 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT20  & (\cd|vsqrmod|Mult0|auto_generated|op_6~40_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~75 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT20 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_6~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~75 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~76_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~77 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~76 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~78 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~78_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT21  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~42_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~77  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~42_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~77 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT21  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~42_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~77 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~42_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~77 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~79  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT21  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~42_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~77 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT21  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~77 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~42_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT21 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_6~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~77 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~78_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~79 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~78 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~80 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~80_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_6~44_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT22  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~79 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~81  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~44_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT22 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~79 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~44_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT22  & !\cd|vsqrmod|Mult0|auto_generated|op_4~79 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~44_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~79 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~80_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~81 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~80 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~82 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~82_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_6~46_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT23  & (\cd|vsqrmod|Mult0|auto_generated|op_4~81  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT23  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~81 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~46_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT23  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~81 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT23  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~81 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~83  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~46_combout  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT23  & !\cd|vsqrmod|Mult0|auto_generated|op_4~81 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~46_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~81 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT23 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~46_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~81 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~82_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~83 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~82 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~84 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~84_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_6~48_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT24  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~83 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~85  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~48_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT24 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~83 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~48_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT24  & !\cd|vsqrmod|Mult0|auto_generated|op_4~83 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~48_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~83 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~84_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~85 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~84 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~86 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~86_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_6~50_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT25  & (\cd|vsqrmod|Mult0|auto_generated|op_4~85  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT25  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~85 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~50_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT25  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~85 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT25  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~85 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~87  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~50_combout  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT25  & !\cd|vsqrmod|Mult0|auto_generated|op_4~85 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~50_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~85 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT25 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~50_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~85 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~86_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~87 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~86 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~88 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~88_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_6~52_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT26  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~87 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~89  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~52_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT26 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~87 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~52_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT26  & !\cd|vsqrmod|Mult0|auto_generated|op_4~87 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~52_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~87 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~88_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~89 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~88 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N30
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~90 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~90_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT27  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~54_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~89  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~54_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~89 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT27  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~54_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~89 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~54_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~89 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~91  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT27  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~54_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~89 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT27  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~89 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~54_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT27 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_6~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~89 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~90_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~91 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~90 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N0
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~92 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~92_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_6~56_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_5~56_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~91 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~93  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~56_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~56_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~91 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~56_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_5~56_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~91 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~56_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~91 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~92_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~93 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~92 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~94 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~94_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_6~58_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~58_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~93  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~58_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~93 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~58_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~58_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~93 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~58_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~93 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~95  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~58_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~58_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~93 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~58_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~93 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~58_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~58_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~93 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~94_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~95 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~94 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~96 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~96_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_5~60_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_6~60_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~95 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~97  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_5~60_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~60_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~95 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~60_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_6~60_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~95 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_5~60_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_6~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~95 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~96_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~97 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~96 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~98 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~98_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_5~62_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~62_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~97  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~62_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~97 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~62_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~62_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~97 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~62_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~97 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~99  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_5~62_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~62_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~97 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~62_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~97 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~62_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_5~62_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_6~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~97 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~98_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~99 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~98 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~100 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~100_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_5~64_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_6~64_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~99 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~101  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_5~64_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~64_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~99 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~64_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_6~64_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~99 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_5~64_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_6~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~99 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~100_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~101 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~100 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~102 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~102_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_6~66_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~66_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~101  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~66_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~101 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~66_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~66_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~101 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~66_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~101 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~103  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~66_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~66_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~101 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~66_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~101 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~66_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~66_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~101 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~102_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~103 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~102 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~104 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~104_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_5~68_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_6~68_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~103 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~105  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_5~68_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~68_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~103 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~68_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_6~68_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~103 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_5~68_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_6~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~103 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~104_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~105 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~104 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~106 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~106_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_5~70_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~70_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~105  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~70_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~105 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~70_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~70_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~105 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~70_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~105 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~107  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_5~70_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~70_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~105 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~70_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~105 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~70_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_5~70_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_6~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~105 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~106_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~107 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~106 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~108 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~108_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_6~72_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_5~72_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~107 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~109  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~72_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~72_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~107 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~72_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_5~72_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~107 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~72_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~107 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~108_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~109 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~108 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~110 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~110_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_6~74_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~74_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~109  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~74_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~109 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~74_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~74_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~109 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~74_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~109 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~111  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~74_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~74_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~109 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~74_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~109 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~74_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~74_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~109 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~110_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~111 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~110 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~112 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~112_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_5~76_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_6~76_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~111 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~113  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_5~76_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~76_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~111 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~76_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_6~76_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~111 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_5~76_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_6~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~111 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~112_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~113 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~112 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~114 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~114_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_5~78_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~78_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~113  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~78_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~113 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~78_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_6~78_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~113 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~78_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~113 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_4~115  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_5~78_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_6~78_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~113 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~78_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_4~113 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_6~78_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_5~78_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_6~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~113 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~114_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~115 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~114 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~116 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~116_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_6~80_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_5~80_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_4~115 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_4~117  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_6~80_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~80_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~115 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_6~80_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_5~80_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_4~115 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_6~80_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~115 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~116_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_4~117 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~116 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y32_N0
cycloneive_mac_mult \cd|vsqrmod|Mult0|auto_generated|mac_mult29 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|op_2~134_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~132_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~130_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~128_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~126_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~124_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~122_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~120_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~118_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~116_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~114_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~112_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~110_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~108_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~106_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~104_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~102_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~100_combout }),
	.datab({\cd|vdxc|y|Mult0|auto_generated|op_2~154_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~152_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~150_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~148_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~146_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~144_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~142_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~140_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~138_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~136_combout ,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_mult29_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult29 .dataa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult29 .dataa_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult29 .datab_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult29 .datab_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult29 .signa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult29 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y32_N2
cycloneive_mac_out \cd|vsqrmod|Mult0|auto_generated|mac_out30 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT27 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT26 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT25 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT24 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT23 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT22 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT21 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT20 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT19 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT18 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT17 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT16 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT15 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT14 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT13 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT12 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT11 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT10 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT9 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT8 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT4 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT3 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~DATAOUT1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~dataout ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult29~7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~4 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~3 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult29~2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult29~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_out30_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out30 .dataa_width = 36;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out30 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X44_Y37_N0
cycloneive_mac_mult \cd|vsqrmod|Mult0|auto_generated|mac_mult17 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|op_2~134_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~132_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~130_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~128_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~126_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~124_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~122_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~120_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~118_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~116_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~114_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~112_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~110_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~108_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~106_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~104_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~102_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~100_combout }),
	.datab({\cd|vdxc|y|Mult0|auto_generated|op_2~62_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~60_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~58_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~56_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~54_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~52_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~50_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~48_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~46_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~44_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~42_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~40_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~38_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~36_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~34_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~32_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~30_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~28_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_mult17_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult17 .dataa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult17 .dataa_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult17 .datab_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult17 .datab_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult17 .signa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult17 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y37_N2
cycloneive_mac_out \cd|vsqrmod|Mult0|auto_generated|mac_out18 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT35 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT34 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT33 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT32 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT31 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT30 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT29 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT28 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT27 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT26 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT25 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT24 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT23 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT22 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT21 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT20 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT19 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT18 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT17 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT16 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT15 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT14 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT13 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT12 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT11 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT10 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT9 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT8 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT4 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT3 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~DATAOUT1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult17~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_out18_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out18 .dataa_width = 36;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out18 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~0 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~0_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out18~dataout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out6~dataout  $ (VCC))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~dataout  & 
// (\cd|vsqrmod|Mult0|auto_generated|mac_out6~dataout  & VCC))
// \cd|vsqrmod|Mult0|auto_generated|op_3~1  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~dataout  & \cd|vsqrmod|Mult0|auto_generated|mac_out6~dataout ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~dataout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out6~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~0_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~1 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~0 .lut_mask = 16'h6688;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~2 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~2_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT1  & (\cd|vsqrmod|Mult0|auto_generated|op_3~1  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~1 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT1  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~1 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~1 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~3  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT1  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT1  & !\cd|vsqrmod|Mult0|auto_generated|op_3~1 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT1  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~1 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT1 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT1 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~1 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~2_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~3 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~2 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~4 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~4_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT2  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT2  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~3 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~5  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT2  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT2 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~3 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT2  & (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT2  & !\cd|vsqrmod|Mult0|auto_generated|op_3~3 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~3 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~4_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~5 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~4 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~6 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~6_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT3  & (\cd|vsqrmod|Mult0|auto_generated|op_3~5  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT3  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~5 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT3  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~5 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT3  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~5 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~7  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT3  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT3  & !\cd|vsqrmod|Mult0|auto_generated|op_3~5 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT3  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~5 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT3 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~5 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~6_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~7 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~6 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~8 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~8_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT4  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT4  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~7 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~9  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT4  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT4 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~7 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT4  & (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT4  & !\cd|vsqrmod|Mult0|auto_generated|op_3~7 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~7 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~8_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~9 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~8 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~10 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~10_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT5  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT5  & (\cd|vsqrmod|Mult0|auto_generated|op_3~9  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT5  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~9 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT5  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT5  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~9 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~9 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~11  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT5  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT5  & !\cd|vsqrmod|Mult0|auto_generated|op_3~9 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT5  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~9 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT5 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT5 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~9 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~10_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~11 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~10 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~12 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~12_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT6  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT6  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~11 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~13  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT6  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT6 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~11 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT6  & (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT6  & !\cd|vsqrmod|Mult0|auto_generated|op_3~11 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~11 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~12_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~13 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~12 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~14 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~14_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT7  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT7  & (\cd|vsqrmod|Mult0|auto_generated|op_3~13  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT7  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~13 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT7  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT7  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~13 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~13 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~15  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT7  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT7  & !\cd|vsqrmod|Mult0|auto_generated|op_3~13 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT7  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~13 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT7 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT7 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~13 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~14_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~15 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~14 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~16 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~16_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT8  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT8  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~15 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~17  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT8  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT8 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~15 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT8  & (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT8  & !\cd|vsqrmod|Mult0|auto_generated|op_3~15 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT8 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~15 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~16_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~17 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~16 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~18 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~18_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT9  & (\cd|vsqrmod|Mult0|auto_generated|op_3~17  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT9  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~17 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT9  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~17 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT9  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~17 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~19  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT9  & !\cd|vsqrmod|Mult0|auto_generated|op_3~17 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT9  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~17 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT9 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~17 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~18_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~19 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~18 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~20 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~20_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT10  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT10  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~19 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~21  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT10  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT10 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~19 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT10  & (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT10  & !\cd|vsqrmod|Mult0|auto_generated|op_3~19 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT10 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~19 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~20_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~21 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~20 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~22 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~22_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT11  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT11  & (\cd|vsqrmod|Mult0|auto_generated|op_3~21  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~21 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT11  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT11  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~21 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~21 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~23  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT11  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT11  & !\cd|vsqrmod|Mult0|auto_generated|op_3~21 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT11  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~21 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT11 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT11 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~21 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~22_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~23 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~22 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~24 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~24_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT12  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT12  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~23 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~25  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT12  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT12 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~23 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT12  & (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT12  & !\cd|vsqrmod|Mult0|auto_generated|op_3~23 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~23 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~24_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~25 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~24 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N30
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~26 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~26_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT13  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT13  & (\cd|vsqrmod|Mult0|auto_generated|op_3~25  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT13  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~25 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT13  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT13  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~25 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT13  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~25 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~27  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT13  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT13  & !\cd|vsqrmod|Mult0|auto_generated|op_3~25 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT13  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~25 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT13 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~25 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~26_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~27 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~26 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N0
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~28 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~28_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT14  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT14  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~27 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~29  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT14  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT14 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~27 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT14  & (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT14  & !\cd|vsqrmod|Mult0|auto_generated|op_3~27 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT14 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~27 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~28_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~29 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~28 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~30 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~30_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT15  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT15  & (\cd|vsqrmod|Mult0|auto_generated|op_3~29  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT15  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~29 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT15  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT15  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~29 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT15  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~29 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~31  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT15  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT15  & !\cd|vsqrmod|Mult0|auto_generated|op_3~29 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT15  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~29 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT15 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT15 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~29 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~30_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~31 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~30 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~32 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~32_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT16  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT16  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~31 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~33  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT16  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT16 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~31 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT16  & (\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT16  & !\cd|vsqrmod|Mult0|auto_generated|op_3~31 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT16 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~31 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~32_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~33 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~32 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~34 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~34_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT17  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT17  & (\cd|vsqrmod|Mult0|auto_generated|op_3~33  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT17  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~33 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT17  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT17  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~33 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT17  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~33 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~35  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT17  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT17  & !\cd|vsqrmod|Mult0|auto_generated|op_3~33 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT17  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~33 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT17 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT17 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out6~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~33 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~34_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~35 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~34 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~36 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~36_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~dataout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT18  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~35 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~37  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out8~dataout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT18 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~35 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~dataout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT18  & !\cd|vsqrmod|Mult0|auto_generated|op_3~35 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out8~dataout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~35 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~36_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~37 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~36 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~38 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~38_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT19  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT1  & (\cd|vsqrmod|Mult0|auto_generated|op_3~37  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT1  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~37 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT19  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT1  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~37 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~37 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~39  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT19  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT1  & !\cd|vsqrmod|Mult0|auto_generated|op_3~37 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT19  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~37 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT1 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT19 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~37 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~38_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~39 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~38 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~40 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~40_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT20  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT2  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~39 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~41  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT20  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT2 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~39 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT20  & (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT2  & !\cd|vsqrmod|Mult0|auto_generated|op_3~39 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT20 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~39 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~40_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~41 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~40 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~42 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~42_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT3  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT21  & (\cd|vsqrmod|Mult0|auto_generated|op_3~41  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT21  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~41 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT3  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT21  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~41 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT21  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~41 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~43  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT3  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT21  & !\cd|vsqrmod|Mult0|auto_generated|op_3~41 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT3  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~41 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT21 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT3 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~41 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~42_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~43 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~42 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~44 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~44_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT4  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT22  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~43 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~45  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT4  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT22 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~43 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT4  & (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT22  & !\cd|vsqrmod|Mult0|auto_generated|op_3~43 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT4 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~43 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~44_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~45 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~44 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~46 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~46_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT23  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT5  & (\cd|vsqrmod|Mult0|auto_generated|op_3~45  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT5  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~45 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT23  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT5  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~45 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT5  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~45 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~47  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT23  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT5  & !\cd|vsqrmod|Mult0|auto_generated|op_3~45 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT23  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~45 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT5 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT23 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~45 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~46_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~47 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~46 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~48 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~48_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT6  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT24  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~47 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~49  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT6  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT24 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~47 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT6  & (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT24  & !\cd|vsqrmod|Mult0|auto_generated|op_3~47 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT6 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~47 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~48_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~49 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~48 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~50 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~50_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT25  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT7  & (\cd|vsqrmod|Mult0|auto_generated|op_3~49  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT7  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~49 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT25  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT7  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~49 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT7  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~49 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~51  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT25  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT7  & !\cd|vsqrmod|Mult0|auto_generated|op_3~49 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT25  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~49 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT7 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT25 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~49 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~50_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~51 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~50 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~52 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~52_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT26  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT8  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~51 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~53  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT26  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT8 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~51 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT26  & (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT8  & !\cd|vsqrmod|Mult0|auto_generated|op_3~51 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT26 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~51 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~52_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~53 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~52 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~54 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~54_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT9  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT27  & (\cd|vsqrmod|Mult0|auto_generated|op_3~53  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT27  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~53 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT9  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT27  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~53 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT27  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~53 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~55  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT9  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT27  & !\cd|vsqrmod|Mult0|auto_generated|op_3~53 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT9  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~53 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT27 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT9 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~53 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~54_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~55 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~54 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~56 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~56_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT28  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT10  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~55 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~57  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT28  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT10 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~55 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT28  & (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT10  & !\cd|vsqrmod|Mult0|auto_generated|op_3~55 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT28 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~55 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~56_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~57 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~56 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N30
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~58 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~58_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT29  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT11  & (\cd|vsqrmod|Mult0|auto_generated|op_3~57  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT11  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~57 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT29  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT11  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~57 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT11  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~57 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~59  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT29  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT11  & !\cd|vsqrmod|Mult0|auto_generated|op_3~57 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT29  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~57 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT11 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT29 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~57 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~58_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~59 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~58 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N0
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~60 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~60_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT30  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT12  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~59 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~61  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT30  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT12 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~59 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT30  & (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT12  & !\cd|vsqrmod|Mult0|auto_generated|op_3~59 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT30 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~59 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~60_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~61 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~60 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~62 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~62_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT13  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT31  & (\cd|vsqrmod|Mult0|auto_generated|op_3~61  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT31  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~61 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT13  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT31  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~61 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT31  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~61 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~63  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT13  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT31  & !\cd|vsqrmod|Mult0|auto_generated|op_3~61 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT13  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~61 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT31 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT13 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~61 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~62_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~63 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~62 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~64 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~64_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT32  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT14  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~63 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~65  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT32  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT14 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~63 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT32  & (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT14  & !\cd|vsqrmod|Mult0|auto_generated|op_3~63 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT32 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~63 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~64_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~65 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~64 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~66 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~66_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT15  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT33  & (\cd|vsqrmod|Mult0|auto_generated|op_3~65  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT33  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~65 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT15  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT33  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~65 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT33  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~65 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~67  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT15  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT33  & !\cd|vsqrmod|Mult0|auto_generated|op_3~65 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT15  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~65 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT33 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT15 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~65 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~66_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~67 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~66 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~68 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~68_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT34  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT16  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~67 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~69  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT34  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT16 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~67 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT34  & (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT16  & !\cd|vsqrmod|Mult0|auto_generated|op_3~67 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT34 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~67 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~68_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~69 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~68 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~70 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~70_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT17  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT35  & (\cd|vsqrmod|Mult0|auto_generated|op_3~69  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT35  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~69 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT17  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT35  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~69 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT35  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~69 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~71  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT17  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT35  & !\cd|vsqrmod|Mult0|auto_generated|op_3~69 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT17  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~69 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT35 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out8~DATAOUT17 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out18~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~69 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~70_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~71 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~70 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~72 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~72_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out22~dataout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT18  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~71 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~73  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out22~dataout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT18 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~71 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~dataout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT18  & !\cd|vsqrmod|Mult0|auto_generated|op_3~71 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out22~dataout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~71 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~72_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~73 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~72 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~74 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~74_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT19  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT1  & (\cd|vsqrmod|Mult0|auto_generated|op_3~73  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT1  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~73 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT19  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT1  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~73 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~73 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~75  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT19  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT1  & !\cd|vsqrmod|Mult0|auto_generated|op_3~73 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT19  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~73 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT1 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT19 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~73 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~74_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~75 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~74 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~76 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~76_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT20  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT2  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~75 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~77  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT20  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT2 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~75 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT20  & (\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT2  & !\cd|vsqrmod|Mult0|auto_generated|op_3~75 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT20 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~75 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~76_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~77 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~76 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~78 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~78_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT21  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT3  & (\cd|vsqrmod|Mult0|auto_generated|op_3~77  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT3  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~77 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT21  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT3  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~77 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT3  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~77 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~79  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT21  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT3  & !\cd|vsqrmod|Mult0|auto_generated|op_3~77 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT21  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~77 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT3 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT21 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~77 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~78_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~79 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~78 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~80 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~80_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT4  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT22  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~79 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~81  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT4  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT22 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~79 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT4  & (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT22  & !\cd|vsqrmod|Mult0|auto_generated|op_3~79 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT4 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~79 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~80_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~81 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~80 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~82 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~82_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT5  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT23  & (\cd|vsqrmod|Mult0|auto_generated|op_3~81  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT23  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~81 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT5  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT23  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~81 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT23  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~81 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~83  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT5  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT23  & !\cd|vsqrmod|Mult0|auto_generated|op_3~81 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT5  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~81 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT23 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT5 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~81 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~82_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~83 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~82 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~84 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~84_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT6  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT24  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~83 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~85  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT6  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT24 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~83 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT6  & (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT24  & !\cd|vsqrmod|Mult0|auto_generated|op_3~83 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT6 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~83 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~84_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~85 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~84 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~86 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~86_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT25  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT7  & (\cd|vsqrmod|Mult0|auto_generated|op_3~85  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT7  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~85 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT25  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT7  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~85 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT7  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~85 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~87  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT25  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT7  & !\cd|vsqrmod|Mult0|auto_generated|op_3~85 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT25  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~85 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT7 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT25 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~85 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~86_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~87 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~86 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~88 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~88_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT8  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT26  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~87 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~89  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT8  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT26 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~87 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT8  & (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT26  & !\cd|vsqrmod|Mult0|auto_generated|op_3~87 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT8 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~87 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~88_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~89 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~88 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N30
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~90 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~90_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT27  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT9  & (\cd|vsqrmod|Mult0|auto_generated|op_3~89  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT9  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~89 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT27  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT9  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~89 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT9  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~89 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~91  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT27  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT9  & !\cd|vsqrmod|Mult0|auto_generated|op_3~89 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT27  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~89 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT9 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out14~DATAOUT27 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~89 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~90_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~91 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~90 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N0
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~92 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~92_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT10  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT10  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~91 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~93  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT10  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT10 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~91 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT10  & (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT10  & !\cd|vsqrmod|Mult0|auto_generated|op_3~91 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT10 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~91 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~92_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~93 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~92 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~94 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~94_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT11  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT11  & (\cd|vsqrmod|Mult0|auto_generated|op_3~93  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT11  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~93 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT11  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT11  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~93 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT11  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~93 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~95  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT11  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT11  & !\cd|vsqrmod|Mult0|auto_generated|op_3~93 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT11  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~93 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT11 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT11 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~93 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~94_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~95 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~94 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~96 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~96_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT12  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT12  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~95 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~97  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT12  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT12 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~95 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT12  & (\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT12  & !\cd|vsqrmod|Mult0|auto_generated|op_3~95 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT12 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~95 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~96_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~97 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~96 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~98 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~98_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT13  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT13  & (\cd|vsqrmod|Mult0|auto_generated|op_3~97  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT13  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~97 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT13  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT13  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~97 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT13  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~97 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~99  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT13  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT13  & !\cd|vsqrmod|Mult0|auto_generated|op_3~97 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT13  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~97 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT13 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT13 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~97 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~98_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~99 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~98 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~100 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~100_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT14  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT14  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~99 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~101  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT14  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT14 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~99 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT14  & (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT14  & !\cd|vsqrmod|Mult0|auto_generated|op_3~99 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT14 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~99 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~100_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~101 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~100 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~102 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~102_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT15  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT15  & (\cd|vsqrmod|Mult0|auto_generated|op_3~101  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT15  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~101 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT15  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT15  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~101 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT15  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~101 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~103  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT15  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT15  & !\cd|vsqrmod|Mult0|auto_generated|op_3~101 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT15  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~101 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT15 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT15 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~101 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~102_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~103 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~102 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~104 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~104_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT16  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT16  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~103 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~105  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT16  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT16 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~103 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT16  & (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT16  & !\cd|vsqrmod|Mult0|auto_generated|op_3~103 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT16 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~103 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~104_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~105 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~104 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~106 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~106_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT17  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT17  & (\cd|vsqrmod|Mult0|auto_generated|op_3~105  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT17  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~105 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT17  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT17  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~105 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT17  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~105 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~107  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT17  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT17  & !\cd|vsqrmod|Mult0|auto_generated|op_3~105 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT17  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~105 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT17 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT17 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~105 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~106_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~107 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~106 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~108 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~108_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out30~dataout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT18  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~107 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~109  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out30~dataout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT18 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~107 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out30~dataout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT18  & !\cd|vsqrmod|Mult0|auto_generated|op_3~107 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out30~dataout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~107 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~108_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~109 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~108 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~110 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~110_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT19  & (\cd|vsqrmod|Mult0|auto_generated|op_3~109  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT19  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~109 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT19  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~109 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT19  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~109 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~111  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT1  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT19  & !\cd|vsqrmod|Mult0|auto_generated|op_3~109 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT1  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~109 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT19 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT1 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~109 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~110_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~111 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~110 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~112 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~112_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT20  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT2  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~111 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~113  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT20  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT2 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~111 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT20  & (\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT2  & !\cd|vsqrmod|Mult0|auto_generated|op_3~111 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT20 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~111 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~112_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~113 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~112 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~114 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~114_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT21  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT3  & (\cd|vsqrmod|Mult0|auto_generated|op_3~113  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT3  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~113 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT21  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT3  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~113 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT3  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~113 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_3~115  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT21  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT3  & !\cd|vsqrmod|Mult0|auto_generated|op_3~113 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT21  & ((!\cd|vsqrmod|Mult0|auto_generated|op_3~113 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT3 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT21 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~113 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~114_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~115 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~114 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~116 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~116_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT4  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT22  $ (!\cd|vsqrmod|Mult0|auto_generated|op_3~115 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_3~117  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT4  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT22 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~115 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT4  & (\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT22  & !\cd|vsqrmod|Mult0|auto_generated|op_3~115 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT4 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~115 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~116_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_3~117 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~116 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X44_Y45_N0
cycloneive_mac_mult \cd|vsqrmod|Mult0|auto_generated|mac_mult23 (
	.signa(gnd),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|op_2~134_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~132_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~130_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~128_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~126_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~124_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~122_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~120_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~118_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~116_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~114_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~112_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~110_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~108_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~106_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~104_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~102_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~100_combout }),
	.datab({\cd|vdxc|y|Mult0|auto_generated|op_2~154_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~152_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~150_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~148_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~146_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~144_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~142_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~140_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~138_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~136_combout ,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_mult23_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult23 .dataa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult23 .dataa_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult23 .datab_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult23 .datab_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult23 .signa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult23 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y45_N2
cycloneive_mac_out \cd|vsqrmod|Mult0|auto_generated|mac_out24 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT27 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT26 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT25 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT24 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT23 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT22 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT21 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT20 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT19 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT18 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT17 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT16 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT15 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT14 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT13 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT12 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT11 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT10 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT9 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT8 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT4 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT3 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~DATAOUT1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~dataout ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult23~7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~4 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~3 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult23~2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult23~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_out24_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out24 .dataa_width = 36;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out24 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X71_Y40_N0
cycloneive_mac_mult \cd|vsqrmod|Mult0|auto_generated|mac_mult9 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|op_2~98_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~96_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~94_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~92_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~90_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~88_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~86_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~84_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~82_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~80_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~78_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~76_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~74_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~72_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~70_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~68_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~66_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~64_combout }),
	.datab({\cd|vdxc|y|Mult0|auto_generated|op_2~62_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~60_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~58_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~56_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~54_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~52_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~50_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~48_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~46_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~44_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~42_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~40_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~38_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~36_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~34_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~32_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~30_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~28_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_mult9_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult9 .dataa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult9 .dataa_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult9 .datab_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult9 .datab_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult9 .signa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult9 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y40_N2
cycloneive_mac_out \cd|vsqrmod|Mult0|auto_generated|mac_out10 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT35 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT34 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT33 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT32 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT31 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT30 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT29 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT28 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT27 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT26 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT25 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT24 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT23 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT22 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT21 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT20 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT19 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT18 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT17 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT16 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT15 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT14 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT13 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT12 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT11 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT10 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT9 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT8 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT4 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT3 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~DATAOUT1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult9~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_out10_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out10 .dataa_width = 36;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out10 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~0_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out4~dataout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out10~dataout  $ (VCC))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~dataout  & 
// (\cd|vsqrmod|Mult0|auto_generated|mac_out10~dataout  & VCC))
// \cd|vsqrmod|Mult0|auto_generated|op_1~1  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out4~dataout  & \cd|vsqrmod|Mult0|auto_generated|mac_out10~dataout ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out4~dataout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~0_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~2_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT1  & (\cd|vsqrmod|Mult0|auto_generated|op_1~1  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~1 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~1 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~3  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT1  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT1  & !\cd|vsqrmod|Mult0|auto_generated|op_1~1 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT1  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~1 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT1 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~1 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~2_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~4_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT2  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT2  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~3 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~5  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT2  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT2 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~3 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT2  & (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT2  & !\cd|vsqrmod|Mult0|auto_generated|op_1~3 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~3 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~4_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~6_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT3  & (\cd|vsqrmod|Mult0|auto_generated|op_1~5  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT3  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~5 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT3  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~5 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT3  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~7  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT3  & !\cd|vsqrmod|Mult0|auto_generated|op_1~5 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT3  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~5 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT3 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~5 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~6_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~8_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT4  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT4  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~7 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~9  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT4  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT4 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~7 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT4  & (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT4  & !\cd|vsqrmod|Mult0|auto_generated|op_1~7 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~7 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~8_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~10_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT5  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT5  & (\cd|vsqrmod|Mult0|auto_generated|op_1~9  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~9 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT5  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~9 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~9 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~11  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT5  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT5  & !\cd|vsqrmod|Mult0|auto_generated|op_1~9 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT5  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~9 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT5 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~9 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~10_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~12 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~12_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT6  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT6  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~11 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~13  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT6  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT6 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~11 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT6  & (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT6  & !\cd|vsqrmod|Mult0|auto_generated|op_1~11 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~11 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~12_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~14_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT7  & (\cd|vsqrmod|Mult0|auto_generated|op_1~13  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT7  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~13 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT7  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~13 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT7  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~13 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~15  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT7  & !\cd|vsqrmod|Mult0|auto_generated|op_1~13 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT7  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~13 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT7 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~13 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~14_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~16_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT8  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT8  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~15 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~17  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT8  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT8 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~15 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT8  & (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT8  & !\cd|vsqrmod|Mult0|auto_generated|op_1~15 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT8 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~15 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~16_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~18_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT9  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT9  & (\cd|vsqrmod|Mult0|auto_generated|op_1~17  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~17 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT9  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~17 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~19  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT9  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT9  & !\cd|vsqrmod|Mult0|auto_generated|op_1~17 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT9  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~17 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT9 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~17 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~18_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~20_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT10  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT10  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~19 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~21  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT10  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT10 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~19 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT10  & (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT10  & !\cd|vsqrmod|Mult0|auto_generated|op_1~19 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT10 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~19 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~20_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~22_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT11  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT11  & (\cd|vsqrmod|Mult0|auto_generated|op_1~21  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~21 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT11  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~21 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~23  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT11  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT11  & !\cd|vsqrmod|Mult0|auto_generated|op_1~21 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT11  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~21 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT11 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~21 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~22_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~24_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT12  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT12  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~23 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~25  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT12  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT12 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~23 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT12  & (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT12  & !\cd|vsqrmod|Mult0|auto_generated|op_1~23 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~23 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~24_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~26_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT13  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT13  & (\cd|vsqrmod|Mult0|auto_generated|op_1~25  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~25 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT13  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT13  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~25 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~25 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~27  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT13  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT13  & !\cd|vsqrmod|Mult0|auto_generated|op_1~25 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT13  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~25 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT13 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT13 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~25 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~26_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N30
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~28 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~28_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT14  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT14  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~27 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~29  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT14  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT14 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~27 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT14  & (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT14  & !\cd|vsqrmod|Mult0|auto_generated|op_1~27 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~27 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~28_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N0
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~30 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~30_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT15  & (\cd|vsqrmod|Mult0|auto_generated|op_1~29  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT15  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~29 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT15  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~29 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT15  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~29 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~31  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT15  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT15  & !\cd|vsqrmod|Mult0|auto_generated|op_1~29 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT15  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~29 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT15 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~29 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~30_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~32 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~32_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT16  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT16  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~31 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~33  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT16  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT16 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~31 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT16  & (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT16  & !\cd|vsqrmod|Mult0|auto_generated|op_1~31 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT16 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~31 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~32_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~34 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~34_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT17  & (\cd|vsqrmod|Mult0|auto_generated|op_1~33  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT17  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~33 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT17  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~33 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT17  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~33 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~35  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT17  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT17  & !\cd|vsqrmod|Mult0|auto_generated|op_1~33 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT17  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~33 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT17 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~33 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~34_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~34 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~36 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~36_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT18  $ (\cd|vsqrmod|Mult0|auto_generated|op_3~0_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~35 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~37  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT18  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~0_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~35 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT18  & (\cd|vsqrmod|Mult0|auto_generated|op_3~0_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~35 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT18 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~35 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~36_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~36 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~38 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~38_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT19  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~2_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~37  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~2_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~37 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT19  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~2_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~37 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~2_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~37 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~39  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT19  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~2_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~37 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT19  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~37 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~2_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT19 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~37 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~38_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~38 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~40 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~40_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~4_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT20  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~39 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~41  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~4_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT20 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~39 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~4_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT20  & !\cd|vsqrmod|Mult0|auto_generated|op_1~39 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~4_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~39 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~40_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~40 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~42 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~42_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_3~6_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT21  & (\cd|vsqrmod|Mult0|auto_generated|op_1~41  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT21  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~41 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~6_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT21  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~41 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT21  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~41 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~43  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~6_combout  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT21  & !\cd|vsqrmod|Mult0|auto_generated|op_1~41 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~6_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~41 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT21 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~6_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~41 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~42_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~42 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~44 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~44_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT22  $ (\cd|vsqrmod|Mult0|auto_generated|op_3~8_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~43 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~45  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT22  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~8_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~43 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT22  & (\cd|vsqrmod|Mult0|auto_generated|op_3~8_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~43 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT22 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~43 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~44_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~45 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~44 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~46 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~46_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT23  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~10_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~45  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~10_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~45 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT23  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~10_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~45 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~10_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~45 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~47  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT23  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~10_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~45 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT23  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~45 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~10_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT23 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~45 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~46_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~46 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~48 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~48_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~12_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT24  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~47 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~49  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~12_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT24 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~47 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~12_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT24  & !\cd|vsqrmod|Mult0|auto_generated|op_1~47 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~12_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~47 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~48_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~49 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~48 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~50 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~50_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_3~14_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT25  & (\cd|vsqrmod|Mult0|auto_generated|op_1~49  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT25  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~49 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~14_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT25  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~49 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT25  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~49 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~51  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~14_combout  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT25  & !\cd|vsqrmod|Mult0|auto_generated|op_1~49 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~14_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~49 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT25 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~14_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~49 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~50_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~51 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~50 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~52 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~52_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~16_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT26  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~51 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~53  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~16_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT26 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~51 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~16_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT26  & !\cd|vsqrmod|Mult0|auto_generated|op_1~51 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~16_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~51 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~52_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~53 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~52 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~54 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~54_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT27  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~18_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~53  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~18_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~53 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT27  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~18_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~53 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~18_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~53 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~55  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT27  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~18_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~53 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT27  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~53 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~18_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT27 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~53 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~54_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~55 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~54 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~56 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~56_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~20_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT28  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~55 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~57  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~20_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT28 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~55 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~20_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT28  & !\cd|vsqrmod|Mult0|auto_generated|op_1~55 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~20_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~55 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~56_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~57 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~56 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~58 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~58_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT29  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~22_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~57  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~22_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~57 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT29  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~22_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~57 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~22_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~57 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~59  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT29  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~22_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~57 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT29  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~57 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~22_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT29 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~57 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~58_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~59 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~58 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N30
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~60 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~60_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~24_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT30  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~59 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~61  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~24_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT30 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~59 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~24_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT30  & !\cd|vsqrmod|Mult0|auto_generated|op_1~59 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~24_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~59 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~60_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~61 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~60 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~62 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~62_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_3~26_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT31  & (\cd|vsqrmod|Mult0|auto_generated|op_1~61  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT31  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~61 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~26_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT31  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~61 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT31  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~61 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~63  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~26_combout  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT31  & !\cd|vsqrmod|Mult0|auto_generated|op_1~61 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~26_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~61 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT31 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~26_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~61 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~62_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~63 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~62 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~64 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~64_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~28_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT32  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~63 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~65  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~28_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT32 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~63 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~28_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT32  & !\cd|vsqrmod|Mult0|auto_generated|op_1~63 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~28_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~63 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~64_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~65 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~64 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~66 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~66_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT33  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~30_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~65  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~30_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~65 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT33  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~30_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~65 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~30_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~65 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~67  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT33  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~30_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~65 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT33  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~65 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~30_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT33 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~65 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~66_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~67 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~66 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~68 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~68_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~32_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT34  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~67 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~69  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~32_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT34 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~67 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~32_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT34  & !\cd|vsqrmod|Mult0|auto_generated|op_1~67 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~32_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~67 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~68_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~69 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~68 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~70 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~70_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT35  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~34_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~69  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~34_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~69 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT35  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~34_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~69 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~34_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~69 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~71  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT35  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~34_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~69 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT35  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~69 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~34_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out10~DATAOUT35 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~69 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~70_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~71 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~70 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~72 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~72_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_5~0_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_3~36_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~71 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~73  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_5~0_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~36_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~71 ))) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~0_combout 
//  & (\cd|vsqrmod|Mult0|auto_generated|op_3~36_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~71 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_5~0_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~71 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~72_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~73 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~72 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~74 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~74_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_3~38_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~2_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~73  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~2_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~73 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~38_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~2_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~73 )) 
// # (!\cd|vsqrmod|Mult0|auto_generated|op_5~2_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~73 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~75  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~38_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~2_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~73 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~38_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~73 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~2_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~38_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~73 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~74_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~75 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~74 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~76 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~76_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_5~4_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_3~40_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~75 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~77  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_5~4_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~40_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~75 ))) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~4_combout 
//  & (\cd|vsqrmod|Mult0|auto_generated|op_3~40_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~75 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_5~4_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~75 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~76_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~77 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~76 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~78 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~78_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_3~42_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~6_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~77  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~6_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~77 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~42_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~6_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~77 )) 
// # (!\cd|vsqrmod|Mult0|auto_generated|op_5~6_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~77 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~79  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~42_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~6_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~77 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~42_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~77 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~6_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~42_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~77 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~78_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~79 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~78 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~80 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~80_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~44_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_5~8_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~79 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~81  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~44_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~8_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~79 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~44_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_5~8_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~79 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~44_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~79 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~80_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~81 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~80 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~82 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~82_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_3~46_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~10_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~81  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~10_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~81 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~46_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~10_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~81 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~10_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~81 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~83  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~46_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~10_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~81 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~46_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~81 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~10_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~46_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~81 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~82_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~83 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~82 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~84 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~84_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~48_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_5~12_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~83 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~85  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~48_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~12_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~83 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~48_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_5~12_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~83 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~48_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~83 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~84_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~85 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~84 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~86 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~86_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_3~50_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~14_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~85  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~14_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~85 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~50_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~14_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~85 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~14_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~85 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~87  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~50_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~14_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~85 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~50_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~85 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~14_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~50_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~85 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~86_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~87 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~86 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~88 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~88_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_5~16_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_3~52_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~87 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~89  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_5~16_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~52_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~87 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~16_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_3~52_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~87 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_5~16_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~87 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~88_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~89 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~88 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~90 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~90_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_3~54_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~18_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~89  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~18_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~89 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~54_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~18_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~89 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~18_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~89 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~91  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~54_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~18_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~89 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~54_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~89 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~18_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~54_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~89 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~90_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~91 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~90 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~92 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~92_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~56_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_5~20_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~91 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~93  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~56_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~20_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~91 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~56_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_5~20_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~91 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~56_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~91 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~92_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~93 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~92 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N0
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~94 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~94_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_3~58_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~22_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~93  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~22_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~93 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~58_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~22_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~93 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~22_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~93 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~95  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~58_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~22_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~93 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~58_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~93 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~22_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~58_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~93 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~94_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~95 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~94 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~96 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~96_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_5~24_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_3~60_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~95 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~97  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_5~24_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~60_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~95 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~24_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_3~60_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~95 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_5~24_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~95 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~96_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~97 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~96 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~98 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~98_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_3~62_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~26_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~97  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~26_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~97 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~62_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~26_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~97 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~26_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~97 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~99  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~62_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~26_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~97 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~62_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~97 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~26_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~62_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~97 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~98_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~99 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~98 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~100 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~100_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~64_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_5~28_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~99 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~101  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~64_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~28_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~99 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~64_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_5~28_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~99 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~64_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~99 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~100_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~101 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~100 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~102 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~102_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_5~30_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~66_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~101  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~66_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~101 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~30_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~66_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~101 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~66_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~101 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~103  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_5~30_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~66_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~101 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~30_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~101 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~66_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_5~30_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~101 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~102_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~103 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~102 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~104 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~104_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~68_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_5~32_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~103 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~105  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~68_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~32_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~103 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~68_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_5~32_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~103 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~68_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~103 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~104_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~105 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~104 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~106 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~106_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_3~70_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~34_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~105  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~34_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~105 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~70_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~34_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~105 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~34_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~105 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~107  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~70_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~34_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~105 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~70_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~105 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~34_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~70_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~105 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~106_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~107 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~106 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~108 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~108_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_5~36_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_3~72_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~107 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~109  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_5~36_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~72_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~107 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~36_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_3~72_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~107 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_5~36_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~107 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~108_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~109 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~108 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~110 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~110_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_3~74_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~38_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~109  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~38_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~109 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~74_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~38_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~109 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~38_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~109 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~111  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~74_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~38_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~109 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~74_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~109 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~38_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~74_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~109 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~110_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~111 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~110 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~112 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~112_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_5~40_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_3~76_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~111 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~113  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_5~40_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~76_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~111 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~40_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_3~76_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~111 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_5~40_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~111 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~112_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~113 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~112 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~114 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~114_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_5~42_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~78_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~113  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~78_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~113 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~42_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~78_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~113 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~78_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~113 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~115  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_5~42_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~78_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~113 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~42_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~113 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~78_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_5~42_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~113 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~114_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~115 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~114 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~116 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~116_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~80_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_5~44_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~115 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~117  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~80_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~44_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~115 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~80_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_5~44_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~115 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~80_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~115 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~116_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~117 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~116 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~118 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~118_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_5~46_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~82_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~117  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~82_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~117 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~46_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~82_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~117 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~82_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~117 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~119  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_5~46_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~82_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~117 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~46_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~117 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~82_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_5~46_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~117 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~118_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~119 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~118 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~120 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~120_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~84_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_5~48_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~119 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~121  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~84_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~48_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~119 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~84_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_5~48_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~119 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~84_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~119 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~120_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~121 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~120 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~122 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~122_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_3~86_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~50_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~121  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~50_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~121 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~86_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~50_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~121 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~50_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~121 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~123  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~86_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_5~50_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~121 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~86_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~121 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~50_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~86_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~121 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~122_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~123 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~122 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N30
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~124 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~124_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~88_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_5~52_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~123 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~125  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~88_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_5~52_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~123 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~88_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_5~52_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~123 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~88_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~123 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~124_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~125 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~124 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~124 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~126 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~126_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_5~54_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~90_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~125  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~90_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~125 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_5~54_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~90_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~125 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~90_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~125 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~127  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_5~54_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~90_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~125 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_5~54_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~125 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~90_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_5~54_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~125 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~126_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~127 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~126 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~126 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~128 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~128_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~92_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT28  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~127 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~129  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~92_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT28 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~127 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~92_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT28  & !\cd|vsqrmod|Mult0|auto_generated|op_1~127 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~92_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~127 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~128_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~129 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~128 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~128 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~130 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~130_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT29  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~94_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~129  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~94_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~129 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT29  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~94_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~129 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~94_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~129 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~131  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT29  & (!\cd|vsqrmod|Mult0|auto_generated|op_3~94_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~129 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT29  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~129 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~94_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT29 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~129 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~130_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~131 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~130 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~130 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~132 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~132_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT30  $ (\cd|vsqrmod|Mult0|auto_generated|op_3~96_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~131 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~133  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT30  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~96_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~131 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT30  & (\cd|vsqrmod|Mult0|auto_generated|op_3~96_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~131 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT30 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~131 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~132_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~133 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~132 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~132 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~134 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~134_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_3~98_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT31  & (\cd|vsqrmod|Mult0|auto_generated|op_1~133  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT31  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~133 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~98_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT31  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~133 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT31  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~133 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~135  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~98_combout  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT31  & !\cd|vsqrmod|Mult0|auto_generated|op_1~133 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~98_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~133 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT31 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~98_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~133 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~134_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~135 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~134 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~134 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~136 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~136_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~100_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT32  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~135 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~137  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~100_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT32 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~135 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~100_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT32  & !\cd|vsqrmod|Mult0|auto_generated|op_1~135 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~100_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~135 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~136_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~137 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~136 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~136 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~138 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~138_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_3~102_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT33  & (\cd|vsqrmod|Mult0|auto_generated|op_1~137  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT33  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~137 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~102_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT33  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~137 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT33  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~137 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~139  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~102_combout  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT33  & !\cd|vsqrmod|Mult0|auto_generated|op_1~137 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~102_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~137 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT33 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~102_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~137 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~138_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~139 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~138 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~138 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~140 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~140_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~104_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT34  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~139 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~141  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~104_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT34 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~139 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~104_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT34  & !\cd|vsqrmod|Mult0|auto_generated|op_1~139 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~104_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~139 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~140_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~141 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~140 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~140 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~142 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~142_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_3~106_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT35  & (\cd|vsqrmod|Mult0|auto_generated|op_1~141  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT35  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~141 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~106_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT35  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~141 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT35  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~141 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~143  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~106_combout  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT35  & !\cd|vsqrmod|Mult0|auto_generated|op_1~141 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~106_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~141 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT35 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~106_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out20~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~141 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~142_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~143 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~142 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~142 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~144 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~144_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out24~dataout  $ (\cd|vsqrmod|Mult0|auto_generated|op_3~108_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~143 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~145  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out24~dataout  & ((\cd|vsqrmod|Mult0|auto_generated|op_3~108_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~143 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out24~dataout  & (\cd|vsqrmod|Mult0|auto_generated|op_3~108_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_1~143 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out24~dataout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_3~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~143 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~144_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~145 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~144 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~144 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~146 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~146_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_3~110_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT1  & (\cd|vsqrmod|Mult0|auto_generated|op_1~145  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT1  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~145 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~110_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT1  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~145 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT1  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~145 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~147  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~110_combout  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT1  & !\cd|vsqrmod|Mult0|auto_generated|op_1~145 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~110_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~145 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT1 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~110_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~145 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~146_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~147 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~146 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~146 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~148 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~148_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~112_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT2  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~147 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~149  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~112_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT2 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~147 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~112_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT2  & !\cd|vsqrmod|Mult0|auto_generated|op_1~147 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~112_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~147 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~148_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~149 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~148 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~148 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~150 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~150_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_3~114_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT3  & (\cd|vsqrmod|Mult0|auto_generated|op_1~149  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT3  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~149 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_3~114_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT3  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~149 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT3  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~149 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_1~151  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~114_combout  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT3  & !\cd|vsqrmod|Mult0|auto_generated|op_1~149 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~114_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_1~149 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT3 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~114_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~149 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~150_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~151 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~150 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~150 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~152 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~152_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_3~116_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT4  $ (!\cd|vsqrmod|Mult0|auto_generated|op_1~151 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_1~153  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_3~116_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT4 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~151 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_3~116_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT4  & !\cd|vsqrmod|Mult0|auto_generated|op_1~151 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_3~116_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~151 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~152_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_1~153 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~152 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~152 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X71_Y42_N0
cycloneive_mac_mult \cd|vsqrmod|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vdxc|y|Mult0|auto_generated|op_2~62_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~60_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~58_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~56_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~54_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~52_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~50_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~48_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~46_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~44_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~42_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~40_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~38_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~36_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~34_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~32_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~30_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~28_combout }),
	.datab({\cd|vdxc|y|Mult0|auto_generated|op_2~62_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~60_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~58_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~56_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~54_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~52_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~50_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~48_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~46_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~44_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~42_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~40_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~38_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~36_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~34_combout ,
\cd|vdxc|y|Mult0|auto_generated|op_2~32_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~30_combout ,\cd|vdxc|y|Mult0|auto_generated|op_2~28_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \cd|vsqrmod|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y42_N2
cycloneive_mac_out \cd|vsqrmod|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT32 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\cd|vsqrmod|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cd|vsqrmod|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \cd|vsqrmod|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~1 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~1_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~0_combout  & \cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~0_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~1_cout ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~1 .lut_mask = 16'h0088;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~3 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~3_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~2_combout  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT19  & !\cd|vsqrmod|Mult0|auto_generated|op_2~1_cout )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~2_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~1_cout ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~2_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~1_cout ),
	.combout(),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~3_cout ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~3 .lut_mask = 16'h0017;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~5 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~5_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~4_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~3_cout ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~4_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT20  & !\cd|vsqrmod|Mult0|auto_generated|op_2~3_cout )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~4_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~3_cout ),
	.combout(),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~5_cout ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~5 .lut_mask = 16'h008E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~7 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~7_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~6_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~5_cout )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~5_cout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~6_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~5_cout ),
	.combout(),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~7_cout ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~7 .lut_mask = 16'h0017;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~9 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~9_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~8_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~7_cout ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT22  & (\cd|vsqrmod|Mult0|auto_generated|op_1~8_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~7_cout )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~7_cout ),
	.combout(),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~9_cout ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~9 .lut_mask = 16'h008E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~11 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~11_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~10_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~9_cout )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT23  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~9_cout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~10_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~9_cout ),
	.combout(),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~11_cout ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~11 .lut_mask = 16'h0017;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~13 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~13_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~12_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~11_cout ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT24  & (\cd|vsqrmod|Mult0|auto_generated|op_1~12_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~11_cout )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~11_cout ),
	.combout(),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~13_cout ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~13 .lut_mask = 16'h008E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~15 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~15_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~14_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~13_cout )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~13_cout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~14_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~13_cout ),
	.combout(),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~15_cout ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~15 .lut_mask = 16'h0017;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~17 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~17_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~16_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~15_cout ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT26  & (\cd|vsqrmod|Mult0|auto_generated|op_1~16_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~15_cout )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~15_cout ),
	.combout(),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~17_cout ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~17 .lut_mask = 16'h008E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~19 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~19_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~18_combout  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT27  & !\cd|vsqrmod|Mult0|auto_generated|op_2~17_cout )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~18_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~17_cout ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~18_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~17_cout ),
	.combout(),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~19_cout ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~19 .lut_mask = 16'h0017;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~21 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~21_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~20_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~19_cout ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT28  & (\cd|vsqrmod|Mult0|auto_generated|op_1~20_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~19_cout )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~19_cout ),
	.combout(),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~21_cout ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~21 .lut_mask = 16'h008E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~23 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~23_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~22_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~21_cout )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT29  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~21_cout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~22_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~21_cout ),
	.combout(),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~23_cout ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~23 .lut_mask = 16'h0017;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~25 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~25_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~24_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~23_cout ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~24_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT30  & !\cd|vsqrmod|Mult0|auto_generated|op_2~23_cout )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~24_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~23_cout ),
	.combout(),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~25_cout ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~25 .lut_mask = 16'h008E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~27 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~27_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT31  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~26_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~25_cout )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT31  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~25_cout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~26_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~25_cout ),
	.combout(),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~27_cout ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~27 .lut_mask = 16'h0017;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N30
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~28 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~28_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_1~28_combout  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT32  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~27_cout )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~29  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~28_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT32 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~27_cout ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~28_combout  & (\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT32  & !\cd|vsqrmod|Mult0|auto_generated|op_2~27_cout )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~28_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~27_cout ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~28_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~29 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~28 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N0
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~30 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~30_combout  = (\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~30_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~29  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~30_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~29 )))) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~30_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_2~29 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~30_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~29 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~31  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT33  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~30_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~29 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT33  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~29 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~30_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~29 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~30_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~31 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~30 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~32 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~32_combout  = ((\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT34  $ (\cd|vsqrmod|Mult0|auto_generated|op_1~32_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~31 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~33  = CARRY((\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT34  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~32_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~31 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT34  & (\cd|vsqrmod|Mult0|auto_generated|op_1~32_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~31 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT34 ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~31 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~32_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~33 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~32 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~34 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~34_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_1~34_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT35  & (\cd|vsqrmod|Mult0|auto_generated|op_2~33  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT35  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~33 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~34_combout  & ((\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT35  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_2~33 )) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT35  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~33 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~35  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~34_combout  & (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT35  & !\cd|vsqrmod|Mult0|auto_generated|op_2~33 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~34_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~33 ) # (!\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT35 ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~34_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out2~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~33 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~34_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~35 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~34 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~36 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~36_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_1~36_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_4~0_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~35 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~37  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~36_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~0_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~35 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~36_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~0_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~35 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~36_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~35 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~36_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~37 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~36 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~38 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~38_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~2_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~38_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~37  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~38_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~37 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~2_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~38_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~37 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~38_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~37 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~39  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~2_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~38_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~37 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~2_combout  & 
// ((!\cd|vsqrmod|Mult0|auto_generated|op_2~37 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~38_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~2_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~37 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~38_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~39 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~38 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~40 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~40_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_4~4_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_1~40_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~39 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~41  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~4_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~40_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~39 ))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~4_combout 
//  & (\cd|vsqrmod|Mult0|auto_generated|op_1~40_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~39 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~4_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~39 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~40_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~41 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~40 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~42 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~42_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~6_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~42_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~41  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~42_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~41 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~6_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~42_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~41 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~42_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~41 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~43  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~6_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~42_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~41 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~6_combout  & 
// ((!\cd|vsqrmod|Mult0|auto_generated|op_2~41 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~42_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~6_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~41 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~42_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~43 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~42 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~44 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~44_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_4~8_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_1~44_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~43 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~45  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~8_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~44_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~43 ))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~8_combout 
//  & (\cd|vsqrmod|Mult0|auto_generated|op_1~44_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~43 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~8_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~43 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~44_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~45 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~44 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~46 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~46_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~10_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~46_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~45  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~46_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~45 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~10_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~46_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~45 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~46_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~45 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~47  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~10_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~46_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~45 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~10_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~45 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~46_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~10_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~45 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~46_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~47 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~46 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~48 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~48_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_4~12_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_1~48_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~47 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~49  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~12_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~48_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~47 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~12_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~48_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~47 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~12_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~47 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~48_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~49 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~48 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~50 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~50_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_1~50_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~14_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~49  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~14_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~49 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~50_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~14_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~49 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~14_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~49 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~51  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~50_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~14_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~49 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~50_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~49 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~14_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~50_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~49 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~50_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~51 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~50 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~52 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~52_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_4~16_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_1~52_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~51 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~53  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~16_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~52_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~51 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~16_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~52_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~51 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~16_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~51 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~52_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~53 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~52 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~54 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~54_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~18_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~54_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~53  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~54_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~53 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~18_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~54_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~53 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~54_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~53 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~55  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~18_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~54_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~53 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~18_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~53 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~54_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~18_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~53 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~54_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~55 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~54 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~56 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~56_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_1~56_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_4~20_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~55 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~57  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~56_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~20_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~55 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~56_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~20_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~55 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~56_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~55 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~56_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~57 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~56 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~58 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~58_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~22_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~58_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~57  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~58_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~57 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~22_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~58_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~57 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~58_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~57 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~59  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~22_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~58_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~57 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~22_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~57 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~58_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~22_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~57 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~58_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~59 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~58 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N30
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~60 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~60_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_1~60_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_4~24_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~59 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~61  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~60_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~24_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~59 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~60_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~24_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~59 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~60_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~59 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~60_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~61 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~60 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N0
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~62 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~62_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~26_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~62_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~61  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~62_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~61 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~26_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~62_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~61 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~62_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~61 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~63  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~26_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~62_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~61 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~26_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~61 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~62_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~26_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~61 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~62_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~63 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~62 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~64 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~64_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_1~64_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_4~28_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~63 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~65  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~64_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~28_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~63 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~64_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~28_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~63 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~64_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~63 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~64_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~65 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~64 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~66 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~66_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_1~66_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~30_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~65  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~30_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~65 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~66_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~30_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~65 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~30_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~65 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~67  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~66_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~30_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~65 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~66_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~65 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~30_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~66_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~65 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~66_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~67 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~66 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~68 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~68_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_1~68_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_4~32_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~67 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~69  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~68_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~32_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~67 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~68_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~32_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~67 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~68_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~67 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~68_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~69 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~68 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~70 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~70_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~34_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~70_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~69  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~70_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~69 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~34_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~70_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~69 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~70_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~69 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~71  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~34_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~70_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~69 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~34_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~69 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~70_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~34_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~69 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~70_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~71 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~70 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~72 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~72_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_4~36_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_1~72_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~71 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~73  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~36_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~72_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~71 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~36_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~72_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~71 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~36_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~71 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~72_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~73 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~72 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~74 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~74_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~38_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~74_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~73  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~74_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~73 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~38_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~74_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~73 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~74_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~73 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~75  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~38_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~74_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~73 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~38_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~73 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~74_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~38_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~73 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~74_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~75 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~74 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~76 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~76_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_4~40_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_1~76_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~75 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~77  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~40_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~76_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~75 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~40_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~76_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~75 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~40_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~75 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~76_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~77 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~76 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~78 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~78_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~42_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~78_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~77  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~78_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~77 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~42_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~78_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~77 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~78_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~77 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~79  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~42_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~78_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~77 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~42_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~77 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~78_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~42_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~77 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~78_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~79 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~78 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~80 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~80_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_4~44_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_1~80_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~79 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~81  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~44_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~80_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~79 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~44_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~80_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~79 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~44_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~79 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~80_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~81 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~80 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~82 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~82_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_1~82_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~46_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~81  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~46_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~81 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~82_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~46_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~81 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~46_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~81 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~83  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~82_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~46_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~81 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~82_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~81 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~46_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~82_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~81 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~82_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~83 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~82 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~84 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~84_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_4~48_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_1~84_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~83 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~85  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~48_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~84_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~83 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~48_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~84_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~83 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~48_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~83 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~84_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~85 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~84 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~86 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~86_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~50_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~86_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~85  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~86_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~85 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~50_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~86_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~85 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~86_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~85 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~87  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~50_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~86_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~85 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~50_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~85 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~86_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~50_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~85 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~86_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~87 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~86 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~88 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~88_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_1~88_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_4~52_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~87 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~89  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~88_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~52_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~87 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~88_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~52_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~87 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~88_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~87 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~88_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~89 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~88 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~90 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~90_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~54_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~90_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~89  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~90_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~89 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~54_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~90_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~89 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~90_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~89 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~91  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~54_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~90_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~89 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~54_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~89 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~90_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~54_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~89 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~90_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~91 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~90 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N30
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~92 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~92_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_1~92_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_4~56_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~91 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~93  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~92_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~56_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~91 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~92_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~56_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~91 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~92_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~91 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~92_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~93 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~92 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N0
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~94 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~94_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~58_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~94_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~93  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~94_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~93 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~58_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~94_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~93 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~94_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~93 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~95  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~58_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~94_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~93 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~58_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~93 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~94_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~58_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~93 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~94_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~95 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~94 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~96 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~96_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_1~96_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_4~60_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~95 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~97  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~96_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~60_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~95 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~96_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~60_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~95 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~96_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~95 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~96_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~97 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~96 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~98 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~98_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_1~98_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~62_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~97  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~62_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~97 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~98_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~62_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~97 
// )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~62_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~97 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~99  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~98_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~62_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~97 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~98_combout  
// & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~97 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~62_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~98_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~97 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~98_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~99 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~98 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~100 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~100_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_1~100_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_4~64_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~99 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~101  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~100_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~64_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~99 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~100_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~64_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~99 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~100_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~99 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~100_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~101 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~100 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~102 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~102_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~66_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~102_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~101  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~102_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~101 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~66_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~102_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_2~101 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~102_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~101 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~103  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~66_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~102_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~101 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~66_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~101 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~102_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~66_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~101 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~102_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~103 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~102 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~104 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~104_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_4~68_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_1~104_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~103 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~105  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~68_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~104_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~103 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~68_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~104_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~103 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~68_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~103 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~104_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~105 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~104 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~106 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~106_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~70_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~106_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~105  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~106_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~105 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~70_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~106_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_2~105 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~106_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~105 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~107  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~70_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~106_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~105 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~70_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~105 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~106_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~70_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~105 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~106_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~107 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~106 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~108 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~108_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_4~72_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_1~108_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~107 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~109  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~72_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~108_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~107 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~72_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~108_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~107 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~72_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~107 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~108_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~109 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~108 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~110 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~110_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~74_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~110_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~109  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~110_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~109 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~74_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~110_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_2~109 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~110_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~109 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~111  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~74_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~110_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~109 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~74_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~109 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~110_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~74_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~109 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~110_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~111 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~110 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~112 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~112_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_4~76_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_1~112_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~111 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~113  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~76_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~112_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~111 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~76_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~112_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~111 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~76_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~112_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~111 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~112_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~113 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~112 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~114 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~114_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_1~114_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~78_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~113  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~78_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~113 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~114_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~78_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_2~113 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~78_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~113 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~115  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~114_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~78_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~113 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~114_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~113 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~78_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~114_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~113 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~114_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~115 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~114 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~116 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~116_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_4~80_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_1~116_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~115 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~117  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~80_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~116_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~115 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~80_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~116_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~115 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~80_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~115 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~116_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~117 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~116 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~118 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~118_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~82_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~118_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~117  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~118_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~117 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~82_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~118_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_2~117 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~118_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~117 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~119  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~82_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~118_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~117 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~82_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~117 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~118_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~82_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~118_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~117 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~118_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~119 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~118 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~120 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~120_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_1~120_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_4~84_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~119 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~121  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~120_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~84_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~119 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~120_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~84_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~119 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~120_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~119 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~120_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~121 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~120 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~122 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~122_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~86_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~122_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~121  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~122_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~121 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~86_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~122_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_2~121 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~122_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~121 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~123  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~86_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~122_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~121 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~86_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~121 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~122_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~86_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~121 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~122_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~123 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~122 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N30
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~124 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~124_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_1~124_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_4~88_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~123 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~125  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~124_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~88_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~123 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~124_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~88_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~123 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~124_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~123 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~124_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~125 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~124 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~124 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N0
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~126 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~126_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_1~126_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~90_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~125  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~90_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~125 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~126_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~90_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_2~125 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~90_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~125 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~127  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~126_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~90_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~125 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~126_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~125 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~90_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~126_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~125 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~126_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~127 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~126 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~126 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N2
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~128 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~128_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_1~128_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_4~92_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~127 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~129  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~128_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~92_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~127 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~128_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~92_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~127 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~128_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~127 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~128_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~129 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~128 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~128 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N4
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~130 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~130_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_1~130_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~94_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~129  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~94_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~129 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~130_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~94_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_2~129 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~94_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~129 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~131  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~130_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~94_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~129 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~130_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~129 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~94_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~130_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~129 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~130_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~131 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~130 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~130 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N6
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~132 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~132_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_1~132_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_4~96_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~131 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~133  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~132_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~96_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~131 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~132_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~96_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~131 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~132_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~131 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~132_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~133 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~132 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~132 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N8
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~134 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~134_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~98_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~134_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~133  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~134_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~133 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~98_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~134_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_2~133 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~134_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~133 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~135  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~98_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~134_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~133 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~98_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~133 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~134_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~98_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~134_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~133 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~134_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~135 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~134 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~134 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N10
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~136 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~136_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_4~100_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_1~136_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~135 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~137  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~100_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~136_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~135 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~100_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~136_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~135 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~100_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~136_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~135 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~136_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~137 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~136 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~136 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N12
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~138 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~138_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~102_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~138_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~137  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~138_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~137 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~102_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~138_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_2~137 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~138_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~137 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~139  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~102_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~138_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~137 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~102_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~137 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~138_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~102_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~138_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~137 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~138_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~139 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~138 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~138 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N14
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~140 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~140_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_4~104_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_1~140_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~139 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~141  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~104_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~140_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~139 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~104_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~140_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~139 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~104_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~140_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~139 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~140_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~141 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~140 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~140 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N16
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~142 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~142_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_4~106_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~142_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~141  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~142_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~141 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~106_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~142_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_2~141 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~142_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~141 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~143  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~106_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_1~142_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~141 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~106_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~141 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~142_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~106_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~141 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~142_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~143 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~142 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~142 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N18
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~144 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~144_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_4~108_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_1~144_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~143 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~145  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~108_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~144_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~143 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~108_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~144_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~143 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~108_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~143 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~144_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~145 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~144 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~144 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N20
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~146 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~146_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_1~146_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~110_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~145  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~110_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~145 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~146_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~110_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_2~145 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~110_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~145 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~147  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~146_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~110_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~145 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~146_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~145 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~110_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~146_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~145 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~146_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~147 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~146 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~146 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N22
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~148 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~148_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_1~148_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_4~112_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~147 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~149  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~148_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~112_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~147 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~148_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_4~112_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~147 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~148_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~112_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~147 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~148_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~149 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~148 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~148 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~150 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~150_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_1~150_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~114_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_2~149  & VCC)) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~114_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_2~149 )))) # (!\cd|vsqrmod|Mult0|auto_generated|op_1~150_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_4~114_combout  & 
// (!\cd|vsqrmod|Mult0|auto_generated|op_2~149 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~114_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_2~149 ) # (GND)))))
// \cd|vsqrmod|Mult0|auto_generated|op_2~151  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_1~150_combout  & (!\cd|vsqrmod|Mult0|auto_generated|op_4~114_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~149 )) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_1~150_combout  & ((!\cd|vsqrmod|Mult0|auto_generated|op_2~149 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_4~114_combout ))))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_1~150_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~114_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~149 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~150_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~151 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~150 .lut_mask = 16'h9617;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~150 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~152 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~152_combout  = ((\cd|vsqrmod|Mult0|auto_generated|op_4~116_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_1~152_combout  $ (!\cd|vsqrmod|Mult0|auto_generated|op_2~151 )))) # (GND)
// \cd|vsqrmod|Mult0|auto_generated|op_2~153  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_4~116_combout  & ((\cd|vsqrmod|Mult0|auto_generated|op_1~152_combout ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~151 ))) # 
// (!\cd|vsqrmod|Mult0|auto_generated|op_4~116_combout  & (\cd|vsqrmod|Mult0|auto_generated|op_1~152_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~151 )))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_4~116_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_1~152_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~151 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~152_combout ),
	.cout(\cd|vsqrmod|Mult0|auto_generated|op_2~153 ));
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~152 .lut_mask = 16'h698E;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~152 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N2
cycloneive_lcell_comb \cd|Add1~1 (
// Equation(s):
// \cd|Add1~1_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~28_combout  & !\cd|vsqrmod|Mult0|auto_generated|op_2~30_combout ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~28_combout ),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cd|Add1~1_cout ));
// synopsys translate_off
defparam \cd|Add1~1 .lut_mask = 16'h0011;
defparam \cd|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N4
cycloneive_lcell_comb \cd|Add1~3 (
// Equation(s):
// \cd|Add1~3_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~32_combout ) # (!\cd|Add1~1_cout ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~1_cout ),
	.combout(),
	.cout(\cd|Add1~3_cout ));
// synopsys translate_off
defparam \cd|Add1~3 .lut_mask = 16'h00AF;
defparam \cd|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N6
cycloneive_lcell_comb \cd|Add1~5 (
// Equation(s):
// \cd|Add1~5_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~34_combout  & !\cd|Add1~3_cout ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~3_cout ),
	.combout(),
	.cout(\cd|Add1~5_cout ));
// synopsys translate_off
defparam \cd|Add1~5 .lut_mask = 16'h0005;
defparam \cd|Add1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N8
cycloneive_lcell_comb \cd|Add1~7 (
// Equation(s):
// \cd|Add1~7_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~36_combout ) # (!\cd|Add1~5_cout ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~36_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~5_cout ),
	.combout(),
	.cout(\cd|Add1~7_cout ));
// synopsys translate_off
defparam \cd|Add1~7 .lut_mask = 16'h00AF;
defparam \cd|Add1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N10
cycloneive_lcell_comb \cd|Add1~9 (
// Equation(s):
// \cd|Add1~9_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~38_combout  & !\cd|Add1~7_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~7_cout ),
	.combout(),
	.cout(\cd|Add1~9_cout ));
// synopsys translate_off
defparam \cd|Add1~9 .lut_mask = 16'h0003;
defparam \cd|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N12
cycloneive_lcell_comb \cd|Add1~11 (
// Equation(s):
// \cd|Add1~11_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~40_combout ) # (!\cd|Add1~9_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~9_cout ),
	.combout(),
	.cout(\cd|Add1~11_cout ));
// synopsys translate_off
defparam \cd|Add1~11 .lut_mask = 16'h00CF;
defparam \cd|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N14
cycloneive_lcell_comb \cd|Add1~13 (
// Equation(s):
// \cd|Add1~13_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~42_combout  & !\cd|Add1~11_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~11_cout ),
	.combout(),
	.cout(\cd|Add1~13_cout ));
// synopsys translate_off
defparam \cd|Add1~13 .lut_mask = 16'h0003;
defparam \cd|Add1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N16
cycloneive_lcell_comb \cd|Add1~15 (
// Equation(s):
// \cd|Add1~15_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~44_combout ) # (!\cd|Add1~13_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~13_cout ),
	.combout(),
	.cout(\cd|Add1~15_cout ));
// synopsys translate_off
defparam \cd|Add1~15 .lut_mask = 16'h00CF;
defparam \cd|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N18
cycloneive_lcell_comb \cd|Add1~17 (
// Equation(s):
// \cd|Add1~17_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~46_combout  & !\cd|Add1~15_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~15_cout ),
	.combout(),
	.cout(\cd|Add1~17_cout ));
// synopsys translate_off
defparam \cd|Add1~17 .lut_mask = 16'h0003;
defparam \cd|Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N20
cycloneive_lcell_comb \cd|Add1~19 (
// Equation(s):
// \cd|Add1~19_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~48_combout ) # (!\cd|Add1~17_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~17_cout ),
	.combout(),
	.cout(\cd|Add1~19_cout ));
// synopsys translate_off
defparam \cd|Add1~19 .lut_mask = 16'h00CF;
defparam \cd|Add1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N22
cycloneive_lcell_comb \cd|Add1~21 (
// Equation(s):
// \cd|Add1~21_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~50_combout  & !\cd|Add1~19_cout ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~50_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~19_cout ),
	.combout(),
	.cout(\cd|Add1~21_cout ));
// synopsys translate_off
defparam \cd|Add1~21 .lut_mask = 16'h0005;
defparam \cd|Add1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N24
cycloneive_lcell_comb \cd|Add1~23 (
// Equation(s):
// \cd|Add1~23_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~52_combout ) # (!\cd|Add1~21_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~21_cout ),
	.combout(),
	.cout(\cd|Add1~23_cout ));
// synopsys translate_off
defparam \cd|Add1~23 .lut_mask = 16'h00CF;
defparam \cd|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N26
cycloneive_lcell_comb \cd|Add1~25 (
// Equation(s):
// \cd|Add1~25_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~54_combout  & !\cd|Add1~23_cout ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~23_cout ),
	.combout(),
	.cout(\cd|Add1~25_cout ));
// synopsys translate_off
defparam \cd|Add1~25 .lut_mask = 16'h0005;
defparam \cd|Add1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N28
cycloneive_lcell_comb \cd|Add1~27 (
// Equation(s):
// \cd|Add1~27_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~56_combout ) # (!\cd|Add1~25_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~25_cout ),
	.combout(),
	.cout(\cd|Add1~27_cout ));
// synopsys translate_off
defparam \cd|Add1~27 .lut_mask = 16'h00CF;
defparam \cd|Add1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N30
cycloneive_lcell_comb \cd|Add1~29 (
// Equation(s):
// \cd|Add1~29_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~58_combout  & !\cd|Add1~27_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~27_cout ),
	.combout(),
	.cout(\cd|Add1~29_cout ));
// synopsys translate_off
defparam \cd|Add1~29 .lut_mask = 16'h0003;
defparam \cd|Add1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N0
cycloneive_lcell_comb \cd|Add1~31 (
// Equation(s):
// \cd|Add1~31_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~60_combout ) # (!\cd|Add1~29_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~29_cout ),
	.combout(),
	.cout(\cd|Add1~31_cout ));
// synopsys translate_off
defparam \cd|Add1~31 .lut_mask = 16'h00CF;
defparam \cd|Add1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N2
cycloneive_lcell_comb \cd|Add1~33 (
// Equation(s):
// \cd|Add1~33_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~62_combout  & !\cd|Add1~31_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~31_cout ),
	.combout(),
	.cout(\cd|Add1~33_cout ));
// synopsys translate_off
defparam \cd|Add1~33 .lut_mask = 16'h0003;
defparam \cd|Add1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N4
cycloneive_lcell_comb \cd|Add1~35 (
// Equation(s):
// \cd|Add1~35_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~64_combout ) # (!\cd|Add1~33_cout ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~33_cout ),
	.combout(),
	.cout(\cd|Add1~35_cout ));
// synopsys translate_off
defparam \cd|Add1~35 .lut_mask = 16'h00AF;
defparam \cd|Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N6
cycloneive_lcell_comb \cd|Add1~37 (
// Equation(s):
// \cd|Add1~37_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~66_combout  & !\cd|Add1~35_cout ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~66_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~35_cout ),
	.combout(),
	.cout(\cd|Add1~37_cout ));
// synopsys translate_off
defparam \cd|Add1~37 .lut_mask = 16'h0005;
defparam \cd|Add1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N8
cycloneive_lcell_comb \cd|Add1~39 (
// Equation(s):
// \cd|Add1~39_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~68_combout ) # (!\cd|Add1~37_cout ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~68_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~37_cout ),
	.combout(),
	.cout(\cd|Add1~39_cout ));
// synopsys translate_off
defparam \cd|Add1~39 .lut_mask = 16'h00AF;
defparam \cd|Add1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N10
cycloneive_lcell_comb \cd|Add1~41 (
// Equation(s):
// \cd|Add1~41_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~70_combout  & !\cd|Add1~39_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~39_cout ),
	.combout(),
	.cout(\cd|Add1~41_cout ));
// synopsys translate_off
defparam \cd|Add1~41 .lut_mask = 16'h0003;
defparam \cd|Add1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N12
cycloneive_lcell_comb \cd|Add1~43 (
// Equation(s):
// \cd|Add1~43_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~72_combout ) # (!\cd|Add1~41_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~41_cout ),
	.combout(),
	.cout(\cd|Add1~43_cout ));
// synopsys translate_off
defparam \cd|Add1~43 .lut_mask = 16'h00CF;
defparam \cd|Add1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N14
cycloneive_lcell_comb \cd|Add1~45 (
// Equation(s):
// \cd|Add1~45_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~74_combout  & !\cd|Add1~43_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~43_cout ),
	.combout(),
	.cout(\cd|Add1~45_cout ));
// synopsys translate_off
defparam \cd|Add1~45 .lut_mask = 16'h0003;
defparam \cd|Add1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N16
cycloneive_lcell_comb \cd|Add1~47 (
// Equation(s):
// \cd|Add1~47_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~76_combout ) # (!\cd|Add1~45_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~45_cout ),
	.combout(),
	.cout(\cd|Add1~47_cout ));
// synopsys translate_off
defparam \cd|Add1~47 .lut_mask = 16'h00CF;
defparam \cd|Add1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N18
cycloneive_lcell_comb \cd|Add1~49 (
// Equation(s):
// \cd|Add1~49_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~78_combout  & !\cd|Add1~47_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~47_cout ),
	.combout(),
	.cout(\cd|Add1~49_cout ));
// synopsys translate_off
defparam \cd|Add1~49 .lut_mask = 16'h0003;
defparam \cd|Add1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N20
cycloneive_lcell_comb \cd|Add1~51 (
// Equation(s):
// \cd|Add1~51_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~80_combout ) # (!\cd|Add1~49_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~49_cout ),
	.combout(),
	.cout(\cd|Add1~51_cout ));
// synopsys translate_off
defparam \cd|Add1~51 .lut_mask = 16'h00CF;
defparam \cd|Add1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N22
cycloneive_lcell_comb \cd|Add1~53 (
// Equation(s):
// \cd|Add1~53_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~82_combout  & !\cd|Add1~51_cout ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~82_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~51_cout ),
	.combout(),
	.cout(\cd|Add1~53_cout ));
// synopsys translate_off
defparam \cd|Add1~53 .lut_mask = 16'h0005;
defparam \cd|Add1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N24
cycloneive_lcell_comb \cd|Add1~55 (
// Equation(s):
// \cd|Add1~55_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~84_combout ) # (!\cd|Add1~53_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~53_cout ),
	.combout(),
	.cout(\cd|Add1~55_cout ));
// synopsys translate_off
defparam \cd|Add1~55 .lut_mask = 16'h00CF;
defparam \cd|Add1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N26
cycloneive_lcell_comb \cd|Add1~57 (
// Equation(s):
// \cd|Add1~57_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~86_combout  & !\cd|Add1~55_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~55_cout ),
	.combout(),
	.cout(\cd|Add1~57_cout ));
// synopsys translate_off
defparam \cd|Add1~57 .lut_mask = 16'h0003;
defparam \cd|Add1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N28
cycloneive_lcell_comb \cd|Add1~59 (
// Equation(s):
// \cd|Add1~59_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~88_combout ) # (!\cd|Add1~57_cout ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~88_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~57_cout ),
	.combout(),
	.cout(\cd|Add1~59_cout ));
// synopsys translate_off
defparam \cd|Add1~59 .lut_mask = 16'h00AF;
defparam \cd|Add1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N30
cycloneive_lcell_comb \cd|Add1~61 (
// Equation(s):
// \cd|Add1~61_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~90_combout  & !\cd|Add1~59_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~59_cout ),
	.combout(),
	.cout(\cd|Add1~61_cout ));
// synopsys translate_off
defparam \cd|Add1~61 .lut_mask = 16'h0003;
defparam \cd|Add1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N0
cycloneive_lcell_comb \cd|Add1~63 (
// Equation(s):
// \cd|Add1~63_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~92_combout ) # (!\cd|Add1~61_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~61_cout ),
	.combout(),
	.cout(\cd|Add1~63_cout ));
// synopsys translate_off
defparam \cd|Add1~63 .lut_mask = 16'h00CF;
defparam \cd|Add1~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N2
cycloneive_lcell_comb \cd|Add1~65 (
// Equation(s):
// \cd|Add1~65_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~94_combout  & !\cd|Add1~63_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~63_cout ),
	.combout(),
	.cout(\cd|Add1~65_cout ));
// synopsys translate_off
defparam \cd|Add1~65 .lut_mask = 16'h0003;
defparam \cd|Add1~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N4
cycloneive_lcell_comb \cd|Add1~67 (
// Equation(s):
// \cd|Add1~67_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~96_combout ) # (!\cd|Add1~65_cout ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~96_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~65_cout ),
	.combout(),
	.cout(\cd|Add1~67_cout ));
// synopsys translate_off
defparam \cd|Add1~67 .lut_mask = 16'h00AF;
defparam \cd|Add1~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N6
cycloneive_lcell_comb \cd|Add1~69 (
// Equation(s):
// \cd|Add1~69_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~98_combout  & !\cd|Add1~67_cout ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~98_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~67_cout ),
	.combout(),
	.cout(\cd|Add1~69_cout ));
// synopsys translate_off
defparam \cd|Add1~69 .lut_mask = 16'h0005;
defparam \cd|Add1~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N8
cycloneive_lcell_comb \cd|Add1~71 (
// Equation(s):
// \cd|Add1~71_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~100_combout ) # (!\cd|Add1~69_cout ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~100_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~69_cout ),
	.combout(),
	.cout(\cd|Add1~71_cout ));
// synopsys translate_off
defparam \cd|Add1~71 .lut_mask = 16'h00AF;
defparam \cd|Add1~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N10
cycloneive_lcell_comb \cd|Add1~73 (
// Equation(s):
// \cd|Add1~73_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~102_combout  & !\cd|Add1~71_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~71_cout ),
	.combout(),
	.cout(\cd|Add1~73_cout ));
// synopsys translate_off
defparam \cd|Add1~73 .lut_mask = 16'h0003;
defparam \cd|Add1~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N12
cycloneive_lcell_comb \cd|Add1~75 (
// Equation(s):
// \cd|Add1~75_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~104_combout ) # (!\cd|Add1~73_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~73_cout ),
	.combout(),
	.cout(\cd|Add1~75_cout ));
// synopsys translate_off
defparam \cd|Add1~75 .lut_mask = 16'h00CF;
defparam \cd|Add1~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N14
cycloneive_lcell_comb \cd|Add1~77 (
// Equation(s):
// \cd|Add1~77_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~106_combout  & !\cd|Add1~75_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~75_cout ),
	.combout(),
	.cout(\cd|Add1~77_cout ));
// synopsys translate_off
defparam \cd|Add1~77 .lut_mask = 16'h0003;
defparam \cd|Add1~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N16
cycloneive_lcell_comb \cd|Add1~79 (
// Equation(s):
// \cd|Add1~79_cout  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~108_combout  & !\cd|Add1~77_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~77_cout ),
	.combout(),
	.cout(\cd|Add1~79_cout ));
// synopsys translate_off
defparam \cd|Add1~79 .lut_mask = 16'h000C;
defparam \cd|Add1~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N18
cycloneive_lcell_comb \cd|Add1~81 (
// Equation(s):
// \cd|Add1~81_cout  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~110_combout  & !\cd|Add1~79_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~79_cout ),
	.combout(),
	.cout(\cd|Add1~81_cout ));
// synopsys translate_off
defparam \cd|Add1~81 .lut_mask = 16'h0003;
defparam \cd|Add1~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N20
cycloneive_lcell_comb \cd|Add1~82 (
// Equation(s):
// \cd|Add1~82_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~112_combout  & ((\cd|Add1~81_cout ) # (GND))) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~112_combout  & (!\cd|Add1~81_cout ))
// \cd|Add1~83  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~112_combout ) # (!\cd|Add1~81_cout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~112_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~81_cout ),
	.combout(\cd|Add1~82_combout ),
	.cout(\cd|Add1~83 ));
// synopsys translate_off
defparam \cd|Add1~82 .lut_mask = 16'hC3CF;
defparam \cd|Add1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N22
cycloneive_lcell_comb \cd|Add1~84 (
// Equation(s):
// \cd|Add1~84_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~114_combout  & (\cd|Add1~83  $ (GND))) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~114_combout  & ((GND) # (!\cd|Add1~83 )))
// \cd|Add1~85  = CARRY((!\cd|Add1~83 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~114_combout ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~114_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~83 ),
	.combout(\cd|Add1~84_combout ),
	.cout(\cd|Add1~85 ));
// synopsys translate_off
defparam \cd|Add1~84 .lut_mask = 16'hA55F;
defparam \cd|Add1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N24
cycloneive_lcell_comb \cd|Add1~86 (
// Equation(s):
// \cd|Add1~86_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~116_combout  & ((\cd|Add1~85 ) # (GND))) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~116_combout  & (!\cd|Add1~85 ))
// \cd|Add1~87  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~116_combout ) # (!\cd|Add1~85 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~85 ),
	.combout(\cd|Add1~86_combout ),
	.cout(\cd|Add1~87 ));
// synopsys translate_off
defparam \cd|Add1~86 .lut_mask = 16'hC3CF;
defparam \cd|Add1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N26
cycloneive_lcell_comb \cd|Add1~88 (
// Equation(s):
// \cd|Add1~88_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~118_combout  & (\cd|Add1~87  $ (GND))) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~118_combout  & ((GND) # (!\cd|Add1~87 )))
// \cd|Add1~89  = CARRY((!\cd|Add1~87 ) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~118_combout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~118_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~87 ),
	.combout(\cd|Add1~88_combout ),
	.cout(\cd|Add1~89 ));
// synopsys translate_off
defparam \cd|Add1~88 .lut_mask = 16'hC33F;
defparam \cd|Add1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N28
cycloneive_lcell_comb \cd|Add1~90 (
// Equation(s):
// \cd|Add1~90_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~120_combout  & (!\cd|Add1~89 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~120_combout  & (\cd|Add1~89  & VCC))
// \cd|Add1~91  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~120_combout  & !\cd|Add1~89 ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~120_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~89 ),
	.combout(\cd|Add1~90_combout ),
	.cout(\cd|Add1~91 ));
// synopsys translate_off
defparam \cd|Add1~90 .lut_mask = 16'h5A0A;
defparam \cd|Add1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N30
cycloneive_lcell_comb \cd|Add1~92 (
// Equation(s):
// \cd|Add1~92_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~122_combout  & (!\cd|Add1~91  & VCC)) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~122_combout  & (\cd|Add1~91  $ (GND)))
// \cd|Add1~93  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~122_combout  & !\cd|Add1~91 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~91 ),
	.combout(\cd|Add1~92_combout ),
	.cout(\cd|Add1~93 ));
// synopsys translate_off
defparam \cd|Add1~92 .lut_mask = 16'h3C03;
defparam \cd|Add1~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N0
cycloneive_lcell_comb \cd|Add1~94 (
// Equation(s):
// \cd|Add1~94_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~124_combout  & (!\cd|Add1~93 )) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~124_combout  & (\cd|Add1~93  & VCC))
// \cd|Add1~95  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~124_combout  & !\cd|Add1~93 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~124_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~93 ),
	.combout(\cd|Add1~94_combout ),
	.cout(\cd|Add1~95 ));
// synopsys translate_off
defparam \cd|Add1~94 .lut_mask = 16'h3C0C;
defparam \cd|Add1~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N2
cycloneive_lcell_comb \cd|Add1~96 (
// Equation(s):
// \cd|Add1~96_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~126_combout  & (!\cd|Add1~95  & VCC)) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~126_combout  & (\cd|Add1~95  $ (GND)))
// \cd|Add1~97  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~126_combout  & !\cd|Add1~95 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~126_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~95 ),
	.combout(\cd|Add1~96_combout ),
	.cout(\cd|Add1~97 ));
// synopsys translate_off
defparam \cd|Add1~96 .lut_mask = 16'h3C03;
defparam \cd|Add1~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N4
cycloneive_lcell_comb \cd|Add1~98 (
// Equation(s):
// \cd|Add1~98_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~128_combout  & ((\cd|Add1~97 ) # (GND))) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~128_combout  & (!\cd|Add1~97 ))
// \cd|Add1~99  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~128_combout ) # (!\cd|Add1~97 ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~128_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~97 ),
	.combout(\cd|Add1~98_combout ),
	.cout(\cd|Add1~99 ));
// synopsys translate_off
defparam \cd|Add1~98 .lut_mask = 16'hA5AF;
defparam \cd|Add1~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N6
cycloneive_lcell_comb \cd|Add1~100 (
// Equation(s):
// \cd|Add1~100_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~130_combout  & (!\cd|Add1~99  & VCC)) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~130_combout  & (\cd|Add1~99  $ (GND)))
// \cd|Add1~101  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~130_combout  & !\cd|Add1~99 ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~130_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~99 ),
	.combout(\cd|Add1~100_combout ),
	.cout(\cd|Add1~101 ));
// synopsys translate_off
defparam \cd|Add1~100 .lut_mask = 16'h5A05;
defparam \cd|Add1~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N8
cycloneive_lcell_comb \cd|Add1~102 (
// Equation(s):
// \cd|Add1~102_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~132_combout  & ((\cd|Add1~101 ) # (GND))) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~132_combout  & (!\cd|Add1~101 ))
// \cd|Add1~103  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~132_combout ) # (!\cd|Add1~101 ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~132_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~101 ),
	.combout(\cd|Add1~102_combout ),
	.cout(\cd|Add1~103 ));
// synopsys translate_off
defparam \cd|Add1~102 .lut_mask = 16'hA5AF;
defparam \cd|Add1~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N10
cycloneive_lcell_comb \cd|Add1~104 (
// Equation(s):
// \cd|Add1~104_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~134_combout  & (!\cd|Add1~103  & VCC)) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~134_combout  & (\cd|Add1~103  $ (GND)))
// \cd|Add1~105  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~134_combout  & !\cd|Add1~103 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~134_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~103 ),
	.combout(\cd|Add1~104_combout ),
	.cout(\cd|Add1~105 ));
// synopsys translate_off
defparam \cd|Add1~104 .lut_mask = 16'h3C03;
defparam \cd|Add1~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N12
cycloneive_lcell_comb \cd|Add1~106 (
// Equation(s):
// \cd|Add1~106_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~136_combout  & ((\cd|Add1~105 ) # (GND))) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~136_combout  & (!\cd|Add1~105 ))
// \cd|Add1~107  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~136_combout ) # (!\cd|Add1~105 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~136_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~105 ),
	.combout(\cd|Add1~106_combout ),
	.cout(\cd|Add1~107 ));
// synopsys translate_off
defparam \cd|Add1~106 .lut_mask = 16'hC3CF;
defparam \cd|Add1~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N14
cycloneive_lcell_comb \cd|Add1~108 (
// Equation(s):
// \cd|Add1~108_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~138_combout  & (!\cd|Add1~107  & VCC)) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~138_combout  & (\cd|Add1~107  $ (GND)))
// \cd|Add1~109  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~138_combout  & !\cd|Add1~107 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~138_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~107 ),
	.combout(\cd|Add1~108_combout ),
	.cout(\cd|Add1~109 ));
// synopsys translate_off
defparam \cd|Add1~108 .lut_mask = 16'h3C03;
defparam \cd|Add1~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N16
cycloneive_lcell_comb \cd|Add1~110 (
// Equation(s):
// \cd|Add1~110_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~140_combout  & ((\cd|Add1~109 ) # (GND))) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~140_combout  & (!\cd|Add1~109 ))
// \cd|Add1~111  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~140_combout ) # (!\cd|Add1~109 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~140_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~109 ),
	.combout(\cd|Add1~110_combout ),
	.cout(\cd|Add1~111 ));
// synopsys translate_off
defparam \cd|Add1~110 .lut_mask = 16'hC3CF;
defparam \cd|Add1~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N18
cycloneive_lcell_comb \cd|Add1~112 (
// Equation(s):
// \cd|Add1~112_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~142_combout  & (!\cd|Add1~111  & VCC)) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~142_combout  & (\cd|Add1~111  $ (GND)))
// \cd|Add1~113  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~142_combout  & !\cd|Add1~111 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~111 ),
	.combout(\cd|Add1~112_combout ),
	.cout(\cd|Add1~113 ));
// synopsys translate_off
defparam \cd|Add1~112 .lut_mask = 16'h3C03;
defparam \cd|Add1~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N20
cycloneive_lcell_comb \cd|Add1~114 (
// Equation(s):
// \cd|Add1~114_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~144_combout  & ((\cd|Add1~113 ) # (GND))) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~144_combout  & (!\cd|Add1~113 ))
// \cd|Add1~115  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~144_combout ) # (!\cd|Add1~113 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~113 ),
	.combout(\cd|Add1~114_combout ),
	.cout(\cd|Add1~115 ));
// synopsys translate_off
defparam \cd|Add1~114 .lut_mask = 16'hC3CF;
defparam \cd|Add1~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N22
cycloneive_lcell_comb \cd|Add1~116 (
// Equation(s):
// \cd|Add1~116_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~146_combout  & (!\cd|Add1~115  & VCC)) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~146_combout  & (\cd|Add1~115  $ (GND)))
// \cd|Add1~117  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~146_combout  & !\cd|Add1~115 ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~146_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~115 ),
	.combout(\cd|Add1~116_combout ),
	.cout(\cd|Add1~117 ));
// synopsys translate_off
defparam \cd|Add1~116 .lut_mask = 16'h5A05;
defparam \cd|Add1~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N24
cycloneive_lcell_comb \cd|Add1~118 (
// Equation(s):
// \cd|Add1~118_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~148_combout  & ((\cd|Add1~117 ) # (GND))) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~148_combout  & (!\cd|Add1~117 ))
// \cd|Add1~119  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~148_combout ) # (!\cd|Add1~117 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~148_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~117 ),
	.combout(\cd|Add1~118_combout ),
	.cout(\cd|Add1~119 ));
// synopsys translate_off
defparam \cd|Add1~118 .lut_mask = 16'hC3CF;
defparam \cd|Add1~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N26
cycloneive_lcell_comb \cd|Add1~120 (
// Equation(s):
// \cd|Add1~120_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~150_combout  & (!\cd|Add1~119  & VCC)) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~150_combout  & (\cd|Add1~119  $ (GND)))
// \cd|Add1~121  = CARRY((!\cd|vsqrmod|Mult0|auto_generated|op_2~150_combout  & !\cd|Add1~119 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_2~150_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~119 ),
	.combout(\cd|Add1~120_combout ),
	.cout(\cd|Add1~121 ));
// synopsys translate_off
defparam \cd|Add1~120 .lut_mask = 16'h3C03;
defparam \cd|Add1~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N28
cycloneive_lcell_comb \cd|Add1~122 (
// Equation(s):
// \cd|Add1~122_combout  = (\cd|vsqrmod|Mult0|auto_generated|op_2~152_combout  & ((\cd|Add1~121 ) # (GND))) # (!\cd|vsqrmod|Mult0|auto_generated|op_2~152_combout  & (!\cd|Add1~121 ))
// \cd|Add1~123  = CARRY((\cd|vsqrmod|Mult0|auto_generated|op_2~152_combout ) # (!\cd|Add1~121 ))

	.dataa(\cd|vsqrmod|Mult0|auto_generated|op_2~152_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cd|Add1~121 ),
	.combout(\cd|Add1~122_combout ),
	.cout(\cd|Add1~123 ));
// synopsys translate_off
defparam \cd|Add1~122 .lut_mask = 16'hA5AF;
defparam \cd|Add1~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_5~82 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_5~82_combout  = \cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT23  $ (!\cd|vsqrmod|Mult0|auto_generated|op_5~81 )

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out16~DATAOUT23 ),
	.datac(gnd),
	.datad(gnd),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_5~81 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_5~82_combout ),
	.cout());
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~82 .lut_mask = 16'hC3C3;
defparam \cd|vsqrmod|Mult0|auto_generated|op_5~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N24
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_6~82 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_6~82_combout  = \cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT23  $ (\cd|vsqrmod|Mult0|auto_generated|op_6~81 )

	.dataa(\cd|vsqrmod|Mult0|auto_generated|mac_out28~DATAOUT23 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_6~81 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_6~82_combout ),
	.cout());
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~82 .lut_mask = 16'h5A5A;
defparam \cd|vsqrmod|Mult0|auto_generated|op_6~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_4~118 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_4~118_combout  = \cd|vsqrmod|Mult0|auto_generated|op_5~82_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_4~117  $ (\cd|vsqrmod|Mult0|auto_generated|op_6~82_combout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_5~82_combout ),
	.datac(gnd),
	.datad(\cd|vsqrmod|Mult0|auto_generated|op_6~82_combout ),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_4~117 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_4~118_combout ),
	.cout());
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~118 .lut_mask = 16'hC33C;
defparam \cd|vsqrmod|Mult0|auto_generated|op_4~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N26
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_3~118 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_3~118_combout  = \cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT5  $ (\cd|vsqrmod|Mult0|auto_generated|op_3~117  $ (\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT23 ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out30~DATAOUT5 ),
	.datac(gnd),
	.datad(\cd|vsqrmod|Mult0|auto_generated|mac_out22~DATAOUT23 ),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_3~117 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_3~118_combout ),
	.cout());
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~118 .lut_mask = 16'hC33C;
defparam \cd|vsqrmod|Mult0|auto_generated|op_3~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_1~154 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_1~154_combout  = \cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT5  $ (\cd|vsqrmod|Mult0|auto_generated|op_1~153  $ (\cd|vsqrmod|Mult0|auto_generated|op_3~118_combout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|mac_out24~DATAOUT5 ),
	.datac(gnd),
	.datad(\cd|vsqrmod|Mult0|auto_generated|op_3~118_combout ),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_1~153 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_1~154_combout ),
	.cout());
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~154 .lut_mask = 16'hC33C;
defparam \cd|vsqrmod|Mult0|auto_generated|op_1~154 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N28
cycloneive_lcell_comb \cd|vsqrmod|Mult0|auto_generated|op_2~154 (
// Equation(s):
// \cd|vsqrmod|Mult0|auto_generated|op_2~154_combout  = \cd|vsqrmod|Mult0|auto_generated|op_4~118_combout  $ (\cd|vsqrmod|Mult0|auto_generated|op_2~153  $ (\cd|vsqrmod|Mult0|auto_generated|op_1~154_combout ))

	.dataa(gnd),
	.datab(\cd|vsqrmod|Mult0|auto_generated|op_4~118_combout ),
	.datac(gnd),
	.datad(\cd|vsqrmod|Mult0|auto_generated|op_1~154_combout ),
	.cin(\cd|vsqrmod|Mult0|auto_generated|op_2~153 ),
	.combout(\cd|vsqrmod|Mult0|auto_generated|op_2~154_combout ),
	.cout());
// synopsys translate_off
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~154 .lut_mask = 16'hC33C;
defparam \cd|vsqrmod|Mult0|auto_generated|op_2~154 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N30
cycloneive_lcell_comb \cd|Add1~124 (
// Equation(s):
// \cd|Add1~124_combout  = \cd|Add1~123  $ (\cd|vsqrmod|Mult0|auto_generated|op_2~154_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cd|vsqrmod|Mult0|auto_generated|op_2~154_combout ),
	.cin(\cd|Add1~123 ),
	.combout(\cd|Add1~124_combout ),
	.cout());
// synopsys translate_off
defparam \cd|Add1~124 .lut_mask = 16'h0FF0;
defparam \cd|Add1~124 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N30
cycloneive_lcell_comb \cd|LessThan0~5 (
// Equation(s):
// \cd|LessThan0~5_combout  = (\cd|Add1~118_combout ) # ((\cd|Add1~120_combout ) # ((\cd|Add1~116_combout ) # (\cd|Add1~114_combout )))

	.dataa(\cd|Add1~118_combout ),
	.datab(\cd|Add1~120_combout ),
	.datac(\cd|Add1~116_combout ),
	.datad(\cd|Add1~114_combout ),
	.cin(gnd),
	.combout(\cd|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cd|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \cd|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N26
cycloneive_lcell_comb \cd|LessThan0~1 (
// Equation(s):
// \cd|LessThan0~1_combout  = (\cd|Add1~90_combout ) # ((\cd|Add1~92_combout ) # ((\cd|Add1~96_combout ) # (\cd|Add1~94_combout )))

	.dataa(\cd|Add1~90_combout ),
	.datab(\cd|Add1~92_combout ),
	.datac(\cd|Add1~96_combout ),
	.datad(\cd|Add1~94_combout ),
	.cin(gnd),
	.combout(\cd|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cd|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \cd|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N16
cycloneive_lcell_comb \cd|LessThan0~0 (
// Equation(s):
// \cd|LessThan0~0_combout  = (\cd|Add1~86_combout ) # ((\cd|Add1~84_combout ) # ((\cd|Add1~82_combout ) # (\cd|Add1~88_combout )))

	.dataa(\cd|Add1~86_combout ),
	.datab(\cd|Add1~84_combout ),
	.datac(\cd|Add1~82_combout ),
	.datad(\cd|Add1~88_combout ),
	.cin(gnd),
	.combout(\cd|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cd|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \cd|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N8
cycloneive_lcell_comb \cd|LessThan0~2 (
// Equation(s):
// \cd|LessThan0~2_combout  = (\cd|Add1~100_combout ) # ((\cd|Add1~98_combout ) # ((\cd|Add1~102_combout ) # (\cd|Add1~104_combout )))

	.dataa(\cd|Add1~100_combout ),
	.datab(\cd|Add1~98_combout ),
	.datac(\cd|Add1~102_combout ),
	.datad(\cd|Add1~104_combout ),
	.cin(gnd),
	.combout(\cd|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cd|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \cd|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N6
cycloneive_lcell_comb \cd|LessThan0~3 (
// Equation(s):
// \cd|LessThan0~3_combout  = (\cd|Add1~112_combout ) # ((\cd|Add1~106_combout ) # ((\cd|Add1~108_combout ) # (\cd|Add1~110_combout )))

	.dataa(\cd|Add1~112_combout ),
	.datab(\cd|Add1~106_combout ),
	.datac(\cd|Add1~108_combout ),
	.datad(\cd|Add1~110_combout ),
	.cin(gnd),
	.combout(\cd|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cd|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \cd|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N28
cycloneive_lcell_comb \cd|LessThan0~4 (
// Equation(s):
// \cd|LessThan0~4_combout  = (\cd|LessThan0~1_combout ) # ((\cd|LessThan0~0_combout ) # ((\cd|LessThan0~2_combout ) # (\cd|LessThan0~3_combout )))

	.dataa(\cd|LessThan0~1_combout ),
	.datab(\cd|LessThan0~0_combout ),
	.datac(\cd|LessThan0~2_combout ),
	.datad(\cd|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\cd|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cd|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \cd|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N4
cycloneive_lcell_comb \cd|LessThan0~6 (
// Equation(s):
// \cd|LessThan0~6_combout  = (!\cd|Add1~122_combout  & (!\cd|Add1~124_combout  & (!\cd|LessThan0~5_combout  & !\cd|LessThan0~4_combout )))

	.dataa(\cd|Add1~122_combout ),
	.datab(\cd|Add1~124_combout ),
	.datac(\cd|LessThan0~5_combout ),
	.datad(\cd|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\cd|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cd|LessThan0~6 .lut_mask = 16'h0001;
defparam \cd|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a128 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a128 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~82 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~82_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a128~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a122~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a128~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a122~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~82_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~82 .lut_mask = 16'h4540;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a134 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a134 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a140 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a140 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~83 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~83_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a140~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a134~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a134~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a140~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~83_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~83 .lut_mask = 16'hA820;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~191 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~191_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~82_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~83_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~82_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~83_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~191_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~191 .lut_mask = 16'h0C08;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a176 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a176 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a170 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7751w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a170 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~79 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~79_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a176~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a170~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a176~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a170~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~79 .lut_mask = 16'h0B08;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a182 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7771w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a182 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a188 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7781w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a188 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~80 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~80_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a188~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a182~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a182~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a188~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~80_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~80 .lut_mask = 16'hC808;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N16
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~76 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~76_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a104~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a98~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a104~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a98~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~76 .lut_mask = 16'h0B08;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7638w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7648w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~77 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~77_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a116~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a110~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a110~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a116~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~77 .lut_mask = 16'hE020;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a152 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7721w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a152 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a146 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7710w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a146 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~73 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~73_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a152~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a146~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a152~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a146~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~73 .lut_mask = 16'h4540;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a158 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7731w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a158 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a164 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7741w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a164 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~74 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~74_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a164~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a158~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a158~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a164~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~74 .lut_mask = 16'hE020;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~75 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~75_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~73_combout ) # ((\fb|buffer_rtl_0|auto_generated|address_reg_b [2]) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~74_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~73_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~74_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~75 .lut_mask = 16'hFE00;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~78 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~78_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~75_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~76_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~77_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~76_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~77_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~75_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~78 .lut_mask = 16'hFFC8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~81 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~81_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~78_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~79_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~80_combout ) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~79_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~80_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~78_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~81_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~81 .lut_mask = 16'hE0F0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7501w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7491w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~99 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~99_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a44~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a38~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~99_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~99 .lut_mask = 16'hD080;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7441w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7424w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~92 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~92_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a8~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~92_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~92 .lut_mask = 16'h2320;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7461w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7451w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~93 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~93_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a20~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a14~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~93_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~93 .lut_mask = 16'hD080;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y34_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7555w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7545w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~90 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~90_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a68~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a62~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~90_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~90 .lut_mask = 16'hB080;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7524w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7535w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N16
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~89 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~89_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a56~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a50~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~89_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~89 .lut_mask = 16'h0E02;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~91 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~91_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~90_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~89_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~90_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~89_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~91_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~91 .lut_mask = 16'hF0E0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~94 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~94_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~91_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~92_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~93_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~92_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~93_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~91_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~94_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~94 .lut_mask = 16'hFEF0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7595w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7585w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~96 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~96_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a92~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a86~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a92~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a86~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~96_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~96 .lut_mask = 16'h8C80;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7565w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N20
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~95 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~95_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a80~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a74~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a80~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~95_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~95 .lut_mask = 16'h00CA;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~97 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~97_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~94_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~96_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~95_combout ) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~94_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~96_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~95_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~97_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~97 .lut_mask = 16'hA8AA;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7471w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~98 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~98_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a32~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a26~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~98_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~98 .lut_mask = 16'h3210;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~100 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~100_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~97_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~22_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~99_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~98_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~22_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~99_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~97_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~98_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~100_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~100 .lut_mask = 16'hFAF8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a218 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a218 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a224 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7854w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout ,\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,\iw|Add0~4_combout ,
\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_a_address_width = 12;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_a_data_width = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_a_last_address = 4095;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_b_address_width = 12;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_b_data_width = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_b_last_address = 4095;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a224 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~87 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~87_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~25_combout  & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a224~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a218~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a218~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~25_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a224~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~87_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~87 .lut_mask = 16'hC808;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a194 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7803w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a194 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a200 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7814w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a200 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~85 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~85_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a200~portbdataout ))) # (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a194~portbdataout ))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a194~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a200~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~85_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~85 .lut_mask = 16'hE4E4;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y32_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a212 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a212 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a206 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7824w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_a_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_b_first_bit_number = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a206 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~84 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~84_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a212~portbdataout )) # (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a206~portbdataout )))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a212~portbdataout ),
	.datab(gnd),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a206~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~84_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~84 .lut_mask = 16'hAFA0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~86 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~86_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~84_combout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (\fb|buffer_rtl_0|auto_generated|mux3|_~85_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~85_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~84_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~86_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~86 .lut_mask = 16'h3202;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~88 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~88_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [4]) # ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~87_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~86_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~87_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~86_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~88_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~88 .lut_mask = 16'hAFAE;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~101 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~101_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (((\fb|buffer_rtl_0|auto_generated|mux3|_~88_combout )))) # (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~100_combout  & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [4]))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~100_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~88_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~101_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~101 .lut_mask = 16'hCC0A;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|result_node[2]~2 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|result_node[2]~2_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (!\fb|buffer_rtl_0|auto_generated|mux3|_~101_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~191_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~81_combout )))) # (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (((\fb|buffer_rtl_0|auto_generated|mux3|_~101_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~191_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~81_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~101_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|result_node[2]~2 .lut_mask = 16'h33C8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a213 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a213 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a207 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7824w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a207 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N4
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~114 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~114_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a213~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a207~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a213~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a207~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~114_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~114 .lut_mask = 16'hA0C0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a201 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7814w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a201 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a195 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7803w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a195 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~113 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~113_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a201~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a195~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a201~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a195~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~113_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~113 .lut_mask = 16'h00D8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N14
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~115 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~115_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~114_combout ) # (\fb|buffer_rtl_0|auto_generated|mux3|_~113_combout )))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~114_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~113_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~115_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~115 .lut_mask = 16'h5550;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a219 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a219 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N6
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~116 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~116_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~25_combout  & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a225 ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a219~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a219~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a225 ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~25_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~116_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~116 .lut_mask = 16'hE200;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N4
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~117 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~117_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [4]) # ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~115_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~116_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~115_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~116_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~117_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~117 .lut_mask = 16'hAAFE;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7501w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7491w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N12
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~128 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~128_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a45~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a39~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~128_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~128 .lut_mask = 16'hD800;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7565w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~124 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~124_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a81~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a75~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a81~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a75~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~124_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~124 .lut_mask = 16'h4540;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7585w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7595w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~125 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~125_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a93~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a87~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a87~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a93~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~125_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~125 .lut_mask = 16'hE400;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7441w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7424w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N16
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~121 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~121_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a9~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a3~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~121_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~121 .lut_mask = 16'h00D8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7451w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7461w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~122 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~122_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a15~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~122_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~122 .lut_mask = 16'hE400;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7535w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7524w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N10
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~118 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~118_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a57~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a51~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~118_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~118 .lut_mask = 16'h00D8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7545w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7555w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~119 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~119_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a69~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a63~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~119_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~119 .lut_mask = 16'hE400;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~120 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~120_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~118_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~119_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~118_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~119_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~120_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~120 .lut_mask = 16'hFE00;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~123 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~123_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~120_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~121_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~122_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~121_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~122_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~120_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~123_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~123 .lut_mask = 16'hFFA8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~126 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~126_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~123_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~124_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~125_combout ) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~124_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~125_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~123_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~126_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~126 .lut_mask = 16'hEF00;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7471w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N6
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~127 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~127_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a33~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a27~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~127_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~127 .lut_mask = 16'h00E4;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N2
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~129 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~129_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~126_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~22_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~128_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~127_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~128_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~126_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~22_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~127_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~129_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~129 .lut_mask = 16'hFCEC;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N0
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~130 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~130_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (((\fb|buffer_rtl_0|auto_generated|mux3|_~117_combout )))) # (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~129_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~117_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~129_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~130_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~130 .lut_mask = 16'hC5C0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a171 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7751w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a171 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a177 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a177 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N0
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~108 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~108_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a177~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a171~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a171~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a177~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~108_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~108 .lut_mask = 16'h0E02;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a183 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7771w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a183 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a189 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7781w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a189 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N30
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~109 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~109_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a189~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a183~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a183~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a189~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~109_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~109 .lut_mask = 16'hE020;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N6
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~105 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~105_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a105~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a99~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a99~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a105~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~105_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~105 .lut_mask = 16'h0E02;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a153 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7721w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a153 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a147 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7710w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a147 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N16
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~102 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~102_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a153~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a147~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a153~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a147~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~102_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~102 .lut_mask = 16'h0B08;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a159 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7731w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a159 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a165 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7741w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a165 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N14
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~103 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~103_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a165~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a159~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a159~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a165~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~103_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~103 .lut_mask = 16'hE020;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N28
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~104 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~104_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~102_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~103_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~102_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~103_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~104_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~104 .lut_mask = 16'hCCC8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7638w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7648w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N4
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~106 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~106_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a117~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a111~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a111~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a117~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~106_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~106 .lut_mask = 16'hE020;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N18
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~107 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~107_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~104_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~105_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~106_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~105_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~104_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~106_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~107_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~107 .lut_mask = 16'hFECC;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N24
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~110 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~110_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~107_combout  & (((\fb|buffer_rtl_0|auto_generated|mux3|_~108_combout ) # (\fb|buffer_rtl_0|auto_generated|mux3|_~109_combout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~108_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~109_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~107_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~110_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~110 .lut_mask = 16'hFD00;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a141 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a141 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a135 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a135 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N12
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~112 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~112_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a141~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a135~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a141~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a135~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~112_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~112 .lut_mask = 16'hB080;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a129 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a129 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N22
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~111 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~111_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a129~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a123~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a129~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a123~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~111_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~111 .lut_mask = 16'h2320;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N20
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~192 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~192_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~112_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~111_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~112_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~111_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~192_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~192 .lut_mask = 16'h3200;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N22
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|result_node[3]~3 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|result_node[3]~3_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (!\fb|buffer_rtl_0|auto_generated|mux3|_~130_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~110_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~192_combout )))) # (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (\fb|buffer_rtl_0|auto_generated|mux3|_~130_combout ))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~130_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~110_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~192_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|result_node[3]~3 .lut_mask = 16'h6664;
defparam \fb|buffer_rtl_0|auto_generated|mux3|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a130 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a130 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N8
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~140 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~140_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a130~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a124~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a124~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a130~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~140_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~140 .lut_mask = 16'h00CA;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a142 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a142 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a136 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a136 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N14
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~141 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~141_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a142~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a136~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a142~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a136~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~141_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~141 .lut_mask = 16'hB800;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N2
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~193 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~193_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~140_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~141_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~140_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~141_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~193_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~193 .lut_mask = 16'h3200;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a226 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7854w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout ,\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,\iw|Add0~4_combout ,
\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_a_address_width = 12;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_a_data_width = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_a_last_address = 4095;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_b_address_width = 12;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_b_data_width = 2;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_b_last_address = 4095;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a226 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a220 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a220 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N10
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~145 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~145_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a226~portbdataout )) # (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a220~portbdataout )))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a226~portbdataout ),
	.datab(gnd),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a220~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~145_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~145 .lut_mask = 16'hAAF0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a196 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7803w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a196 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a202 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7814w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a202 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N14
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~143 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~143_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a202~portbdataout ))) # (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a196~portbdataout ))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a196~portbdataout ),
	.datab(gnd),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a202~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~143_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~143 .lut_mask = 16'hF0AA;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a214 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a214 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a208 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7824w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a208 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N20
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~142 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~142_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a214~portbdataout )) # (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a208~portbdataout )))

	.dataa(gnd),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a214~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a208~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~142_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~142 .lut_mask = 16'hF3C0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N8
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~144 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~144_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~142_combout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (\fb|buffer_rtl_0|auto_generated|mux3|_~143_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~143_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~142_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~144_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~144 .lut_mask = 16'h0E04;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N12
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~146 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~146_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~144_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~145_combout  & 
// \fb|buffer_rtl_0|auto_generated|mux3|_~25_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~145_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~25_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~144_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~146_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~146 .lut_mask = 16'h00F8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7471w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N16
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~156 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~156_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a34~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a28~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~156_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~156 .lut_mask = 16'h00E4;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7501w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7491w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N26
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~157 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~157_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a46~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a40~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~157_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~157 .lut_mask = 16'hC480;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7424w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7441w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~150 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~150_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a10~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~150_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~150 .lut_mask = 16'h5404;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y10_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7524w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7535w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~147 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~147_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a58~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a52~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~147_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~147 .lut_mask = 16'h5404;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7555w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7545w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~148 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~148_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a70~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a64~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~148_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~148 .lut_mask = 16'h8A80;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~149 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~149_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~147_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~148_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~147_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~148_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~149_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~149 .lut_mask = 16'hCCC8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7451w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7461w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~151 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~151_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a22~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a16~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~151_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~151 .lut_mask = 16'hA808;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~152 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~152_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~149_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~150_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~151_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~150_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~149_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~151_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~152_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~152 .lut_mask = 16'hFCEC;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7585w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7595w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N18
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~154 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~154_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a94~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a88~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a88~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a94~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~154_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~154 .lut_mask = 16'hC0A0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7565w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~153 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~153_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a82~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a76~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a82~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~153_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~153 .lut_mask = 16'h2320;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N18
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~155 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~155_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~152_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~154_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~153_combout ) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~152_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~154_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~153_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~155_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~155 .lut_mask = 16'hA8AA;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~158 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~158_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~155_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~22_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~156_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~157_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~22_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~156_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~157_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~155_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~158_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~158 .lut_mask = 16'hFFA8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N10
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~159 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~159_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~146_combout ) # ((\fb|buffer_rtl_0|auto_generated|address_reg_b [4])))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & \fb|buffer_rtl_0|auto_generated|mux3|_~158_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~146_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~158_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~159_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~159 .lut_mask = 16'hCBC8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a190 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7781w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a190 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a184 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7771w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a184 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N24
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~138 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~138_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a190~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a184~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a190~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a184~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~138_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~138 .lut_mask = 16'h8C80;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7638w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7648w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N22
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~135 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~135_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a118~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a112~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a112~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a118~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~135_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~135 .lut_mask = 16'hCA00;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N20
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~134 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~134_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a106~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a100~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a106~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a100~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~134_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~134 .lut_mask = 16'h00B8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a160 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7731w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a160 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a166 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7741w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a166 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~132 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~132_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a166~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a160~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a160~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a166~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~132_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~132 .lut_mask = 16'hC808;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a148 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7710w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a148 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a154 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7721w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a154 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N30
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~131 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~131_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a154~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a148~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a148~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a154~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~131_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~131 .lut_mask = 16'h3202;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N26
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~133 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~133_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~132_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~131_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~132_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~131_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~133_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~133 .lut_mask = 16'hCCC8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N4
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~136 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~136_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~133_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~135_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~134_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~135_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~134_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~133_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~136_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~136 .lut_mask = 16'hFEF0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a178 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a178 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a172 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7751w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_b_first_bit_number = 4;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a172 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N18
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~137 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~137_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a178~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a172~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a178~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a172~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~137_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~137 .lut_mask = 16'h00B8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N10
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~139 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~139_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~136_combout  & (((\fb|buffer_rtl_0|auto_generated|mux3|_~138_combout ) # (\fb|buffer_rtl_0|auto_generated|mux3|_~137_combout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~138_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~136_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~137_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~139_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~139 .lut_mask = 16'hF0D0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N0
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|result_node[4]~4 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|result_node[4]~4_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (!\fb|buffer_rtl_0|auto_generated|mux3|_~159_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~193_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~139_combout )))) # (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (((\fb|buffer_rtl_0|auto_generated|mux3|_~159_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~193_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~159_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~139_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|result_node[4]~4 .lut_mask = 16'h5A58;
defparam \fb|buffer_rtl_0|auto_generated|mux3|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a131 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7668w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a131 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7658w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~169 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~169_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a131~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a125~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a131~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a125~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~169_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~169 .lut_mask = 16'h4450;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a137 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a137 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a143 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a143 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~170 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~170_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a143~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a137~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a137~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a143~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~170_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~170 .lut_mask = 16'hC0A0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N12
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~194 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~194_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~169_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~170_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~169_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~170_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~194_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~194 .lut_mask = 16'h5040;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7481w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7471w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N22
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~185 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~185_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a35~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a29~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~185_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~185 .lut_mask = 16'h0B08;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7491w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7501w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N0
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~186 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~186_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a47~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a41~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~186_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~186 .lut_mask = 16'hE020;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7585w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7595w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~183 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~183_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a95~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a89~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a89~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a95~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~183_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~183 .lut_mask = 16'hC808;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7451w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7461w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~180 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~180_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a23~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a17~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~180_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~180 .lut_mask = 16'hE040;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7441w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7424w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~179 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~179_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a11~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~179_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~179 .lut_mask = 16'h2320;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7524w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7535w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~176 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~176_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a59~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a53~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~176_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~176 .lut_mask = 16'h5410;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y31_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7555w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7545w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~177 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~177_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a71~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a65~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~177_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~177 .lut_mask = 16'hB080;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~178 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~178_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~176_combout ) # ((\fb|buffer_rtl_0|auto_generated|address_reg_b [2]) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~177_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~176_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~177_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~178_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~178 .lut_mask = 16'hFE00;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~181 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~181_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~178_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~180_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~179_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~180_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~179_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~178_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~181_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~181 .lut_mask = 16'hFEF0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7575w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7565w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~182 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~182_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a83~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a77~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a83~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a77~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~182_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~182 .lut_mask = 16'h0D08;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~184 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~184_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~181_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~183_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~182_combout ) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~183_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~181_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~182_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~184_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~184 .lut_mask = 16'hC8CC;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N28
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~187 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~187_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~184_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~22_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~185_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~186_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~185_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~186_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~184_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~22_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~187_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~187 .lut_mask = 16'hFEF0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a221 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7844w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a221 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N6
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~174 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~174_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~25_combout  & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a227 ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a221~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a221~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a227 ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~25_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~174_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~174 .lut_mask = 16'hE200;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a203 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7814w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a203 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a197 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7803w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a197 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N8
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~172 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~172_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a203~portbdataout )) # (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a197~portbdataout )))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a203~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a197~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~172_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~172 .lut_mask = 16'hB8B8;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a215 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7834w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a215 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a209 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7824w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a209 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N2
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~171 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~171_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a215~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a209~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|ram_block1a215~portbdataout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|ram_block1a209~portbdataout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~171_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~171 .lut_mask = 16'hB080;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N26
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~173 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~173_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~171_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~172_combout  & 
// !\fb|buffer_rtl_0|auto_generated|address_reg_b [1]))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~172_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~171_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~173_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~173 .lut_mask = 16'h00CE;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N20
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~175 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~175_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [4]) # ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~174_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~173_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~174_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~173_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~175_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~175 .lut_mask = 16'hCCFE;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N14
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~188 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~188_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (((\fb|buffer_rtl_0|auto_generated|mux3|_~175_combout )))) # (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~187_combout  & (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4])))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~187_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~175_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~188_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~188 .lut_mask = 16'hF202;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a179 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7761w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a179 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a173 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7751w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a173 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~166 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~166_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a179~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a173~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a179~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a173~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~166_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~166 .lut_mask = 16'h4450;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7648w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7638w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N6
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~164 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~164_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a119~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a113~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a119~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a113~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~164_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~164 .lut_mask = 16'h88A0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7628w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7617w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~163 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~163_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a107~portbdataout )) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a101~portbdataout )))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a107~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a101~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~163_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~163 .lut_mask = 16'h4450;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a161 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7731w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a161 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a167 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7741w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a167 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~161 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~161_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a167~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a161~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a161~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a167~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~161_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~161 .lut_mask = 16'hA088;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a149 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7710w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a149 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a155 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7721w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a155 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N14
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~160 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~160_combout  = (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a155~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a149~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a149~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a155~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~160_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~160 .lut_mask = 16'h5044;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N18
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~162 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~162_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [2]) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~161_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~160_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~161_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~160_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~162_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~162 .lut_mask = 16'hF0E0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~165 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~165_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~162_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~164_combout ) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|_~163_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~164_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~163_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~15_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~162_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~165_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~165 .lut_mask = 16'hFFE0;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a185 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7771w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a185 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a191 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode7781w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cd|LessThan0~6_combout }),
	.portaaddr({\fb|Write_Index[12]~10_combout ,\fb|Write_Index[11]~8_combout ,\fb|Write_Index[10]~6_combout ,\fb|Write_Index[9]~4_combout ,\fb|Write_Index[8]~2_combout ,\fb|Write_Index[7]~0_combout ,\iw|Add0~12_combout ,\iw|Add0~10_combout ,\iw|Add0~8_combout ,\iw|Add0~6_combout ,
\iw|Add0~4_combout ,\iw|Add0~2_combout ,\iw|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Read_Index[12]~10_combout ,\fb|Read_Index[11]~8_combout ,\fb|Read_Index[10]~6_combout ,\fb|Read_Index[9]~4_combout ,\fb|Read_Index[8]~2_combout ,\fb|Read_Index[7]~0_combout ,\vga|h_counter [6],\vga|h_counter [5],\vga|h_counter [4],\vga|h_counter [3],\vga|h_counter [2],
\vga|h_counter [1],\vga|h_counter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .logical_ram_name = "frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_a_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_b_first_bit_number = 5;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 307200;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_b_logical_ram_width = 6;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a191 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~167 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~167_combout  = (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a191~portbdataout ))) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|buffer_rtl_0|auto_generated|ram_block1a185~portbdataout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\fb|buffer_rtl_0|auto_generated|ram_block1a185~portbdataout ),
	.datac(\fb|buffer_rtl_0|auto_generated|ram_block1a191~portbdataout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~167_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~167 .lut_mask = 16'hA088;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|_~168 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|_~168_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~165_combout  & ((\fb|buffer_rtl_0|auto_generated|mux3|_~166_combout ) # ((\fb|buffer_rtl_0|auto_generated|mux3|_~167_combout ) # 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~166_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~165_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|mux3|_~167_combout ),
	.datad(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|_~168_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~168 .lut_mask = 16'hC8CC;
defparam \fb|buffer_rtl_0|auto_generated|mux3|_~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
cycloneive_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|result_node[5]~5 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|result_node[5]~5_combout  = (\fb|buffer_rtl_0|auto_generated|mux3|_~188_combout  & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [4])))) # (!\fb|buffer_rtl_0|auto_generated|mux3|_~188_combout  & 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ((\fb|buffer_rtl_0|auto_generated|mux3|_~194_combout ) # (\fb|buffer_rtl_0|auto_generated|mux3|_~168_combout ))))

	.dataa(\fb|buffer_rtl_0|auto_generated|mux3|_~194_combout ),
	.datab(\fb|buffer_rtl_0|auto_generated|mux3|_~188_combout ),
	.datac(\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datad(\fb|buffer_rtl_0|auto_generated|mux3|_~168_combout ),
	.cin(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|result_node[5]~5 .lut_mask = 16'h3C2C;
defparam \fb|buffer_rtl_0|auto_generated|mux3|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y63_N14
cycloneive_lcell_comb \vga|always1~0 (
// Equation(s):
// \vga|always1~0_combout  = ((!\vga|Add0~16_combout  & !\vga|Add0~14_combout )) # (!\vga|Add0~18_combout )

	.dataa(\vga|Add0~16_combout ),
	.datab(gnd),
	.datac(\vga|Add0~14_combout ),
	.datad(\vga|Add0~18_combout ),
	.cin(gnd),
	.combout(\vga|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|always1~0 .lut_mask = 16'h05FF;
defparam \vga|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y63_N0
cycloneive_lcell_comb \vga|LessThan5~0 (
// Equation(s):
// \vga|LessThan5~0_combout  = (\vga|v_counter [7] & (\vga|v_counter [8] & \vga|v_counter [5]))

	.dataa(gnd),
	.datab(\vga|v_counter [7]),
	.datac(\vga|v_counter [8]),
	.datad(\vga|v_counter [5]),
	.cin(gnd),
	.combout(\vga|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan5~0 .lut_mask = 16'hC000;
defparam \vga|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y63_N22
cycloneive_lcell_comb \vga|LessThan5~1 (
// Equation(s):
// \vga|LessThan5~1_combout  = (\vga|Add1~10_combout  & (\vga|Add1~16_combout  & (\vga|Add1~12_combout  & \vga|Add1~14_combout )))

	.dataa(\vga|Add1~10_combout ),
	.datab(\vga|Add1~16_combout ),
	.datac(\vga|Add1~12_combout ),
	.datad(\vga|Add1~14_combout ),
	.cin(gnd),
	.combout(\vga|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan5~1 .lut_mask = 16'h8000;
defparam \vga|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y63_N4
cycloneive_lcell_comb \vga|LessThan5~2 (
// Equation(s):
// \vga|LessThan5~2_combout  = (\vga|Equal0~2_combout  & (\vga|v_counter [6] & (\vga|LessThan5~0_combout ))) # (!\vga|Equal0~2_combout  & (((\vga|LessThan5~1_combout ))))

	.dataa(\vga|Equal0~2_combout ),
	.datab(\vga|v_counter [6]),
	.datac(\vga|LessThan5~0_combout ),
	.datad(\vga|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\vga|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|LessThan5~2 .lut_mask = 16'hD580;
defparam \vga|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y63_N10
cycloneive_lcell_comb \vga|always1~1 (
// Equation(s):
// \vga|always1~1_combout  = (!\vga|LessThan5~2_combout  & (!\vga|v_counter_in[9]~0_combout  & ((\vga|always1~0_combout ) # (!\vga|Equal0~2_combout ))))

	.dataa(\vga|Equal0~2_combout ),
	.datab(\vga|always1~0_combout ),
	.datac(\vga|LessThan5~2_combout ),
	.datad(\vga|v_counter_in[9]~0_combout ),
	.cin(gnd),
	.combout(\vga|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga|always1~1 .lut_mask = 16'h000D;
defparam \vga|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X31_Y73_N11
dffeas \vga|VGA_BLANK_N (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGA_BLANK_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGA_BLANK_N .is_wysiwyg = "true";
defparam \vga|VGA_BLANK_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y63_N30
cycloneive_lcell_comb \vga|always1~2 (
// Equation(s):
// \vga|always1~2_combout  = (!\vga|Equal0~2_combout  & ((\vga|Add1~8_combout ) # ((!\vga|Equal1~2_combout  & \vga|Add1~4_combout ))))

	.dataa(\vga|Equal1~2_combout ),
	.datab(\vga|Add1~8_combout ),
	.datac(\vga|Add1~4_combout ),
	.datad(\vga|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga|always1~2 .lut_mask = 16'h00DC;
defparam \vga|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y63_N28
cycloneive_lcell_comb \vga|always1~3 (
// Equation(s):
// \vga|always1~3_combout  = (\vga|always1~2_combout ) # ((\vga|Equal0~2_combout  & ((\vga|v_counter [2]) # (\vga|v_counter [4]))))

	.dataa(\vga|v_counter [2]),
	.datab(\vga|v_counter [4]),
	.datac(\vga|always1~2_combout ),
	.datad(\vga|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga|always1~3 .lut_mask = 16'hFEF0;
defparam \vga|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y63_N2
cycloneive_lcell_comb \vga|always1~4 (
// Equation(s):
// \vga|always1~4_combout  = (\vga|always1~3_combout ) # ((\vga|Equal0~2_combout  & (!\vga|v_counter [1])) # (!\vga|Equal0~2_combout  & ((!\vga|Add1~2_combout ))))

	.dataa(\vga|Equal0~2_combout ),
	.datab(\vga|v_counter [1]),
	.datac(\vga|Add1~2_combout ),
	.datad(\vga|always1~3_combout ),
	.cin(gnd),
	.combout(\vga|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga|always1~4 .lut_mask = 16'hFF27;
defparam \vga|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y63_N2
cycloneive_lcell_comb \vga|always1~5 (
// Equation(s):
// \vga|always1~5_combout  = (\vga|always1~4_combout ) # ((\vga|v_counter_in[9]~0_combout ) # ((!\vga|v_counter_in[3]~1_combout ) # (!\vga|LessThan5~2_combout )))

	.dataa(\vga|always1~4_combout ),
	.datab(\vga|v_counter_in[9]~0_combout ),
	.datac(\vga|LessThan5~2_combout ),
	.datad(\vga|v_counter_in[3]~1_combout ),
	.cin(gnd),
	.combout(\vga|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga|always1~5 .lut_mask = 16'hEFFF;
defparam \vga|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X54_Y73_N4
dffeas \vga|VGA_VS (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|always1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGA_VS .is_wysiwyg = "true";
defparam \vga|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y63_N28
cycloneive_lcell_comb \vga|always1~6 (
// Equation(s):
// \vga|always1~6_combout  = (!\vga|Add0~16_combout  & (\vga|Add0~14_combout  & \vga|Add0~18_combout ))

	.dataa(\vga|Add0~16_combout ),
	.datab(gnd),
	.datac(\vga|Add0~14_combout ),
	.datad(\vga|Add0~18_combout ),
	.cin(gnd),
	.combout(\vga|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga|always1~6 .lut_mask = 16'h5000;
defparam \vga|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y63_N26
cycloneive_lcell_comb \vga|always1~7 (
// Equation(s):
// \vga|always1~7_combout  = ((\vga|Add0~10_combout  & (\vga|Add0~12_combout  & \vga|Add0~8_combout )) # (!\vga|Add0~10_combout  & (!\vga|Add0~12_combout  & !\vga|Add0~8_combout ))) # (!\vga|always1~6_combout )

	.dataa(\vga|Add0~10_combout ),
	.datab(\vga|always1~6_combout ),
	.datac(\vga|Add0~12_combout ),
	.datad(\vga|Add0~8_combout ),
	.cin(gnd),
	.combout(\vga|always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga|always1~7 .lut_mask = 16'hB337;
defparam \vga|always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y73_N18
dffeas \vga|VGA_HS (
	.clk(\vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga|always1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGA_HS .is_wysiwyg = "true";
defparam \vga|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
