// Seed: 2112621074
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output reg id_2,
    input id_3,
    input logic id_4
);
  logic id_5;
  type_11(
      id_1, id_0
  );
  always @(posedge id_3 or posedge id_5 * id_5) begin
    id_2 <= 1'b0 ? 1 : 1;
  end
  type_12 id_6 (
      id_3,
      1'b0
  );
  logic id_7;
endmodule
