ARM_amir_Adder_0_1.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_Adder_0_1/sim/ARM_amir_Adder_0_1.v,
ARM_amir_MUX2to1_0_1.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_MUX2to1_0_1/sim/ARM_amir_MUX2to1_0_1.v,
ARM_amir_REG_0_1.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_REG_0_1/sim/ARM_amir_REG_0_1.v,
ARM_amir_xlconstant_0_1.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlconstant_0_1/sim/ARM_amir_xlconstant_0_1.v,
ARM_amir_ControlUnit_0_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_ControlUnit_0_0/sim/ARM_amir_ControlUnit_0_0.v,
ARM_amir_ConditionCheck_0_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_ConditionCheck_0_0/sim/ARM_amir_ConditionCheck_0_0.v,
ARM_amir_OR_0_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_OR_0_0/sim/ARM_amir_OR_0_0.v,
ARM_amir_OR_1_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_OR_1_0/sim/ARM_amir_OR_1_0.v,
ARM_amir_RegisterFile_0_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_RegisterFile_0_0/sim/ARM_amir_RegisterFile_0_0.v,
ARM_amir_xlconstant_0_2.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlconstant_0_2/sim/ARM_amir_xlconstant_0_2.v,
ARM_amir_mux2to1_9bit_0_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_mux2to1_9bit_0_0/sim/ARM_amir_mux2to1_9bit_0_0.v,
ARM_amir_mux2to1_4bit_0_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_mux2to1_4bit_0_0/sim/ARM_amir_mux2to1_4bit_0_0.v,
ARM_amir_Not_0_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_Not_0_0/sim/ARM_amir_Not_0_0.v,
ARM_amir_Not_1_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_Not_1_0/sim/ARM_amir_Not_1_0.v,
ARM_amir_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlconcat_0_0/sim/ARM_amir_xlconcat_0_0.v,
ARM_amir_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlslice_0_0/sim/ARM_amir_xlslice_0_0.v,
ARM_amir_xlslice_1_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlslice_1_0/sim/ARM_amir_xlslice_1_0.v,
ARM_amir_xlslice_2_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlslice_2_0/sim/ARM_amir_xlslice_2_0.v,
ARM_amir_xlslice_3_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlslice_3_0/sim/ARM_amir_xlslice_3_0.v,
ARM_amir_xlslice_4_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlslice_4_0/sim/ARM_amir_xlslice_4_0.v,
ARM_amir_xlslice_5_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlslice_5_0/sim/ARM_amir_xlslice_5_0.v,
ARM_amir_xlslice_0_1.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlslice_0_1/sim/ARM_amir_xlslice_0_1.v,
ARM_amir_xlslice_1_1.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlslice_1_1/sim/ARM_amir_xlslice_1_1.v,
ARM_amir_xlslice_2_1.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlslice_2_1/sim/ARM_amir_xlslice_2_1.v,
ARM_amir_IF_Stage_Reg_0_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_IF_Stage_Reg_0_0/sim/ARM_amir_IF_Stage_Reg_0_0.v,
ARM_amir_xlslice_3_2.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlslice_3_2/sim/ARM_amir_xlslice_3_2.v,
ARM_amir_xlslice_4_2.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlslice_4_2/sim/ARM_amir_xlslice_4_2.v,
ARM_amir_xlslice_5_2.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlslice_5_2/sim/ARM_amir_xlslice_5_2.v,
ARM_amir_xlslice_6_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlslice_6_0/sim/ARM_amir_xlslice_6_0.v,
ARM_amir_xlslice_7_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlslice_7_0/sim/ARM_amir_xlslice_7_0.v,
ARM_amir_xlslice_8_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlslice_8_0/sim/ARM_amir_xlslice_8_0.v,
ARM_amir_ID_Stage_Reg_0_5.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_ID_Stage_Reg_0_5/sim/ARM_amir_ID_Stage_Reg_0_5.v,
ARM_amir_xlslice_12_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlslice_12_0/sim/ARM_amir_xlslice_12_0.v,
ARM_amir_Adder_0_3.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_Adder_0_3/sim/ARM_amir_Adder_0_3.v,
ARM_amir_OR_0_1.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_OR_0_1/sim/ARM_amir_OR_0_1.v,
ARM_amir_ALU_0_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_ALU_0_0/sim/ARM_amir_ALU_0_0.v,
ARM_amir_Val2Generate_0_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_Val2Generate_0_0/sim/ARM_amir_Val2Generate_0_0.v,
ARM_amir_dist_mem_gen_0_1.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_dist_mem_gen_0_1/sim/ARM_amir_dist_mem_gen_0_1.v,
ARM_amir_xlslice_0_2.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlslice_0_2/sim/ARM_amir_xlslice_0_2.v,
ARM_amir_EXE_Stage_Reg_0_2.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_EXE_Stage_Reg_0_2/sim/ARM_amir_EXE_Stage_Reg_0_2.v,
ARM_amir_dist_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_dist_mem_gen_0_0/sim/ARM_amir_dist_mem_gen_0_0.v,
ARM_amir_xlslice_14_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlslice_14_0/sim/ARM_amir_xlslice_14_0.v,
ARM_amir_MEM_Stage_Reg_0_1.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_MEM_Stage_Reg_0_1/sim/ARM_amir_MEM_Stage_Reg_0_1.v,
ARM_amir_mux2to1_32bit_0_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_mux2to1_32bit_0_0/sim/ARM_amir_mux2to1_32bit_0_0.v,
ARM_amir_HazardUnit_0_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_HazardUnit_0_0/sim/ARM_amir_HazardUnit_0_0.v,
ARM_amir_StatusRegister_0_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_StatusRegister_0_0/sim/ARM_amir_StatusRegister_0_0.v,
ARM_amir_xlslice_15_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlslice_15_0/sim/ARM_amir_xlslice_15_0.v,
ARM_amir_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlconstant_0_0/sim/ARM_amir_xlconstant_0_0.v,
ARM_amir_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_xlconstant_1_0/sim/ARM_amir_xlconstant_1_0.v,
ARM_amir.v,verilog,xil_defaultlib,../../../bd/ARM_amir/sim/ARM_amir.v,
ARM_amir_Not_0_1.v,verilog,xil_defaultlib,../../../bd/ARM_amir/ip/ARM_amir_Not_0_1/sim/ARM_amir_Not_0_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
