// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/20/2019 18:28:34"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module VGA_MODULE (
	clk,
	vga_clock,
	SYNC_N,
	v_en,
	R,
	G,
	B,
	V_SYNC,
	H_SYNC,
	test_clk);
input 	logic clk ;
output 	logic vga_clock ;
output 	logic SYNC_N ;
output 	logic v_en ;
output 	logic [7:0] R ;
output 	logic [7:0] G ;
output 	logic [7:0] B ;
output 	logic V_SYNC ;
output 	logic H_SYNC ;
output 	logic test_clk ;

// Design Ports Information
// vga_clock	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// v_en	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// V_SYNC	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// H_SYNC	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// test_clk	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// clk	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ds|sp|Mult0~22 ;
wire \ds|sp|Mult0~23 ;
wire \ds|sp|Mult0~24 ;
wire \ds|sp|Mult0~25 ;
wire \ds|sp|Mult0~26 ;
wire \ds|sp|Mult0~27 ;
wire \ds|sp|Mult0~28 ;
wire \ds|sp|Mult0~29 ;
wire \ds|sp|Mult0~30 ;
wire \ds|sp|Mult0~31 ;
wire \ds|sp|Mult0~32 ;
wire \ds|sp|Mult0~33 ;
wire \ds|sp|Mult0~34 ;
wire \ds|sp|Mult0~35 ;
wire \ds|sp|Mult0~36 ;
wire \ds|sp|Mult0~37 ;
wire \ds|sp|Mult0~38 ;
wire \ds|sp|Mult0~39 ;
wire \ds|sp|Mult0~40 ;
wire \ds|sp|Mult0~41 ;
wire \ds|sp|Mult0~42 ;
wire \ds|sp|Mult0~43 ;
wire \ds|sp|Mult0~44 ;
wire \ds|sp|Mult0~45 ;
wire \ds|sp|Mult0~46 ;
wire \ds|sp|Mult0~47 ;
wire \ds|sp|Mult0~48 ;
wire \ds|sp|Mult0~49 ;
wire \ds|sp|Mult0~50 ;
wire \ds|sp|Mult0~51 ;
wire \ds|sp|Mult0~52 ;
wire \ds|sp|Mult0~53 ;
wire \ds|sp|Mult0~54 ;
wire \ds|sp|Mult0~55 ;
wire \ds|sp|Mult0~56 ;
wire \ds|sp|Mult0~57 ;
wire \ds|sp|Mult0~58 ;
wire \ds|sp|Mult0~59 ;
wire \ds|sp|Mult0~60 ;
wire \ds|sp|Mult0~61 ;
wire \ds|sp|Mult0~62 ;
wire \ds|sp|Mult0~63 ;
wire \ds|sp|Mult0~64 ;
wire \ds|sp|Mult0~65 ;
wire \ds|sp|Mult0~66 ;
wire \ds|sp|Mult0~67 ;
wire \ds|sp|Mult0~68 ;
wire \ds|sp|Mult0~69 ;
wire \ds|sp|Mult0~70 ;
wire \ds|sp|Mult0~71 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \testclk|q~0_combout ;
wire \testclk|q~q ;
wire \testclk|out_clk~0_combout ;
wire \testclk|out_clk~q ;
wire \sync|v_signal|Add0~125_sumout ;
wire \sync|h_signal|Add0~125_sumout ;
wire \sync|h_signal|CURRENT_PIXEL[0]~DUPLICATE_q ;
wire \sync|h_signal|Add0~126 ;
wire \sync|h_signal|Add0~121_sumout ;
wire \sync|h_signal|Add0~122 ;
wire \sync|h_signal|Add0~117_sumout ;
wire \sync|h_signal|Add0~118 ;
wire \sync|h_signal|Add0~113_sumout ;
wire \sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q ;
wire \sync|h_signal|Add0~114 ;
wire \sync|h_signal|Add0~101_sumout ;
wire \sync|h_signal|Add0~102 ;
wire \sync|h_signal|Add0~105_sumout ;
wire \sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q ;
wire \sync|h_signal|Add0~106 ;
wire \sync|h_signal|Add0~109_sumout ;
wire \sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q ;
wire \sync|h_signal|Add0~110 ;
wire \sync|h_signal|Add0~9_sumout ;
wire \sync|h_signal|Add0~10 ;
wire \sync|h_signal|Add0~13_sumout ;
wire \sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ;
wire \sync|h_signal|Add0~14 ;
wire \sync|h_signal|Add0~5_sumout ;
wire \sync|h_signal|Equal0~5_combout ;
wire \sync|h_signal|Equal0~6_combout ;
wire \sync|h_signal|Add0~6 ;
wire \sync|h_signal|Add0~65_sumout ;
wire \sync|h_signal|CURRENT_PIXEL[10]~DUPLICATE_q ;
wire \sync|h_signal|Add0~66 ;
wire \sync|h_signal|Add0~69_sumout ;
wire \sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q ;
wire \sync|h_signal|Add0~70 ;
wire \sync|h_signal|Add0~73_sumout ;
wire \sync|h_signal|Add0~74 ;
wire \sync|h_signal|Add0~77_sumout ;
wire \sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q ;
wire \sync|h_signal|Add0~78 ;
wire \sync|h_signal|Add0~17_sumout ;
wire \sync|h_signal|Add0~18 ;
wire \sync|h_signal|Add0~45_sumout ;
wire \sync|h_signal|Add0~46 ;
wire \sync|h_signal|Add0~81_sumout ;
wire \sync|h_signal|Add0~82 ;
wire \sync|h_signal|Add0~49_sumout ;
wire \sync|h_signal|CURRENT_PIXEL[17]~DUPLICATE_q ;
wire \sync|h_signal|Add0~50 ;
wire \sync|h_signal|Add0~53_sumout ;
wire \sync|h_signal|CURRENT_PIXEL[18]~DUPLICATE_q ;
wire \sync|h_signal|Add0~54 ;
wire \sync|h_signal|Add0~57_sumout ;
wire \sync|h_signal|Add0~58 ;
wire \sync|h_signal|Add0~25_sumout ;
wire \sync|h_signal|Add0~26 ;
wire \sync|h_signal|Add0~29_sumout ;
wire \sync|h_signal|Add0~30 ;
wire \sync|h_signal|Add0~33_sumout ;
wire \sync|h_signal|Add0~34 ;
wire \sync|h_signal|Add0~41_sumout ;
wire \sync|h_signal|Add0~42 ;
wire \sync|h_signal|Add0~37_sumout ;
wire \sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE_q ;
wire \sync|h_signal|Add0~38 ;
wire \sync|h_signal|Add0~21_sumout ;
wire \sync|h_signal|Add0~22 ;
wire \sync|h_signal|Add0~97_sumout ;
wire \sync|h_signal|Add0~98 ;
wire \sync|h_signal|Add0~93_sumout ;
wire \sync|h_signal|CURRENT_PIXEL[27]~DUPLICATE_q ;
wire \sync|h_signal|Add0~94 ;
wire \sync|h_signal|Add0~89_sumout ;
wire \sync|h_signal|CURRENT_PIXEL[28]~DUPLICATE_q ;
wire \sync|h_signal|Add0~90 ;
wire \sync|h_signal|Add0~85_sumout ;
wire \sync|h_signal|CURRENT_PIXEL[29]~DUPLICATE_q ;
wire \sync|h_signal|Add0~86 ;
wire \sync|h_signal|Add0~61_sumout ;
wire \sync|h_signal|Add0~62 ;
wire \sync|h_signal|Add0~1_sumout ;
wire \sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q ;
wire \sync|h_signal|CURRENT_PIXEL[26]~DUPLICATE_q ;
wire \sync|h_signal|Equal0~3_combout ;
wire \sync|h_signal|Equal0~0_combout ;
wire \sync|h_signal|CURRENT_PIXEL[23]~DUPLICATE_q ;
wire \sync|h_signal|Equal0~1_combout ;
wire \sync|h_signal|CURRENT_PIXEL[12]~DUPLICATE_q ;
wire \sync|h_signal|CURRENT_PIXEL[30]~DUPLICATE_q ;
wire \sync|h_signal|Equal0~2_combout ;
wire \sync|h_signal|Equal0~4_combout ;
wire \sync|h_signal|Equal0~7_combout ;
wire \sync|h_signal|END_LINE~q ;
wire \sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ;
wire \sync|v_signal|Add0~126 ;
wire \sync|v_signal|Add0~121_sumout ;
wire \sync|v_signal|Add0~122 ;
wire \sync|v_signal|Add0~117_sumout ;
wire \sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ;
wire \sync|v_signal|Add0~118 ;
wire \sync|v_signal|Add0~113_sumout ;
wire \sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ;
wire \sync|v_signal|Add0~114 ;
wire \sync|v_signal|Add0~109_sumout ;
wire \sync|v_signal|Add0~110 ;
wire \sync|v_signal|Add0~13_sumout ;
wire \sync|v_signal|Add0~14 ;
wire \sync|v_signal|Add0~9_sumout ;
wire \sync|v_signal|Add0~10 ;
wire \sync|v_signal|Add0~5_sumout ;
wire \sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ;
wire \sync|v_signal|Add0~6 ;
wire \sync|v_signal|Add0~1_sumout ;
wire \sync|v_signal|Add0~2 ;
wire \sync|v_signal|Add0~17_sumout ;
wire \sync|v_signal|Add0~18 ;
wire \sync|v_signal|Add0~57_sumout ;
wire \sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE_q ;
wire \sync|v_signal|Add0~58 ;
wire \sync|v_signal|Add0~61_sumout ;
wire \sync|v_signal|Add0~62 ;
wire \sync|v_signal|Add0~45_sumout ;
wire \sync|v_signal|Add0~46 ;
wire \sync|v_signal|Add0~65_sumout ;
wire \sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE_q ;
wire \sync|v_signal|Add0~66 ;
wire \sync|v_signal|Add0~49_sumout ;
wire \sync|v_signal|Add0~50 ;
wire \sync|v_signal|Add0~53_sumout ;
wire \sync|v_signal|Add0~54 ;
wire \sync|v_signal|Add0~21_sumout ;
wire \sync|v_signal|Add0~22 ;
wire \sync|v_signal|Add0~25_sumout ;
wire \sync|v_signal|Add0~26 ;
wire \sync|v_signal|Add0~29_sumout ;
wire \sync|v_signal|Equal0~0_combout ;
wire \sync|v_signal|Add0~30 ;
wire \sync|v_signal|Add0~41_sumout ;
wire \sync|v_signal|Add0~42 ;
wire \sync|v_signal|Add0~37_sumout ;
wire \sync|v_signal|Add0~38 ;
wire \sync|v_signal|Add0~33_sumout ;
wire \sync|v_signal|CURRENT_PIXEL[12]~DUPLICATE_q ;
wire \sync|v_signal|CURRENT_PIXEL[20]~DUPLICATE_q ;
wire \sync|v_signal|Equal0~1_combout ;
wire \sync|v_signal|CURRENT_PIXEL[1]~DUPLICATE_q ;
wire \sync|v_signal|Equal0~4_combout ;
wire \sync|v_signal|Add0~34 ;
wire \sync|v_signal|Add0~101_sumout ;
wire \sync|v_signal|Add0~102 ;
wire \sync|v_signal|Add0~97_sumout ;
wire \sync|v_signal|Add0~98 ;
wire \sync|v_signal|Add0~93_sumout ;
wire \sync|v_signal|Add0~94 ;
wire \sync|v_signal|Add0~89_sumout ;
wire \sync|v_signal|Add0~90 ;
wire \sync|v_signal|Add0~85_sumout ;
wire \sync|v_signal|Add0~86 ;
wire \sync|v_signal|Add0~81_sumout ;
wire \sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE_q ;
wire \sync|v_signal|CURRENT_PIXEL[22]~DUPLICATE_q ;
wire \sync|v_signal|Equal0~3_combout ;
wire \sync|v_signal|Equal0~5_combout ;
wire \sync|v_signal|Add0~82 ;
wire \sync|v_signal|Add0~77_sumout ;
wire \sync|v_signal|Add0~78 ;
wire \sync|v_signal|Add0~73_sumout ;
wire \sync|v_signal|Add0~74 ;
wire \sync|v_signal|Add0~69_sumout ;
wire \sync|v_signal|Equal0~2_combout ;
wire \sync|v_signal|Equal0~6_combout ;
wire \sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q ;
wire \sync|v_signal|Add0~70 ;
wire \sync|v_signal|Add0~105_sumout ;
wire \sync|LessThan1~0_combout ;
wire \sync|LessThan1~1_combout ;
wire \sync|LessThan0~0_combout ;
wire \sync|V_EN~0_combout ;
wire \sync|v_signal|CURRENT_PIXEL[11]~DUPLICATE_q ;
wire \ds|Add1~6 ;
wire \ds|Add1~10 ;
wire \ds|Add1~14 ;
wire \ds|Add1~18 ;
wire \ds|Add1~22 ;
wire \ds|Add1~26 ;
wire \ds|Add1~30 ;
wire \ds|Add1~34 ;
wire \ds|Add1~38 ;
wire \ds|Add1~42 ;
wire \ds|Add1~1_sumout ;
wire \sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ;
wire \ds|always0~0_combout ;
wire \sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ;
wire \ds|always0~1_combout ;
wire \ds|always0~2_combout ;
wire \ds|always0~3_combout ;
wire \sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ;
wire \ds|Add0~62_cout ;
wire \ds|Add0~1_sumout ;
wire \ds|Add0~2 ;
wire \ds|Add0~5_sumout ;
wire \ds|Add0~6 ;
wire \ds|Add0~9_sumout ;
wire \ds|Add0~10 ;
wire \ds|Add0~13_sumout ;
wire \ds|Add0~14 ;
wire \ds|Add0~17_sumout ;
wire \ds|Add0~18 ;
wire \ds|Add0~21_sumout ;
wire \sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q ;
wire \ds|Add0~22 ;
wire \ds|Add0~25_sumout ;
wire \ds|Add0~26 ;
wire \ds|Add0~29_sumout ;
wire \ds|Add0~30 ;
wire \ds|Add0~33_sumout ;
wire \ds|Add0~34 ;
wire \ds|Add0~37_sumout ;
wire \ds|Add0~38 ;
wire \ds|Add0~41_sumout ;
wire \ds|Add0~42 ;
wire \ds|Add0~45_sumout ;
wire \sync|h_signal|CURRENT_PIXEL[15]~DUPLICATE_q ;
wire \ds|Add0~46 ;
wire \ds|Add0~49_sumout ;
wire \ds|Add0~50 ;
wire \ds|Add0~53_sumout ;
wire \ds|Add0~54 ;
wire \ds|Add0~57_sumout ;
wire \ds|sp|Mult0~21 ;
wire \ds|sp|Mult0~20 ;
wire \ds|Add1~41_sumout ;
wire \ds|Add1~37_sumout ;
wire \ds|sp|Mult0~19 ;
wire \ds|Add1~33_sumout ;
wire \ds|sp|Mult0~18 ;
wire \ds|sp|Mult0~17 ;
wire \ds|Add1~29_sumout ;
wire \ds|Add1~25_sumout ;
wire \ds|sp|Mult0~16 ;
wire \ds|Add1~21_sumout ;
wire \ds|sp|Mult0~15 ;
wire \ds|Add1~17_sumout ;
wire \ds|sp|Mult0~14 ;
wire \ds|Add1~13_sumout ;
wire \ds|sp|Mult0~13 ;
wire \ds|sp|Mult0~12 ;
wire \ds|Add1~9_sumout ;
wire \ds|Add1~5_sumout ;
wire \ds|sp|Mult0~11 ;
wire \ds|sp|Mult0~10 ;
wire \ds|sp_y[2]~0_combout ;
wire \ds|sp|Mult0~9 ;
wire \ds|sp|Mult0~8_resulta ;
wire \ds|sp|Add0~6 ;
wire \ds|sp|Add0~10 ;
wire \ds|sp|Add0~14 ;
wire \ds|sp|Add0~18 ;
wire \ds|sp|Add0~22 ;
wire \ds|sp|Add0~26 ;
wire \ds|sp|Add0~30 ;
wire \ds|sp|Add0~34 ;
wire \ds|sp|Add0~38 ;
wire \ds|sp|Add0~42 ;
wire \ds|sp|Add0~46 ;
wire \ds|sp|Add0~50 ;
wire \ds|sp|Add0~54 ;
wire \ds|sp|Add0~1_sumout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \ds|sp|Add0~5_sumout ;
wire \ds|sp|Add0~9_sumout ;
wire \ds|sp|Add0~13_sumout ;
wire \ds|sp|Add0~17_sumout ;
wire \ds|sp|Add0~21_sumout ;
wire \ds|sp|Add0~25_sumout ;
wire \ds|sp|Add0~29_sumout ;
wire \ds|sp|Add0~33_sumout ;
wire \ds|sp|Add0~37_sumout ;
wire \ds|sp|Add0~41_sumout ;
wire \ds|sp|Add0~45_sumout ;
wire \ds|sp|Add0~49_sumout ;
wire \ds|sp|Add0~53_sumout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \ds|R~0_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \ds|R~1_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \ds|R~2_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a27 ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \ds|R~3_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a28 ;
wire \ds|R~4_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \ds|R~5_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 ;
wire \ds|R~6_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a31 ;
wire \ds|R~7_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a32 ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \ds|G~0_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a33 ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \ds|G~1_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \ds|G~2_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a35 ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \ds|G~3_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a36 ;
wire \ds|G~4_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a37 ;
wire \ds|G~5_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a38 ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \ds|G~6_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \ds|G~7_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a40 ;
wire \ds|B~0_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 ;
wire \ds|B~1_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a42 ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \ds|B~2_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a43 ;
wire \ds|B~3_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \ds|B~4_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a45 ;
wire \ds|B~5_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a46 ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \ds|B~6_combout ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a47 ;
wire \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \ds|B~7_combout ;
wire \sync|v_signal|V_SYNC~0_combout ;
wire \sync|v_signal|V_SYNC~1_combout ;
wire \sync|v_signal|V_SYNC~2_combout ;
wire \sync|h_signal|H_SYNC~0_combout ;
wire \sync|h_signal|H_SYNC~1_combout ;
wire [31:0] \ds|sp_y ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a ;
wire [31:0] \ds|B ;
wire [31:0] \ds|R ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a ;
wire [31:0] \ds|G ;
wire [31:0] \sync|h_signal|CURRENT_PIXEL ;
wire [31:0] \sync|v_signal|CURRENT_PIXEL ;

wire [4:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [4:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [4:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [4:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [63:0] \ds|sp|Mult0~8_RESULTA_bus ;

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];
assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [2];
assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a27  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [3];
assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a28  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [4];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];
assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [1];
assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a31  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [2];
assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a32  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [3];
assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a33  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [4];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];
assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a35  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [1];
assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a36  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [2];
assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a37  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [3];
assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a38  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [4];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];
assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a40  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [1];
assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [2];
assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a42  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [3];
assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a43  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [4];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];
assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a45  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [1];
assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a46  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [2];
assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a47  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [3];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \ds|sp|Mult0~8_resulta  = \ds|sp|Mult0~8_RESULTA_bus [0];
assign \ds|sp|Mult0~9  = \ds|sp|Mult0~8_RESULTA_bus [1];
assign \ds|sp|Mult0~10  = \ds|sp|Mult0~8_RESULTA_bus [2];
assign \ds|sp|Mult0~11  = \ds|sp|Mult0~8_RESULTA_bus [3];
assign \ds|sp|Mult0~12  = \ds|sp|Mult0~8_RESULTA_bus [4];
assign \ds|sp|Mult0~13  = \ds|sp|Mult0~8_RESULTA_bus [5];
assign \ds|sp|Mult0~14  = \ds|sp|Mult0~8_RESULTA_bus [6];
assign \ds|sp|Mult0~15  = \ds|sp|Mult0~8_RESULTA_bus [7];
assign \ds|sp|Mult0~16  = \ds|sp|Mult0~8_RESULTA_bus [8];
assign \ds|sp|Mult0~17  = \ds|sp|Mult0~8_RESULTA_bus [9];
assign \ds|sp|Mult0~18  = \ds|sp|Mult0~8_RESULTA_bus [10];
assign \ds|sp|Mult0~19  = \ds|sp|Mult0~8_RESULTA_bus [11];
assign \ds|sp|Mult0~20  = \ds|sp|Mult0~8_RESULTA_bus [12];
assign \ds|sp|Mult0~21  = \ds|sp|Mult0~8_RESULTA_bus [13];
assign \ds|sp|Mult0~22  = \ds|sp|Mult0~8_RESULTA_bus [14];
assign \ds|sp|Mult0~23  = \ds|sp|Mult0~8_RESULTA_bus [15];
assign \ds|sp|Mult0~24  = \ds|sp|Mult0~8_RESULTA_bus [16];
assign \ds|sp|Mult0~25  = \ds|sp|Mult0~8_RESULTA_bus [17];
assign \ds|sp|Mult0~26  = \ds|sp|Mult0~8_RESULTA_bus [18];
assign \ds|sp|Mult0~27  = \ds|sp|Mult0~8_RESULTA_bus [19];
assign \ds|sp|Mult0~28  = \ds|sp|Mult0~8_RESULTA_bus [20];
assign \ds|sp|Mult0~29  = \ds|sp|Mult0~8_RESULTA_bus [21];
assign \ds|sp|Mult0~30  = \ds|sp|Mult0~8_RESULTA_bus [22];
assign \ds|sp|Mult0~31  = \ds|sp|Mult0~8_RESULTA_bus [23];
assign \ds|sp|Mult0~32  = \ds|sp|Mult0~8_RESULTA_bus [24];
assign \ds|sp|Mult0~33  = \ds|sp|Mult0~8_RESULTA_bus [25];
assign \ds|sp|Mult0~34  = \ds|sp|Mult0~8_RESULTA_bus [26];
assign \ds|sp|Mult0~35  = \ds|sp|Mult0~8_RESULTA_bus [27];
assign \ds|sp|Mult0~36  = \ds|sp|Mult0~8_RESULTA_bus [28];
assign \ds|sp|Mult0~37  = \ds|sp|Mult0~8_RESULTA_bus [29];
assign \ds|sp|Mult0~38  = \ds|sp|Mult0~8_RESULTA_bus [30];
assign \ds|sp|Mult0~39  = \ds|sp|Mult0~8_RESULTA_bus [31];
assign \ds|sp|Mult0~40  = \ds|sp|Mult0~8_RESULTA_bus [32];
assign \ds|sp|Mult0~41  = \ds|sp|Mult0~8_RESULTA_bus [33];
assign \ds|sp|Mult0~42  = \ds|sp|Mult0~8_RESULTA_bus [34];
assign \ds|sp|Mult0~43  = \ds|sp|Mult0~8_RESULTA_bus [35];
assign \ds|sp|Mult0~44  = \ds|sp|Mult0~8_RESULTA_bus [36];
assign \ds|sp|Mult0~45  = \ds|sp|Mult0~8_RESULTA_bus [37];
assign \ds|sp|Mult0~46  = \ds|sp|Mult0~8_RESULTA_bus [38];
assign \ds|sp|Mult0~47  = \ds|sp|Mult0~8_RESULTA_bus [39];
assign \ds|sp|Mult0~48  = \ds|sp|Mult0~8_RESULTA_bus [40];
assign \ds|sp|Mult0~49  = \ds|sp|Mult0~8_RESULTA_bus [41];
assign \ds|sp|Mult0~50  = \ds|sp|Mult0~8_RESULTA_bus [42];
assign \ds|sp|Mult0~51  = \ds|sp|Mult0~8_RESULTA_bus [43];
assign \ds|sp|Mult0~52  = \ds|sp|Mult0~8_RESULTA_bus [44];
assign \ds|sp|Mult0~53  = \ds|sp|Mult0~8_RESULTA_bus [45];
assign \ds|sp|Mult0~54  = \ds|sp|Mult0~8_RESULTA_bus [46];
assign \ds|sp|Mult0~55  = \ds|sp|Mult0~8_RESULTA_bus [47];
assign \ds|sp|Mult0~56  = \ds|sp|Mult0~8_RESULTA_bus [48];
assign \ds|sp|Mult0~57  = \ds|sp|Mult0~8_RESULTA_bus [49];
assign \ds|sp|Mult0~58  = \ds|sp|Mult0~8_RESULTA_bus [50];
assign \ds|sp|Mult0~59  = \ds|sp|Mult0~8_RESULTA_bus [51];
assign \ds|sp|Mult0~60  = \ds|sp|Mult0~8_RESULTA_bus [52];
assign \ds|sp|Mult0~61  = \ds|sp|Mult0~8_RESULTA_bus [53];
assign \ds|sp|Mult0~62  = \ds|sp|Mult0~8_RESULTA_bus [54];
assign \ds|sp|Mult0~63  = \ds|sp|Mult0~8_RESULTA_bus [55];
assign \ds|sp|Mult0~64  = \ds|sp|Mult0~8_RESULTA_bus [56];
assign \ds|sp|Mult0~65  = \ds|sp|Mult0~8_RESULTA_bus [57];
assign \ds|sp|Mult0~66  = \ds|sp|Mult0~8_RESULTA_bus [58];
assign \ds|sp|Mult0~67  = \ds|sp|Mult0~8_RESULTA_bus [59];
assign \ds|sp|Mult0~68  = \ds|sp|Mult0~8_RESULTA_bus [60];
assign \ds|sp|Mult0~69  = \ds|sp|Mult0~8_RESULTA_bus [61];
assign \ds|sp|Mult0~70  = \ds|sp|Mult0~8_RESULTA_bus [62];
assign \ds|sp|Mult0~71  = \ds|sp|Mult0~8_RESULTA_bus [63];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vga_clock~output (
	.i(\testclk|out_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clock),
	.obar());
// synopsys translate_off
defparam \vga_clock~output .bus_hold = "false";
defparam \vga_clock~output .open_drain_output = "false";
defparam \vga_clock~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SYNC_N),
	.obar());
// synopsys translate_off
defparam \SYNC_N~output .bus_hold = "false";
defparam \SYNC_N~output .open_drain_output = "false";
defparam \SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \v_en~output (
	.i(\sync|V_EN~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_en),
	.obar());
// synopsys translate_off
defparam \v_en~output .bus_hold = "false";
defparam \v_en~output .open_drain_output = "false";
defparam \v_en~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \R[0]~output (
	.i(\ds|R [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[0]),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
defparam \R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \R[1]~output (
	.i(\ds|R [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[1]),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
defparam \R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \R[2]~output (
	.i(\ds|R [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[2]),
	.obar());
// synopsys translate_off
defparam \R[2]~output .bus_hold = "false";
defparam \R[2]~output .open_drain_output = "false";
defparam \R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \R[3]~output (
	.i(\ds|R [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[3]),
	.obar());
// synopsys translate_off
defparam \R[3]~output .bus_hold = "false";
defparam \R[3]~output .open_drain_output = "false";
defparam \R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \R[4]~output (
	.i(\ds|R [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[4]),
	.obar());
// synopsys translate_off
defparam \R[4]~output .bus_hold = "false";
defparam \R[4]~output .open_drain_output = "false";
defparam \R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \R[5]~output (
	.i(\ds|R [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[5]),
	.obar());
// synopsys translate_off
defparam \R[5]~output .bus_hold = "false";
defparam \R[5]~output .open_drain_output = "false";
defparam \R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \R[6]~output (
	.i(\ds|R [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[6]),
	.obar());
// synopsys translate_off
defparam \R[6]~output .bus_hold = "false";
defparam \R[6]~output .open_drain_output = "false";
defparam \R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \R[7]~output (
	.i(\ds|R [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[7]),
	.obar());
// synopsys translate_off
defparam \R[7]~output .bus_hold = "false";
defparam \R[7]~output .open_drain_output = "false";
defparam \R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \G[0]~output (
	.i(\ds|G [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[0]),
	.obar());
// synopsys translate_off
defparam \G[0]~output .bus_hold = "false";
defparam \G[0]~output .open_drain_output = "false";
defparam \G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \G[1]~output (
	.i(\ds|G [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[1]),
	.obar());
// synopsys translate_off
defparam \G[1]~output .bus_hold = "false";
defparam \G[1]~output .open_drain_output = "false";
defparam \G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \G[2]~output (
	.i(\ds|G [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[2]),
	.obar());
// synopsys translate_off
defparam \G[2]~output .bus_hold = "false";
defparam \G[2]~output .open_drain_output = "false";
defparam \G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \G[3]~output (
	.i(\ds|G [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[3]),
	.obar());
// synopsys translate_off
defparam \G[3]~output .bus_hold = "false";
defparam \G[3]~output .open_drain_output = "false";
defparam \G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \G[4]~output (
	.i(\ds|G [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[4]),
	.obar());
// synopsys translate_off
defparam \G[4]~output .bus_hold = "false";
defparam \G[4]~output .open_drain_output = "false";
defparam \G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \G[5]~output (
	.i(\ds|G [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[5]),
	.obar());
// synopsys translate_off
defparam \G[5]~output .bus_hold = "false";
defparam \G[5]~output .open_drain_output = "false";
defparam \G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \G[6]~output (
	.i(\ds|G [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[6]),
	.obar());
// synopsys translate_off
defparam \G[6]~output .bus_hold = "false";
defparam \G[6]~output .open_drain_output = "false";
defparam \G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \G[7]~output (
	.i(\ds|G [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[7]),
	.obar());
// synopsys translate_off
defparam \G[7]~output .bus_hold = "false";
defparam \G[7]~output .open_drain_output = "false";
defparam \G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \B[0]~output (
	.i(\ds|B [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[0]),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
defparam \B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \B[1]~output (
	.i(\ds|B [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[1]),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
defparam \B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \B[2]~output (
	.i(\ds|B [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[2]),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
defparam \B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \B[3]~output (
	.i(\ds|B [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[3]),
	.obar());
// synopsys translate_off
defparam \B[3]~output .bus_hold = "false";
defparam \B[3]~output .open_drain_output = "false";
defparam \B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \B[4]~output (
	.i(\ds|B [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[4]),
	.obar());
// synopsys translate_off
defparam \B[4]~output .bus_hold = "false";
defparam \B[4]~output .open_drain_output = "false";
defparam \B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \B[5]~output (
	.i(\ds|B [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[5]),
	.obar());
// synopsys translate_off
defparam \B[5]~output .bus_hold = "false";
defparam \B[5]~output .open_drain_output = "false";
defparam \B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \B[6]~output (
	.i(\ds|B [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[6]),
	.obar());
// synopsys translate_off
defparam \B[6]~output .bus_hold = "false";
defparam \B[6]~output .open_drain_output = "false";
defparam \B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \B[7]~output (
	.i(\ds|B [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[7]),
	.obar());
// synopsys translate_off
defparam \B[7]~output .bus_hold = "false";
defparam \B[7]~output .open_drain_output = "false";
defparam \B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \V_SYNC~output (
	.i(\sync|v_signal|V_SYNC~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_SYNC),
	.obar());
// synopsys translate_off
defparam \V_SYNC~output .bus_hold = "false";
defparam \V_SYNC~output .open_drain_output = "false";
defparam \V_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \H_SYNC~output (
	.i(\sync|h_signal|H_SYNC~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_SYNC),
	.obar());
// synopsys translate_off
defparam \H_SYNC~output .bus_hold = "false";
defparam \H_SYNC~output .open_drain_output = "false";
defparam \H_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \test_clk~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(test_clk),
	.obar());
// synopsys translate_off
defparam \test_clk~output .bus_hold = "false";
defparam \test_clk~output .open_drain_output = "false";
defparam \test_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N30
cyclonev_lcell_comb \testclk|q~0 (
// Equation(s):
// \testclk|q~0_combout  = ( !\testclk|q~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\testclk|q~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\testclk|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \testclk|q~0 .extended_lut = "off";
defparam \testclk|q~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \testclk|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y75_N32
dffeas \testclk|q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\testclk|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\testclk|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \testclk|q .is_wysiwyg = "true";
defparam \testclk|q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N39
cyclonev_lcell_comb \testclk|out_clk~0 (
// Equation(s):
// \testclk|out_clk~0_combout  = ( !\testclk|q~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\testclk|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\testclk|out_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \testclk|out_clk~0 .extended_lut = "off";
defparam \testclk|out_clk~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \testclk|out_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y75_N41
dffeas \testclk|out_clk (
	.clk(\clk~input_o ),
	.d(\testclk|out_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\testclk|out_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \testclk|out_clk .is_wysiwyg = "true";
defparam \testclk|out_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N0
cyclonev_lcell_comb \sync|v_signal|Add0~125 (
// Equation(s):
// \sync|v_signal|Add0~125_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \sync|v_signal|Add0~126  = CARRY(( \sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(!\sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~125_sumout ),
	.cout(\sync|v_signal|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~125 .extended_lut = "off";
defparam \sync|v_signal|Add0~125 .lut_mask = 64'h0000000000005555;
defparam \sync|v_signal|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N0
cyclonev_lcell_comb \sync|h_signal|Add0~125 (
// Equation(s):
// \sync|h_signal|Add0~125_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \sync|h_signal|Add0~126  = CARRY(( \sync|h_signal|CURRENT_PIXEL[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|h_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~125_sumout ),
	.cout(\sync|h_signal|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~125 .extended_lut = "off";
defparam \sync|h_signal|Add0~125 .lut_mask = 64'h00000000000000FF;
defparam \sync|h_signal|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N1
dffeas \sync|h_signal|CURRENT_PIXEL[0]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[0]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N3
cyclonev_lcell_comb \sync|h_signal|Add0~121 (
// Equation(s):
// \sync|h_signal|Add0~121_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL [1] ) + ( GND ) + ( \sync|h_signal|Add0~126  ))
// \sync|h_signal|Add0~122  = CARRY(( \sync|h_signal|CURRENT_PIXEL [1] ) + ( GND ) + ( \sync|h_signal|Add0~126  ))

	.dataa(!\sync|h_signal|CURRENT_PIXEL [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~121_sumout ),
	.cout(\sync|h_signal|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~121 .extended_lut = "off";
defparam \sync|h_signal|Add0~121 .lut_mask = 64'h0000FFFF00005555;
defparam \sync|h_signal|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N5
dffeas \sync|h_signal|CURRENT_PIXEL[1] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[1] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N6
cyclonev_lcell_comb \sync|h_signal|Add0~117 (
// Equation(s):
// \sync|h_signal|Add0~117_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL [2] ) + ( GND ) + ( \sync|h_signal|Add0~122  ))
// \sync|h_signal|Add0~118  = CARRY(( \sync|h_signal|CURRENT_PIXEL [2] ) + ( GND ) + ( \sync|h_signal|Add0~122  ))

	.dataa(gnd),
	.datab(!\sync|h_signal|CURRENT_PIXEL [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~117_sumout ),
	.cout(\sync|h_signal|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~117 .extended_lut = "off";
defparam \sync|h_signal|Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|h_signal|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N8
dffeas \sync|h_signal|CURRENT_PIXEL[2] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[2] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N9
cyclonev_lcell_comb \sync|h_signal|Add0~113 (
// Equation(s):
// \sync|h_signal|Add0~113_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~118  ))
// \sync|h_signal|Add0~114  = CARRY(( \sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~113_sumout ),
	.cout(\sync|h_signal|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~113 .extended_lut = "off";
defparam \sync|h_signal|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sync|h_signal|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N10
dffeas \sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N12
cyclonev_lcell_comb \sync|h_signal|Add0~101 (
// Equation(s):
// \sync|h_signal|Add0~101_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL [4] ) + ( GND ) + ( \sync|h_signal|Add0~114  ))
// \sync|h_signal|Add0~102  = CARRY(( \sync|h_signal|CURRENT_PIXEL [4] ) + ( GND ) + ( \sync|h_signal|Add0~114  ))

	.dataa(gnd),
	.datab(!\sync|h_signal|CURRENT_PIXEL [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~101_sumout ),
	.cout(\sync|h_signal|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~101 .extended_lut = "off";
defparam \sync|h_signal|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|h_signal|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N14
dffeas \sync|h_signal|CURRENT_PIXEL[4] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[4] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N15
cyclonev_lcell_comb \sync|h_signal|Add0~105 (
// Equation(s):
// \sync|h_signal|Add0~105_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~102  ))
// \sync|h_signal|Add0~106  = CARRY(( \sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~105_sumout ),
	.cout(\sync|h_signal|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~105 .extended_lut = "off";
defparam \sync|h_signal|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sync|h_signal|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N17
dffeas \sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N18
cyclonev_lcell_comb \sync|h_signal|Add0~109 (
// Equation(s):
// \sync|h_signal|Add0~109_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~106  ))
// \sync|h_signal|Add0~110  = CARRY(( \sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~106  ))

	.dataa(gnd),
	.datab(!\sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~109_sumout ),
	.cout(\sync|h_signal|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~109 .extended_lut = "off";
defparam \sync|h_signal|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|h_signal|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N19
dffeas \sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N21
cyclonev_lcell_comb \sync|h_signal|Add0~9 (
// Equation(s):
// \sync|h_signal|Add0~9_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL [7] ) + ( GND ) + ( \sync|h_signal|Add0~110  ))
// \sync|h_signal|Add0~10  = CARRY(( \sync|h_signal|CURRENT_PIXEL [7] ) + ( GND ) + ( \sync|h_signal|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|h_signal|CURRENT_PIXEL [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~9_sumout ),
	.cout(\sync|h_signal|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~9 .extended_lut = "off";
defparam \sync|h_signal|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \sync|h_signal|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N22
dffeas \sync|h_signal|CURRENT_PIXEL[7] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[7] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N24
cyclonev_lcell_comb \sync|h_signal|Add0~13 (
// Equation(s):
// \sync|h_signal|Add0~13_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~10  ))
// \sync|h_signal|Add0~14  = CARRY(( \sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~13_sumout ),
	.cout(\sync|h_signal|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~13 .extended_lut = "off";
defparam \sync|h_signal|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \sync|h_signal|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N25
dffeas \sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N27
cyclonev_lcell_comb \sync|h_signal|Add0~5 (
// Equation(s):
// \sync|h_signal|Add0~5_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL [9] ) + ( GND ) + ( \sync|h_signal|Add0~14  ))
// \sync|h_signal|Add0~6  = CARRY(( \sync|h_signal|CURRENT_PIXEL [9] ) + ( GND ) + ( \sync|h_signal|Add0~14  ))

	.dataa(!\sync|h_signal|CURRENT_PIXEL [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~5_sumout ),
	.cout(\sync|h_signal|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~5 .extended_lut = "off";
defparam \sync|h_signal|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \sync|h_signal|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N29
dffeas \sync|h_signal|CURRENT_PIXEL[9] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[9] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y76_N11
dffeas \sync|h_signal|CURRENT_PIXEL[3] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[3] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y76_N16
dffeas \sync|h_signal|CURRENT_PIXEL[5] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[5] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y76_N26
dffeas \sync|h_signal|CURRENT_PIXEL[8] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[8] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y76_N2
dffeas \sync|h_signal|CURRENT_PIXEL[0] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[0] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y76_N20
dffeas \sync|h_signal|CURRENT_PIXEL[6] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[6] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N57
cyclonev_lcell_comb \sync|h_signal|Equal0~5 (
// Equation(s):
// \sync|h_signal|Equal0~5_combout  = ( !\sync|h_signal|CURRENT_PIXEL [1] & ( !\sync|h_signal|CURRENT_PIXEL [6] & ( (\sync|h_signal|CURRENT_PIXEL [8] & !\sync|h_signal|CURRENT_PIXEL [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|h_signal|CURRENT_PIXEL [8]),
	.datad(!\sync|h_signal|CURRENT_PIXEL [0]),
	.datae(!\sync|h_signal|CURRENT_PIXEL [1]),
	.dataf(!\sync|h_signal|CURRENT_PIXEL [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|h_signal|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Equal0~5 .extended_lut = "off";
defparam \sync|h_signal|Equal0~5 .lut_mask = 64'h0F00000000000000;
defparam \sync|h_signal|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N36
cyclonev_lcell_comb \sync|h_signal|Equal0~6 (
// Equation(s):
// \sync|h_signal|Equal0~6_combout  = ( \sync|h_signal|Equal0~5_combout  & ( !\sync|h_signal|CURRENT_PIXEL [2] & ( (!\sync|h_signal|CURRENT_PIXEL [7] & (!\sync|h_signal|CURRENT_PIXEL [4] & (!\sync|h_signal|CURRENT_PIXEL [3] & \sync|h_signal|CURRENT_PIXEL 
// [5]))) ) ) )

	.dataa(!\sync|h_signal|CURRENT_PIXEL [7]),
	.datab(!\sync|h_signal|CURRENT_PIXEL [4]),
	.datac(!\sync|h_signal|CURRENT_PIXEL [3]),
	.datad(!\sync|h_signal|CURRENT_PIXEL [5]),
	.datae(!\sync|h_signal|Equal0~5_combout ),
	.dataf(!\sync|h_signal|CURRENT_PIXEL [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|h_signal|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Equal0~6 .extended_lut = "off";
defparam \sync|h_signal|Equal0~6 .lut_mask = 64'h0000008000000000;
defparam \sync|h_signal|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N30
cyclonev_lcell_comb \sync|h_signal|Add0~65 (
// Equation(s):
// \sync|h_signal|Add0~65_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[10]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~6  ))
// \sync|h_signal|Add0~66  = CARRY(( \sync|h_signal|CURRENT_PIXEL[10]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~6  ))

	.dataa(gnd),
	.datab(!\sync|h_signal|CURRENT_PIXEL[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~65_sumout ),
	.cout(\sync|h_signal|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~65 .extended_lut = "off";
defparam \sync|h_signal|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|h_signal|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N32
dffeas \sync|h_signal|CURRENT_PIXEL[10]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[10]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N33
cyclonev_lcell_comb \sync|h_signal|Add0~69 (
// Equation(s):
// \sync|h_signal|Add0~69_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~66  ))
// \sync|h_signal|Add0~70  = CARRY(( \sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~69_sumout ),
	.cout(\sync|h_signal|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~69 .extended_lut = "off";
defparam \sync|h_signal|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \sync|h_signal|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N34
dffeas \sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N36
cyclonev_lcell_comb \sync|h_signal|Add0~73 (
// Equation(s):
// \sync|h_signal|Add0~73_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL [12] ) + ( GND ) + ( \sync|h_signal|Add0~70  ))
// \sync|h_signal|Add0~74  = CARRY(( \sync|h_signal|CURRENT_PIXEL [12] ) + ( GND ) + ( \sync|h_signal|Add0~70  ))

	.dataa(gnd),
	.datab(!\sync|h_signal|CURRENT_PIXEL [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~73_sumout ),
	.cout(\sync|h_signal|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~73 .extended_lut = "off";
defparam \sync|h_signal|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|h_signal|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N37
dffeas \sync|h_signal|CURRENT_PIXEL[12] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[12] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N39
cyclonev_lcell_comb \sync|h_signal|Add0~77 (
// Equation(s):
// \sync|h_signal|Add0~77_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~74  ))
// \sync|h_signal|Add0~78  = CARRY(( \sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~77_sumout ),
	.cout(\sync|h_signal|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~77 .extended_lut = "off";
defparam \sync|h_signal|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \sync|h_signal|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N40
dffeas \sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N42
cyclonev_lcell_comb \sync|h_signal|Add0~17 (
// Equation(s):
// \sync|h_signal|Add0~17_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL [14] ) + ( GND ) + ( \sync|h_signal|Add0~78  ))
// \sync|h_signal|Add0~18  = CARRY(( \sync|h_signal|CURRENT_PIXEL [14] ) + ( GND ) + ( \sync|h_signal|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|h_signal|CURRENT_PIXEL [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~17_sumout ),
	.cout(\sync|h_signal|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~17 .extended_lut = "off";
defparam \sync|h_signal|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \sync|h_signal|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N43
dffeas \sync|h_signal|CURRENT_PIXEL[14] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[14] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N45
cyclonev_lcell_comb \sync|h_signal|Add0~45 (
// Equation(s):
// \sync|h_signal|Add0~45_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL [15] ) + ( GND ) + ( \sync|h_signal|Add0~18  ))
// \sync|h_signal|Add0~46  = CARRY(( \sync|h_signal|CURRENT_PIXEL [15] ) + ( GND ) + ( \sync|h_signal|Add0~18  ))

	.dataa(gnd),
	.datab(!\sync|h_signal|CURRENT_PIXEL [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~45_sumout ),
	.cout(\sync|h_signal|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~45 .extended_lut = "off";
defparam \sync|h_signal|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|h_signal|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N47
dffeas \sync|h_signal|CURRENT_PIXEL[15] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[15] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N48
cyclonev_lcell_comb \sync|h_signal|Add0~81 (
// Equation(s):
// \sync|h_signal|Add0~81_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL [16] ) + ( GND ) + ( \sync|h_signal|Add0~46  ))
// \sync|h_signal|Add0~82  = CARRY(( \sync|h_signal|CURRENT_PIXEL [16] ) + ( GND ) + ( \sync|h_signal|Add0~46  ))

	.dataa(gnd),
	.datab(!\sync|h_signal|CURRENT_PIXEL [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~81_sumout ),
	.cout(\sync|h_signal|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~81 .extended_lut = "off";
defparam \sync|h_signal|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|h_signal|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N49
dffeas \sync|h_signal|CURRENT_PIXEL[16] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[16] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N51
cyclonev_lcell_comb \sync|h_signal|Add0~49 (
// Equation(s):
// \sync|h_signal|Add0~49_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[17]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~82  ))
// \sync|h_signal|Add0~50  = CARRY(( \sync|h_signal|CURRENT_PIXEL[17]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|h_signal|CURRENT_PIXEL[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~49_sumout ),
	.cout(\sync|h_signal|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~49 .extended_lut = "off";
defparam \sync|h_signal|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sync|h_signal|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N52
dffeas \sync|h_signal|CURRENT_PIXEL[17]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[17]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N54
cyclonev_lcell_comb \sync|h_signal|Add0~53 (
// Equation(s):
// \sync|h_signal|Add0~53_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[18]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~50  ))
// \sync|h_signal|Add0~54  = CARRY(( \sync|h_signal|CURRENT_PIXEL[18]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~50  ))

	.dataa(gnd),
	.datab(!\sync|h_signal|CURRENT_PIXEL[18]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~53_sumout ),
	.cout(\sync|h_signal|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~53 .extended_lut = "off";
defparam \sync|h_signal|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|h_signal|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N55
dffeas \sync|h_signal|CURRENT_PIXEL[18]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[18]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N57
cyclonev_lcell_comb \sync|h_signal|Add0~57 (
// Equation(s):
// \sync|h_signal|Add0~57_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL [19] ) + ( GND ) + ( \sync|h_signal|Add0~54  ))
// \sync|h_signal|Add0~58  = CARRY(( \sync|h_signal|CURRENT_PIXEL [19] ) + ( GND ) + ( \sync|h_signal|Add0~54  ))

	.dataa(!\sync|h_signal|CURRENT_PIXEL [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~57_sumout ),
	.cout(\sync|h_signal|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~57 .extended_lut = "off";
defparam \sync|h_signal|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \sync|h_signal|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N58
dffeas \sync|h_signal|CURRENT_PIXEL[19] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[19] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N0
cyclonev_lcell_comb \sync|h_signal|Add0~25 (
// Equation(s):
// \sync|h_signal|Add0~25_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL [20] ) + ( GND ) + ( \sync|h_signal|Add0~58  ))
// \sync|h_signal|Add0~26  = CARRY(( \sync|h_signal|CURRENT_PIXEL [20] ) + ( GND ) + ( \sync|h_signal|Add0~58  ))

	.dataa(!\sync|h_signal|CURRENT_PIXEL [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~25_sumout ),
	.cout(\sync|h_signal|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~25 .extended_lut = "off";
defparam \sync|h_signal|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \sync|h_signal|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N1
dffeas \sync|h_signal|CURRENT_PIXEL[20] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[20] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N3
cyclonev_lcell_comb \sync|h_signal|Add0~29 (
// Equation(s):
// \sync|h_signal|Add0~29_sumout  = SUM(( GND ) + ( \sync|h_signal|CURRENT_PIXEL [21] ) + ( \sync|h_signal|Add0~26  ))
// \sync|h_signal|Add0~30  = CARRY(( GND ) + ( \sync|h_signal|CURRENT_PIXEL [21] ) + ( \sync|h_signal|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sync|h_signal|CURRENT_PIXEL [21]),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~29_sumout ),
	.cout(\sync|h_signal|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~29 .extended_lut = "off";
defparam \sync|h_signal|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \sync|h_signal|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N4
dffeas \sync|h_signal|CURRENT_PIXEL[21] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[21] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N6
cyclonev_lcell_comb \sync|h_signal|Add0~33 (
// Equation(s):
// \sync|h_signal|Add0~33_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL [22] ) + ( GND ) + ( \sync|h_signal|Add0~30  ))
// \sync|h_signal|Add0~34  = CARRY(( \sync|h_signal|CURRENT_PIXEL [22] ) + ( GND ) + ( \sync|h_signal|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|h_signal|CURRENT_PIXEL [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~33_sumout ),
	.cout(\sync|h_signal|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~33 .extended_lut = "off";
defparam \sync|h_signal|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \sync|h_signal|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N7
dffeas \sync|h_signal|CURRENT_PIXEL[22] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[22] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N9
cyclonev_lcell_comb \sync|h_signal|Add0~41 (
// Equation(s):
// \sync|h_signal|Add0~41_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL [23] ) + ( GND ) + ( \sync|h_signal|Add0~34  ))
// \sync|h_signal|Add0~42  = CARRY(( \sync|h_signal|CURRENT_PIXEL [23] ) + ( GND ) + ( \sync|h_signal|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|h_signal|CURRENT_PIXEL [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~41_sumout ),
	.cout(\sync|h_signal|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~41 .extended_lut = "off";
defparam \sync|h_signal|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \sync|h_signal|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N11
dffeas \sync|h_signal|CURRENT_PIXEL[23] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[23] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N12
cyclonev_lcell_comb \sync|h_signal|Add0~37 (
// Equation(s):
// \sync|h_signal|Add0~37_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~42  ))
// \sync|h_signal|Add0~38  = CARRY(( \sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~42  ))

	.dataa(gnd),
	.datab(!\sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~37_sumout ),
	.cout(\sync|h_signal|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~37 .extended_lut = "off";
defparam \sync|h_signal|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|h_signal|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N14
dffeas \sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N15
cyclonev_lcell_comb \sync|h_signal|Add0~21 (
// Equation(s):
// \sync|h_signal|Add0~21_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL [25] ) + ( GND ) + ( \sync|h_signal|Add0~38  ))
// \sync|h_signal|Add0~22  = CARRY(( \sync|h_signal|CURRENT_PIXEL [25] ) + ( GND ) + ( \sync|h_signal|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|h_signal|CURRENT_PIXEL [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~21_sumout ),
	.cout(\sync|h_signal|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~21 .extended_lut = "off";
defparam \sync|h_signal|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \sync|h_signal|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N17
dffeas \sync|h_signal|CURRENT_PIXEL[25] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[25] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N18
cyclonev_lcell_comb \sync|h_signal|Add0~97 (
// Equation(s):
// \sync|h_signal|Add0~97_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL [26] ) + ( GND ) + ( \sync|h_signal|Add0~22  ))
// \sync|h_signal|Add0~98  = CARRY(( \sync|h_signal|CURRENT_PIXEL [26] ) + ( GND ) + ( \sync|h_signal|Add0~22  ))

	.dataa(gnd),
	.datab(!\sync|h_signal|CURRENT_PIXEL [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~97_sumout ),
	.cout(\sync|h_signal|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~97 .extended_lut = "off";
defparam \sync|h_signal|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|h_signal|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N19
dffeas \sync|h_signal|CURRENT_PIXEL[26] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[26] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N21
cyclonev_lcell_comb \sync|h_signal|Add0~93 (
// Equation(s):
// \sync|h_signal|Add0~93_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[27]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~98  ))
// \sync|h_signal|Add0~94  = CARRY(( \sync|h_signal|CURRENT_PIXEL[27]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~98  ))

	.dataa(!\sync|h_signal|CURRENT_PIXEL[27]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~93_sumout ),
	.cout(\sync|h_signal|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~93 .extended_lut = "off";
defparam \sync|h_signal|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \sync|h_signal|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N23
dffeas \sync|h_signal|CURRENT_PIXEL[27]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[27]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N24
cyclonev_lcell_comb \sync|h_signal|Add0~89 (
// Equation(s):
// \sync|h_signal|Add0~89_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[28]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~94  ))
// \sync|h_signal|Add0~90  = CARRY(( \sync|h_signal|CURRENT_PIXEL[28]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|h_signal|CURRENT_PIXEL[28]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~89_sumout ),
	.cout(\sync|h_signal|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~89 .extended_lut = "off";
defparam \sync|h_signal|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sync|h_signal|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N25
dffeas \sync|h_signal|CURRENT_PIXEL[28]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[28]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N27
cyclonev_lcell_comb \sync|h_signal|Add0~85 (
// Equation(s):
// \sync|h_signal|Add0~85_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[29]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~90  ))
// \sync|h_signal|Add0~86  = CARRY(( \sync|h_signal|CURRENT_PIXEL[29]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~90  ))

	.dataa(!\sync|h_signal|CURRENT_PIXEL[29]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~85_sumout ),
	.cout(\sync|h_signal|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~85 .extended_lut = "off";
defparam \sync|h_signal|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \sync|h_signal|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N29
dffeas \sync|h_signal|CURRENT_PIXEL[29]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[29]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N30
cyclonev_lcell_comb \sync|h_signal|Add0~61 (
// Equation(s):
// \sync|h_signal|Add0~61_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL [30] ) + ( GND ) + ( \sync|h_signal|Add0~86  ))
// \sync|h_signal|Add0~62  = CARRY(( \sync|h_signal|CURRENT_PIXEL [30] ) + ( GND ) + ( \sync|h_signal|Add0~86  ))

	.dataa(gnd),
	.datab(!\sync|h_signal|CURRENT_PIXEL [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~61_sumout ),
	.cout(\sync|h_signal|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~61 .extended_lut = "off";
defparam \sync|h_signal|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|h_signal|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N32
dffeas \sync|h_signal|CURRENT_PIXEL[30] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[30] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N33
cyclonev_lcell_comb \sync|h_signal|Add0~1 (
// Equation(s):
// \sync|h_signal|Add0~1_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q  ) + ( GND ) + ( \sync|h_signal|Add0~62  ))

	.dataa(!\sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|h_signal|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|h_signal|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Add0~1 .extended_lut = "off";
defparam \sync|h_signal|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \sync|h_signal|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N35
dffeas \sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y75_N28
dffeas \sync|h_signal|CURRENT_PIXEL[29] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[29] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y75_N20
dffeas \sync|h_signal|CURRENT_PIXEL[26]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[26]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y75_N26
dffeas \sync|h_signal|CURRENT_PIXEL[28] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[28] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y75_N22
dffeas \sync|h_signal|CURRENT_PIXEL[27] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[27] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N42
cyclonev_lcell_comb \sync|h_signal|Equal0~3 (
// Equation(s):
// \sync|h_signal|Equal0~3_combout  = ( !\sync|h_signal|CURRENT_PIXEL [16] & ( (!\sync|h_signal|CURRENT_PIXEL [29] & (!\sync|h_signal|CURRENT_PIXEL[26]~DUPLICATE_q  & (!\sync|h_signal|CURRENT_PIXEL [28] & !\sync|h_signal|CURRENT_PIXEL [27]))) ) )

	.dataa(!\sync|h_signal|CURRENT_PIXEL [29]),
	.datab(!\sync|h_signal|CURRENT_PIXEL[26]~DUPLICATE_q ),
	.datac(!\sync|h_signal|CURRENT_PIXEL [28]),
	.datad(!\sync|h_signal|CURRENT_PIXEL [27]),
	.datae(gnd),
	.dataf(!\sync|h_signal|CURRENT_PIXEL [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|h_signal|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Equal0~3 .extended_lut = "off";
defparam \sync|h_signal|Equal0~3 .lut_mask = 64'h8000800000000000;
defparam \sync|h_signal|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N39
cyclonev_lcell_comb \sync|h_signal|Equal0~0 (
// Equation(s):
// \sync|h_signal|Equal0~0_combout  = ( !\sync|h_signal|CURRENT_PIXEL [21] & ( (!\sync|h_signal|CURRENT_PIXEL [22] & !\sync|h_signal|CURRENT_PIXEL [20]) ) )

	.dataa(!\sync|h_signal|CURRENT_PIXEL [22]),
	.datab(gnd),
	.datac(!\sync|h_signal|CURRENT_PIXEL [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sync|h_signal|CURRENT_PIXEL [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|h_signal|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Equal0~0 .extended_lut = "off";
defparam \sync|h_signal|Equal0~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \sync|h_signal|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N13
dffeas \sync|h_signal|CURRENT_PIXEL[24] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[24] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y76_N56
dffeas \sync|h_signal|CURRENT_PIXEL[18] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[18] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y76_N53
dffeas \sync|h_signal|CURRENT_PIXEL[17] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[17] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y75_N10
dffeas \sync|h_signal|CURRENT_PIXEL[23]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[23]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N54
cyclonev_lcell_comb \sync|h_signal|Equal0~1 (
// Equation(s):
// \sync|h_signal|Equal0~1_combout  = ( !\sync|h_signal|CURRENT_PIXEL [19] & ( !\sync|h_signal|CURRENT_PIXEL[23]~DUPLICATE_q  & ( (!\sync|h_signal|CURRENT_PIXEL [15] & (!\sync|h_signal|CURRENT_PIXEL [24] & (!\sync|h_signal|CURRENT_PIXEL [18] & 
// !\sync|h_signal|CURRENT_PIXEL [17]))) ) ) )

	.dataa(!\sync|h_signal|CURRENT_PIXEL [15]),
	.datab(!\sync|h_signal|CURRENT_PIXEL [24]),
	.datac(!\sync|h_signal|CURRENT_PIXEL [18]),
	.datad(!\sync|h_signal|CURRENT_PIXEL [17]),
	.datae(!\sync|h_signal|CURRENT_PIXEL [19]),
	.dataf(!\sync|h_signal|CURRENT_PIXEL[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|h_signal|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Equal0~1 .extended_lut = "off";
defparam \sync|h_signal|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \sync|h_signal|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N41
dffeas \sync|h_signal|CURRENT_PIXEL[13] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[13] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y76_N31
dffeas \sync|h_signal|CURRENT_PIXEL[10] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[10] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y76_N35
dffeas \sync|h_signal|CURRENT_PIXEL[11] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[11] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y76_N38
dffeas \sync|h_signal|CURRENT_PIXEL[12]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[12]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y75_N31
dffeas \sync|h_signal|CURRENT_PIXEL[30]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[30]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N48
cyclonev_lcell_comb \sync|h_signal|Equal0~2 (
// Equation(s):
// \sync|h_signal|Equal0~2_combout  = ( !\sync|h_signal|CURRENT_PIXEL[12]~DUPLICATE_q  & ( !\sync|h_signal|CURRENT_PIXEL[30]~DUPLICATE_q  & ( (!\sync|h_signal|CURRENT_PIXEL [13] & (!\sync|h_signal|CURRENT_PIXEL [10] & !\sync|h_signal|CURRENT_PIXEL [11])) ) ) 
// )

	.dataa(!\sync|h_signal|CURRENT_PIXEL [13]),
	.datab(!\sync|h_signal|CURRENT_PIXEL [10]),
	.datac(!\sync|h_signal|CURRENT_PIXEL [11]),
	.datad(gnd),
	.datae(!\sync|h_signal|CURRENT_PIXEL[12]~DUPLICATE_q ),
	.dataf(!\sync|h_signal|CURRENT_PIXEL[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|h_signal|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Equal0~2 .extended_lut = "off";
defparam \sync|h_signal|Equal0~2 .lut_mask = 64'h8080000000000000;
defparam \sync|h_signal|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N48
cyclonev_lcell_comb \sync|h_signal|Equal0~4 (
// Equation(s):
// \sync|h_signal|Equal0~4_combout  = ( \sync|h_signal|Equal0~2_combout  & ( !\sync|h_signal|CURRENT_PIXEL [14] & ( (!\sync|h_signal|CURRENT_PIXEL [25] & (\sync|h_signal|Equal0~3_combout  & (\sync|h_signal|Equal0~0_combout  & \sync|h_signal|Equal0~1_combout 
// ))) ) ) )

	.dataa(!\sync|h_signal|CURRENT_PIXEL [25]),
	.datab(!\sync|h_signal|Equal0~3_combout ),
	.datac(!\sync|h_signal|Equal0~0_combout ),
	.datad(!\sync|h_signal|Equal0~1_combout ),
	.datae(!\sync|h_signal|Equal0~2_combout ),
	.dataf(!\sync|h_signal|CURRENT_PIXEL [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|h_signal|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Equal0~4 .extended_lut = "off";
defparam \sync|h_signal|Equal0~4 .lut_mask = 64'h0000000200000000;
defparam \sync|h_signal|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N36
cyclonev_lcell_comb \sync|h_signal|Equal0~7 (
// Equation(s):
// \sync|h_signal|Equal0~7_combout  = ( \sync|h_signal|Equal0~4_combout  & ( (\sync|h_signal|CURRENT_PIXEL [9] & (\sync|h_signal|Equal0~6_combout  & !\sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\sync|h_signal|CURRENT_PIXEL [9]),
	.datac(!\sync|h_signal|Equal0~6_combout ),
	.datad(!\sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sync|h_signal|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|h_signal|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|Equal0~7 .extended_lut = "off";
defparam \sync|h_signal|Equal0~7 .lut_mask = 64'h0000000003000300;
defparam \sync|h_signal|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N38
dffeas \sync|h_signal|END_LINE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Equal0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|END_LINE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|END_LINE .is_wysiwyg = "true";
defparam \sync|h_signal|END_LINE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y78_N2
dffeas \sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N3
cyclonev_lcell_comb \sync|v_signal|Add0~121 (
// Equation(s):
// \sync|v_signal|Add0~121_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [1] ) + ( GND ) + ( \sync|v_signal|Add0~126  ))
// \sync|v_signal|Add0~122  = CARRY(( \sync|v_signal|CURRENT_PIXEL [1] ) + ( GND ) + ( \sync|v_signal|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|v_signal|CURRENT_PIXEL [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~121_sumout ),
	.cout(\sync|v_signal|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~121 .extended_lut = "off";
defparam \sync|v_signal|Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sync|v_signal|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N4
dffeas \sync|v_signal|CURRENT_PIXEL[1] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[1] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N6
cyclonev_lcell_comb \sync|v_signal|Add0~117 (
// Equation(s):
// \sync|v_signal|Add0~117_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  ) + ( GND ) + ( \sync|v_signal|Add0~122  ))
// \sync|v_signal|Add0~118  = CARRY(( \sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  ) + ( GND ) + ( \sync|v_signal|Add0~122  ))

	.dataa(gnd),
	.datab(!\sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~117_sumout ),
	.cout(\sync|v_signal|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~117 .extended_lut = "off";
defparam \sync|v_signal|Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|v_signal|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N8
dffeas \sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N9
cyclonev_lcell_comb \sync|v_signal|Add0~113 (
// Equation(s):
// \sync|v_signal|Add0~113_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  ) + ( GND ) + ( \sync|v_signal|Add0~118  ))
// \sync|v_signal|Add0~114  = CARRY(( \sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  ) + ( GND ) + ( \sync|v_signal|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~113_sumout ),
	.cout(\sync|v_signal|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~113 .extended_lut = "off";
defparam \sync|v_signal|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \sync|v_signal|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N11
dffeas \sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N12
cyclonev_lcell_comb \sync|v_signal|Add0~109 (
// Equation(s):
// \sync|v_signal|Add0~109_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [4] ) + ( GND ) + ( \sync|v_signal|Add0~114  ))
// \sync|v_signal|Add0~110  = CARRY(( \sync|v_signal|CURRENT_PIXEL [4] ) + ( GND ) + ( \sync|v_signal|Add0~114  ))

	.dataa(gnd),
	.datab(!\sync|v_signal|CURRENT_PIXEL [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~109_sumout ),
	.cout(\sync|v_signal|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~109 .extended_lut = "off";
defparam \sync|v_signal|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|v_signal|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N14
dffeas \sync|v_signal|CURRENT_PIXEL[4] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[4] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N15
cyclonev_lcell_comb \sync|v_signal|Add0~13 (
// Equation(s):
// \sync|v_signal|Add0~13_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [5] ) + ( GND ) + ( \sync|v_signal|Add0~110  ))
// \sync|v_signal|Add0~14  = CARRY(( \sync|v_signal|CURRENT_PIXEL [5] ) + ( GND ) + ( \sync|v_signal|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|v_signal|CURRENT_PIXEL [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~13_sumout ),
	.cout(\sync|v_signal|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~13 .extended_lut = "off";
defparam \sync|v_signal|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sync|v_signal|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N16
dffeas \sync|v_signal|CURRENT_PIXEL[5] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[5] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N18
cyclonev_lcell_comb \sync|v_signal|Add0~9 (
// Equation(s):
// \sync|v_signal|Add0~9_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [6] ) + ( GND ) + ( \sync|v_signal|Add0~14  ))
// \sync|v_signal|Add0~10  = CARRY(( \sync|v_signal|CURRENT_PIXEL [6] ) + ( GND ) + ( \sync|v_signal|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|v_signal|CURRENT_PIXEL [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~9_sumout ),
	.cout(\sync|v_signal|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~9 .extended_lut = "off";
defparam \sync|v_signal|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \sync|v_signal|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N20
dffeas \sync|v_signal|CURRENT_PIXEL[6] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[6] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N21
cyclonev_lcell_comb \sync|v_signal|Add0~5 (
// Equation(s):
// \sync|v_signal|Add0~5_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  ) + ( GND ) + ( \sync|v_signal|Add0~10  ))
// \sync|v_signal|Add0~6  = CARRY(( \sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  ) + ( GND ) + ( \sync|v_signal|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~5_sumout ),
	.cout(\sync|v_signal|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~5 .extended_lut = "off";
defparam \sync|v_signal|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \sync|v_signal|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N22
dffeas \sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N24
cyclonev_lcell_comb \sync|v_signal|Add0~1 (
// Equation(s):
// \sync|v_signal|Add0~1_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [8] ) + ( GND ) + ( \sync|v_signal|Add0~6  ))
// \sync|v_signal|Add0~2  = CARRY(( \sync|v_signal|CURRENT_PIXEL [8] ) + ( GND ) + ( \sync|v_signal|Add0~6  ))

	.dataa(gnd),
	.datab(!\sync|v_signal|CURRENT_PIXEL [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~1_sumout ),
	.cout(\sync|v_signal|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~1 .extended_lut = "off";
defparam \sync|v_signal|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|v_signal|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N25
dffeas \sync|v_signal|CURRENT_PIXEL[8] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[8] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N27
cyclonev_lcell_comb \sync|v_signal|Add0~17 (
// Equation(s):
// \sync|v_signal|Add0~17_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [9] ) + ( GND ) + ( \sync|v_signal|Add0~2  ))
// \sync|v_signal|Add0~18  = CARRY(( \sync|v_signal|CURRENT_PIXEL [9] ) + ( GND ) + ( \sync|v_signal|Add0~2  ))

	.dataa(!\sync|v_signal|CURRENT_PIXEL [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~17_sumout ),
	.cout(\sync|v_signal|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~17 .extended_lut = "off";
defparam \sync|v_signal|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \sync|v_signal|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N29
dffeas \sync|v_signal|CURRENT_PIXEL[9] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[9] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N30
cyclonev_lcell_comb \sync|v_signal|Add0~57 (
// Equation(s):
// \sync|v_signal|Add0~57_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE_q  ) + ( GND ) + ( \sync|v_signal|Add0~18  ))
// \sync|v_signal|Add0~58  = CARRY(( \sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE_q  ) + ( GND ) + ( \sync|v_signal|Add0~18  ))

	.dataa(gnd),
	.datab(!\sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~57_sumout ),
	.cout(\sync|v_signal|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~57 .extended_lut = "off";
defparam \sync|v_signal|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|v_signal|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N32
dffeas \sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N33
cyclonev_lcell_comb \sync|v_signal|Add0~61 (
// Equation(s):
// \sync|v_signal|Add0~61_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [11] ) + ( GND ) + ( \sync|v_signal|Add0~58  ))
// \sync|v_signal|Add0~62  = CARRY(( \sync|v_signal|CURRENT_PIXEL [11] ) + ( GND ) + ( \sync|v_signal|Add0~58  ))

	.dataa(!\sync|v_signal|CURRENT_PIXEL [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~61_sumout ),
	.cout(\sync|v_signal|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~61 .extended_lut = "off";
defparam \sync|v_signal|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \sync|v_signal|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N35
dffeas \sync|v_signal|CURRENT_PIXEL[11] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[11] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N36
cyclonev_lcell_comb \sync|v_signal|Add0~45 (
// Equation(s):
// \sync|v_signal|Add0~45_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [12] ) + ( GND ) + ( \sync|v_signal|Add0~62  ))
// \sync|v_signal|Add0~46  = CARRY(( \sync|v_signal|CURRENT_PIXEL [12] ) + ( GND ) + ( \sync|v_signal|Add0~62  ))

	.dataa(!\sync|v_signal|CURRENT_PIXEL [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~45_sumout ),
	.cout(\sync|v_signal|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~45 .extended_lut = "off";
defparam \sync|v_signal|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \sync|v_signal|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N38
dffeas \sync|v_signal|CURRENT_PIXEL[12] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[12] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N39
cyclonev_lcell_comb \sync|v_signal|Add0~65 (
// Equation(s):
// \sync|v_signal|Add0~65_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE_q  ) + ( GND ) + ( \sync|v_signal|Add0~46  ))
// \sync|v_signal|Add0~66  = CARRY(( \sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE_q  ) + ( GND ) + ( \sync|v_signal|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~65_sumout ),
	.cout(\sync|v_signal|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~65 .extended_lut = "off";
defparam \sync|v_signal|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \sync|v_signal|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N52
dffeas \sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(gnd),
	.asdata(\sync|v_signal|Add0~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(vcc),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N42
cyclonev_lcell_comb \sync|v_signal|Add0~49 (
// Equation(s):
// \sync|v_signal|Add0~49_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [14] ) + ( GND ) + ( \sync|v_signal|Add0~66  ))
// \sync|v_signal|Add0~50  = CARRY(( \sync|v_signal|CURRENT_PIXEL [14] ) + ( GND ) + ( \sync|v_signal|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|v_signal|CURRENT_PIXEL [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~49_sumout ),
	.cout(\sync|v_signal|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~49 .extended_lut = "off";
defparam \sync|v_signal|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sync|v_signal|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N44
dffeas \sync|v_signal|CURRENT_PIXEL[14] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[14] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N45
cyclonev_lcell_comb \sync|v_signal|Add0~53 (
// Equation(s):
// \sync|v_signal|Add0~53_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [15] ) + ( GND ) + ( \sync|v_signal|Add0~50  ))
// \sync|v_signal|Add0~54  = CARRY(( \sync|v_signal|CURRENT_PIXEL [15] ) + ( GND ) + ( \sync|v_signal|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|v_signal|CURRENT_PIXEL [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~53_sumout ),
	.cout(\sync|v_signal|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~53 .extended_lut = "off";
defparam \sync|v_signal|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sync|v_signal|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N46
dffeas \sync|v_signal|CURRENT_PIXEL[15] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[15] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N48
cyclonev_lcell_comb \sync|v_signal|Add0~21 (
// Equation(s):
// \sync|v_signal|Add0~21_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [16] ) + ( GND ) + ( \sync|v_signal|Add0~54  ))
// \sync|v_signal|Add0~22  = CARRY(( \sync|v_signal|CURRENT_PIXEL [16] ) + ( GND ) + ( \sync|v_signal|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|v_signal|CURRENT_PIXEL [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~21_sumout ),
	.cout(\sync|v_signal|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~21 .extended_lut = "off";
defparam \sync|v_signal|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sync|v_signal|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N50
dffeas \sync|v_signal|CURRENT_PIXEL[16] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[16] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N51
cyclonev_lcell_comb \sync|v_signal|Add0~25 (
// Equation(s):
// \sync|v_signal|Add0~25_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [17] ) + ( GND ) + ( \sync|v_signal|Add0~22  ))
// \sync|v_signal|Add0~26  = CARRY(( \sync|v_signal|CURRENT_PIXEL [17] ) + ( GND ) + ( \sync|v_signal|Add0~22  ))

	.dataa(gnd),
	.datab(!\sync|v_signal|CURRENT_PIXEL [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~25_sumout ),
	.cout(\sync|v_signal|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~25 .extended_lut = "off";
defparam \sync|v_signal|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|v_signal|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N52
dffeas \sync|v_signal|CURRENT_PIXEL[17] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[17] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N54
cyclonev_lcell_comb \sync|v_signal|Add0~29 (
// Equation(s):
// \sync|v_signal|Add0~29_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [18] ) + ( GND ) + ( \sync|v_signal|Add0~26  ))
// \sync|v_signal|Add0~30  = CARRY(( \sync|v_signal|CURRENT_PIXEL [18] ) + ( GND ) + ( \sync|v_signal|Add0~26  ))

	.dataa(gnd),
	.datab(!\sync|v_signal|CURRENT_PIXEL [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~29_sumout ),
	.cout(\sync|v_signal|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~29 .extended_lut = "off";
defparam \sync|v_signal|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|v_signal|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N55
dffeas \sync|v_signal|CURRENT_PIXEL[18] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[18] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N24
cyclonev_lcell_comb \sync|v_signal|Equal0~0 (
// Equation(s):
// \sync|v_signal|Equal0~0_combout  = ( !\sync|v_signal|CURRENT_PIXEL [16] & ( (!\sync|v_signal|CURRENT_PIXEL [17] & !\sync|v_signal|CURRENT_PIXEL [18]) ) )

	.dataa(!\sync|v_signal|CURRENT_PIXEL [17]),
	.datab(!\sync|v_signal|CURRENT_PIXEL [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sync|v_signal|CURRENT_PIXEL [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|v_signal|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Equal0~0 .extended_lut = "off";
defparam \sync|v_signal|Equal0~0 .lut_mask = 64'h8888888800000000;
defparam \sync|v_signal|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N57
cyclonev_lcell_comb \sync|v_signal|Add0~41 (
// Equation(s):
// \sync|v_signal|Add0~41_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [19] ) + ( GND ) + ( \sync|v_signal|Add0~30  ))
// \sync|v_signal|Add0~42  = CARRY(( \sync|v_signal|CURRENT_PIXEL [19] ) + ( GND ) + ( \sync|v_signal|Add0~30  ))

	.dataa(!\sync|v_signal|CURRENT_PIXEL [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~41_sumout ),
	.cout(\sync|v_signal|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~41 .extended_lut = "off";
defparam \sync|v_signal|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \sync|v_signal|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N58
dffeas \sync|v_signal|CURRENT_PIXEL[19] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[19] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N0
cyclonev_lcell_comb \sync|v_signal|Add0~37 (
// Equation(s):
// \sync|v_signal|Add0~37_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [20] ) + ( GND ) + ( \sync|v_signal|Add0~42  ))
// \sync|v_signal|Add0~38  = CARRY(( \sync|v_signal|CURRENT_PIXEL [20] ) + ( GND ) + ( \sync|v_signal|Add0~42  ))

	.dataa(!\sync|v_signal|CURRENT_PIXEL [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~37_sumout ),
	.cout(\sync|v_signal|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~37 .extended_lut = "off";
defparam \sync|v_signal|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \sync|v_signal|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N2
dffeas \sync|v_signal|CURRENT_PIXEL[20] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[20] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N3
cyclonev_lcell_comb \sync|v_signal|Add0~33 (
// Equation(s):
// \sync|v_signal|Add0~33_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [21] ) + ( GND ) + ( \sync|v_signal|Add0~38  ))
// \sync|v_signal|Add0~34  = CARRY(( \sync|v_signal|CURRENT_PIXEL [21] ) + ( GND ) + ( \sync|v_signal|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|v_signal|CURRENT_PIXEL [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~33_sumout ),
	.cout(\sync|v_signal|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~33 .extended_lut = "off";
defparam \sync|v_signal|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \sync|v_signal|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N4
dffeas \sync|v_signal|CURRENT_PIXEL[21] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[21] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y78_N37
dffeas \sync|v_signal|CURRENT_PIXEL[12]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[12]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y77_N1
dffeas \sync|v_signal|CURRENT_PIXEL[20]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[20]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N45
cyclonev_lcell_comb \sync|v_signal|Equal0~1 (
// Equation(s):
// \sync|v_signal|Equal0~1_combout  = ( !\sync|v_signal|CURRENT_PIXEL [19] & ( !\sync|v_signal|CURRENT_PIXEL[20]~DUPLICATE_q  & ( (!\sync|v_signal|CURRENT_PIXEL [21] & (!\sync|v_signal|CURRENT_PIXEL [14] & (!\sync|v_signal|CURRENT_PIXEL[12]~DUPLICATE_q  & 
// !\sync|v_signal|CURRENT_PIXEL [15]))) ) ) )

	.dataa(!\sync|v_signal|CURRENT_PIXEL [21]),
	.datab(!\sync|v_signal|CURRENT_PIXEL [14]),
	.datac(!\sync|v_signal|CURRENT_PIXEL[12]~DUPLICATE_q ),
	.datad(!\sync|v_signal|CURRENT_PIXEL [15]),
	.datae(!\sync|v_signal|CURRENT_PIXEL [19]),
	.dataf(!\sync|v_signal|CURRENT_PIXEL[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|v_signal|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Equal0~1 .extended_lut = "off";
defparam \sync|v_signal|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \sync|v_signal|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N5
dffeas \sync|v_signal|CURRENT_PIXEL[1]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[1]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y78_N1
dffeas \sync|v_signal|CURRENT_PIXEL[0] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[0] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y78_N23
dffeas \sync|v_signal|CURRENT_PIXEL[7] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[7] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N54
cyclonev_lcell_comb \sync|v_signal|Equal0~4 (
// Equation(s):
// \sync|v_signal|Equal0~4_combout  = ( !\sync|v_signal|CURRENT_PIXEL [7] & ( !\sync|v_signal|CURRENT_PIXEL [8] & ( (!\sync|v_signal|CURRENT_PIXEL [31] & (\sync|v_signal|CURRENT_PIXEL [9] & (!\sync|v_signal|CURRENT_PIXEL[1]~DUPLICATE_q  & 
// \sync|v_signal|CURRENT_PIXEL [0]))) ) ) )

	.dataa(!\sync|v_signal|CURRENT_PIXEL [31]),
	.datab(!\sync|v_signal|CURRENT_PIXEL [9]),
	.datac(!\sync|v_signal|CURRENT_PIXEL[1]~DUPLICATE_q ),
	.datad(!\sync|v_signal|CURRENT_PIXEL [0]),
	.datae(!\sync|v_signal|CURRENT_PIXEL [7]),
	.dataf(!\sync|v_signal|CURRENT_PIXEL [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|v_signal|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Equal0~4 .extended_lut = "off";
defparam \sync|v_signal|Equal0~4 .lut_mask = 64'h0020000000000000;
defparam \sync|v_signal|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N6
cyclonev_lcell_comb \sync|v_signal|Add0~101 (
// Equation(s):
// \sync|v_signal|Add0~101_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [22] ) + ( GND ) + ( \sync|v_signal|Add0~34  ))
// \sync|v_signal|Add0~102  = CARRY(( \sync|v_signal|CURRENT_PIXEL [22] ) + ( GND ) + ( \sync|v_signal|Add0~34  ))

	.dataa(gnd),
	.datab(!\sync|v_signal|CURRENT_PIXEL [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~101_sumout ),
	.cout(\sync|v_signal|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~101 .extended_lut = "off";
defparam \sync|v_signal|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|v_signal|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N8
dffeas \sync|v_signal|CURRENT_PIXEL[22] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[22] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N9
cyclonev_lcell_comb \sync|v_signal|Add0~97 (
// Equation(s):
// \sync|v_signal|Add0~97_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [23] ) + ( GND ) + ( \sync|v_signal|Add0~102  ))
// \sync|v_signal|Add0~98  = CARRY(( \sync|v_signal|CURRENT_PIXEL [23] ) + ( GND ) + ( \sync|v_signal|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|v_signal|CURRENT_PIXEL [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~97_sumout ),
	.cout(\sync|v_signal|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~97 .extended_lut = "off";
defparam \sync|v_signal|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sync|v_signal|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N10
dffeas \sync|v_signal|CURRENT_PIXEL[23] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[23] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N12
cyclonev_lcell_comb \sync|v_signal|Add0~93 (
// Equation(s):
// \sync|v_signal|Add0~93_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [24] ) + ( GND ) + ( \sync|v_signal|Add0~98  ))
// \sync|v_signal|Add0~94  = CARRY(( \sync|v_signal|CURRENT_PIXEL [24] ) + ( GND ) + ( \sync|v_signal|Add0~98  ))

	.dataa(gnd),
	.datab(!\sync|v_signal|CURRENT_PIXEL [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~93_sumout ),
	.cout(\sync|v_signal|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~93 .extended_lut = "off";
defparam \sync|v_signal|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|v_signal|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N14
dffeas \sync|v_signal|CURRENT_PIXEL[24] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[24] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N15
cyclonev_lcell_comb \sync|v_signal|Add0~89 (
// Equation(s):
// \sync|v_signal|Add0~89_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [25] ) + ( GND ) + ( \sync|v_signal|Add0~94  ))
// \sync|v_signal|Add0~90  = CARRY(( \sync|v_signal|CURRENT_PIXEL [25] ) + ( GND ) + ( \sync|v_signal|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|v_signal|CURRENT_PIXEL [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~89_sumout ),
	.cout(\sync|v_signal|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~89 .extended_lut = "off";
defparam \sync|v_signal|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \sync|v_signal|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N17
dffeas \sync|v_signal|CURRENT_PIXEL[25] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[25] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N18
cyclonev_lcell_comb \sync|v_signal|Add0~85 (
// Equation(s):
// \sync|v_signal|Add0~85_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [26] ) + ( GND ) + ( \sync|v_signal|Add0~90  ))
// \sync|v_signal|Add0~86  = CARRY(( \sync|v_signal|CURRENT_PIXEL [26] ) + ( GND ) + ( \sync|v_signal|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|v_signal|CURRENT_PIXEL [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~85_sumout ),
	.cout(\sync|v_signal|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~85 .extended_lut = "off";
defparam \sync|v_signal|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sync|v_signal|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N19
dffeas \sync|v_signal|CURRENT_PIXEL[26] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[26] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N21
cyclonev_lcell_comb \sync|v_signal|Add0~81 (
// Equation(s):
// \sync|v_signal|Add0~81_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [27] ) + ( GND ) + ( \sync|v_signal|Add0~86  ))
// \sync|v_signal|Add0~82  = CARRY(( \sync|v_signal|CURRENT_PIXEL [27] ) + ( GND ) + ( \sync|v_signal|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|v_signal|CURRENT_PIXEL [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~81_sumout ),
	.cout(\sync|v_signal|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~81 .extended_lut = "off";
defparam \sync|v_signal|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \sync|v_signal|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N22
dffeas \sync|v_signal|CURRENT_PIXEL[27] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[27] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y77_N13
dffeas \sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y77_N7
dffeas \sync|v_signal|CURRENT_PIXEL[22]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[22]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N39
cyclonev_lcell_comb \sync|v_signal|Equal0~3 (
// Equation(s):
// \sync|v_signal|Equal0~3_combout  = ( !\sync|v_signal|CURRENT_PIXEL[22]~DUPLICATE_q  & ( !\sync|v_signal|CURRENT_PIXEL [23] & ( (!\sync|v_signal|CURRENT_PIXEL [26] & (!\sync|v_signal|CURRENT_PIXEL [27] & (!\sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE_q  & 
// !\sync|v_signal|CURRENT_PIXEL [25]))) ) ) )

	.dataa(!\sync|v_signal|CURRENT_PIXEL [26]),
	.datab(!\sync|v_signal|CURRENT_PIXEL [27]),
	.datac(!\sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE_q ),
	.datad(!\sync|v_signal|CURRENT_PIXEL [25]),
	.datae(!\sync|v_signal|CURRENT_PIXEL[22]~DUPLICATE_q ),
	.dataf(!\sync|v_signal|CURRENT_PIXEL [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|v_signal|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Equal0~3 .extended_lut = "off";
defparam \sync|v_signal|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \sync|v_signal|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N7
dffeas \sync|v_signal|CURRENT_PIXEL[2] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[2] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y78_N10
dffeas \sync|v_signal|CURRENT_PIXEL[3] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[3] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N48
cyclonev_lcell_comb \sync|v_signal|Equal0~5 (
// Equation(s):
// \sync|v_signal|Equal0~5_combout  = ( !\sync|v_signal|CURRENT_PIXEL [6] & ( (!\sync|v_signal|CURRENT_PIXEL [5] & (!\sync|v_signal|CURRENT_PIXEL [4] & (\sync|v_signal|CURRENT_PIXEL [2] & \sync|v_signal|CURRENT_PIXEL [3]))) ) )

	.dataa(!\sync|v_signal|CURRENT_PIXEL [5]),
	.datab(!\sync|v_signal|CURRENT_PIXEL [4]),
	.datac(!\sync|v_signal|CURRENT_PIXEL [2]),
	.datad(!\sync|v_signal|CURRENT_PIXEL [3]),
	.datae(gnd),
	.dataf(!\sync|v_signal|CURRENT_PIXEL [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|v_signal|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Equal0~5 .extended_lut = "off";
defparam \sync|v_signal|Equal0~5 .lut_mask = 64'h0008000800000000;
defparam \sync|v_signal|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N24
cyclonev_lcell_comb \sync|v_signal|Add0~77 (
// Equation(s):
// \sync|v_signal|Add0~77_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [28] ) + ( GND ) + ( \sync|v_signal|Add0~82  ))
// \sync|v_signal|Add0~78  = CARRY(( \sync|v_signal|CURRENT_PIXEL [28] ) + ( GND ) + ( \sync|v_signal|Add0~82  ))

	.dataa(gnd),
	.datab(!\sync|v_signal|CURRENT_PIXEL [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~77_sumout ),
	.cout(\sync|v_signal|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~77 .extended_lut = "off";
defparam \sync|v_signal|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \sync|v_signal|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N25
dffeas \sync|v_signal|CURRENT_PIXEL[28] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[28] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N27
cyclonev_lcell_comb \sync|v_signal|Add0~73 (
// Equation(s):
// \sync|v_signal|Add0~73_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [29] ) + ( GND ) + ( \sync|v_signal|Add0~78  ))
// \sync|v_signal|Add0~74  = CARRY(( \sync|v_signal|CURRENT_PIXEL [29] ) + ( GND ) + ( \sync|v_signal|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|v_signal|CURRENT_PIXEL [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~73_sumout ),
	.cout(\sync|v_signal|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~73 .extended_lut = "off";
defparam \sync|v_signal|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sync|v_signal|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N28
dffeas \sync|v_signal|CURRENT_PIXEL[29] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[29] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N30
cyclonev_lcell_comb \sync|v_signal|Add0~69 (
// Equation(s):
// \sync|v_signal|Add0~69_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [30] ) + ( GND ) + ( \sync|v_signal|Add0~74  ))
// \sync|v_signal|Add0~70  = CARRY(( \sync|v_signal|CURRENT_PIXEL [30] ) + ( GND ) + ( \sync|v_signal|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|v_signal|CURRENT_PIXEL [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~69_sumout ),
	.cout(\sync|v_signal|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~69 .extended_lut = "off";
defparam \sync|v_signal|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sync|v_signal|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N31
dffeas \sync|v_signal|CURRENT_PIXEL[30] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[30] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y78_N31
dffeas \sync|v_signal|CURRENT_PIXEL[10] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[10] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N48
cyclonev_lcell_comb \sync|v_signal|Equal0~2 (
// Equation(s):
// \sync|v_signal|Equal0~2_combout  = ( !\sync|v_signal|CURRENT_PIXEL [28] & ( !\sync|v_signal|CURRENT_PIXEL [29] & ( (!\sync|v_signal|CURRENT_PIXEL [30] & (!\sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE_q  & (!\sync|v_signal|CURRENT_PIXEL [11] & 
// !\sync|v_signal|CURRENT_PIXEL [10]))) ) ) )

	.dataa(!\sync|v_signal|CURRENT_PIXEL [30]),
	.datab(!\sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE_q ),
	.datac(!\sync|v_signal|CURRENT_PIXEL [11]),
	.datad(!\sync|v_signal|CURRENT_PIXEL [10]),
	.datae(!\sync|v_signal|CURRENT_PIXEL [28]),
	.dataf(!\sync|v_signal|CURRENT_PIXEL [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|v_signal|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Equal0~2 .extended_lut = "off";
defparam \sync|v_signal|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \sync|v_signal|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N54
cyclonev_lcell_comb \sync|v_signal|Equal0~6 (
// Equation(s):
// \sync|v_signal|Equal0~6_combout  = ( \sync|v_signal|Equal0~5_combout  & ( \sync|v_signal|Equal0~2_combout  & ( (\sync|v_signal|Equal0~0_combout  & (\sync|v_signal|Equal0~1_combout  & (\sync|v_signal|Equal0~4_combout  & \sync|v_signal|Equal0~3_combout ))) 
// ) ) )

	.dataa(!\sync|v_signal|Equal0~0_combout ),
	.datab(!\sync|v_signal|Equal0~1_combout ),
	.datac(!\sync|v_signal|Equal0~4_combout ),
	.datad(!\sync|v_signal|Equal0~3_combout ),
	.datae(!\sync|v_signal|Equal0~5_combout ),
	.dataf(!\sync|v_signal|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|v_signal|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Equal0~6 .extended_lut = "off";
defparam \sync|v_signal|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \sync|v_signal|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N35
dffeas \sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N33
cyclonev_lcell_comb \sync|v_signal|Add0~105 (
// Equation(s):
// \sync|v_signal|Add0~105_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q  ) + ( GND ) + ( \sync|v_signal|Add0~70  ))

	.dataa(!\sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sync|v_signal|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sync|v_signal|Add0~105_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|Add0~105 .extended_lut = "off";
defparam \sync|v_signal|Add0~105 .lut_mask = 64'h0000FFFF00005555;
defparam \sync|v_signal|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N34
dffeas \sync|v_signal|CURRENT_PIXEL[31] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[31] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N39
cyclonev_lcell_comb \sync|LessThan1~0 (
// Equation(s):
// \sync|LessThan1~0_combout  = ( \sync|v_signal|CURRENT_PIXEL [5] & ( (\sync|v_signal|CURRENT_PIXEL [6] & (\sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & \sync|v_signal|CURRENT_PIXEL [8])) ) )

	.dataa(!\sync|v_signal|CURRENT_PIXEL [6]),
	.datab(gnd),
	.datac(!\sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datad(!\sync|v_signal|CURRENT_PIXEL [8]),
	.datae(gnd),
	.dataf(!\sync|v_signal|CURRENT_PIXEL [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|LessThan1~0 .extended_lut = "off";
defparam \sync|LessThan1~0 .lut_mask = 64'h0000000000050005;
defparam \sync|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N36
cyclonev_lcell_comb \sync|LessThan1~1 (
// Equation(s):
// \sync|LessThan1~1_combout  = ( !\sync|v_signal|CURRENT_PIXEL [9] & ( (\sync|v_signal|Equal0~1_combout  & (\sync|v_signal|Equal0~3_combout  & (\sync|v_signal|Equal0~0_combout  & \sync|v_signal|Equal0~2_combout ))) ) )

	.dataa(!\sync|v_signal|Equal0~1_combout ),
	.datab(!\sync|v_signal|Equal0~3_combout ),
	.datac(!\sync|v_signal|Equal0~0_combout ),
	.datad(!\sync|v_signal|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\sync|v_signal|CURRENT_PIXEL [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|LessThan1~1 .extended_lut = "off";
defparam \sync|LessThan1~1 .lut_mask = 64'h0001000100000000;
defparam \sync|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N39
cyclonev_lcell_comb \sync|LessThan0~0 (
// Equation(s):
// \sync|LessThan0~0_combout  = ( \sync|h_signal|CURRENT_PIXEL [7] & ( \sync|h_signal|CURRENT_PIXEL [9] ) ) # ( !\sync|h_signal|CURRENT_PIXEL [7] & ( (\sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & \sync|h_signal|CURRENT_PIXEL [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datad(!\sync|h_signal|CURRENT_PIXEL [9]),
	.datae(gnd),
	.dataf(!\sync|h_signal|CURRENT_PIXEL [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|LessThan0~0 .extended_lut = "off";
defparam \sync|LessThan0~0 .lut_mask = 64'h000F000F00FF00FF;
defparam \sync|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N0
cyclonev_lcell_comb \sync|V_EN~0 (
// Equation(s):
// \sync|V_EN~0_combout  = ( \sync|h_signal|Equal0~4_combout  & ( \sync|LessThan0~0_combout  & ( (\sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q  & (((!\sync|LessThan1~0_combout  & \sync|LessThan1~1_combout )) # (\sync|v_signal|CURRENT_PIXEL [31]))) ) ) ) # ( 
// !\sync|h_signal|Equal0~4_combout  & ( \sync|LessThan0~0_combout  & ( (\sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q  & (((!\sync|LessThan1~0_combout  & \sync|LessThan1~1_combout )) # (\sync|v_signal|CURRENT_PIXEL [31]))) ) ) ) # ( 
// \sync|h_signal|Equal0~4_combout  & ( !\sync|LessThan0~0_combout  & ( ((!\sync|LessThan1~0_combout  & \sync|LessThan1~1_combout )) # (\sync|v_signal|CURRENT_PIXEL [31]) ) ) ) # ( !\sync|h_signal|Equal0~4_combout  & ( !\sync|LessThan0~0_combout  & ( 
// (\sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q  & (((!\sync|LessThan1~0_combout  & \sync|LessThan1~1_combout )) # (\sync|v_signal|CURRENT_PIXEL [31]))) ) ) )

	.dataa(!\sync|v_signal|CURRENT_PIXEL [31]),
	.datab(!\sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.datac(!\sync|LessThan1~0_combout ),
	.datad(!\sync|LessThan1~1_combout ),
	.datae(!\sync|h_signal|Equal0~4_combout ),
	.dataf(!\sync|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|V_EN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|V_EN~0 .extended_lut = "off";
defparam \sync|V_EN~0 .lut_mask = 64'h113155F511311131;
defparam \sync|V_EN~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N53
dffeas \sync|v_signal|CURRENT_PIXEL[13] (
	.clk(\testclk|out_clk~q ),
	.d(gnd),
	.asdata(\sync|v_signal|Add0~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(vcc),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[13] .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y78_N34
dffeas \sync|v_signal|CURRENT_PIXEL[11]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[11]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N0
cyclonev_lcell_comb \ds|Add1~5 (
// Equation(s):
// \ds|Add1~5_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [3] ) + ( \sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  ) + ( !VCC ))
// \ds|Add1~6  = CARRY(( \sync|v_signal|CURRENT_PIXEL [3] ) + ( \sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datad(!\sync|v_signal|CURRENT_PIXEL [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add1~5_sumout ),
	.cout(\ds|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add1~5 .extended_lut = "off";
defparam \ds|Add1~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \ds|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N3
cyclonev_lcell_comb \ds|Add1~9 (
// Equation(s):
// \ds|Add1~9_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [4] ) + ( VCC ) + ( \ds|Add1~6  ))
// \ds|Add1~10  = CARRY(( \sync|v_signal|CURRENT_PIXEL [4] ) + ( VCC ) + ( \ds|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|v_signal|CURRENT_PIXEL [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add1~9_sumout ),
	.cout(\ds|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add1~9 .extended_lut = "off";
defparam \ds|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \ds|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N6
cyclonev_lcell_comb \ds|Add1~13 (
// Equation(s):
// \ds|Add1~13_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [5] ) + ( GND ) + ( \ds|Add1~10  ))
// \ds|Add1~14  = CARRY(( \sync|v_signal|CURRENT_PIXEL [5] ) + ( GND ) + ( \ds|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|v_signal|CURRENT_PIXEL [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add1~13_sumout ),
	.cout(\ds|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add1~13 .extended_lut = "off";
defparam \ds|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \ds|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N9
cyclonev_lcell_comb \ds|Add1~17 (
// Equation(s):
// \ds|Add1~17_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [6] ) + ( VCC ) + ( \ds|Add1~14  ))
// \ds|Add1~18  = CARRY(( \sync|v_signal|CURRENT_PIXEL [6] ) + ( VCC ) + ( \ds|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|v_signal|CURRENT_PIXEL [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add1~17_sumout ),
	.cout(\ds|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add1~17 .extended_lut = "off";
defparam \ds|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \ds|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N12
cyclonev_lcell_comb \ds|Add1~21 (
// Equation(s):
// \ds|Add1~21_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add1~18  ))
// \ds|Add1~22  = CARRY(( \sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add1~21_sumout ),
	.cout(\ds|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add1~21 .extended_lut = "off";
defparam \ds|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \ds|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N15
cyclonev_lcell_comb \ds|Add1~25 (
// Equation(s):
// \ds|Add1~25_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [8] ) + ( GND ) + ( \ds|Add1~22  ))
// \ds|Add1~26  = CARRY(( \sync|v_signal|CURRENT_PIXEL [8] ) + ( GND ) + ( \ds|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|v_signal|CURRENT_PIXEL [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add1~25_sumout ),
	.cout(\ds|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add1~25 .extended_lut = "off";
defparam \ds|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \ds|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N18
cyclonev_lcell_comb \ds|Add1~29 (
// Equation(s):
// \ds|Add1~29_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [9] ) + ( VCC ) + ( \ds|Add1~26  ))
// \ds|Add1~30  = CARRY(( \sync|v_signal|CURRENT_PIXEL [9] ) + ( VCC ) + ( \ds|Add1~26  ))

	.dataa(gnd),
	.datab(!\sync|v_signal|CURRENT_PIXEL [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add1~29_sumout ),
	.cout(\ds|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add1~29 .extended_lut = "off";
defparam \ds|Add1~29 .lut_mask = 64'h0000000000003333;
defparam \ds|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N21
cyclonev_lcell_comb \ds|Add1~33 (
// Equation(s):
// \ds|Add1~33_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add1~30  ))
// \ds|Add1~34  = CARRY(( \sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add1~33_sumout ),
	.cout(\ds|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add1~33 .extended_lut = "off";
defparam \ds|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \ds|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N24
cyclonev_lcell_comb \ds|Add1~37 (
// Equation(s):
// \ds|Add1~37_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL[11]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add1~34  ))
// \ds|Add1~38  = CARRY(( \sync|v_signal|CURRENT_PIXEL[11]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|v_signal|CURRENT_PIXEL[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add1~37_sumout ),
	.cout(\ds|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add1~37 .extended_lut = "off";
defparam \ds|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \ds|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N27
cyclonev_lcell_comb \ds|Add1~41 (
// Equation(s):
// \ds|Add1~41_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [12] ) + ( VCC ) + ( \ds|Add1~38  ))
// \ds|Add1~42  = CARRY(( \sync|v_signal|CURRENT_PIXEL [12] ) + ( VCC ) + ( \ds|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|v_signal|CURRENT_PIXEL [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add1~41_sumout ),
	.cout(\ds|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add1~41 .extended_lut = "off";
defparam \ds|Add1~41 .lut_mask = 64'h00000000000000FF;
defparam \ds|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N30
cyclonev_lcell_comb \ds|Add1~1 (
// Equation(s):
// \ds|Add1~1_sumout  = SUM(( \sync|v_signal|CURRENT_PIXEL [13] ) + ( VCC ) + ( \ds|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|v_signal|CURRENT_PIXEL [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|Add1~1 .extended_lut = "off";
defparam \ds|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \ds|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N13
dffeas \sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N12
cyclonev_lcell_comb \ds|always0~0 (
// Equation(s):
// \ds|always0~0_combout  = ( \sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & ( \sync|h_signal|CURRENT_PIXEL [7] & ( !\sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q  ) ) ) # ( !\sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & ( \sync|h_signal|CURRENT_PIXEL [7] & ( 
// (!\sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q ) # ((!\sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & !\sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q )) ) ) ) # ( \sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & ( !\sync|h_signal|CURRENT_PIXEL [7] & ( 
// (\sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & \sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q ) ) ) ) # ( !\sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & ( !\sync|h_signal|CURRENT_PIXEL [7] & ( (\sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & 
// (\sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & ((\sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q ) # (\sync|h_signal|CURRENT_PIXEL [2])))) ) ) )

	.dataa(!\sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datab(!\sync|h_signal|CURRENT_PIXEL [2]),
	.datac(!\sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datad(!\sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.datae(!\sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.dataf(!\sync|h_signal|CURRENT_PIXEL [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|always0~0 .extended_lut = "off";
defparam \ds|always0~0 .lut_mask = 64'h01050505FAF0F0F0;
defparam \ds|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N17
dffeas \sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|v_signal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|v_signal|Equal0~6_combout ),
	.sload(gnd),
	.ena(\sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N45
cyclonev_lcell_comb \ds|always0~1 (
// Equation(s):
// \ds|always0~1_combout  = ( \sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & ( \sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  & ( (!\sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & (((\sync|v_signal|CURRENT_PIXEL [6]) # (\sync|v_signal|CURRENT_PIXEL [4])) # 
// (\sync|v_signal|CURRENT_PIXEL [3]))) ) ) ) # ( !\sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & ( \sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  & ( (!\sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & ((\sync|v_signal|CURRENT_PIXEL [6]))) # 
// (\sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & (!\sync|v_signal|CURRENT_PIXEL [4] & !\sync|v_signal|CURRENT_PIXEL [6])) ) ) ) # ( \sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & ( !\sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  & ( 
// (!\sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & ((\sync|v_signal|CURRENT_PIXEL [6]) # (\sync|v_signal|CURRENT_PIXEL [4]))) ) ) ) # ( !\sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & ( !\sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  & ( 
// (!\sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & ((\sync|v_signal|CURRENT_PIXEL [6]))) # (\sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & (!\sync|v_signal|CURRENT_PIXEL [4] & !\sync|v_signal|CURRENT_PIXEL [6])) ) ) )

	.dataa(!\sync|v_signal|CURRENT_PIXEL [3]),
	.datab(!\sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datac(!\sync|v_signal|CURRENT_PIXEL [4]),
	.datad(!\sync|v_signal|CURRENT_PIXEL [6]),
	.datae(!\sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.dataf(!\sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|always0~1 .extended_lut = "off";
defparam \ds|always0~1 .lut_mask = 64'h30CC0CCC30CC4CCC;
defparam \ds|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N54
cyclonev_lcell_comb \ds|always0~2 (
// Equation(s):
// \ds|always0~2_combout  = ( \ds|always0~1_combout  & ( (!\sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & (\ds|always0~0_combout  & !\sync|h_signal|CURRENT_PIXEL [9])) ) )

	.dataa(!\sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datab(!\ds|always0~0_combout ),
	.datac(!\sync|h_signal|CURRENT_PIXEL [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ds|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|always0~2 .extended_lut = "off";
defparam \ds|always0~2 .lut_mask = 64'h0000000020202020;
defparam \ds|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N18
cyclonev_lcell_comb \ds|always0~3 (
// Equation(s):
// \ds|always0~3_combout  = ( !\sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q  & ( !\sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q  & ( (\ds|always0~2_combout  & (\sync|LessThan1~1_combout  & (\sync|h_signal|Equal0~4_combout  & \sync|v_signal|CURRENT_PIXEL 
// [8]))) ) ) )

	.dataa(!\ds|always0~2_combout ),
	.datab(!\sync|LessThan1~1_combout ),
	.datac(!\sync|h_signal|Equal0~4_combout ),
	.datad(!\sync|v_signal|CURRENT_PIXEL [8]),
	.datae(!\sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.dataf(!\sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|always0~3 .extended_lut = "off";
defparam \ds|always0~3 .lut_mask = 64'h0001000000000000;
defparam \ds|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N31
dffeas \ds|sp_y[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|sp_y [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|sp_y[13] .is_wysiwyg = "true";
defparam \ds|sp_y[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y76_N7
dffeas \sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N0
cyclonev_lcell_comb \ds|Add0~62 (
// Equation(s):
// \ds|Add0~62_cout  = CARRY(( \sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ds|Add0~62_cout ),
	.shareout());
// synopsys translate_off
defparam \ds|Add0~62 .extended_lut = "off";
defparam \ds|Add0~62 .lut_mask = 64'h0000000000000F0F;
defparam \ds|Add0~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N3
cyclonev_lcell_comb \ds|Add0~1 (
// Equation(s):
// \ds|Add0~1_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add0~62_cout  ))
// \ds|Add0~2  = CARRY(( \sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add0~62_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add0~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add0~1_sumout ),
	.cout(\ds|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add0~1 .extended_lut = "off";
defparam \ds|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \ds|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N6
cyclonev_lcell_comb \ds|Add0~5 (
// Equation(s):
// \ds|Add0~5_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add0~2  ))
// \ds|Add0~6  = CARRY(( \sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add0~5_sumout ),
	.cout(\ds|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add0~5 .extended_lut = "off";
defparam \ds|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \ds|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N9
cyclonev_lcell_comb \ds|Add0~9 (
// Equation(s):
// \ds|Add0~9_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q  ) + ( GND ) + ( \ds|Add0~6  ))
// \ds|Add0~10  = CARRY(( \sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q  ) + ( GND ) + ( \ds|Add0~6  ))

	.dataa(!\sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add0~9_sumout ),
	.cout(\ds|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add0~9 .extended_lut = "off";
defparam \ds|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \ds|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N12
cyclonev_lcell_comb \ds|Add0~13 (
// Equation(s):
// \ds|Add0~13_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q  ) + ( GND ) + ( \ds|Add0~10  ))
// \ds|Add0~14  = CARRY(( \sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q  ) + ( GND ) + ( \ds|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add0~13_sumout ),
	.cout(\ds|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add0~13 .extended_lut = "off";
defparam \ds|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \ds|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N15
cyclonev_lcell_comb \ds|Add0~17 (
// Equation(s):
// \ds|Add0~17_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL [7] ) + ( VCC ) + ( \ds|Add0~14  ))
// \ds|Add0~18  = CARRY(( \sync|h_signal|CURRENT_PIXEL [7] ) + ( VCC ) + ( \ds|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|h_signal|CURRENT_PIXEL [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add0~17_sumout ),
	.cout(\ds|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add0~17 .extended_lut = "off";
defparam \ds|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \ds|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N18
cyclonev_lcell_comb \ds|Add0~21 (
// Equation(s):
// \ds|Add0~21_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add0~18  ))
// \ds|Add0~22  = CARRY(( \sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add0~18  ))

	.dataa(gnd),
	.datab(!\sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add0~21_sumout ),
	.cout(\ds|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add0~21 .extended_lut = "off";
defparam \ds|Add0~21 .lut_mask = 64'h0000000000003333;
defparam \ds|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N28
dffeas \sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N21
cyclonev_lcell_comb \ds|Add0~25 (
// Equation(s):
// \ds|Add0~25_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add0~22  ))
// \ds|Add0~26  = CARRY(( \sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|h_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add0~25_sumout ),
	.cout(\ds|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add0~25 .extended_lut = "off";
defparam \ds|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \ds|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N24
cyclonev_lcell_comb \ds|Add0~29 (
// Equation(s):
// \ds|Add0~29_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[10]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add0~26  ))
// \ds|Add0~30  = CARRY(( \sync|h_signal|CURRENT_PIXEL[10]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|h_signal|CURRENT_PIXEL[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add0~29_sumout ),
	.cout(\ds|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add0~29 .extended_lut = "off";
defparam \ds|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \ds|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N27
cyclonev_lcell_comb \ds|Add0~33 (
// Equation(s):
// \ds|Add0~33_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add0~30  ))
// \ds|Add0~34  = CARRY(( \sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add0~30  ))

	.dataa(!\sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add0~33_sumout ),
	.cout(\ds|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add0~33 .extended_lut = "off";
defparam \ds|Add0~33 .lut_mask = 64'h0000000000005555;
defparam \ds|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N30
cyclonev_lcell_comb \ds|Add0~37 (
// Equation(s):
// \ds|Add0~37_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[12]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add0~34  ))
// \ds|Add0~38  = CARRY(( \sync|h_signal|CURRENT_PIXEL[12]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|h_signal|CURRENT_PIXEL[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add0~37_sumout ),
	.cout(\ds|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add0~37 .extended_lut = "off";
defparam \ds|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \ds|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N33
cyclonev_lcell_comb \ds|Add0~41 (
// Equation(s):
// \ds|Add0~41_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add0~38  ))
// \ds|Add0~42  = CARRY(( \sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add0~41_sumout ),
	.cout(\ds|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add0~41 .extended_lut = "off";
defparam \ds|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \ds|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N36
cyclonev_lcell_comb \ds|Add0~45 (
// Equation(s):
// \ds|Add0~45_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL [14] ) + ( VCC ) + ( \ds|Add0~42  ))
// \ds|Add0~46  = CARRY(( \sync|h_signal|CURRENT_PIXEL [14] ) + ( VCC ) + ( \ds|Add0~42  ))

	.dataa(gnd),
	.datab(!\sync|h_signal|CURRENT_PIXEL [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add0~45_sumout ),
	.cout(\ds|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add0~45 .extended_lut = "off";
defparam \ds|Add0~45 .lut_mask = 64'h0000000000003333;
defparam \ds|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N46
dffeas \sync|h_signal|CURRENT_PIXEL[15]~DUPLICATE (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[15]~DUPLICATE .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N39
cyclonev_lcell_comb \ds|Add0~49 (
// Equation(s):
// \ds|Add0~49_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[15]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add0~46  ))
// \ds|Add0~50  = CARRY(( \sync|h_signal|CURRENT_PIXEL[15]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|h_signal|CURRENT_PIXEL[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add0~49_sumout ),
	.cout(\ds|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add0~49 .extended_lut = "off";
defparam \ds|Add0~49 .lut_mask = 64'h00000000000000FF;
defparam \ds|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N42
cyclonev_lcell_comb \ds|Add0~53 (
// Equation(s):
// \ds|Add0~53_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL [16] ) + ( VCC ) + ( \ds|Add0~50  ))
// \ds|Add0~54  = CARRY(( \sync|h_signal|CURRENT_PIXEL [16] ) + ( VCC ) + ( \ds|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sync|h_signal|CURRENT_PIXEL [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add0~53_sumout ),
	.cout(\ds|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ds|Add0~53 .extended_lut = "off";
defparam \ds|Add0~53 .lut_mask = 64'h0000000000000F0F;
defparam \ds|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y77_N45
cyclonev_lcell_comb \ds|Add0~57 (
// Equation(s):
// \ds|Add0~57_sumout  = SUM(( \sync|h_signal|CURRENT_PIXEL[17]~DUPLICATE_q  ) + ( VCC ) + ( \ds|Add0~54  ))

	.dataa(!\sync|h_signal|CURRENT_PIXEL[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|Add0~57 .extended_lut = "off";
defparam \ds|Add0~57 .lut_mask = 64'h0000000000005555;
defparam \ds|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y77_N0
cyclonev_mac \ds|sp|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\ds|Add0~57_sumout ,\ds|Add0~53_sumout ,\ds|Add0~49_sumout ,\ds|Add0~45_sumout ,\ds|Add0~41_sumout ,\ds|Add0~37_sumout ,\ds|Add0~33_sumout ,\ds|Add0~29_sumout ,\ds|Add0~25_sumout ,\ds|Add0~21_sumout ,\ds|Add0~17_sumout ,\ds|Add0~13_sumout ,\ds|Add0~9_sumout ,
\ds|Add0~5_sumout ,\ds|Add0~1_sumout ,!\sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\sync|h_signal|CURRENT_PIXEL [1],\sync|h_signal|CURRENT_PIXEL[0]~DUPLICATE_q }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,\ds|always0~3_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\ds|sp|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \ds|sp|Mult0~8 .accumulate_clock = "none";
defparam \ds|sp|Mult0~8 .ax_clock = "none";
defparam \ds|sp|Mult0~8 .ax_width = 7;
defparam \ds|sp|Mult0~8 .ay_scan_in_clock = "0";
defparam \ds|sp|Mult0~8 .ay_scan_in_width = 18;
defparam \ds|sp|Mult0~8 .ay_use_scan_in = "false";
defparam \ds|sp|Mult0~8 .az_clock = "none";
defparam \ds|sp|Mult0~8 .bx_clock = "none";
defparam \ds|sp|Mult0~8 .by_clock = "none";
defparam \ds|sp|Mult0~8 .by_use_scan_in = "false";
defparam \ds|sp|Mult0~8 .bz_clock = "none";
defparam \ds|sp|Mult0~8 .coef_a_0 = 0;
defparam \ds|sp|Mult0~8 .coef_a_1 = 0;
defparam \ds|sp|Mult0~8 .coef_a_2 = 0;
defparam \ds|sp|Mult0~8 .coef_a_3 = 0;
defparam \ds|sp|Mult0~8 .coef_a_4 = 0;
defparam \ds|sp|Mult0~8 .coef_a_5 = 0;
defparam \ds|sp|Mult0~8 .coef_a_6 = 0;
defparam \ds|sp|Mult0~8 .coef_a_7 = 0;
defparam \ds|sp|Mult0~8 .coef_b_0 = 0;
defparam \ds|sp|Mult0~8 .coef_b_1 = 0;
defparam \ds|sp|Mult0~8 .coef_b_2 = 0;
defparam \ds|sp|Mult0~8 .coef_b_3 = 0;
defparam \ds|sp|Mult0~8 .coef_b_4 = 0;
defparam \ds|sp|Mult0~8 .coef_b_5 = 0;
defparam \ds|sp|Mult0~8 .coef_b_6 = 0;
defparam \ds|sp|Mult0~8 .coef_b_7 = 0;
defparam \ds|sp|Mult0~8 .coef_sel_a_clock = "none";
defparam \ds|sp|Mult0~8 .coef_sel_b_clock = "none";
defparam \ds|sp|Mult0~8 .delay_scan_out_ay = "false";
defparam \ds|sp|Mult0~8 .delay_scan_out_by = "false";
defparam \ds|sp|Mult0~8 .enable_double_accum = "false";
defparam \ds|sp|Mult0~8 .load_const_clock = "none";
defparam \ds|sp|Mult0~8 .load_const_value = 0;
defparam \ds|sp|Mult0~8 .mode_sub_location = 0;
defparam \ds|sp|Mult0~8 .negate_clock = "none";
defparam \ds|sp|Mult0~8 .operand_source_max = "input";
defparam \ds|sp|Mult0~8 .operand_source_may = "input";
defparam \ds|sp|Mult0~8 .operand_source_mbx = "input";
defparam \ds|sp|Mult0~8 .operand_source_mby = "input";
defparam \ds|sp|Mult0~8 .operation_mode = "m18x18_full";
defparam \ds|sp|Mult0~8 .output_clock = "none";
defparam \ds|sp|Mult0~8 .preadder_subtract_a = "false";
defparam \ds|sp|Mult0~8 .preadder_subtract_b = "false";
defparam \ds|sp|Mult0~8 .result_a_width = 64;
defparam \ds|sp|Mult0~8 .signed_max = "false";
defparam \ds|sp|Mult0~8 .signed_may = "false";
defparam \ds|sp|Mult0~8 .signed_mbx = "false";
defparam \ds|sp|Mult0~8 .signed_mby = "false";
defparam \ds|sp|Mult0~8 .sub_clock = "none";
defparam \ds|sp|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X23_Y77_N29
dffeas \ds|sp_y[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|sp_y [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|sp_y[12] .is_wysiwyg = "true";
defparam \ds|sp_y[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y77_N25
dffeas \ds|sp_y[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|sp_y [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|sp_y[11] .is_wysiwyg = "true";
defparam \ds|sp_y[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y77_N22
dffeas \ds|sp_y[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|sp_y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|sp_y[10] .is_wysiwyg = "true";
defparam \ds|sp_y[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y77_N19
dffeas \ds|sp_y[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|sp_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|sp_y[9] .is_wysiwyg = "true";
defparam \ds|sp_y[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y77_N16
dffeas \ds|sp_y[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|sp_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|sp_y[8] .is_wysiwyg = "true";
defparam \ds|sp_y[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y77_N13
dffeas \ds|sp_y[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|sp_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|sp_y[7] .is_wysiwyg = "true";
defparam \ds|sp_y[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y77_N10
dffeas \ds|sp_y[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|sp_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|sp_y[6] .is_wysiwyg = "true";
defparam \ds|sp_y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y77_N7
dffeas \ds|sp_y[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|sp_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|sp_y[5] .is_wysiwyg = "true";
defparam \ds|sp_y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y77_N4
dffeas \ds|sp_y[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|sp_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|sp_y[4] .is_wysiwyg = "true";
defparam \ds|sp_y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y77_N1
dffeas \ds|sp_y[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|sp_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|sp_y[3] .is_wysiwyg = "true";
defparam \ds|sp_y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N45
cyclonev_lcell_comb \ds|sp_y[2]~0 (
// Equation(s):
// \ds|sp_y[2]~0_combout  = ( !\sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|sp_y[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|sp_y[2]~0 .extended_lut = "off";
defparam \ds|sp_y[2]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ds|sp_y[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N46
dffeas \ds|sp_y[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|sp_y[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|sp_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|sp_y[2] .is_wysiwyg = "true";
defparam \ds|sp_y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y77_N55
dffeas \ds|sp_y[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sync|v_signal|CURRENT_PIXEL[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|sp_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|sp_y[1] .is_wysiwyg = "true";
defparam \ds|sp_y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y77_N37
dffeas \ds|sp_y[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ds|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|sp_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|sp_y[0] .is_wysiwyg = "true";
defparam \ds|sp_y[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N0
cyclonev_lcell_comb \ds|sp|Add0~5 (
// Equation(s):
// \ds|sp|Add0~5_sumout  = SUM(( \ds|sp_y [0] ) + ( \ds|sp|Mult0~8_resulta  ) + ( !VCC ))
// \ds|sp|Add0~6  = CARRY(( \ds|sp_y [0] ) + ( \ds|sp|Mult0~8_resulta  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ds|sp|Mult0~8_resulta ),
	.datad(!\ds|sp_y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|sp|Add0~5_sumout ),
	.cout(\ds|sp|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ds|sp|Add0~5 .extended_lut = "off";
defparam \ds|sp|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \ds|sp|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N3
cyclonev_lcell_comb \ds|sp|Add0~9 (
// Equation(s):
// \ds|sp|Add0~9_sumout  = SUM(( \ds|sp|Mult0~9  ) + ( \ds|sp_y [1] ) + ( \ds|sp|Add0~6  ))
// \ds|sp|Add0~10  = CARRY(( \ds|sp|Mult0~9  ) + ( \ds|sp_y [1] ) + ( \ds|sp|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ds|sp_y [1]),
	.datad(!\ds|sp|Mult0~9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|sp|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|sp|Add0~9_sumout ),
	.cout(\ds|sp|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ds|sp|Add0~9 .extended_lut = "off";
defparam \ds|sp|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \ds|sp|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N6
cyclonev_lcell_comb \ds|sp|Add0~13 (
// Equation(s):
// \ds|sp|Add0~13_sumout  = SUM(( \ds|sp_y [2] ) + ( \ds|sp|Mult0~10  ) + ( \ds|sp|Add0~10  ))
// \ds|sp|Add0~14  = CARRY(( \ds|sp_y [2] ) + ( \ds|sp|Mult0~10  ) + ( \ds|sp|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ds|sp|Mult0~10 ),
	.datad(!\ds|sp_y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|sp|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|sp|Add0~13_sumout ),
	.cout(\ds|sp|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ds|sp|Add0~13 .extended_lut = "off";
defparam \ds|sp|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \ds|sp|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N9
cyclonev_lcell_comb \ds|sp|Add0~17 (
// Equation(s):
// \ds|sp|Add0~17_sumout  = SUM(( \ds|sp|Mult0~11  ) + ( \ds|sp_y [3] ) + ( \ds|sp|Add0~14  ))
// \ds|sp|Add0~18  = CARRY(( \ds|sp|Mult0~11  ) + ( \ds|sp_y [3] ) + ( \ds|sp|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ds|sp_y [3]),
	.datad(!\ds|sp|Mult0~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|sp|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|sp|Add0~17_sumout ),
	.cout(\ds|sp|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ds|sp|Add0~17 .extended_lut = "off";
defparam \ds|sp|Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \ds|sp|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N12
cyclonev_lcell_comb \ds|sp|Add0~21 (
// Equation(s):
// \ds|sp|Add0~21_sumout  = SUM(( \ds|sp_y [4] ) + ( \ds|sp|Mult0~12  ) + ( \ds|sp|Add0~18  ))
// \ds|sp|Add0~22  = CARRY(( \ds|sp_y [4] ) + ( \ds|sp|Mult0~12  ) + ( \ds|sp|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ds|sp|Mult0~12 ),
	.datad(!\ds|sp_y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|sp|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|sp|Add0~21_sumout ),
	.cout(\ds|sp|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ds|sp|Add0~21 .extended_lut = "off";
defparam \ds|sp|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \ds|sp|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N15
cyclonev_lcell_comb \ds|sp|Add0~25 (
// Equation(s):
// \ds|sp|Add0~25_sumout  = SUM(( \ds|sp|Mult0~13  ) + ( \ds|sp_y [5] ) + ( \ds|sp|Add0~22  ))
// \ds|sp|Add0~26  = CARRY(( \ds|sp|Mult0~13  ) + ( \ds|sp_y [5] ) + ( \ds|sp|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ds|sp_y [5]),
	.datad(!\ds|sp|Mult0~13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|sp|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|sp|Add0~25_sumout ),
	.cout(\ds|sp|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ds|sp|Add0~25 .extended_lut = "off";
defparam \ds|sp|Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \ds|sp|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N18
cyclonev_lcell_comb \ds|sp|Add0~29 (
// Equation(s):
// \ds|sp|Add0~29_sumout  = SUM(( \ds|sp|Mult0~14  ) + ( \ds|sp_y [6] ) + ( \ds|sp|Add0~26  ))
// \ds|sp|Add0~30  = CARRY(( \ds|sp|Mult0~14  ) + ( \ds|sp_y [6] ) + ( \ds|sp|Add0~26  ))

	.dataa(!\ds|sp_y [6]),
	.datab(gnd),
	.datac(!\ds|sp|Mult0~14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|sp|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|sp|Add0~29_sumout ),
	.cout(\ds|sp|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ds|sp|Add0~29 .extended_lut = "off";
defparam \ds|sp|Add0~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \ds|sp|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N21
cyclonev_lcell_comb \ds|sp|Add0~33 (
// Equation(s):
// \ds|sp|Add0~33_sumout  = SUM(( \ds|sp|Mult0~15  ) + ( \ds|sp_y [7] ) + ( \ds|sp|Add0~30  ))
// \ds|sp|Add0~34  = CARRY(( \ds|sp|Mult0~15  ) + ( \ds|sp_y [7] ) + ( \ds|sp|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ds|sp_y [7]),
	.datad(!\ds|sp|Mult0~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|sp|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|sp|Add0~33_sumout ),
	.cout(\ds|sp|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ds|sp|Add0~33 .extended_lut = "off";
defparam \ds|sp|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \ds|sp|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N24
cyclonev_lcell_comb \ds|sp|Add0~37 (
// Equation(s):
// \ds|sp|Add0~37_sumout  = SUM(( \ds|sp|Mult0~16  ) + ( \ds|sp_y [8] ) + ( \ds|sp|Add0~34  ))
// \ds|sp|Add0~38  = CARRY(( \ds|sp|Mult0~16  ) + ( \ds|sp_y [8] ) + ( \ds|sp|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ds|sp_y [8]),
	.datad(!\ds|sp|Mult0~16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|sp|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|sp|Add0~37_sumout ),
	.cout(\ds|sp|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ds|sp|Add0~37 .extended_lut = "off";
defparam \ds|sp|Add0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \ds|sp|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N27
cyclonev_lcell_comb \ds|sp|Add0~41 (
// Equation(s):
// \ds|sp|Add0~41_sumout  = SUM(( \ds|sp_y [9] ) + ( \ds|sp|Mult0~17  ) + ( \ds|sp|Add0~38  ))
// \ds|sp|Add0~42  = CARRY(( \ds|sp_y [9] ) + ( \ds|sp|Mult0~17  ) + ( \ds|sp|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ds|sp|Mult0~17 ),
	.datad(!\ds|sp_y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|sp|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|sp|Add0~41_sumout ),
	.cout(\ds|sp|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ds|sp|Add0~41 .extended_lut = "off";
defparam \ds|sp|Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \ds|sp|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N30
cyclonev_lcell_comb \ds|sp|Add0~45 (
// Equation(s):
// \ds|sp|Add0~45_sumout  = SUM(( \ds|sp|Mult0~18  ) + ( \ds|sp_y [10] ) + ( \ds|sp|Add0~42  ))
// \ds|sp|Add0~46  = CARRY(( \ds|sp|Mult0~18  ) + ( \ds|sp_y [10] ) + ( \ds|sp|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ds|sp_y [10]),
	.datad(!\ds|sp|Mult0~18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|sp|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|sp|Add0~45_sumout ),
	.cout(\ds|sp|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ds|sp|Add0~45 .extended_lut = "off";
defparam \ds|sp|Add0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \ds|sp|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N33
cyclonev_lcell_comb \ds|sp|Add0~49 (
// Equation(s):
// \ds|sp|Add0~49_sumout  = SUM(( \ds|sp|Mult0~19  ) + ( \ds|sp_y [11] ) + ( \ds|sp|Add0~46  ))
// \ds|sp|Add0~50  = CARRY(( \ds|sp|Mult0~19  ) + ( \ds|sp_y [11] ) + ( \ds|sp|Add0~46  ))

	.dataa(!\ds|sp_y [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ds|sp|Mult0~19 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|sp|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|sp|Add0~49_sumout ),
	.cout(\ds|sp|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ds|sp|Add0~49 .extended_lut = "off";
defparam \ds|sp|Add0~49 .lut_mask = 64'h0000AAAA000000FF;
defparam \ds|sp|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N36
cyclonev_lcell_comb \ds|sp|Add0~53 (
// Equation(s):
// \ds|sp|Add0~53_sumout  = SUM(( \ds|sp_y [12] ) + ( \ds|sp|Mult0~20  ) + ( \ds|sp|Add0~50  ))
// \ds|sp|Add0~54  = CARRY(( \ds|sp_y [12] ) + ( \ds|sp|Mult0~20  ) + ( \ds|sp|Add0~50  ))

	.dataa(gnd),
	.datab(!\ds|sp|Mult0~20 ),
	.datac(gnd),
	.datad(!\ds|sp_y [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|sp|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|sp|Add0~53_sumout ),
	.cout(\ds|sp|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ds|sp|Add0~53 .extended_lut = "off";
defparam \ds|sp|Add0~53 .lut_mask = 64'h0000CCCC000000FF;
defparam \ds|sp|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N39
cyclonev_lcell_comb \ds|sp|Add0~1 (
// Equation(s):
// \ds|sp|Add0~1_sumout  = SUM(( \ds|sp|Mult0~21  ) + ( \ds|sp_y [13] ) + ( \ds|sp|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ds|sp_y [13]),
	.datad(!\ds|sp|Mult0~21 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ds|sp|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ds|sp|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|sp|Add0~1 .extended_lut = "off";
defparam \ds|sp|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \ds|sp|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N51
cyclonev_lcell_comb \ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = ( \ds|sp|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ds|sp|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y77_N53
dffeas \ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y77_N48
cyclonev_lcell_comb \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .extended_lut = "off";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y77_N50
dffeas \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFFDE0120619EFF7FFFFFFFFFFFFF27AD21BE732FFFFFFFFFFFFFC760EA2C3657FFFFFFFFFFFFFB33F29DDAFBDFFFFFFFFFFFFFC8E4C4B53F07FFFFFFFFFFFFFBDE3622053A5FFFFFFFFFFFFE8102F3601F117FFFFFFFFFFFE9C031770119F7FFFFFFFFFFFF037E412C75FCFFFFFFFFFFFFE81EE2134397FFFFFFFFFFFFFF137EC30775BFFFFFFFFFFFFFCAB1B01FEF9F3EFFFFFFFFFFFEB8F0FFF3BDF97FFFFFFFFFFFD086B9FF6DFFFBFFFFFFFFFFFC1625E5E9EFFE7FFFFFFFFFFFF0D33EFFDA9FEFFFFFFFFFFFFC06BE277D7FCCDFFFFFFFFFFFC435EFFFABD47DFFFFFFFFFFFD005D77FFFE21FFFFFFFFFFFFE0119FFFF5E4F5FFFFFFFFFFFEE11ECFFB";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "6A1DEFFFFFFFFFFFDA1BBE668F820BFFFFFFFFFFFDA3D7FEFED6BCAFFFFFFFFFFFD6B67FF37F71F7FFFFFFFFFFFE424F6FC7EBD45FFFFFFFFFFFD025BE5C1B52F3FFFFFFFFFFFF808EE35E7DE47FFFFFFFFFFFDC053E3E963F3FFFFFFFFFFFFD80A4F08FF1C71FFFFFFFFFFFC374F6719EAD7FFFFFFFFFFFFD9077020409CB7FFFFFFFFFFFE1637E85DB022BFFFFFFFFFFFE3448471FF8217FFFFFFFFFFFD917DC1E2C847FFFFFFFFFFFFED32300327EE7FFFFFFFFFFFFEF48D19F3FB967FFFFFFFFFFFC149B38DFB7A77FFFFFFFFFFFCF06803FF655F7FFFFFFFFFFFD101E03E770B5FFFFFFFFFFFFD683E1BF7A2DFFFFFFFFFFFFFFA2D40F7FBFEFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFF002A42EE541FFFFFFFFFFFFFE08A872B76BFBFFFFFFFFFFFFE781E12D3F6A7FFFFFFFFFFFFFB00A71F7A9EFFFFFFFFFFFFFED652F85C193FFFFFFFFFFFFFEB388EDDEB2FFFFFFFFFFFFFFF0532C57E98FFFFFFFFFFFFFFFB596125765FFFFFFFFFFFFFFE73F602F6AFFFFFFFFFFFFFFFF101CC567FFFFFFFFFFFFFFFFF80F401FEFFFFFFFFFFFFFFFFF86B2DFFBBFFFFFFFFFFFFFFFFD89C03F6FFFFFFFFFFFFFFFFF7D3452BD3FFFFFFFFFFFFFFFE618CEFAEFFFFFFFFFFFFFFFFF4AF0F6E7BFFFFFFFFFFFFFFFF994857FBFFFFFFFFFFFFFFFFF24A22BFFFFFFFFFFFFFFFFFFFE21E075FBFFFFFFFFFFFFFFFFEA8B07DAFFFFFFFFFFFFFFFFFA64402F";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFF807E6DFDBFFFFFFFFFFFFFFFFA2B9F98DFFFFFFFFFFFFFFFFFC695FC467FFFFFFFFFFFFFFFFD516D2FF7FFFFFFFFFFFFFFFFE06A66D37FFFFFFFFFFFFFFFFF4496DF7FFFFFFFFFFFFFFFFFFA00B4EBFFFFFFFFFFFFFFFFFF8B466F7FFFFFFFFFFFFFFFFFFC00A8FFFFFFFFFFFFFFFFFFFFE19028FFFFFFFFFFFFFFFFFFFF010D3FFFFFFFFFFFFFFFFFFFF8118FFFFFFFFFFFFFFFFFFFFFF01BFFFFFFFFFFFFFFFFFFFFFF49FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 11;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 5;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 2047;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 11;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 5;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .mem_init4 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF70DFD0845C26CCD7B39C000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3000042113DEAC7F2749400001E000000063FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF044D0FFDEFF8032D12110080553FEFFEDAFFFDFF7FFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000108881085223245F1FBFEFFFDFCF6DFFFF9FFFBFFF7FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90800108462089A1398BFFFF9F77FBEF8FDFFECDFFF7FEFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C000000000048DCC0B2BFF7CD677FFFF7FDFFF71CFFE28FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67200000000003FB82F9122FFFFEF7FE12FFFFFFC7FFFFDFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0290000000001BC47F21FFFFFDEEF7FFEFFFC9FEBBFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC038D80000000977FFF50BFFFFFC8F7FFE0AE9F55BFDFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC666F200000001FFFFFEEF82B87FF7697FFFFFDBEFBD5AF3DFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6D4F3DD400002FEFFFDFF865EF779FFFFFDD73FDDF9DFFFFDFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB579462BD28E80D2639F2637FFFFF85EFDAFFFFC3FE7FDFF7BFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N36
cyclonev_lcell_comb \ds|R~0 (
// Equation(s):
// \ds|R~0_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0~portadataout ) # 
// (\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) # ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0~portadataout ) ) )

	.dataa(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|R~0 .extended_lut = "off";
defparam \ds|R~0 .lut_mask = 64'h2222777722227777;
defparam \ds|R~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y77_N37
dffeas \ds|R[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|R~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|R[0] .is_wysiwyg = "true";
defparam \ds|R[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y77_N49
dffeas \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFC310FF5FFFFFFFFFFFFFFFFFF99BD6ACDFFCFFFFFFFFFFFFFFDADE04379FE7FFFFFFFFFFFFF118A6057B699FFFFFFFFFFFFF583448123EFDFFFFFFFFFFFFE908E120822FCFFFFFFFFFFFFFEFD368141438FFFFFFFFFFFFE07F630101FED7FFFFFFFFFFFEBFE220283FF8FFFFFFFFFFFFD9BE46024F4FFFFFFFFFFFFFFC15FD9403FE87FFFFFFFFFFFFD3B1C1FFFC7FCFFFFFFFFFFFFC1DFFFFFFFFFF7FFFFFFFFFFFF1FF7FFFBFFFEFFFFFFFFFFFFC81BFFFFFFFFFBFFFFFFFFFFFE06BFFFFFFFFFDFFFFFFFFFFFC83BFFFFFFC26FFFFFFFFFFFFD81BFFFFFFF477FFFFFFFFFFFD407FFBFEFE80DFFFFFFFFFFFEC09FFFF7FC535FFFFFFFFFFFD011FFFFB";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "F810DFFFFFFFFFFFF00BFFFFFFC00DFFFFFFFFFFFC415BFBFFBF9C7FFFFFFFFFFFD80DFFFC6B90FFFFFFFFFFFFFF053FD7E5FFF3FFFFFFFFFFFFE028F87CFFCEEFFFFFFFFFFFFC82CFF7FFFB55BFFFFFFFFFFFE0337E3FBF7FFBFFFFFFFFFFFD407FF8CFFD1BFFFFFFFFFFFFD41EFE8EFF7C3FFFFFFFFFFFFC618FE15FD44B7FFFFFFFFFFFEE2E7E94FD02B7FFFFFFFFFFFEA4B7CFDFB43B7FFFFFFFFFFFC441785FFEC77FFFFFFFFFFFFC83469DFF8206FFFFFFFFFFFFC419F01FFCE16FFFFFFFFFFFFDE18E0BFF3D16FFFFFFFFFFFFFA7160FFFE80FFFFFFFFFFFFFF01BE0BFFFE4DFFFFFFFFFFFFD53C41BFFBC2DFFFFFFFFFFFFD10560FFF571FFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFCB21C73FFC41BFFFFFFFFFFFFDDA7A23FF001BFFFFFFFFFFFFC771E03FD72A7FFFFFFFFFFFFCF1EC5BFEE37FFFFFFFFFFFFFC36BE1FFFDC3FFFFFFFFFFFFFDBF121BFE2C7FFFFFFFFFFFFFF0D3023FEBDFFFFFFFFFFFFFFEE71C27FEABFFFFFFFFFFFFFFFC85C37FE5FFFFFFFFFFFFFFFEA01817FE7FFFFFFFFFFFFFFFF39567FFFFFFFFFFFFFFFFFFFF36766FFFFFFFFFFFFFFFFFFFE53F46FDFBFFFFFFFFFFFFFFFE861C47FE3FFFFFFFFFFFFFFFE93C42BFEFFFFFFFFFFFFFFFFE282C3FFFFFFFFFFFFFFFFFFFE8F5C63FFFFFFFFFFFFFFFFFFE051239FF7FFFFFFFFFFFFFFFF232A0FFFFFFFFFFFFFFFFFFFFCFDF01BFFFFFFFFFFFFFFFFFF638787F";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFA16EFFFFFFFFFFFFFFFFFFFFF02DCFB1FFFFFFFFFFFFFFFFFFC1167BDFFFFFFFFFFFFFFFFFFC01D7E1FFFFFFFFFFFFFFFFFFD4599EDF7FFFFFFFFFFFFFFFFF07D3ADFFFFFFFFFFFFFFFFFFF0D2A60FFFFFFFFFFFFFFFFFFF8DAF17DFFFFFFFFFFFFFFFFFF80B7E7BFFFFFFFFFFFFFFFFFFE0D0BEFFFFFFFFFFFFFFFFFFFF000EBFFFFFFFFFFFFFFFFFFFF80E2FFFFFFFFFFFFFFFFFFFFFE1C3FFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N39
cyclonev_lcell_comb \ds|R~1 (
// Equation(s):
// \ds|R~1_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25  & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1~portadataout  ) ) # ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25  & ( 
// \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25  & ( 
// !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 ),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|R~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|R~1 .extended_lut = "off";
defparam \ds|R~1 .lut_mask = 64'h00005555AAAAFFFF;
defparam \ds|R~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N40
dffeas \ds|R[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|R~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|R[1] .is_wysiwyg = "true";
defparam \ds|R[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFE0956D3BFFFFFFFFFFFFFFFFFC596125FFF4FFFFFFFFFFFFFFD650034DBF47FFFFFFFFFFFFFFB6FE0FCBFC9FFFFFFFFFFFFF481B1041BF97FFFFFFFFFFFFFDBBDC25862EEFFFFFFFFFFFFF01ABA26817B2FFFFFFFFFFFFE90B010281F9DFFFFFFFFFFFFFB3AA00203FFDFFFFFFFFFFFFFB5F6A134F43FFFFFFFFFFFFFF1BB9D01BF787FFFFFFFFFFFFE9B9C05FFEFF2FFFFFFFFFFFFD99F8FFFFFFFF7FFFFFFFFFFFC9DFFFFFFFFFFBFFFFFFFFFFFC04BFFFFFFFFDBFFFFFFFFFFFF07BFFFFFFDFFFFFFFFFFFFFFD805FFFFFFFD97FFFFFFFFFFFC003FFFFFFEB97FFFFFFFFFFFD00BFFFFFFCA0DFFFFFFFFFFFE805FFFF7FE105FFFFFFFFFFFF815FFFEB";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FC105FFFFFFFFFFFE805FFFFEF820DFFFFFFFFFFFE515FFFFFF73C7FFFFFFFFFFFFD1CFFFE3BC1FFFFFFFFFFFFFDD81FC7E3FFF7FFFFFFFFFFFFDDF0FFBEBEDD2BFFFFFFFFFFFD5C0FC3D3EB8BBFFFFFFFFFFFDDDAFF4FBE633BFFFFFFFFFFFE5DBFF1EFFE27FFFFFFFFFFFFF9EBFF2D7FF23FFFFFFFFFFFFC1C9FF4FFF10B7FFFFFFFFFFFFDEBFED5F90237FFFFFFFFFFFE1CE7C75FDCF37FFFFFFFFFFFCBB0F89FFF82FFFFFFFFFFFFFC7F078DFFFF9EFFFFFFFFFFFFEF94D1BFFEA2EFFFFFFFFFFFFE3D1F13FFF1A7FFFFFFFFFFFFFFF5E37FF617FFFFFFFFFFFFFF990E0BFFF9ADFFFFFFFFFFFFE1F663BFFFE0DFFFFFFFFFFFFF98FE17FE603FFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFF5B6E27FEB2FBFFFFFFFFFFFFEFFD87BFE765BFFFFFFFFFFFFFB7CC47FFD7B7FFFFFFFFFFFFFFD9C27FEFE2FFFFFFFFFFFFFE90BE77FE4A7FFFFFFFFFFFFFED37E7FFE627FFFFFFFFFFFFFEA47853FFBBFFFFFFFFFFFFFFFE4F04FFEE7FFFFFFFFFFFFFFF44BC77FFDFFFFFFFFFFFFFFFFC5B26FFE7FFFFFFFFFFFFFFFF03FE57FE7FFFFFFFFFFFFFFFFEDB477FFFFFFFFFFFFFFFFFFE045037FFBFFFFFFFFFFFFFFFEF65C07DF3FFFFFFFFFFFFFFFFB35C7FFFFFFFFFFFFFFFFFFFFAFFC3FFFFFFFFFFFFFFFFFFFF03B821FFFFFFFFFFFFFFFFFFF03060DFFFFFFFFFFFFFFFFFFFE9041FFFFFFFFFFFFFFFFFFFFC37B0DFFFFFFFFFFFFFFFFFFF221D47F";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFF234C4FFFFFFFFFFFFFFFFFFFF80A615BFFFFFFFFFFFFFFFFFF2183DA5FFFFFFFFFFFFFFFFFFA0403F7FFFFFFFFFFFFFFFFFFE0DBDEDF7FFFFFFFFFFFFFFFFF247EEDFFFFFFFFFFFFFFFFFFF13D5EAEFFFFFFFFFFFFFFFFFF8B003CDFFFFFFFFFFFFFFFFFF86AEC13FFFFFFFFFFFFFFFFFFC0FED6FFFFFFFFFFFFFFFFFFFF00DF3FFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N30
cyclonev_lcell_comb \ds|R~2 (
// Equation(s):
// \ds|R~2_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26  & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2~portadataout  ) ) # ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26  & ( 
// \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26  & ( 
// !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 ),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|R~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|R~2 .extended_lut = "off";
defparam \ds|R~2 .lut_mask = 64'h00005555AAAAFFFF;
defparam \ds|R~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y77_N31
dffeas \ds|R[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|R~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|R[2] .is_wysiwyg = "true";
defparam \ds|R[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y79_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFEF718777FFFFFFFFFFFFFFFFFCE10048DFF6FFFFFFFFFFFFFFA12001473FB7FFFFFFFFFFFFFC70FE1178E5BFFFFFFFFFFFFF8FF6C0E13EDFFFFFFFFFFFFFFDB8C6C1827F0FFFFFFFFFFFFF476DF2401FBFFFFFFFFFFFFFF30B020041FDDFFFFFFFFFFFFE2BB3300C3FF0FFFFFFFFFFFFFB7F6E02CF47FFFFFFFFFFFFFE17BDA12BF3E7FFFFFFFFFFFFF1F1DA9FFCFF6FFFFFFFFFFFFE99F4FFFFFFFD7FFFFFFFFFFFE87EFFFFFFFFFBFFFFFFFFFFFE87BFFFFFFFFFBFFFFFFFFFFFD811FFFFFFFFFFFFFFFFFFFFFF033FFFFFFFFF7FFFFFFFFFFFF007FFFFFFDFFFFFFFFFFFFFFE00FFFFFEFE1FDFFFFFFFFFFFD807FFFFFFC4FDFFFFFFFFFFFC80FFFFEB";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FC0F5FFFFFFFFFFFCA0DFFFFEFC3FFFFFFFFFFFFFCF09FFFFFFE037FFFFFFFFFFFD61BFFFE9BE60FFFFFFFFFFFFD606FCFF5FC09FFFFFFFFFFFFD616FEFEBEE00BFFFFFFFFFFFD626FE1CBFC03BFFFFFFFFFFFD635FF1E7F837BFFFFFFFFFFFCE35FE9CFF803FFFFFFFFFFFFCA05FE357F127FFFFFFFFFFFFF20FFF64FFC0F7FFFFFFFFFFFD23DFEB6F90AB7FFFFFFFFFFFCE3DFC57F9C3F7FFFFFFFFFFFEE37F8DFFC87FFFFFFFFFFFFFF633F9DFFDA6EFFFFFFFFFFFFF613F0FFFCDC6FFFFFFFFFFFFFA75933FF9E37FFFFFFFFFFFFFA1FA17FFAE6FFFFFFFFFFFFFF47FE33FFB18DFFFFFFFFFFFFEC57C07FFB72DFFFFFFFFFFFFE82BC3BFF649BFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFE02EE0FEFABBBFFFFFFFFFFFFF03C81BFE12DBFFFFFFFFFFFFFC20C4BFE5223FFFFFFFFFFFFFC5886FFEEABFFFFFFFFFFFFFE2CEC5FFE5E5FFFFFFFFFFFFFE26944BFE33FFFFFFFFFFFFFFEF61E43FE61FFFFFFFFFFFFFFEFC9667FEA3FFFFFFFFFFFFFFE56B257FEDFFFFFFFFFFFFFFFE1FBE57FF7FFFFFFFFFFFFFFFED9FE5FFF7FFFFFFFFFFFFFFFED49E77FF7FFFFFFFFFFFFFFFF365C6FDFBFFFFFFFFFFFFFFFF775847DF7FFFFFFFFFFFFFFFFDE4C0FFFFFFFFFFFFFFFFFFFF22F803FFFFFFFFFFFFFFFFFFFA15837FFFFFFFFFFFFFFFFFFF4DD209FFFFFFFFFFFFFFFFFFF25A61FFFFFFFFFFFFFFFFFFFF633B05FFFFFFFFFFFFFFFFFFFC32505F";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFF825C01FFFFFFFFFFFFFFFFFFFE6E717DFFFFFFFFFFFFFFFFFFA1F0E67FFFFFFFFFFFFFFFFFFE580A67FFFFFFFFFFFFFFFFFFF764CEFF7FFFFFFFFFFFFFFFFF250F3DFFFFFFFFFFFFFFFFFFF1031B8FFFFFFFFFFFFFFFFFFF8D18B4FFFFFFFFFFFFFFFFFFFC463FDFFFFFFFFFFFFFFFFFFFC096DDFFFFFFFFFFFFFFFFFFFF0100BFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N15
cyclonev_lcell_comb \ds|R~3 (
// Equation(s):
// \ds|R~3_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a27 ) 
// ) ) # ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a27 ) ) )

	.dataa(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a27 ),
	.datae(gnd),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|R~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|R~3 .extended_lut = "off";
defparam \ds|R~3 .lut_mask = 64'h00550055AAFFAAFF;
defparam \ds|R~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y77_N16
dffeas \ds|R[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|R~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|R[3] .is_wysiwyg = "true";
defparam \ds|R[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y80_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFE5BE4B7FFFFFFFFFFFFFFFFFFEC0003CFFF5FFFFFFFFFFFFFFFA8000EDFFF7FFFFFFFFFFFFFA78BA07FEEBBFFFFFFFFFFFFFEB3AC021FEEBFFFFFFFFFFFFF56F8C06823FCFFFFFFFFFFFFF536B82081EBCFFFFFFFFFFFFF9C5E20341FDD7FFFFFFFFFFFF07F2303C3FF17FFFFFFFFFFFEB3EC81207C3FFFFFFFFFFFFFE3BBD0033F747FFFFFFFFFFFFF1B192DFFDFFAFFFFFFFFFFFFF8DF9FFFFFFFD7FFFFFFFFFFFF85FFFFFFFFFEBFFFFFFFFFFFF86BFFFFFFFFFBFFFFFFFFFFFE825FFFFFFFFFFFFFFFFFFFFFE815FFFFFFFFF7FFFFFFFFFFFE80DFFFFFFFFF7FFFFFFFFFFFEC05FFFFEFE3FDFFFFFFFFFFFE40DFFFF7FC5F5FFFFFFFFFFFE41DFFFEF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "F81F5FFFFFFFFFFFE61DFFFFEF83F7FFFFFFFFFFFE21DFFFFFFCBFFFFFFFFFFFFFF31FFFFE1FE7FFFFFFFFFFFFFF387F8FF5FFFFFFFFFFFFFFFFF3E7FBFE3EFFEBFFFFFFFFFFFF3F7FEFDBFFFFBFFFFFFFFFFFF3D6FE9F7FFCFBFFFFFFFFFFFE3F6FF9C7DFFFFFFFFFFFFFFFE7C6FF15FFEDFFFFFFFFFFFFFEFE6FE35FD0737FFFFFFFFFFFEFC6FE9CFB8137FFFFFFFFFFFFFE6FC15FF8437FFFFFFFFFFFFFEEF957FE807FFFFFFFFFFFFF7AAF87FFFE8EFFFFFFFFFFFFF7CAF13FF7A06FFFFFFFFFFFFF3C9727FF6837FFFFFFFFFFFFF38822FFFE07FFFFFFFFFFFFFF98CA0FFFF1FDFFFFFFFFFFFFE985C3BFF77DDFFFFFFFFFFFFEDD262FFE172BFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFE5D9E2FEFCCFBFFFFFFFFFFFFE5DDA73FFBB5FFFFFFFFFFFFFE544E73FFF4F7FFFFFFFFFFFFE5E9A03FEE32FFFFFFFFFFFFFF97F803FF7D5FFFFFFFFFFFFFF95DE03FEFA7FFFFFFFFFFFFFF97D20FFE39FFFFFFFFFFFFFFF975E3FFE27FFFFFFFFFFFFFFF375A27FF5FFFFFFFFFFFFFFFF765A27FE7FFFFFFFFFFFFFFFF721A27FE7FFFFFFFFFFFFFFFF7E5807FF3FFFFFFFFFFFFFFFFBC9017DFBFFFFFFFFFFFFFFFFBDD037FE3FFFFFFFFFFFFFFFFC5BC3BFFFFFFFFFFFFFFFFFFF05582BFFFFFFFFFFFFFFFFFFF64781FFFFFFFFFFFFFFFFFFFFC0DC31FFFFFFFFFFFFFFFFFFF80CE19FFFFFFFFFFFFFFFFFFFA2AF09FFFFFFFFFFFFFFFFFFFC2B947D";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFFFFFFFFFFFFA2F3D9FFFFFFFFFFFFFFFFFFF86401DDFFFFFFFFFFFFFFFFFFC751FE7FFFFFFFFFFFFFFFFFFC350DB7FFFFFFFFFFFFFFFFFFF52F3AFF7FFFFFFFFFFFFFFFFF13016FFFFFFFFFFFFFFFFFFFF0BF37EFFFFFFFFFFFFFFFFFFF84FA60DFFFFFFFFFFFFFFFFFFC219A7FFFFFFFFFFFFFFFFFFFC04DFFFFFFFFFFFFFFFFFFFFFE00653FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N54
cyclonev_lcell_comb \ds|R~4 (
// Equation(s):
// \ds|R~4_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a28  & ( (\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4~portadataout ) # (\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) ) 
// ) # ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a28  & ( (!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4~portadataout ) ) )

	.dataa(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|R~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|R~4 .extended_lut = "off";
defparam \ds|R~4 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \ds|R~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y77_N55
dffeas \ds|R[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|R~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|R[4] .is_wysiwyg = "true";
defparam \ds|R[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y79_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFA20037FFFFFFFFFFFFFFFFFFECF0009DFF7FFFFFFFFFFFFFFC2800007FFC7FFFFFFFFFFFFFF50F201FBF7BFFFFFFFFFFFFF8C7700117E1BFFFFFFFFFFFFFD0F680303605FFFFFFFFFFFFF9D9880101E40FFFFFFFFFFFFF185630181FE37FFFFFFFFFFFF3BE230003FF7FFFFFFFFFFFFF3BF7E020747FFFFFFFFFFFFFF3BBB941FF367FFFFFFFFFFFFE0B9801FFE7F2FFFFFFFFFFFFE19F4FFFFFFFD7FFFFFFFFFFFE8DEFFFFFFFFEBFFFFFFFFFFFE869FFFFFFFFEBFFFFFFFFFFFE847FFFFFFFFFFFFFFFFFFFFFE807FFFFFFFFFFFFFFFFFFFFFE807FFFFFFFFF7FFFFFFFFFFFEC07FFFFEFE3F5FFFFFFFFFFFEC07FFFF7FC5FDFFFFFFFFFFFEC07FFFEF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FC1FDFFFFFFFFFFFEC17FFFFEFC3F7FFFFFFFFFFFEC17FFFFFF43FFFFFFFFFFFFFFC15FFFFDBF7FFFFFFFFFFFFFFC0DFFFE1FFFFBFFFFFFFFFFFFC0DFCBE7FFFEBFFFFFFFFFFFFC0DFFDE3FFFFBFFFFFFFFFFFFC2DFFCF7FFFFBFFFFFFFFFFFEC2DFF9CFFFFBFFFFFFFFFFFFEC1DFF257FEFFFFFFFFFFFFFFEC1DFF77FFC7F7FFFFFFFFFFFEC1DFE96FF03B7FFFFFFFFFFFEC1DFC95F987F7FFFFFFFFFFFEC1DF8BFFD87FFFFFFFFFFFFFE459F9FFF98FEFFFFFFFFFFFFE479F1BFFDFF6FFFFFFFFFFFFE07BE0BFFEFC6FFFFFFFFFFFFE03BE03FF3F8FFFFFFFFFFFFFE23B62FFFBE0DFFFFFFFFFFFFF23243BFF380DFFFFFFFFFFFFF234C3BFEA82FFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFA34C3BEE90FBFFFFFFFFFFFFFA30A67FE1399FFFFFFFFFFFFFAA9E67FFD773FFFFFFFFFFFFFAA1A27FE7C2FFFFFFFFFFFFFFE27A37FE607FFFFFFFFFFFFFFEA5037FEA47FFFFFFFFFFFFFFEA5427FE61FFFFFFFFFFFFFFFEA5407FEA3FFFFFFFFFFFFFFF6A501FFF5FFFFFFFFFFFFFFFF6A501FFF7FFFFFFFFFFFFFFFF6E501FFE7FFFFFFFFFFFFFFFF6A501FFF3FFFFFFFFFFFFFFFF2A501FFFFFFFFFFFFFFFFFFFF2B581FFF7FFFFFFFFFFFFFFFF0B3817FFFFFFFFFFFFFFFFFFFCB2C17FFFFFFFFFFFFFFFFFFFCB1C43FFFFFFFFFFFFFFFFFFFE3BC33FFFFFFFFFFFFFFFFFFFABBE0DFFFFFFFFFFFFFFFFFFFA1970DFFFFFFFFFFFFFFFFFFF819D83F";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFC1CFBDFFFFFFFFFFFFFFFFFFFE5DFE75FFFFFFFFFFFFFFFFFFC4CE027FFFFFFFFFFFFFFFFFFE4CF06F7FFFFFFFFFFFFFFFFFE4E006FFFFFFFFFFFFFFFFFFFF0F00FFFFFFFFFFFFFFFFFFFFF07F0FEFFFFFFFFFFFFFFFFFFF83F9E7DFFFFFFFFFFFFFFFFFF81F873FFFFFFFFFFFFFFFFFFFC03C3EFFFFFFFFFFFFFFFFFFFF00E23FFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y78_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 11;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 5;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 2047;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 11;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 5;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .mem_init4 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFDEA67FE44EC11C23E99A10842108462F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE1044010869E475DA6A01080600842108426E73DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C30D83FF77FFEE20410422180BBF7F9CF7FDEFF7FFF7B9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4211002318462108421FC1CF7BFCFF83F9F3FFE7FDEFFBFFEF3FFFFFFFFFFFFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF421104201882208F810F7FEFF87DFFF870F39F473A1FFB9DFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEF42108422084E06784107BBF0F85DFF39FF7B9D1779FE27DDF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFE0210842108061F0FA0107DDFFFFCE9FDFF779DA73DDE73FDF73DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EE5CA1084220873F17F63EF7BDDDFDFF7F9FE13DCE77BFFFFDDF7BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BCCBCA1084210BB5FFF463FF7DEF0FBEE717FE7A6DEF39EE2FDDF7BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BA824A1084211F7DFEF79D00F9DFFFE0F7BBFFFFA3E8402FFFBDF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBD479000084207F79DFF7A0FF39DEFBBFF7B9CF7FFCE77BCFF3BDE73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFB135986308062184230469EF7FBE1F7FFE7F9C4F2FFEFFFEEFBFDE73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N51
cyclonev_lcell_comb \ds|R~5 (
// Equation(s):
// \ds|R~5_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( (\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5~portadataout ) # 
// (\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) # ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( (!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5~portadataout ) ) )

	.dataa(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|R~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|R~5 .extended_lut = "off";
defparam \ds|R~5 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \ds|R~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y77_N52
dffeas \ds|R[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|R~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|R[5] .is_wysiwyg = "true";
defparam \ds|R[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFF400017FFFFFFFFFFFFFFFFFFF8F0001FFFEFFFFFFFFFFFFFFEA80002FFFD7FFFFFFFFFFFFFD70FA1159F7BFFFFFFFFFFFFFCC042081FE1BFFFFFFFFFFFFF9CDF02682604FFFFFFFFFFFFF810F02401F00FFFFFFFFFFFFF99F600101F817FFFFFFFFFFFFA3E200283FF9FFFFFFFFFFFFF33E50030747FFFFFFFFFFFFFF33B90033F787FFFFFFFFFFFFF0B1981FFF7F2FFFFFFFFFFFFF99FDFFFFFFFD7FFFFFFFFFFFF85EFFFFFFFFEBFFFFFFFFFFFF8ABFFFFFFFFEBFFFFFFFFFFFF843FFFFFFFFFFFFFFFFFFFFFF80BFFFFFFFFF7FFFFFFFFFFFF803FFFFFFFFF5FFFFFFFFFFFF803FFFFFFE3F5FFFFFFFFFFFF803FFFF7FE1F5FFFFFFFFFFFF813FFFEF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FC1F5FFFFFFFFFFFF813FFFFEFC3F5FFFFFFFFFFFF813FFFFDFD3F7FFFFFFFFFFFE813FFFE1BE7FFFFFFFFFFFFFE803FFFE1FFFFBFFFFFFFFFFFE803FF7F3FFFEBFFFFFFFFFFFE823FFBCBFFFFBFFFFFFFFFFFE823FFDCBFFFFBFFFFFFFFFFFF823FF9FFFFFBBFFFFFFFFFFFF803FFAEFFEFBFFFFFFFFFFFFF803FF26FFC7B7FFFFFFFFFFFF803FE47FB83B7FFFFFFFFFFFF803FCFDFF87B7FFFFFFFFFFFF843F9FFFF87FFFFFFFFFFFFFF047F9FFFF8FEFFFFFFFFFFFFF047F1BFF7FFEFFFFFFFFFFFFF447F0BFFFFF6FFFFFFFFFFFFF407E2BFFFFFFFFFFFFFFFFFFF407E23FFFFEDFFFFFFFFFFFFF40FE3FFFFFEDFFFFFFFFFFFFF40FE3FFFFFCFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFF40FE3FFEFF3BFFFFFFFFFFFFF40F837FFFC1FFFFFFFFFFFFFF41FC37FF7837FFFFFFFFFFFFF41F877FFF02FFFFFFFFFFFFFF499867FFE03FFFFFFFFFFFFFF49B867FF60FFFFFFFFFFFFFFF49B877FFE1FFFFFFFFFFFFFFF49B877FFE7FFFFFFFFFFFFFFFC9BC77FE9FFFFFFFFFFFFFFFFC9BC77FFFFFFFFFFFFFFFFFFFC9BC77FEFFFFFFFFFFFFFFFFFC9BC77FFFFFFFFFFFFFFFFFFF89BC77FFFFFFFFFFFFFFFFFFF88B477FEFFFFFFFFFFFFFFFFFA8D877FFFFFFFFFFFFFFFFFFFA8DC77FFFFFFFFFFFFFFFFFFFA8E837FFFFFFFFFFFFFFFFFFFA86C07FFFFFFFFFFFFFFFFFFFE0760BFFFFFFFFFFFFFFFFFFFE07B0BFFFFFFFFFFFFFFFFFFFC07FC1F";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFC03FEBFFFFFFFFFFFFFFFFFFFC43FFB7FFFFFFFFFFFFFFFFFFE43FFFDFFFFFFFFFFFFFFFFFFE43FFE77FFFFFFFFFFFFFFFFFE01FFEDFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF000FE2FFFFFFFFFFFFFFFFFFF8007EFFFFFFFFFFFFFFFFFFFFC007F9BFFFFFFFFFFFFFFFFFFC003FEFFFFFFFFFFFFFFFFFFFF011FBFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N57
cyclonev_lcell_comb \ds|R~6 (
// Equation(s):
// \ds|R~6_combout  = (!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ((\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 )))

	.dataa(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|R~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|R~6 .extended_lut = "off";
defparam \ds|R~6 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \ds|R~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y77_N58
dffeas \ds|R[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|R~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|R[6] .is_wysiwyg = "true";
defparam \ds|R[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFF820017FFFFFFFFFFFFFFFFFFF090005FFF4FFFFFFFFFFFFFFF3C0003FFF37FFFFFFFFFFFFFE50BA11DFE8FFFFFFFFFFFFFFEE280081FFE7FFFFFFFFFFFFFD0A004603FFBFFFFFFFFFFFFF99F000401EFFFFFFFFFFFFFFF99F000301FBEFFFFFFFFFFFFFB3E200203FF67FFFFFFFFFFFF33E600187C7FFFFFFFFFFFFFF13BF001BFF07FFFFFFFFFFFFF0B9801FFCFFAFFFFFFFFFFFFF19F0FFFFFFFD7FFFFFFFFFFFF05FFFFFFFFFEBFFFFFFFFFFFF0ABFFFFFFFFEBFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFF7FFFFFFFFFFFF00FFFFFFFFFF5FFFFFFFFFFFF00FFFFFEFE3F5FFFFFFFFFFFF00FFFFF7FE1F5FFFFFFFFFFFF00FFFFEF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FC1F5FFFFFFFFFFFF00FFFFFEFC3F5FFFFFFFFFFFF00FFFFFDFC3F7FFFFFFFFFFFF00FFFFFBFE7FFFFFFFFFFFFFF01FFFFF1FFFFFFFFFFFFFFFFF01FFFFEFFFFEBFFFFFFFFFFFF01FFFFC7FFFFBFFFFFFFFFFFF01FFFDC3FFFFBFFFFFFFFFFFF01FFF8DFFFFFFFFFFFFFFFFFF03FFF1F7FEFBFFFFFFFFFFFFF03FFE1EFFC7B7FFFFFFFFFFFF03FFE3FFF87B7FFFFFFFFFFFF03FFC3DFF87B7FFFFFFFFFFFF03FF83FFF87FFFFFFFFFFFFFF83FF83FFF876FFFFFFFFFFFFF83FF07FFFDF6FFFFFFFFFFFFF83FF17FFFFF6FFFFFFFFFFFFF87FE17FFFFFFFFFFFFFFFFFFF87FE17FFFFFDFFFFFFFFFFFFF87FE07FFFFEDFFFFFFFFFFFFF87FE07FFFFFFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFF87FC07FFFFDBFFFFFFFFFFFFF87FC0FFFFFDFFFFFFFFFFFFFF87F80FFFFFB7FFFFFFFFFFFFF87FC0FFFFFAFFFFFFFFFFFFFF87FC0FFFFF7FFFFFFFFFFFFFF87F40FFFFEFFFFFFFFFFFFFFF87F40FFFF9FFFFFFFFFFFFFFF87F40FFFE7FFFFFFFFFFFFFFF87F40FFFDFFFFFFFFFFFFFFFF87F40FFFFFFFFFFFFFFFFFFFF87F40FFFFFFFFFFFFFFFFFFFF87F40FFFFFFFFFFFFFFFFFFFFC7F40FFFFFFFFFFFFFFFFFFFFC7F40FFFFFFFFFFFFFFFFFFFFC7FC0FFFFFFFFFFFFFFFFFFFFC7F80FFFFFFFFFFFFFFFFFFFFC7F80FFFFFFFFFFFFFFFFFFFFC7FC0FFFFFFFFFFFFFFFFFFFFC7FE07FFFFFFFFFFFFFFFFFFFC7FF07FFFFFFFFFFFFFFFFFFFE7FF87F";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFE7FFF7FFFFFFFFFFFFFFFFFFFE3FFFFBFFFFFFFFFFFFFFFFFFE3FFFEFFFFFFFFFFFFFFFFFFFE3FFFEFFFFFFFFFFFFFFFFFFFE3FFFEFFFFFFFFFFFFFFFFFFFF3FFFEDFFFFFFFFFFFFFFFFFFF1FFFE0FFFFFFFFFFFFFFFFFFF8FFFF7FFFFFFFFFFFFFFFFFFF87FFFDFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFE00FF3FFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N9
cyclonev_lcell_comb \ds|R~7 (
// Equation(s):
// \ds|R~7_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a31  ) ) # ( 
// !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a31  & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a31  & ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|R~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|R~7 .extended_lut = "off";
defparam \ds|R~7 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \ds|R~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y77_N10
dffeas \ds|R[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|R~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|R[7] .is_wysiwyg = "true";
defparam \ds|R[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y73_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFC1E9C5DE9D727FFFFFFFFFFFFE9EC2DA0852BFFFFFFFFFFFFFA21F748F447CFFFFFFFFFFFFFC9AC0604DFECFFFFFFFFFFFFFDA34CBEFA192FFFFFFFFFFFFFEB884DAFC5A6FFFFFFFFFFFFE7870800FC5137FFFFFFFFFFFEEAF8DEA7E2DEFFFFFFFFFFFFFEA5BCEF3E2E77FFFFFFFFFFFFE6141ECBE6E27FFFFFFFFFFFEDC996AC59DAA9FFFFFFFFFFFC5E68446491FEAFFFFFFFFFFFECA403D5BEBFE9FFFFFFFFFFFCECEBC6370DFFAFFFFFFFFFFFDEA8CE5ACF5FCFFFFFFFFFFFFEF612AE625BFE8FFFFFFFFFFFEF816021CD7CFDFFFFFFFFFFFDBE4EEA4FD4075FFFFFFFFFFFC1F1A15ACEB439FFFFFFFFFFFFBF3C097B4DEB3FFFFFFFFFFFF7E1D1F47";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "9ADF8FFFFFFFFFFFC1F3DAF4250E8EFFFFFFFFFFFE1EC94D0C8DA0EFFFFFFFFFFFC1E40AD997278BFFFFFFFFFFFFBE3AAB91F3949FFFFFFFFFFFCFC6DF103B13FBFFFFFFFFFFFEBCDFE2D7014FBFFFFFFFFFFFCBC00FCCCA3D21FFFFFFFFFFFC3C24FED79AE07FFFFFFFFFFFFC81AF58EC253FFFFFFFFFFFFC2C248A333FC8FFFFFFFFFFFFCAA24343689A13FFFFFFFFFFFDC85FBB413BFBBFFFFFFFFFFFF2F06F9B65336FFFFFFFFFFFFF6800EA6B177B7FFFFFFFFFFFE4CBDF01C871C7FFFFFFFFFFFCA88FD9AA64297FFFFFFFFFFFD485AC0C67A157FFFFFFFFFFFDA833D8F19867FFFFFFFFFFFFCD03BC3D93C4AFFFFFFFFFFFFE18C3AD4C8008FFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFFFE780FA18CE44FFFFFFFFFFFFFF30CBE4D94309FFFFFFFFFFFFF8811C6F888F3FFFFFFFFFFFFE0097D29C524FFFFFFFFFFFFFE03C7AE254D3FFFFFFFFFFFFFE21198A923AFFFFFFFFFFFFFFFF1A9A61B0EFFFFFFFFFFFFFFF6505124911FFFFFFFFFFFFFFEA5F1A4D1CFFFFFFFFFFFFFFFFC41981117FFFFFFFFFFFFFFFF50F9C3DE7FFFFFFFFFFFFFFFEF2919FB5BFFFFFFFFFFFFFFFF888BE57FBFFFFFFFFFFFFFFFF6C8B4198FFFFFFFFFFFFFFFFEF193E43EFFFFFFFFFFFFFFFFF9256E51E7FFFFFFFFFFFFFFFF50098517BFFFFFFFFFFFFFFFF540FBA52BFFFFFFFFFFFFFFFF9067F6D4BFFFFFFFFFFFFFFFFD21B977E7FFFFFFFFFFFFFFFF5A257BF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "2FFFFFFFFFFFFFFFFFD86DC1CABFFFFFFFFFFFFFFFFD8771BF07FFFFFFFFFFFFFFFFEC87984DFFFFFFFFFFFFFFFFFF116F4A7FFFFFFFFFFFFFFFFFF8086F547FFFFFFFFFFFFFFFFFC011269FFFFFFFFFFFFFFFFFFC02AE3CFFFFFFFFFFFFFFFFFFF94A911FFFFFFFFFFFFFFFFFFF909237FFFFFFFFFFFFFFFFFFDE9127FFFFFFFFFFFFFFFFFFFEFA0F7FFFFFFFFFFFFFFFFFFFFFEE6FFFFFFFFFFFFFFFFFFFFFFEC3FFFFFFFFFFFFFFFFFFFFFF1DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N48
cyclonev_lcell_comb \ds|G~0 (
// Equation(s):
// \ds|G~0_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a32 ) 
// ) ) # ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a32 ) ) )

	.dataa(gnd),
	.datab(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a32 ),
	.datae(gnd),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|G~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|G~0 .extended_lut = "off";
defparam \ds|G~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \ds|G~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N49
dffeas \ds|G[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|G~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|G [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|G[0] .is_wysiwyg = "true";
defparam \ds|G[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "FFFFDEBC1B7C58C67FFFFFFFFFFFF9FAB5ECCDFCEFFFFFFFFFFFFFBD078EFB8500FFFFFFFFFFFFF25522B4B82F5FFFFFFFFFFFFF4F95CC20C19CFFFFFFFFFFFFEBC105C787F1BFFFFFFFFFFFFF104809F828D27FFFFFFFFFFFF16850170175E7FFFFFFFFFFFF33BD013809EDFFFFFFFFFFFFDB6A00028F5897FFFFFFFFFFFD17E3741CD9929FFFFFFFFFFFD389B1B711BEE7FFFFFFFFFFFE3DC2363E1BFF3FFFFFFFFFFFE9470187207FF9FFFFFFFFFFFD9E382903B7FC3FFFFFFFFFFFE891BA8B3EBFFEFFFFFFFFFFFC04A9D8918FFF7FFFFFFFFFFFCC02C28DAEA291FFFFFFFFFFFD6032922AC001AFFFFFFFFFFFDC007BAF6603E4FFFFFFFFFFFC0017DCC6";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "3D6D6FFFFFFFFFFFF0012197B4E55FFFFFFFFFFFFCC03F397D97E3DFFFFFFFFFFFFD0098A215B810FFFFFFFFFFFE7C29AEC4581C3FFFFFFFFFFFC3E3093124609FFFFFFFFFFFFEBC351B610CF5FFFFFFFFFFFFD7C1CFBB791CE7FFFFFFFFFFFDFC3D4818B055DFFFFFFFFFFFC483A90D62147BFFFFFFFFFFFDCC02C010EA4C3FFFFFFFFFFFC8820CC45FCE5BFFFFFFFFFFFD282BC9010CFF3FFFFFFFFFFFCE81391CF843C3FFFFFFFFFFFEA80192B5EF8A7FFFFFFFFFFFCC83013D1D339FFFFFFFFFFFFD481C2AD4E8537FFFFFFFFFFFF882533D40A9AFFFFFFFFFFFFF8856210D5158FFFFFFFFFFFFCE05E307550DFFFFFFFFFFFFFC2870066B04A2FFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFFFDA834042BC031FFFFFFFFFFFFDC89C51E52DB7FFFFFFFFFFFFCB85C2654B35BFFFFFFFFFFFFD108812500EEFFFFFFFFFFFFFCD098224219FFFFFFFFFFFFFFD118032029D7FFFFFFFFFFFFFF9092466375FFFFFFFFFFFFFFEA09E4601EFFFFFFFFFFFFFFFF20166317FFFFFFFFFFFFFFFFF60A2601DFFFFFFFFFFFFFFFFE6012632CFFFFFFFFFFFFFFFFE609822037FFFFFFFFFFFFFFFE501802767FFFFFFFFFFFFFFFF8088410F7FFFFFFFFFFFFFFFE900020EC3FFFFFFFFFFFFFFFE205D05F0BFFFFFFFFFFFFFFFE202464713FFFFFFFFFFFFFFFEE01872A93FFFFFFFFFFFFFFFF2850001CFFFFFFFFFFFFFFFFFC82A61443FFFFFFFFFFFFFFFFE02C01F";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FBFFFFFFFFFFFFFFFFA00A40E5FFFFFFFFFFFFFFFFF000EC1D67FFFFFFFFFFFFFFFFA00E9EBE7FFFFFFFFFFFFFFFFC8069E0DFFFFFFFFFFFFFFFFFC00118DD7FFFFFFFFFFFFFFFFF0003B15FFFFFFFFFFFFFFFFFF2002E9BFFFFFFFFFFFFFFFFFF8002FCDFFFFFFFFFFFFFFFFFF80036BBFFFFFFFFFFFFFFFFFFC1014BFFFFFFFFFFFFFFFFFFFF00147FFFFFFFFFFFFFFFFFFFF81E9FFFFFFFFFFFFFFFFFFFFFE1C3FFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N45
cyclonev_lcell_comb \ds|G~1 (
// Equation(s):
// \ds|G~1_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a33  ) ) 
// ) # ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9~portadataout  ) ) # ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a33  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a33 ),
	.datad(gnd),
	.datae(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|G~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|G~1 .extended_lut = "off";
defparam \ds|G~1 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \ds|G~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N19
dffeas \ds|G[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ds|G~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|G [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|G[1] .is_wysiwyg = "true";
defparam \ds|G[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y75_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFE802FF6FD0CEFFFFFFFFFFFFFD18BF2594606FFFFFFFFFFFFF8268026F6044FFFFFFFFFFFFFC723E06F2F70FFFFFFFFFFFFF2414100065F4FFFFFFFFFFFFF93F024600C0BFFFFFFFFFFFFFA2A8702C069CFFFFFFFFFFFFE10B800141D7BFFFFFFFFFFFFF28620038320D7FFFFFFFFFFFF979C01104C57FFFFFFFFFFFFF1E2A013A7CE9DFFFFFFFFFFFF339C25F987FE1FFFFFFFFFFFC8CC0BF0CFBFE3FFFFFFFFFFFD0477FE7BA9FE8FFFFFFFFFFFC0FABDF74A9FFBFFFFFFFFFFFE82395710B3FFAFFFFFFFFFFFC8028078117FF9FFFFFFFFFFFD012C210C1DFF9FFFFFFFFFFFC003A90166EBC5FFFFFFFFFFFC803FF8A980410FFFFFFFFFFFEA02FFDF0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "B4200FFFFFFFFFFFF802FF8CA6E601FFFFFFFFFFFF4007DA6DFC603FFFFFFFFFFFEC026E8457C911FFFFFFFFFFFCE00F5FA984155FFFFFFFFFFFEE21A45DAA8193FFFFFFFFFFFC601DD19C04FE1FFFFFFFFFFFEE037C19099C9BFFFFFFFFFFFF6016208940FB3FFFFFFFFFFFE94114038C87CFFFFFFFFFFFFC1023202951B37FFFFFFFFFFFCD40260580C1E3FFFFFFFFFFFC141F8474F0407FFFFFFFFFFFD903602AE34067FFFFFFFFFFFC5035936CE212FFFFFFFFFFFFFF01C00CC3F00FFFFFFFFFFFFF303721CD9412FFFFFFFFFFFFFD03A0BDD08C0FFFFFFFFFFFFE102C01D409F0FFFFFFFFFFFFF982233BEFF91FFFFFFFFFFFFE900813D58AEEFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFFFD0C803858E7BFFFFFFFFFFFFE704E47DF57CBFFFFFFFFFFFFFF88221CFE61BFFFFFFFFFFFFFD01645EF3B3FFFFFFFFFFFFFE110475DEF93FFFFFFFFFFFFFED01C358E837FFFFFFFFFFFFFEB01621CED3FFFFFFFFFFFFFFF601661A9A3FFFFFFFFFFFFFFFA01264AB7FFFFFFFFFFFFFFFF001E66993FFFFFFFFFFFFFFFEC01A60A8FFFFFFFFFFFFFFFFE201621A57FFFFFFFFFFFFFFFE801463C63FFFFFFFFFFFFFFFE301C26B47FFFFFFFFFFFFFFFFE01C27973FFFFFFFFFFFFFFFFA000428B7FFFFFFFFFFFFFFFFE04243B87FFFFFFFFFFFFFFFF4066118FFFFFFFFFFFFFFFFFFA000112B7FFFFFFFFFFFFFFFF8020006BFFFFFFFFFFFFFFFFF201880B";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "07FFFFFFFFFFFFFFFF0013A09AFFFFFFFFFFFFFFFFF8019E2887FFFFFFFFFFFFFFFF601663B17FFFFFFFFFFFFFFFFA0090073FFFFFFFFFFFFFFFFFE00600CE7FFFFFFFFFFFFFFFFF0000D8BFFFFFFFFFFFFFFFFFF0001A34FFFFFFFFFFFFFFFFFF800127DFFFFFFFFFFFFFFFFFF8000F3FFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF0002BFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y77_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 11;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 5;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 2047;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 11;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 5;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .mem_init4 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84F7476842931AEFE840000000001D9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C928C20008807E6B658400215600000002BA5A090DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801001D2559C8000020110C332B152FA175D0035768A52D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000008842104621081F0718FAF0A6765CD8CFE026D545294B5FFFFFFFFFFFFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000008420004E0004273A3191FC87D5A99D76B7BDF2552D6B5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0000000000D8520004873A03727BED8CBF9D757260D265296B5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB408000000001EC40E0420A9D2D9E7D2F5B19DE9615F95C5A96B5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0B480000000008C28204A7396BF9648B96BFBE7D870E23B5296B5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2208000000000C20E7100C747FE6FDF6AF7FFCAA811D4B4A5296B5C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5CD6580000000539CE841801FE27FF84006FFFFFF42F9DF8752D6B5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBB8E49C00000063A107283BDDF7CFD7B99FF73FFFEF7BEFAA5AD6C67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA0E4A398C5490A531DD3B38E63241DDFFFEB5159E7F3ACEFAB5298C67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N51
cyclonev_lcell_comb \ds|G~2 (
// Equation(s):
// \ds|G~2_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10~portadataout ) # 
// (\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) # ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datae(gnd),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|G~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|G~2 .extended_lut = "off";
defparam \ds|G~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ds|G~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N29
dffeas \ds|G[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ds|G~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|G[2] .is_wysiwyg = "true";
defparam \ds|G[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFE884EE6CFCFE7FFFFFFFFFFFFC1A407CFB12EFFFFFFFFFFFFFFCB000FAF764FFFFFFFFFFFFFEFCA81FF73C2FFFFFFFFFFFFFDC600081CCC2FFFFFFFFFFFFF988404403F12FFFFFFFFFFFFF16900010019C7FFFFFFFFFFFFB454000C0C9A7FFFFFFFFFFFEB7E000342AA1BFFFFFFFFFFFF3386000414153FFFFFFFFFFFE1B8100369F271FFFFFFFFFFFF8C8000FE17F39FFFFFFFFFFFF1A9CBF30F7FF1FFFFFFFFFFFE157FFE03D7FE7FFFFFFFFFFFE0F07FF8723FF1FFFFFFFFFFFC8197FE1CEBFF0FFFFFFFFFFFE8007FF81C7FEBFFFFFFFFFFFF8003DDEFDFFF8FFFFFFFFFFFFC0156FDEDA7F0FFFFFFFFFFFF40100731BD7F9FFFFFFFFFFFD40100265";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FC5F8FFFFFFFFFFFC401006622A7F9FFFFFFFFFFFC00100673171F8FFFFFFFFFFFC9010E46F7EEEFFFFFFFFFFFFCB81980E46BEB1FFFFFFFFFFFCBC088046A3E61FFFFFFFFFFFCBC0D30586F001FFFFFFFFFFFCBC0F202166303FFFFFFFFFFFC3C0FF811CF043FFFFFFFFFFFD5C0BC0307F84FFFFFFFFFFFFFDC1BE43356403FFFFFFFFFFFEDC1B80630C0C7FFFFFFFFFFFE1804485318C03FFFFFFFFFFFE1808986174857FFFFFFFFFFFF980B8863AF84FFFFFFFFFFFFF98031BC3EA067FFFFFFFFFFFF580011CBCC1E7FFFFFFFFFFFF780031C378DDFFFFFFFFFFFFEB80219C3C9FCFFFFFFFFFFFFEB80633C3FFECFFFFFFFFFFFFF78021382BF3BFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFFE780E4383B85BFFFFFFFFFFFFFF80413D24745FFFFFFFFFFFFFB00223C2BDFFFFFFFFFFFFFFF100053C33CAFFFFFFFFFFFFFED01E23C2C01FFFFFFFFFFFFFED00E63839D7FFFFFFFFFFFFFE900C77C319FFFFFFFFFFFFFFE0000678507FFFFFFFFFFFFFFE400843865FFFFFFFFFFFFFFFEE00847B5FFFFFFFFFFFFFFFFFE00C4785BFFFFFFFFFFFFFFFF200807AC3FFFFFFFFFFFFFFFF400007EDBFFFFFFFFFFFFFFFF800427AF3FFFFFFFFFFFFFFFFE004278E7FFFFFFFFFFFFFFFF400C038A3FFFFFFFFFFFFFFFFA00E21B9FFFFFFFFFFFFFFFFF6028019A7FFFFFFFFFFFFFFFF4002011A7FFFFFFFFFFFFFFFF0039015A7FFFFFFFFFFFFFFFFE00D01A";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "A7FFFFFFFFFFFFFFFFA013A1AA3FFFFFFFFFFFFFFFFC003E23ABFFFFFFFFFFFFFFFFA00E019A7FFFFFFFFFFFFFFFFE00002B37FFFFFFFFFFFFFFFFE000067BFFFFFFFFFFFFFFFFFF000025CFFFFFFFFFFFFFFFFFF00000EBFFFFFFFFFFFFFFFFFF80001B5FFFFFFFFFFFFFFFFFF80000B3FFFFFFFFFFFFFFFFFFC00021FFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N51
cyclonev_lcell_comb \ds|G~3 (
// Equation(s):
// \ds|G~3_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a35 ) 
// ) ) # ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a35 ) ) )

	.dataa(gnd),
	.datab(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a35 ),
	.datae(gnd),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|G~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|G~3 .extended_lut = "off";
defparam \ds|G~3 .lut_mask = 64'h00330033CCFFCCFF;
defparam \ds|G~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N52
dffeas \ds|G[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|G~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|G[3] .is_wysiwyg = "true";
defparam \ds|G[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y74_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFE2CF4F6F2B217FFFFFFFFFFFFE24002DFF761FFFFFFFFFFFFFFB4001DB9663FFFFFFFFFFFFFB58B0073FA63FFFFFFFFFFFFFE8A00051B113FFFFFFFFFFFFF1D0004480CE1FFFFFFFFFFFFF1E00020807637FFFFFFFFFFFF9814003410647FFFFFFFFFFFF3282002C2667BFFFFFFFFFFFE13E40038600DBFFFFFFFFFFFE30B9000D0B255FFFFFFFFFFFF090801E02FF61FFFFFFFFFFFF0CC8BF00F3FD1FFFFFFFFFFFF0E6FFE03F3FE8FFFFFFFFFFFF0A1FFF07D3FEBFFFFFFFFFFFF800FFE1F17FFEFFFFFFFFFFFF829FFF9E3BFF7FFFFFFFFFFFE801FFFF033FFDFFFFFFFFFFFEC00FFFE0223FDFFFFFFFFFFFEC00FFFC0711F5FFFFFFFFFFFEC00FFF8D";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "525FCFFFFFFFFFFFEC00FFF90D83FCFFFFFFFFFFFED00FFD92B33F6FFFFFFFFFFFE500F1F9CF37FFFFFFFFFFFFFE7806071F83FFBFFFFFFFFFFFE7E07039DFBFE9FFFFFFFFFFFE7C02118F7FFDBFFFFFFFFFFFE7C0000D167FF9FFFFFFFFFFFEFC0008DF2FFBFFFFFFFFFFFFEDC04305626FB7FFFFFFFFFFFEDC04205F047B3FFFFFFFFFFFFDC04601F6CFB7FFFFFFFFFFFF1C008D0F047B7FFFFFFFFFFFF1800011F44FF7FFFFFFFFFFFF1800819FC3F6FFFFFFFFFFFFF1800013F5DF6FFFFFFFFFFFFF9800123F83E6FFFFFFFFFFFFF98001A3FDF2DFFFFFFFFFFFFED8001A7F761DFFFFFFFFFFFFED802003F401DFFFFFFFFFFFFE5802206F203AFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFFE580C207F205BFFFFFFFFFFFFE5804703FF785FFFFFFFFFFFFE1000103F5E47FFFFFFFFFFFFEB000203FB09FFFFFFFFFFFFFFB018403E511FFFFFFFFFFFFFFB00C507E18FFFFFFFFFFFFFFFF000503ED9FFFFFFFFFFFFFFF6004447CA7FFFFFFFFFFFFFFF6000407EFFFFFFFFFFFFFFFFF6000406C7FFFFFFFFFFFFFFFF6000407D7FFFFFFFFFFFFFFFFA000007DBFFFFFFFFFFFFFFFF8000003D3FFFFFFFFFFFFFFFFC004007CBFFFFFFFFFFFFFFFFD000007CFFFFFFFFFFFFFFFFF20046078BFFFFFFFFFFFFFFFF6004424B7FFFFFFFFFFFFFFFFC02A00797FFFFFFFFFFFFFFFFA01010F97FFFFFFFFFFFFFFFFC01200B97FFFFFFFFFFFFFFFFC00D007";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "93FFFFFFFFFFFFFFFFA00380797FFFFFFFFFFFFFFFFA003E0B93FFFFFFFFFFFFFFFFC00600D9FFFFFFFFFFFFFFFFFC0000019FFFFFFFFFFFFFFFFFE00000F9FFFFFFFFFFFFFFFFFF000001AFFFFFFFFFFFFFFFFFF0000117FFFFFFFFFFFFFFFFFF80000AFFFFFFFFFFFFFFFFFFF80001D3FFFFFFFFFFFFFFFFFFC00019FFFFFFFFFFFFFFFFFFFF0000BFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N24
cyclonev_lcell_comb \ds|G~4 (
// Equation(s):
// \ds|G~4_combout  = (!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ((\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a36 )))

	.dataa(gnd),
	.datab(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a36 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|G~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|G~4 .extended_lut = "off";
defparam \ds|G~4 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \ds|G~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N25
dffeas \ds|G[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|G~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|G[4] .is_wysiwyg = "true";
defparam \ds|G[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y77_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFF10027F07FF7FFFFFFFFFFFFE0F00150F7EFFFFFFFFFFFFFFC280006F76B7FFFFFFFFFFFFFF501A12B7A11FFFFFFFFFFFFF8F0000A1710DFFFFFFFFFFFFF928004602006FFFFFFFFFFFFFDC0000581803FFFFFFFFFFFFF1C0000141BC17FFFFFFFFFFFF1520002C16103FFFFFFFFFFFFB66000240842BFFFFFFFFFFFF35B000181384FFFFFFFFFFFFE1D1101000FF27FFFFFFFFFFFE9CD840C0F7FF3FFFFFFFFFFFE0F600183F7FE9FFFFFFFFFFFE0B800087F3FFBFFFFFFFFFFFE8780001FF7FFEFFFFFFFFFFFE8100019FF3FF6FFFFFFFFFFFE800003FFFFFFCFFFFFFFFFFFEC00001FEE7BF4FFFFFFFFFFFEC00001F5E31FCFFFFFFFFFFFEC00001E2";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "CC1F5FFFFFFFFFFFEE00001E6DC7FDFFFFFFFFFFFEE00003F7C57F7FFFFFFFFFFFEE00003FFDFFFFFFFFFFFFFFFEC00003F7BBFFBFFFFFFFFFFFEC00001E783FF9FFFFFFFFFFFEC000E1DF1FFF9FFFFFFFFFFFEC001FCC307FFBFFFFFFFFFFFEC003F0EF2FFBDFFFFFFFFFFFEE003E04637FBFFFFFFFFFFFFEE003C06F077F3FFFFFFFFFFFEE0038C6F5A7F3FFFFFFFFFFFE20074C5F44FB7FFFFFFFFFFFE2007907F04FF7FFFFFFFFFFFE200E007FCA76FFFFFFFFFFFFE200D00FFDDF67FFFFFFFFFFFE201021F78FF6FFFFFFFFFFFFE200229FFFFFFFFFFFFFFFFFFF20000BFF5FFCFFFFFFFFFFFFF200403BFFFFDFFFFFFFFFFFFFA00603FE9FCFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFFFFA00203EFBFB9FFFFFFFFFFFFFA00813EFC801FFFFFFFFFFFFFE00C53FFF003FFFFFFFFFFFFFE00C53FE408FFFFFFFFFFFFFFE00453FFE13FFFFFFFFFFFFFFE01C43FF987FFFFFFFFFFFFFFE01043FFB9FFFFFFFFFFFFFFF701043FDE7FFFFFFFFFFFFFFF701447FF3FFFFFFFFFFFFFFFF701447FC3FFFFFFFFFFFFFFFF701447FD7FFFFFFFFFFFFFFFF301407FC3FFFFFFFFFFFFFFFF101407DCFFFFFFFFFFFFFFFFF101007DC7FFFFFFFFFFFFFFFF001803FCFFFFFFFFFFFFFFFFFC00843F9FFFFFFFFFFFFFFFFFC00C01F8BFFFFFFFFFFFFFFFFE00231F8BFFFFFFFFFFFFFFFFA02411F8BFFFFFFFFFFFFFFFF800001F8BFFFFFFFFFFFFFFFF801001D";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "8BFFFFFFFFFFFFFFFFC00C01F8BFFFFFFFFFFFFFFFFE00C0118FFFFFFFFFFFFFFFFFC0010378FFFFFFFFFFFFFFFFFE0000270FFFFFFFFFFFFFFFFFF0000738FFFFFFFFFFFFFFFFFF00007B9FFFFFFFFFFFFFFFFFF00007E1FFFFFFFFFFFFFFFFFF80006A3FFFFFFFFFFFFFFFFFFC000737FFFFFFFFFFFFFFFFFFC00039FFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N6
cyclonev_lcell_comb \ds|G~5 (
// Equation(s):
// \ds|G~5_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a37  & ( (\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13~portadataout ) # (\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) 
// ) ) # ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a37  & ( (!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13~portadataout ) ) )

	.dataa(gnd),
	.datab(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a37 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|G~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|G~5 .extended_lut = "off";
defparam \ds|G~5 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \ds|G~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N8
dffeas \ds|G[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|G~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|G[5] .is_wysiwyg = "true";
defparam \ds|G[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y80_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFF420027FFFE07FFFFFFFFFFFFF4F000827770FFFFFFFFFFFFFEA80002AF720FFFFFFFFFFFFFD702000B7A86FFFFFFFFFFFFFCC00001118E0FFFFFFFFFFFFFDC0004302DF9FFFFFFFFFFFFF8100020016FC7FFFFFFFFFFFF9800001813FEFFFFFFFFFFFFFA800000831F67FFFFFFFFFFFF3A000030783FBFFFFFFFFFFFF3A000033FF23FFFFFFFFFFFFF0A00001FDFF8DFFFFFFFFFFFF9924003F0FFC7FFFFFFFFFFFF0480007C0FFE2FFFFFFFFFFFF060000780FFF1FFFFFFFFFFFF840001E00BFF0FFFFFFFFFFFF800000600BFF1FFFFFFFFFFFF800000000FFF1FFFFFFFFFFFF800000001E3F9FFFFFFFFFFFF80000004165F9FFFFFFFFFFFF80000004";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "321F9FFFFFFFFFFFF80000000303F1FFFFFFFFFFFF8000000831BF0FFFFFFFFFFFF800000007AFF1FFFFFFFFFFFF8000000067FF1FFFFFFFFFFFF8000001047FE3FFFFFFFFFFFF80000008E7FE3FFFFFFFFFFFF80000030E7FC3FFFFFFFFFFFF80000038F7FC3FFFFFFFFFFFF80000031C6F83FFFFFFFFFFFF80000430FC7C7FFFFFFFFFFFF80000C30C0387FFFFFFFFFFFF40000C00B8787FFFFFFFFFFFF40001000BC78FFFFFFFFFFFFF4000000022787FFFFFFFFFFFF4000000037F0FFFFFFFFFFFFF4000000817F0FFFFFFFFFFFFF400028002FF0FFFFFFFFFFFFF40000000BFE1FFFFFFFFFFFFF400200402FE1FFFFFFFFFFFFF400200007FE0FFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFF40020000DFC3FFFFFFFFFFFFF400050013FDBFFFFFFFFFFFFF400050002FF3FFFFFFFFFFFFF40005000FF2FFFFFFFFFFFFFF400050003E5FFFFFFFFFFFFFF40085000267FFFFFFFFFFFFFF4004400001FFFFFFFFFFFFFFFC0044002C3FFFFFFFFFFFFFFFC0044000CFFFFFFFFFFFFFFFFC0044002BFFFFFFFFFFFFFFFFC0044002BFFFFFFFFFFFFFFFF80040003BFFFFFFFFFFFFFFFFA00400037FFFFFFFFFFFFFFFFA0040003BFFFFFFFFFFFFFFFFA0040002BFFFFFFFFFFFFFFFFA0004007BFFFFFFFFFFFFFFFFA0044007BFFFFFFFFFFFFFFFFA0003007BFFFFFFFFFFFFFFFFE0000007BFFFFFFFFFFFFFFFFC0000007BFFFFFFFFFFFFFFFFC000000";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "7BFFFFFFFFFFFFFFFFC0000007BFFFFFFFFFFFFFFFFC0000027FFFFFFFFFFFFFFFFFE00001C7FFFFFFFFFFFFFFFFFE00001E7FFFFFFFFFFFFFFFFFE00000477FFFFFFFFFFFFFFFFF0000047FFFFFFFFFFFFFFFFFF00001CFFFFFFFFFFFFFFFFFFF80001ADFFFFFFFFFFFFFFFFFFC0001CFFFFFFFFFFFFFFFFFFFC00005FFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N3
cyclonev_lcell_comb \ds|G~6 (
// Equation(s):
// \ds|G~6_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a38  & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14~portadataout  ) ) # ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a38  & ( 
// \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a38  & ( 
// !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a38 ),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|G~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|G~6 .extended_lut = "off";
defparam \ds|G~6 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \ds|G~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N5
dffeas \ds|G[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|G~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|G[6] .is_wysiwyg = "true";
defparam \ds|G[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y78_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFF820007FF800FFFFFFFFFFFFFF89000100800FFFFFFFFFFFFFF3C0003EC8D0FFFFFFFFFFFFFE503810F6DFCFFFFFFFFFFFFFEE00008047FEFFFFFFFFFFFFFD000006813FFFFFFFFFFFFFFF9800004009FFFFFFFFFFFFFFF98000030043F7FFFFFFFFFFFFB0000020080F7FFFFFFFFFFFF320000180C007FFFFFFFFFFFF120200180FC01FFFFFFFFFFFF080001003BF83FFFFFFFFFFFF1800000003FC1FFFFFFFFFFFF8400000003FE0FFFFFFFFFFFF8A00000003FE1FFFFFFFFFFFF0400000007FF1FFFFFFFFFFFF0000000007FF0FFFFFFFFFFFF0000000003FF0FFFFFFFFFFFF00000000023F0FFFFFFFFFFFF000000030A1F0FFFFFFFFFFFF0000000B";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "001F0FFFFFFFFFFFF0000001E023F0FFFFFFFFFFFF0000001C03BF1FFFFFFFFFFFF0000001A437F1FFFFFFFFFFFF000000100BFF1FFFFFFFFFFFF0000000C0FFE1FFFFFFFFFFFF000000040FFE1FFFFFFFFFFFF000000080FFC1FFFFFFFFFFFF000000180FFC3FFFFFFFFFFFF000000383EFC3FFFFFFFFFFFF0000002004783FFFFFFFFFFFF0000003030783FFFFFFFFFFFF8000000014783FFFFFFFFFFFF8000080040787FFFFFFFFFFFF8000180017F87FFFFFFFFFFFF8000180057F87FFFFFFFFFFFF800018006FF07FFFFFFFFFFFF800010002FF0FFFFFFFFFFFFF80003000BFF0FFFFFFFFFFFFF800230003FE0FFFFFFFFFFFFF800230002FE0FFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFF800030000FE1FFFFFFFFFFFFF800420000FC3FFFFFFFFFFFFF800420004F87FFFFFFFFFFFFF800420006F8FFFFFFFFFFFFFF800420007F7FFFFFFFFFFFFFF800420007E7FFFFFFFFFFFFFF800C200079FFFFFFFFFFFFFFF800C200007FFFFFFFFFFFFFFF800C20000FFFFFFFFFFFFFFFF800C20017FFFFFFFFFFFFFFFF800C20007FFFFFFFFFFFFFFFFC00C60007FFFFFFFFFFFFFFFFC00C6000BFFFFFFFFFFFFFFFFC00C60003FFFFFFFFFFFFFFFFC00460013FFFFFFFFFFFFFFFFC00420007FFFFFFFFFFFFFFFFC00020007FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE000000";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "07FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000807FFFFFFFFFFFFFFFFE00000A07FFFFFFFFFFFFFFFFE00000207FFFFFFFFFFFFFFFFE0000020FFFFFFFFFFFFFFFFFF0000120FFFFFFFFFFFFFFFFFF0000021FFFFFFFFFFFFFFFFFF8000153FFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFE0000BFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 11;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 5;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 2047;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 11;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 5;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .mem_init4 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF324AD37B6E5862B64F50C6318C6339D3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8D5AA7AC840000E0282050C6A3386318C63108D9175FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB2114794C822001620892BC4A4D210B339CC233ADAC8649DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB18CC9094E0488A3711853112D23ABF1307360677A9B9732D4F7FFFFFFFFFFFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5318CC8420A4520203950942EAE7D7B3C0DBA944E53A5944B16F73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F318C631846C41A0440129324114BCB29D7D0BE0719F375531EE6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED31518C6318C6000C843A084E100030A49AEF7DD525EB92A7339ED03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5A7D18C6318468121D03B508236D490AF6C6687CC2B0ABEA8539EF23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9E75E18C6318C0A2A52E2942C4D38AA0CF5266FAEDAD753098531EF7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB84A2618C6318D6B515035856A94B9DB079784790DB22202C28601ED77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F64CD20863190882A0E61AEFEDDA79ACF5896E5DBCB64108A3538207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6B7B588828D6F19D27118AF7A42A1D13DC4E70C53A4DF866090025A98E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N36
cyclonev_lcell_comb \ds|G~7 (
// Equation(s):
// \ds|G~7_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39~portadataout  ) ) # ( 
// !\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15~portadataout  ) )

	.dataa(gnd),
	.datab(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|G~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|G~7 .extended_lut = "off";
defparam \ds|G~7 .lut_mask = 64'h333333330F0F0F0F;
defparam \ds|G~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N37
dffeas \ds|G[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|G~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|G[7] .is_wysiwyg = "true";
defparam \ds|G[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFFFC5B25B84339EFFFFFFFFFFFFFF211C925BCD2FFFFFFFFFFFFF996675BCFA88FFFFFFFFFFFFFD9AF25CDC395FFFFFFFFFFFFFB2C48B1CB672FFFFFFFFFFFFFD05F89DF8E46FFFFFFFFFFFFE5701C0CBE7F9FFFFFFFFFFFFF7A38CE93EA6CFFFFFFFFFFFFE50F0DEFFC828BFFFFFFFFFFFF670C3EDBF6AEBFFFFFFFFFFFED4D22ECE0CA5DFFFFFFFFFFFDE0696DE0FBEEDFFFFFFFFFFFD49FDF469ADFBFFFFFFFFFFFFDFA816C7C5FFEAFFFFFFFFFFFC6A0D9BD96FFEFFFFFFFFFFFFFF48C4775D3FEFFFFFFFFFFFFFFA6FDEE4D0335FFFFFFFFFFFC3E5AE2F3AA29EFFFFFFFFFFFDFF029389683ECFFFFFFFFFFFC7F47F0369EF27FFFFFFFFFFFE1E67314C";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "51C25FFFFFFFFFFFD5E565C5818FD1FFFFFFFFFFFFDE3190637E432FFFFFFFFFFFFDE86356F18F0CFFFFFFFFFFFE7E34CFBD9C3BBFFFFFFFFFFFF3C4F6DD786F43FFFFFFFFFFFD7C08C0BA0A3A3FFFFFFFFFFFE7C353615EC3DBFFFFFFFFFFFDFF4A56A5067A9FFFFFFFFFFFE0B2E94F1FD0CFFFFFFFFFFFFDEC9A08001A36BFFFFFFFFFFFD285F5409D3D23FFFFFFFFFFFC8E80B897AF54FFFFFFFFFFFFEE919E98023E3FFFFFFFFFFFFD29136339ACBD7FFFFFFFFFFFF89DBE9CF065BFFFFFFFFFFFFDE91AD0D2D93E7FFFFFFFFFFFF2D19E38E72C27FFFFFFFFFFFCC983F07BDEE2FFFFFFFFFFFFCB139E059BB1CFFFFFFFFFFFFE780392E50703FFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFE9B8FA835AC4DFFFFFFFFFFFFFDA85C0F85D83FFFFFFFFFFFFF405B830A5F7FFFFFFFFFFFFFE2CA9816D4FDFFFFFFFFFFFFFE4A0BE3CF48BFFFFFFFFFFFFFE606F931D0AFFFFFFFFFFFFFFF1851F5CCB6FFFFFFFFFFFFFFFC87367CE55FFFFFFFFFFFFFFE684FC1675FFFFFFFFFFFFFFFE6817A7BF7FFFFFFFFFFFFFFFEF219F1557FFFFFFFFFFFFFFFE5B1DB618BFFFFFFFFFFFFFFFF245BDC637FFFFFFFFFFFFFFFE826F271AFFFFFFFFFFFFFFFFE961786DBFFFFFFFFFFFFFFFFFBA57B2677FFFFFFFFFFFFFFFF58A9E4D4FFFFFFFFFFFFFFFFFF529F4EF7FFFFFFFFFFFFFFFFD007EA5C7FFFFFFFFFFFFFFFF9913F57BBFFFFFFFFFFFFFFFF5C04FCA";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "B3FFFFFFFFFFFFFFFFFE51A2BA7FFFFFFFFFFFFFFFFDC84A0B3FFFFFFFFFFFFFFFFF8894A35E7FFFFFFFFFFFFFFFFFC4C814F7FFFFFFFFFFFFFFFFFC51065A7FFFFFFFFFFFFFFFFFE528574FFFFFFFFFFFFFFFFFFC9CE393FFFFFFFFFFFFFFFFFFF04336BFFFFFFFFFFFFFFFFFFB8247CBFFFFFFFFFFFFFFFFFFDE682CFFFFFFFFFFFFFFFFFFFEFB22BFFFFFFFFFFFFFFFFFFFFFEF47FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N18
cyclonev_lcell_comb \ds|B~0 (
// Equation(s):
// \ds|B~0_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a40  ) ) # ( 
// !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a40  & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a40  & ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a40 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|B~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|B~0 .extended_lut = "off";
defparam \ds|B~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \ds|B~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y77_N28
dffeas \ds|B[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ds|B~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|B[0] .is_wysiwyg = "true";
defparam \ds|B[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y76_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFD5F4C1D29DB47FFFFFFFFFFFFB61671B7B178FFFFFFFFFFFFFD2FCF2694699FFFFFFFFFFFFF488ABC58F757FFFFFFFFFFFFF42F0BB12BB6EFFFFFFFFFFFFE7C7B23BF95D97FFFFFFFFFFFF7D36564FC2FDFFFFFFFFFFFFE7421EEF3E1A87FFFFFFFFFFFFFAFB8EC3D8A3BFFFFFFFFFFFCD9B95EC6AA4F3FFFFFFFFFFFCD4CD0EEBAC99BFFFFFFFFFFFD72707CE7D3E3FFFFFFFFFFFFF4B4536D257FE9FFFFFFFFFFFCE55D70834BFE1FFFFFFFFFFFE6D929372E3FFDFFFFFFFFFFFCF20ABB1B67FFCFFFFFFFFFFFFFB29F563EFDB6FFFFFFFFFFFD7F310D1EF9535FFFFFFFFFFFD9F21F607F9473FFFFFFFFFFFC3F0EF27E0FBA2FFFFFFFFFFFD9F100287";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "0EEF6FFFFFFFFFFFDFE04D2A23BD24FFFFFFFFFFFEBC1504B993B82FFFFFFFFFFFC6E1BA0246E64DFFFFFFFFFFFEE61C85F5B0743FFFFFFFFFFFEC21C80D2ECC03FFFFFFFFFFFEC016E1FF76D6BFFFFFFFFFFFE40215ACAF724BFFFFFFFFFFFF8030A619D4FE7FFFFFFFFFFFFB0189E12AD6D7FFFFFFFFFFFDB4348E0CE31EBFFFFFFFFFFFF301FBC60C9F97FFFFFFFFFFFED40BF6347FF8BFFFFFFFFFFFE941269115BF4FFFFFFFFFFFFE140EEB7FE5317FFFFFFFFFFFD700BF06454F4FFFFFFFFFFFFC3013EA51FE6EFFFFFFFFFFFFF9008C28DCA67FFFFFFFFFFFFE7047C9D49E83FFFFFFFFFFFFEE065C3769A63FFFFFFFFFFFFC6805C31D817DFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFFDC84BE10D870DFFFFFFFFFFFFCA003E132F4C7FFFFFFFFFFFFD8091F3F4F45FFFFFFFFFFFFFC901FD0B880AFFFFFFFFFFFFFD580D339D3C9FFFFFFFFFFFFFC4801C256EAFFFFFFFFFFFFFFF6003A0CDFDFFFFFFFFFFFFFFE7011A77AF3FFFFFFFFFFFFFFFB011C3D15FFFFFFFFFFFFFFFF90036125FFFFFFFFFFFFFFFFE1105C1D07FFFFFFFFFFFFFFFF101D81F61FFFFFFFFFFFFFFFF2017D30E3FFFFFFFFFFFFFFFF5007D1BFBFFFFFFFFFFFFFFFFC017C605BFFFFFFFFFFFFFFFF100EF690BFFFFFFFFFFFFFFFEF803A128FFFFFFFFFFFFFFFFE30238055BFFFFFFFFFFFFFFFF1001F43DBFFFFFFFFFFFFFFFFD83B9029FFFFFFFFFFFFFFFFF7819F91";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "6BFFFFFFFFFFFFFFFFB814F47F7FFFFFFFFFFFFFFFFB819435EBFFFFFFFFFFFFFFFF98044234FFFFFFFFFFFFFFFFFE40203EFFFFFFFFFFFFFFFFFFFC000215FFFFFFFFFFFFFFFFFFC81062AFFFFFFFFFFFFFFFFFFC0000F3FFFFFFFFFFFFFFFFFFF0001FDFFFFFFFFFFFFFFFFFFB8007A3FFFFFFFFFFFFFFFFFFFE1091FFFFFFFFFFFFFFFFFFFEFF203FFFFFFFFFFFFFFFFFFFFFEE3FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N15
cyclonev_lcell_comb \ds|B~1 (
// Equation(s):
// \ds|B~1_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41  & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) # ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41  
// & ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17~portadataout  ) ) ) # ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41  
// & ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(gnd),
	.datae(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 ),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|B~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|B~1 .extended_lut = "off";
defparam \ds|B~1 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \ds|B~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y77_N22
dffeas \ds|B[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ds|B~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|B[1] .is_wysiwyg = "true";
defparam \ds|B[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y78_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFFA03071173757FFFFFFFFFFFFCCE40B0B4311FFFFFFFFFFFFF8A878C36F716FFFFFFFFFFFFFCFB1EB4B4F36FFFFFFFFFFFFF6522BCFB3D85FFFFFFFFFFFFF5E25923000CFFFFFFFFFFFFFF197EA9580970FFFFFFFFFFFFE92DD2160069BFFFFFFFFFFFFF805E31341E2BBFFFFFFFFFFFE1522E13D41F8FFFFFFFFFFFFE1C6B04053FB8DFFFFFFFFFFFF9C1E2E6A8FF5DFFFFFFFFFFFC389BF42E09F93FFFFFFFFFFFE1AE8204A2FFD1FFFFFFFFFFFC96141345C3FE9FFFFFFFFFFFD898540EAA1FF0FFFFFFFFFFFC851E059711ECDFFFFFFFFFFFCC10EE788CBED6FFFFFFFFFFFD40001BD367BCBFFFFFFFFFFFC4014BB4F10658FFFFFFFFFFFFC104EF27";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "A6603FFFFFFFFFFFC80300629AC7A4FFFFFFFFFFFE10160E48B9248FFFFFFFFFFFE50181D03A413FFFFFFFFFFFFCFC018EFDB8371FFFFFFFFFFFDDE0403E5A8C17FFFFFFFFFFFDDC033022CA165FFFFFFFFFFFC5C0512FB8E0E5FFFFFFFFFFFE1C0000BD57B19FFFFFFFFFFFFDC010270B7A5FFFFFFFFFFFFD580584677C257FFFFFFFFFFFC1C0FAC73162CBFFFFFFFFFFFC380FC05468707FFFFFFFFFFFCF80A0A834CB2FFFFFFFFFFFFDB8061CA8DA50FFFFFFFFFFFFFB80A099F22847FFFFFFFFFFFE783D230B6BBA7FFFFFFFFFFFE980211EB8367FFFFFFFFFFFFF18001BF8A0FDFFFFFFFFFFFFED806000A13ADFFFFFFFFFFFFF90021009D4C3FFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFEF00272588EF1FFFFFFFFFFFFF3008134A5771FFFFFFFFFFFFFC80053591F0FFFFFFFFFFFFFE180A137CACFFFFFFFFFFFFFFE301061CA2E5FFFFFFFFFFFFFF60143175FF7FFFFFFFFFFFFFEA0082787A5FFFFFFFFFFFFFFF4004310AAFFFFFFFFFFFFFFFF000C405EDFFFFFFFFFFFFFFFFE014442CBFFFFFFFFFFFFFFFE200E675ABFFFFFFFFFFFFFFFEC01A04007FFFFFFFFFFFFFFFE5010629B7FFFFFFFFFFFFFFFE90144661FFFFFFFFFFFFFFFFF400C67C07FFFFFFFFFFFFFFFF0008238DFFFFFFFFFFFFFFFFF800823EB7FFFFFFFFFFFFFFFF482001C8FFFFFFFFFFFFFFFFFC03611437FFFFFFFFFFFFFFFFC81000FA7FFFFFFFFFFFFFFFFE019011";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "83FFFFFFFFFFFFFFFF401F00383FFFFFFFFFFFFFFFFE00923677FFFFFFFFFFFFFFFF600B01D8FFFFFFFFFFFFFFFFFA00000007FFFFFFFFFFFFFFFFE40005E3FFFFFFFFFFFFFFFFFF0000B37FFFFFFFFFFFFFFFFFF2000DCBFFFFFFFFFFFFFFFFFF80007D5FFFFFFFFFFFFFFFFFFC00036BFFFFFFFFFFFFFFFFFFE10010FFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFF81EB7FFFFFFFFFFFFFFFFFFFFE1E7FFFFFFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N33
cyclonev_lcell_comb \ds|B~2 (
// Equation(s):
// \ds|B~2_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a42 ) 
// ) ) # ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a42 ) ) )

	.dataa(gnd),
	.datab(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a42 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|B~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|B~2 .extended_lut = "off";
defparam \ds|B~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \ds|B~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N34
dffeas \ds|B[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|B~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|B[2] .is_wysiwyg = "true";
defparam \ds|B[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y79_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFE70C0D22CDD3FFFFFFFFFFFFFDF3FF19566C7FFFFFFFFFFFFFC08803707823FFFFFFFFFFFFFD8E960196EB5FFFFFFFFFFFFFEE92A020B4DAFFFFFFFFFFFFF1A24A86043D5FFFFFFFFFFFFFF394F07C17FE7FFFFFFFFFFFFBC782034185B7FFFFFFFFFFFEB8D13000034E3FFFFFFFFFFFE9A1EE124D8253FFFFFFFFFFFF382A651837EF7FFFFFFFFFFFFBC15AD932BEFFFFFFFFFFFFFF0E980BEC7FFC5FFFFFFFFFFFF9EC7DFB3A3FFEFFFFFFFFFFFF8B83EC468BFC1FFFFFFFFFFFE0383FEF36FFF1FFFFFFFFFFFE0189F879C7FF4FFFFFFFFFFFE00081B0767FFEFFFFFFFFFFFF000005FF5A9F5FFFFFFFFFFFE001CF794F37F4FFFFFFFFFFFDA01CE1B8";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "AC1FDFFFFFFFFFFFFA01CC086626DDFFFFFFFFFFFDA00FE2E9A29F3FFFFFFFFFFFDE00761E713FF3FFFFFFFFFFFD400605084BC99FFFFFFFFFFFC620A82EEEB3F1FFFFFFFFFFFC6008E038EDEA3FFFFFFFFFFFDE00D102721C41FFFFFFFFFFFDA008381BB0001FFFFFFFFFFFDA009A81069D2FFFFFFFFFFFFF2009841D12837FFFFFFFFFFFEE0066C3D488B3FFFFFFFFFFFFE404845678D63FFFFFFFFFFFFE40D80674CBBFFFFFFFFFFFFF200308E630127FFFFFFFFFFFF20010BE22F087FFFFFFFFFFFEA000094E9C387FFFFFFFFFFFEC00001D6BC78FFFFFFFFFFFFE4000294520EDFFFFFFFFFFFFF400223F743CCFFFFFFFFFFFFF80020397276EFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFFF800E63D6E8A3FFFFFFFFFFFFF400602C5FE0DFFFFFFFFFFFFF700450C619F7FFFFFFFFFFFFEA80812E6068FFFFFFFFFFFFFE281C1255623FFFFFFFFFFFFFE300272CCED7FFFFFFFFFFFFFE700E667F63FFFFFFFFFFFFFFED00E16FA07FFFFFFFFFFFFFFE900A62FCEFFFFFFFFFFFFFFFE90022399BFFFFFFFFFFFFFFFF501626CDFFFFFFFFFFFFFFFFF701E66973FFFFFFFFFFFFFFFFB01C27B1FFFFFFFFFFFFFFFFFD00803B23FFFFFFFFFFFFFFFF300C03BA7FFFFFFFFFFFFFFFF800443E8BFFFFFFFFFFFFFFFFE00231CC7FFFFFFFFFFFFFFFF080A0137FFFFFFFFFFFFFFFFF40141128FFFFFFFFFFFFFFFFF20390032BFFFFFFFFFFFFFFFFC001417";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "2BFFFFFFFFFFFFFFFF800105523FFFFFFFFFFFFFFFFC002E16C7FFFFFFFFFFFFFFFF800302057FFFFFFFFFFFFFFFFE0000357FFFFFFFFFFFFFFFFFF40007947FFFFFFFFFFFFFFFFF0000246FFFFFFFFFFFFFFFFFF000062DFFFFFFFFFFFFFFFFFF8000457FFFFFFFFFFFFFFFFFFC00000BFFFFFFFFFFFFFFFFFFC00051FFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFF801F7FFFFFFFFFFFFFFFFFFFFE01BFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N48
cyclonev_lcell_comb \ds|B~3 (
// Equation(s):
// \ds|B~3_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a43  & ( (\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19~portadataout ) # (\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) 
// ) ) # ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a43  & ( (!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19~portadataout ) ) )

	.dataa(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a43 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|B~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|B~3 .extended_lut = "off";
defparam \ds|B~3 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \ds|B~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y77_N49
dffeas \ds|B[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|B~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|B[3] .is_wysiwyg = "true";
defparam \ds|B[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 11;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 5;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 2047;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 11;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 5;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .mem_init4 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7B";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "DEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDE";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "F7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDE653DC911C010854328000000000002E7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BCA41040000020088020000010C80000000006308CCC7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7800C004411882000000088420088420C44208E742446318CF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF100000042110841080010244108821184A6319474212F318C633DEF7BDEF7BDEF7BDEF7";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF00000000000006000002109E303C41698C52A0A62992A318C6319EF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEE000000000048180000221080208C26399853150839D8B318C6319EF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDED00000000000AC000000060842109E6794A5290C63190B318C631DEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDCB10000000000000300022109CD688E6319E72A8C63190B318C631DEF7BDEF7BDEF7BDEF7BDEF7BDEF7BD";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "EF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BD88200000000039042000430BC8178847320A6614A61954B318C631DEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7B94618000000011084210400294A528081331E6310A63A184318E633DEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7ACE410800000021084210064214A4298C51BCE733DE953186318C73BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF6A4A3108411084210CA72104213006298E73214A73D4B5B186318C633DEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF7BDEF";
// synopsys translate_on

// Location: M10K_X5_Y76_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFFFEA2FB57C4FD07FFFFFFFFFFFFE3A005106260FFFFFFFFFFFFFC5B0016A51E4FFFFFFFFFFFFF97CE01C85100FFFFFFFFFFFFFFAE540C00100FFFFFFFFFFFFF8C9C44501E22FFFFFFFFFFFFF19E800080003FFFFFFFFFFFFF9C10103404247FFFFFFFFFFFF198200140534FFFFFFFFFFFFF3800001C7455FFFFFFFFFFFFE132A903337071FFFFFFFFFFFF09080033C3FE7FFFFFFFFFFFF9FC0002F8FFD7FFFFFFFFFFFF0F80007C2FFE2FFFFFFFFFFFF079000B8EFFF3FFFFFFFFFFFF0610000383FF9FFFFFFFFFFFF0218021E27FF4FFFFFFFFFFFF001801183FFF8FFFFFFFFFFFE001001E102FF5FFFFFFFFFFFF000CF1EE747FCFFFFFFFFFFFE800CE1CC";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "323F4FFFFFFFFFFFE800CC0CC4A7F7FFFFFFFFFFFE900FE0BD64FF3FFFFFFFFFFFEC00F91A54FFF5FFFFFFFFFFFEC00F058C3BFF1FFFFFFFFFFFEC20702CB6BFE1FFFFFFFFFFFEC007101EDFFE3FFFFFFFFFFFEC002E0204FF81FFFFFFFFFFFE8007F86E3FFC7FFFFFFFFFFFE8006604997FC3FFFFFFFFFFFE00064478D4783FFFFFFFFFFFF00004C6DDA743FFFFFFFFFFFF04008D3ECC6D3FFFFFFFFFFFF0001091FC445FFFFFFFFFFFFFC002999E2AE07FFFFFFFFFFFFC000091EA7FE7FFFFFFFFFFFEC0003AB61FCF7FFFFFFFFFFFEE000183E0F8DFFFFFFFFFFFFE6000327C1F0DFFFFFFFFFFFFE6000107E3C1CFFFFFFFFFFFFE2006203D687AFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFE2004002C00E1FFFFFFFFFFFFEA002603C8781FFFFFFFFFFFFEA804703DFE4FFFFFFFFFFFFFFE008701C289FFFFFFFFFFFFFF6000502DD23FFFFFFFFFFFFFF6006403E48FFFFFFFFFFFFFFF600E503C01FFFFFFFFFFFFFFF4002003807FFFFFFFFFFFFFFF0006402E6FFFFFFFFFFFFFFFF000E007BBFFFFFFFFFFFFFFFF800E001ABFFFFFFFFFFFFFFFF80140153FFFFFFFFFFFFFFFFFC0140055FFFFFFFFFFFFFFFFFE0042054FFFFFFFFFFFFFFFFF300424777FFFFFFFFFFFFFFFF40046075FFFFFFFFFFFFFFFFF40060066FFFFFFFFFFFFFFFFFA02A30ED7FFFFFFFFFFFFFFFF883410E57FFFFFFFFFFFFFFFFC02901F73FFFFFFFFFFFFFFFFE00C00F";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "77FFFFFFFFFFFFFFFF8007A0D7BFFFFFFFFFFFFFFFFA003E2D1FFFFFFFFFFFFFFFFFE00B00A5FFFFFFFFFFFFFFFFFC0000144FFFFFFFFFFFFFFFFFE00000CAFFFFFFFFFFFFFFFFFF000009BFFFFFFFFFFFFFFFFFF0000505FFFFFFFFFFFFFFFFFF8000431FFFFFFFFFFFFFFFFFF80001CFFFFFFFFFFFFFFFFFFFC00024FFFFFFFFFFFFFFFFFFFE0100BFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N30
cyclonev_lcell_comb \ds|B~4 (
// Equation(s):
// \ds|B~4_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44~portadataout ) ) ) # ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44~portadataout ) ) )

	.dataa(gnd),
	.datab(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|B~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|B~4 .extended_lut = "off";
defparam \ds|B~4 .lut_mask = 64'h03030303CFCFCFCF;
defparam \ds|B~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N31
dffeas \ds|B[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|B~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|B[4] .is_wysiwyg = "true";
defparam \ds|B[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y78_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFF04E0ECFCFFFFFFFFFFFFFFE040039FE25FFFFFFFFFFFFFFFA0000AD70C7FFFFFFFFFFFFFD500203DF871FFFFFFFFFFFFF8D0000308919FFFFFFFFFFFFF93C004082006FFFFFFFFFFFFFDA00001000037FFFFFFFFFFFF1C1000280781FFFFFFFFFFFFF130000203311FFFFFFFFFFFFF918400340872BFFFFFFFFFFFF3B23002D3F42FFFFFFFFFFFFE1B1000F3DBF0BFFFFFFFFFFFE883CFFEFFFFC1FFFFFFFFFFFE0D6FFFFFDFFE3FFFFFFFFFFFE0A8FFFFF1FFE1FFFFFFFFFFFE020FFFFC13FF7FFFFFFFFFFFE0187FFE01FFFFFFFFFFFFFFFE0007FCE017FF1FFFFFFFFFFFE000FFE00233F0FFFFFFFFFFFE00030E01231F1FFFFFFFFFFFE80031E03";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "785F1FFFFFFFFFFFEA0033F10C63F9FFFFFFFFFFFEA0001D298AFFCFFFFFFFFFFFEF0000E22EBFFBFFFFFFFFFFFEF8000201B3FFBFFFFFFFFFFFEFC00017887FE9FFFFFFFFFFFEFC001195A7FF9FFFFFFFFFFFEFC00009B3FFF9FFFFFFFFFFFEBC0008B927FBBFFFFFFFFFFFEBC001037AFFFFFFFFFFFFFFFE3C002033AD7B3FFFFFFFFFFFE3C000C32847F7FFFFFFFFFFFE38000401DCFB3FFFFFFFFFFFE38010000A4FFFFFFFFFFFFFFE38028001077E7FFFFFFFFFFFE3800100147FEFFFFFFFFFFFFF3800300117F67FFFFFFFFFFFF38001201AFFFFFFFFFFFFFFFFB80018032FECFFFFFFFFFFFFFB8023041BFECFFFFFFFFFFFFFF80630530F9EFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFFFFF80C30021F23FFFFFFFFFFFFFF8047012880BFFFFFFFFFFFFFF00660027043FFFFFFFFFFFFFF002200350AFFFFFFFFFFFFFF701A2003625FFFFFFFFFFFFFF70083003487FFFFFFFFFFFFFF7000300381FFFFFFFFFFFFFFF500C6407E7FFFFFFFFFFFFFFF100C20020FFFFFFFFFFFFFFFF100C60067FFFFFFFFFFFFFFFF100C60277FFFFFFFFFFFFFFFF101C602EFFFFFFFFFFFFFFFFF101C602CFFFFFFFFFFFFFFFFF100C602DBFFFFFFFFFFFFFFFFC008600D3FFFFFFFFFFFFFFFFE00C201FBFFFFFFFFFFFFFFFFE000221DBFFFFFFFFFFFFFFFFA028001CBFFFFFFFFFFFFFFFF8024001CBFFFFFFFFFFFFFFFF8012000EFFFFFFFFFFFFFFFFF800D002";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "EBFFFFFFFFFFFFFFFFE007802EFFFFFFFFFFFFFFFFFE003E09CFFFFFFFFFFFFFFFFFC00300DCFFFFFFFFFFFFFFFFFE00000FDFFFFFFFFFFFFFFFFFF0000059FFFFFFFFFFFFFFFFFF0000059FFFFFFFFFFFFFFFFFF0000423FFFFFFFFFFFFFFFFFF800058FFFFFFFFFFFFFFFFFFFC00010FFFFFFFFFFFFFFFFFFFC0001DFFFFFFFFFFFFFFFFFFFE0000BFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N3
cyclonev_lcell_comb \ds|B~5 (
// Equation(s):
// \ds|B~5_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a45  & ( (\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21~portadataout ) # (\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) 
// ) ) # ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a45  & ( (!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21~portadataout ) ) )

	.dataa(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(gnd),
	.datae(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a45 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|B~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|B~5 .extended_lut = "off";
defparam \ds|B~5 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \ds|B~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y77_N4
dffeas \ds|B[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|B~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|B[5] .is_wysiwyg = "true";
defparam \ds|B[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFF400007FC83F7FFFFFFFFFFFFF4F000009D9FFFFFFFFFFFFFFEA80006ACE17FFFFFFFFFFFFFF703802D668DFFFFFFFFFFFFFCC00001036E7FFFFFFFFFFFFFDC00003023F9FFFFFFFFFFFFF8500000808FCFFFFFFFFFFFFF9804003C183EFFFFFFFFFFFFFAC2000040F063FFFFFFFFFFFF3E6000200C307FFFFFFFFFFFF3C9200112F863FFFFFFFFFFFF0E010113DFFE9FFFFFFFFFFFF9DE4002FFBFF5FFFFFFFFFFFF06E0007FFBFEAFFFFFFFFFFFF0700007FFFFEBFFFFFFFFFFFF058001FFF7FFEFFFFFFFFFFFF000001FFF3FF2FFFFFFFFFFFF000003FFFFFFCFFFFFFFFFFFF400001FEE33F4FFFFFFFFFFFF400001F7EA1F4FFFFFFFFFFFFC00001EF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "E01F4FFFFFFFFFFFFC00001FED43FCFFFFFFFFFFFFC00003D4C7FF7FFFFFFFFFFFF800003DDD7FFFFFFFFFFFFFFF800003F783FFBFFFFFFFFFFFF8000019787FF9FFFFFFFFFFFF8000E1C387FF9FFFFFFFFFFFF8001FCF107FFBFFFFFFFFFFFFC003F0FF27FFFFFFFFFFFFFFFC003E077A6FBFFFFFFFFFFFFF4003C47F967B3FFFFFFFFFFFF40038C7FD43B3FFFFFFFFFFFF4007445FD87B7FFFFFFFFFFFF4006807FC47FFFFFFFFFFFFFF400C007F0EFE7FFFFFFFFFFFF400D00FFD7F67FFFFFFFFFFFF401001F7DFF6FFFFFFFFFFFFF400201FFAFFFFFFFFFFFFFFFF40000BFFBFFCFFFFFFFFFFFFF400603FFBFFDFFFFFFFFFFFFF400203EE2FEFFFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFF400003EF8FC1FFFFFFFFFFFFF400843EFAFC7FFFFFFFFFFFFF400843FFFFC7FFFFFFFFFFFFF400403FF6F0FFFFFFFFFFFFFFC00403FF5D7FFFFFFFFFFFFFFC01413FFD67FFFFFFFFFFFFFFC01403FF19FFFFFFFFFFFFFFFE01403FF87FFFFFFFFFFFFFFFA01407FE2FFFFFFFFFFFFFFFFA01407FF3FFFFFFFFFFFFFFFFA01407FF3FFFFFFFFFFFFFFFFA00407FE3FFFFFFFFFFFFFFFFA00407DCFFFFFFFFFFFFFFFFFA01407DD3FFFFFFFFFFFFFFFFA01403FDFFFFFFFFFFFFFFFFFA00003FC7FFFFFFFFFFFFFFFFA00801FC7FFFFFFFFFFFFFFFFE00201FC7FFFFFFFFFFFFFFFFC00011FC7FFFFFFFFFFFFFFFFC00001FE7FFFFFFFFFFFFFFFFC01001D";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "E7FFFFFFFFFFFFFFFFC00801FE7FFFFFFFFFFFFFFFFC00C011C7FFFFFFFFFFFFFFFFE004029C7FFFFFFFFFFFFFFFFE00003B47FFFFFFFFFFFFFFFFE0000718FFFFFFFFFFFFFFFFFF00007B8FFFFFFFFFFFFFFFFFF0000231FFFFFFFFFFFFFFFFFF8000373FFFFFFFFFFFFFFFFFFC0006EFFFFFFFFFFFFFFFFFFFC0003DFFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N18
cyclonev_lcell_comb \ds|B~6 (
// Equation(s):
// \ds|B~6_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a46 ) 
// ) ) # ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a46 ) ) )

	.dataa(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a46 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|B~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|B~6 .extended_lut = "off";
defparam \ds|B~6 .lut_mask = 64'h11111111BBBBBBBB;
defparam \ds|B~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y77_N19
dffeas \ds|B[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|B~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|B[6] .is_wysiwyg = "true";
defparam \ds|B[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\ds|sp|Add0~53_sumout ,\ds|sp|Add0~49_sumout ,\ds|sp|Add0~45_sumout ,\ds|sp|Add0~41_sumout ,\ds|sp|Add0~37_sumout ,\ds|sp|Add0~33_sumout ,\ds|sp|Add0~29_sumout ,\ds|sp|Add0~25_sumout ,\ds|sp|Add0~21_sumout ,\ds|sp|Add0~17_sumout ,\ds|sp|Add0~13_sumout ,
\ds|sp|Add0~9_sumout ,\ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../cars2.mif";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_5jf1:auto_generated|ALTSYNCRAM";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 10000;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFF820020037E0FFFFFFFFFFFFFF89000927F60FFFFFFFFFFFFFF3C0003EFFF0FFFFFFFFFFFFFE50001097FFEFFFFFFFFFFFFFEE0000811FFEFFFFFFFFFFFFFD00000681FFFFFFFFFFFFFFFF980000401FFFFFFFFFFFFFFFF9800001017FF7FFFFFFFFFFFFB000002838FF7FFFFFFFFFFFF320000187C0FFFFFFFFFFFFFF1200001ADFE1DFFFFFFFFFFFF0800000C3FF87FFFFFFFFFFFF1800001007FC3FFFFFFFFFFFF8400000007FE0FFFFFFFFFFFF8A00000003FF1FFFFFFFFFFFF840000000FFF1FFFFFFFFFFFF800000000FFF1FFFFFFFFFFFF800000000BFF1FFFFFFFFFFFF800000001E3F9FFFFFFFFFFFF800000001E1F9FFFFFFFFFFFF00000000";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "161F9FFFFFFFFFFFF000000003A3F1FFFFFFFFFFFF00000000333F1FFFFFFFFFFFF0000001A7BFF1FFFFFFFFFFFF000000106FFF1FFFFFFFFFFFF0000000C4FFE3FFFFFFFFFFFF0000000C6FFE3FFFFFFFFFFFF00000008EFFC3FFFFFFFFFFFF00000018CFFC3FFFFFFFFFFFF000000384EFC3FFFFFFFFFFFF800000206C7C7FFFFFFFFFFFF8000003028787FFFFFFFFFFFF8000080024787FFFFFFFFFFFF800018003C787FFFFFFFFFFFF80001800F7F8FFFFFFFFFFFFF800018002FF8FFFFFFFFFFFFF800018082FF0FFFFFFFFFFFFF800038005FF0FFFFFFFFFFFFF800030004FF1FFFFFFFFFFFFF800230004FE1FFFFFFFFFFFFF80023000DFE0FFFFFFFF";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFF800230007FFBFFFFFFFFFFFFF800430005FDBFFFFFFFFFFFFF800430000FB7FFFFFFFFFFFFF800470009FAFFFFFFFFFFFFFF800470009F7FFFFFFFFFFFFFF800C60001E7FFFFFFFFFFFFFF800C6000D9FFFFFFFFFFFFFFF800C600047FFFFFFFFFFFFFFFC00C6001DFFFFFFFFFFFFFFFFC00C6000FFFFFFFFFFFFFFFFFC00C6000FFFFFFFFFFFFFFFFFC00C6001FFFFFFFFFFFFFFFFFC00C60033FFFFFFFFFFFFFFFFC00C6002BFFFFFFFFFFFFFFFFC0046002BFFFFFFFFFFFFFFFFC0046003FFFFFFFFFFFFFFFFFC0046003FFFFFFFFFFFFFFFFFC0003003FFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFE000000";
defparam \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "1FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFE00000A3FFFFFFFFFFFFFFFFFE00001A3FFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFE0000027FFFFFFFFFFFFFFFFFF0000127FFFFFFFFFFFFFFFFFF00001EFFFFFFFFFFFFFFFFFFF800018FFFFFFFFFFFFFFFFFFF8000017FFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFF0000BFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N24
cyclonev_lcell_comb \ds|B~7 (
// Equation(s):
// \ds|B~7_combout  = ( \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a47 ) 
// ) ) # ( !\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & \ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a47 ) ) )

	.dataa(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a47 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ds|B~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ds|B~7 .extended_lut = "off";
defparam \ds|B~7 .lut_mask = 64'h11111111BBBBBBBB;
defparam \ds|B~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y77_N25
dffeas \ds|B[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ds|B~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\ds|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ds|B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ds|B[7] .is_wysiwyg = "true";
defparam \ds|B[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N57
cyclonev_lcell_comb \sync|v_signal|V_SYNC~0 (
// Equation(s):
// \sync|v_signal|V_SYNC~0_combout  = ( \sync|v_signal|CURRENT_PIXEL[1]~DUPLICATE_q  & ( (!\sync|v_signal|CURRENT_PIXEL [4] & (\sync|v_signal|CURRENT_PIXEL [3] & ((!\sync|v_signal|CURRENT_PIXEL [2]) # (!\sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q )))) # 
// (\sync|v_signal|CURRENT_PIXEL [4] & (((!\sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q )))) ) ) # ( !\sync|v_signal|CURRENT_PIXEL[1]~DUPLICATE_q  & ( (!\sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & (((\sync|v_signal|CURRENT_PIXEL [2] & 
// \sync|v_signal|CURRENT_PIXEL [3])) # (\sync|v_signal|CURRENT_PIXEL [4]))) ) )

	.dataa(!\sync|v_signal|CURRENT_PIXEL [2]),
	.datab(!\sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datac(!\sync|v_signal|CURRENT_PIXEL [4]),
	.datad(!\sync|v_signal|CURRENT_PIXEL [3]),
	.datae(gnd),
	.dataf(!\sync|v_signal|CURRENT_PIXEL[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|v_signal|V_SYNC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|V_SYNC~0 .extended_lut = "off";
defparam \sync|v_signal|V_SYNC~0 .lut_mask = 64'h0C4C0C4C0CEC0CEC;
defparam \sync|v_signal|V_SYNC~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N54
cyclonev_lcell_comb \sync|v_signal|V_SYNC~1 (
// Equation(s):
// \sync|v_signal|V_SYNC~1_combout  = ( \sync|v_signal|CURRENT_PIXEL [6] & ( (\sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & (\sync|v_signal|V_SYNC~0_combout  & \sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datac(!\sync|v_signal|V_SYNC~0_combout ),
	.datad(!\sync|v_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sync|v_signal|CURRENT_PIXEL [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|v_signal|V_SYNC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|V_SYNC~1 .extended_lut = "off";
defparam \sync|v_signal|V_SYNC~1 .lut_mask = 64'h0000000000030003;
defparam \sync|v_signal|V_SYNC~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N27
cyclonev_lcell_comb \sync|v_signal|V_SYNC~2 (
// Equation(s):
// \sync|v_signal|V_SYNC~2_combout  = ( \sync|v_signal|V_SYNC~1_combout  & ( ((!\sync|v_signal|CURRENT_PIXEL [8]) # (!\sync|LessThan1~1_combout )) # (\sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q ) ) ) # ( !\sync|v_signal|V_SYNC~1_combout  )

	.dataa(!\sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sync|v_signal|CURRENT_PIXEL [8]),
	.datad(!\sync|LessThan1~1_combout ),
	.datae(gnd),
	.dataf(!\sync|v_signal|V_SYNC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|v_signal|V_SYNC~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|v_signal|V_SYNC~2 .extended_lut = "off";
defparam \sync|v_signal|V_SYNC~2 .lut_mask = 64'hFFFFFFFFFFF5FFF5;
defparam \sync|v_signal|V_SYNC~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N34
dffeas \sync|h_signal|CURRENT_PIXEL[31] (
	.clk(\testclk|out_clk~q ),
	.d(\sync|h_signal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|h_signal|CURRENT_PIXEL [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|h_signal|CURRENT_PIXEL[31] .is_wysiwyg = "true";
defparam \sync|h_signal|CURRENT_PIXEL[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N48
cyclonev_lcell_comb \sync|h_signal|H_SYNC~0 (
// Equation(s):
// \sync|h_signal|H_SYNC~0_combout  = ( \sync|h_signal|CURRENT_PIXEL [5] & ( \sync|h_signal|CURRENT_PIXEL [4] & ( (!\sync|h_signal|CURRENT_PIXEL [6] & (\sync|h_signal|CURRENT_PIXEL [7] & !\sync|h_signal|CURRENT_PIXEL [8])) ) ) ) # ( 
// !\sync|h_signal|CURRENT_PIXEL [5] & ( \sync|h_signal|CURRENT_PIXEL [4] & ( (\sync|h_signal|CURRENT_PIXEL [7] & !\sync|h_signal|CURRENT_PIXEL [8]) ) ) ) # ( \sync|h_signal|CURRENT_PIXEL [5] & ( !\sync|h_signal|CURRENT_PIXEL [4] & ( 
// (\sync|h_signal|CURRENT_PIXEL [7] & !\sync|h_signal|CURRENT_PIXEL [8]) ) ) ) # ( !\sync|h_signal|CURRENT_PIXEL [5] & ( !\sync|h_signal|CURRENT_PIXEL [4] & ( (\sync|h_signal|CURRENT_PIXEL [6] & (\sync|h_signal|CURRENT_PIXEL [7] & 
// !\sync|h_signal|CURRENT_PIXEL [8])) ) ) )

	.dataa(gnd),
	.datab(!\sync|h_signal|CURRENT_PIXEL [6]),
	.datac(!\sync|h_signal|CURRENT_PIXEL [7]),
	.datad(!\sync|h_signal|CURRENT_PIXEL [8]),
	.datae(!\sync|h_signal|CURRENT_PIXEL [5]),
	.dataf(!\sync|h_signal|CURRENT_PIXEL [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|h_signal|H_SYNC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|H_SYNC~0 .extended_lut = "off";
defparam \sync|h_signal|H_SYNC~0 .lut_mask = 64'h03000F000F000C00;
defparam \sync|h_signal|H_SYNC~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N42
cyclonev_lcell_comb \sync|h_signal|H_SYNC~1 (
// Equation(s):
// \sync|h_signal|H_SYNC~1_combout  = (!\sync|h_signal|Equal0~4_combout ) # (((!\sync|h_signal|CURRENT_PIXEL [9]) # (!\sync|h_signal|H_SYNC~0_combout )) # (\sync|h_signal|CURRENT_PIXEL [31]))

	.dataa(!\sync|h_signal|Equal0~4_combout ),
	.datab(!\sync|h_signal|CURRENT_PIXEL [31]),
	.datac(!\sync|h_signal|CURRENT_PIXEL [9]),
	.datad(!\sync|h_signal|H_SYNC~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|h_signal|H_SYNC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|h_signal|H_SYNC~1 .extended_lut = "off";
defparam \sync|h_signal|H_SYNC~1 .lut_mask = 64'hFFFBFFFBFFFBFFFB;
defparam \sync|h_signal|H_SYNC~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y18_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
