verilog work "REG24bit.v"
verilog work "PC.v"
verilog work "MUX8to1.v"
verilog work "MUX3to1.v"
verilog work "DMUX1to2.v"
verilog work "DMUX1to10.v"
verilog work "DECODER.v"
verilog work "ALU.v"
verilog work "UART_TX.v"
verilog work "UART_RX.v"
verilog work "ROM.v"
verilog work "MUX2to1_8bit.v"
verilog work "MUX2to1_16bit.v"
verilog work "MUX2to1.v"
verilog work "ipcore_dir/RAM.v"
verilog work "IO_MODULE.v"
verilog work "DMUX1to2_8bit.v"
verilog work "CPU.v"
verilog work "CLOCK_GEN.v"
verilog work "ROOT_SYSTEM.v"
verilog work "ROOT_SYSTEM_test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
