// Seed: 1051003310
module module_0 (
    input wire id_0,
    input wand id_1,
    input supply1 id_2,
    input wor id_3,
    input supply1 id_4
);
  reg id_6;
  initial id_6 = #id_7 1 - id_1;
  id_8(
      .id_0(id_0), .id_1(1), .id_2(1)
  ); id_9(
      .id_0(1'h0), .id_1(1), .id_2(1'b0), .id_3(1'b0), .id_4(1 - id_1), .id_5(1)
  );
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output wand id_2,
    output supply1 id_3
);
  assign id_3 = id_1 == 1;
  module_0(
      id_1, id_0, id_0, id_1, id_1
  );
endmodule
