Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5f657a57b794ad992229bf0fc18a106 --incr --debug typical --relax --mt 2 --maxdelay -L work -L xilinx_vip -L simprims_ver -L secureip --snapshot test_tdc_control_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 work.test_tdc_control work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'thermo' [D:/zynq_tdc/tdc_system_prj/tdc_system_prj.srcs/sim_1/new/test_tdc_control.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture rtl of entity work.risingEdgeDetector [risingedgedetector_default]
Compiling architecture rtl of entity work.delayLine [\delayLine(ntaps=192)\]
Compiling module work.test_tdc_control
Compiling module work.glbl
Built simulation snapshot test_tdc_control_time_synth
