head	1.8;
access;
symbols
	OPENBSD_5_1_BASE:1.7
	OPENBSD_5_1:1.7.0.28
	OPENBSD_5_0:1.7.0.26
	OPENBSD_5_0_BASE:1.7
	OPENBSD_4_9:1.7.0.24
	OPENBSD_4_9_BASE:1.7
	OPENBSD_4_8:1.7.0.22
	OPENBSD_4_8_BASE:1.7
	OPENBSD_4_7:1.7.0.18
	OPENBSD_4_7_BASE:1.7
	OPENBSD_4_6:1.7.0.20
	OPENBSD_4_6_BASE:1.7
	OPENBSD_4_5:1.7.0.16
	OPENBSD_4_5_BASE:1.7
	OPENBSD_4_4:1.7.0.14
	OPENBSD_4_4_BASE:1.7
	OPENBSD_4_3:1.7.0.12
	OPENBSD_4_3_BASE:1.7
	OPENBSD_4_2:1.7.0.10
	OPENBSD_4_2_BASE:1.7
	OPENBSD_4_1:1.7.0.8
	OPENBSD_4_1_BASE:1.7
	OPENBSD_4_0:1.7.0.6
	OPENBSD_4_0_BASE:1.7
	OPENBSD_3_9:1.7.0.4
	OPENBSD_3_9_BASE:1.7
	OPENBSD_3_8:1.7.0.2
	OPENBSD_3_8_BASE:1.7
	OPENBSD_3_7:1.6.0.2
	OPENBSD_3_7_BASE:1.6
	OPENBSD_3_6:1.4.0.16
	OPENBSD_3_6_BASE:1.4
	SMP_SYNC_A:1.4
	SMP_SYNC_B:1.4
	OPENBSD_3_5:1.4.0.14
	OPENBSD_3_5_BASE:1.4
	OPENBSD_3_4:1.4.0.12
	OPENBSD_3_4_BASE:1.4
	UBC_SYNC_A:1.4
	OPENBSD_3_3:1.4.0.10
	OPENBSD_3_3_BASE:1.4
	OPENBSD_3_2:1.4.0.8
	OPENBSD_3_2_BASE:1.4
	OPENBSD_3_1:1.4.0.6
	OPENBSD_3_1_BASE:1.4
	UBC_SYNC_B:1.4
	UBC:1.4.0.4
	UBC_BASE:1.4
	OPENBSD_3_0:1.4.0.2
	OPENBSD_3_0_BASE:1.4
	OPENBSD_2_9:1.3.0.22
	OPENBSD_2_9_BASE:1.3
	NIKLAS_UNDEAD:1.3.0.20
	OPENBSD_2_8:1.3.0.18
	OPENBSD_2_8_BASE:1.3
	OPENBSD_2_7:1.3.0.16
	OPENBSD_2_7_BASE:1.3
	SMP:1.3.0.14
	SMP_BASE:1.3
	kame_19991208:1.3
	OPENBSD_2_6:1.3.0.12
	OPENBSD_2_6_BASE:1.3
	OPENBSD_2_5:1.3.0.10
	OPENBSD_2_5_BASE:1.3
	OPENBSD_2_4:1.3.0.8
	OPENBSD_2_4_BASE:1.3
	OPENBSD_2_3:1.3.0.6
	OPENBSD_2_3_BASE:1.3
	OPENBSD_2_2:1.3.0.4
	OPENBSD_2_2_BASE:1.3
	OPENBSD_2_1:1.3.0.2
	OPENBSD_2_1_BASE:1.3;
locks; strict;
comment	@ * @;


1.8
date	2012.06.20.18.23.51;	author matthew;	state dead;
branches;
next	1.7;

1.7
date	2005.07.23.16.28.19;	author martin;	state Exp;
branches;
next	1.6;

1.6
date	2004.12.10.18.23.23;	author martin;	state Exp;
branches;
next	1.5;

1.5
date	2004.12.08.06.59.43;	author miod;	state Exp;
branches;
next	1.4;

1.4
date	2001.07.04.08.52.45;	author niklas;	state Exp;
branches;
next	1.3;

1.3
date	97.02.27.14.02.39;	author briggs;	state Exp;
branches
	1.3.14.1;
next	1.2;

1.2
date	96.11.02.06.47.21;	author briggs;	state Exp;
branches;
next	1.1;

1.1
date	96.10.28.22.40.21;	author briggs;	state Exp;
branches;
next	;

1.3.14.1
date	2001.10.31.03.01.14;	author nate;	state Exp;
branches;
next	;


desc
@@


1.8
log
@RIP mac68k.  No one loves you anymore.
@
text
@/*	$OpenBSD: espvar.h,v 1.7 2005/07/23 16:28:19 martin Exp $	*/
/*	$NetBSD: espvar.h,v 1.16 1996/10/13 02:59:50 christos Exp $	*/

/*
 * Copyright (c) 1997 Allen Briggs.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *	This product includes software developed by Peter Galbavy.
 * 4. The name of the author may not be used to endorse or promote products
 *    derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

struct esp_softc {
	struct ncr53c9x_softc	sc_ncr53c9x;	/* glue to MI code */
	bus_space_tag_t		sc_tag;
	bus_space_handle_t	sc_bsh;
	struct via2hand		sc_ih;

	volatile u_char *sc_reg;		/* the registers */

	u_char		irq_mask;		/* mask for clearing IRQ */

	int		sc_active;		/* Pseudo-DMA state vars */
	int		sc_datain;
	size_t		sc_dmasize;
	char		**sc_dmaaddr;
	size_t		*sc_dmalen;
	int		sc_tc;			/* only used in non-quick */
	u_int16_t	*sc_pdmaddr;		/* only used in quick */
	int		sc_pdmalen;		/* only used in quick */
	size_t		sc_prevdmasize;		/* only used in quick */
	int		sc_pad;			/* only used in quick */
};
@


1.7
log
@tabbing
@
text
@d1 1
a1 1
/*	$OpenBSD: espvar.h,v 1.6 2004/12/10 18:23:23 martin Exp $	*/
@


1.6
log
@pseudo-DMA for non-AV Quadras, inspired by NetBSD
with lots of help from miod@@
additional testing by nick@@ and otto@@

ok miod@@
@
text
@d1 1
a1 1
/*	$OpenBSD: espvar.h,v 1.5 2004/12/08 06:59:43 miod Exp $	*/
d49 1
a49 1
	int	sc_tc;				/* only used in non-quick */
@


1.5
log
@Tweak interrupt handling code to allow shared interrupts for VIA2 sources.
This will be necessary shortly.
@
text
@d1 1
a1 1
/*	$OpenBSD: espvar.h,v 1.4 2001/07/04 08:52:45 niklas Exp $	*/
d36 2
a44 1
	int		sc_tc;
a46 1
	size_t		sc_dmatrans;
d48 6
a53 2
	size_t		*sc_pdmalen;

@


1.4
log
@$OpenBSD$
@
text
@d1 1
a1 1
/*	$OpenBSD: espvar.h,v 1.16 1996/10/13 02:59:50 christos Exp $	*/
d36 1
@


1.3
log
@mac68k-specific portion of m.i. ncr53c9x driver.
@
text
@d1 1
@


1.3.14.1
log
@Sync the SMP branch to something just after 3.0
@
text
@a0 1
/*	$OpenBSD$	*/
@


1.2
log
@Improve reliability on my Q700, at least.  Was getting the occasional
glitch--an extra byte on occasion.
@
text
@d4 2
a5 1
 * Copyright (c) 1994 Peter Galbavy.  All rights reserved.
d33 2
a34 1
#include <machine/param.h>
d36 1
a36 97
#if defined(__sparc__) && !defined(SPARC_DRIVER)
#define	SPARC_DRIVER
#else
#if (_MACHINE == mac68k) && !defined(MAC68K_DRIVER)
#define	MAC68K_DRIVER
#endif
#endif

#define ESP_DEBUG		0

#define	ESP_ABORT_TIMEOUT	2000	/* time to wait for abort */

#define FREQTOCCF(freq)	(((freq + 4) / 5))

/* esp revisions */
#define	ESP100		0x01
#define	ESP100A		0x02
#define	ESP200		0x03
#define	NCR53C94	0x04
#define	NCR53C96	0x05

/*
 * ECB. Holds additional information for each SCSI command Comments: We
 * need a separate scsi command block because we may need to overwrite it
 * with a request sense command.  Basicly, we refrain from fiddling with
 * the scsi_xfer struct (except do the expected updating of return values).
 * We'll generally update: xs->{flags,resid,error,sense,status} and
 * occasionally xs->retries.
 */
struct esp_ecb {
	TAILQ_ENTRY(esp_ecb) chain;
	struct scsi_xfer *xs;	/* SCSI xfer ctrl block from above */
	int flags;
#define	ECB_ALLOC	0x01
#define	ECB_NEXUS	0x02
#define	ECB_SENSE	0x04
#define	ECB_ABORT	0x40
#define	ECB_RESET	0x80
	int timeout;

	struct scsi_generic cmd;  /* SCSI command block */
	int	 clen;
	char	*daddr;		/* Saved data pointer */
	int	 dleft;		/* Residue */
	u_char 	 stat;		/* SCSI status byte */

#if ESP_DEBUG > 0
	char trace[1000];
#endif
};
#if ESP_DEBUG > 0
#define ECB_TRACE(ecb, msg, a, b) do { \
	const char *f = "[" msg "]"; \
	int n = strlen((ecb)->trace); \
	if (n < (sizeof((ecb)->trace)-100)) \
		sprintf((ecb)->trace + n, f,  a, b); \
} while(0)
#else
#define ECB_TRACE(ecb, msg, a, b)
#endif

/*
 * Some info about each (possible) target on the SCSI bus.  This should
 * probably have been a "per target+lunit" structure, but we'll leave it at
 * this for now.  Is there a way to reliably hook it up to sc->fordriver??
 */
struct esp_tinfo {
	int	cmds;		/* #commands processed */
	int	dconns;		/* #disconnects */
	int	touts;		/* #timeouts */
	int	perrs;		/* #parity errors */
	int	senses;		/* #request sense commands sent */
	ushort	lubusy;		/* What local units/subr. are busy? */
	u_char  flags;
#define T_NEED_TO_RESET	0x01	/* Should send a BUS_DEV_RESET */
#define T_NEGOTIATE	0x02	/* (Re)Negotiate synchronous options */
#define T_BUSY		0x04	/* Target is busy, i.e. cmd in progress */
#define T_SYNCMODE	0x08	/* sync mode has been negotiated */
#define T_SYNCHOFF	0x10	/* .. */
#define T_RSELECTOFF	0x20	/* .. */
	u_char  period;		/* Period suggestion */
	u_char  offset;		/* Offset suggestion */
} tinfo_t;

/* Register a linenumber (for debugging) */
#define LOGLINE(p)

#define ESP_SHOWECBS	0x01
#define ESP_SHOWINTS	0x02
#define ESP_SHOWCMDS	0x04
#define ESP_SHOWMISC	0x08
#define ESP_SHOWTRAC	0x10
#define ESP_SHOWSTART	0x20
#define ESP_SHOWPHASE	0x40
#define ESP_SHOWDMA	0x80
#define ESP_SHOWCCMDS	0x100
#define ESP_SHOWMSGS	0x200
a37 41
#ifdef ESP_DEBUG
extern int esp_debug;
#define ESP_ECBS(str)  do {if (esp_debug & ESP_SHOWECBS) printf str;} while (0)
#define ESP_MISC(str)  do {if (esp_debug & ESP_SHOWMISC) printf str;} while (0)
#define ESP_INTS(str)  do {if (esp_debug & ESP_SHOWINTS) printf str;} while (0)
#define ESP_TRACE(str) do {if (esp_debug & ESP_SHOWTRAC) printf str;} while (0)
#define ESP_CMDS(str)  do {if (esp_debug & ESP_SHOWCMDS) printf str;} while (0)
#define ESP_START(str) do {if (esp_debug & ESP_SHOWSTART) printf str;}while (0)
#define ESP_PHASE(str) do {if (esp_debug & ESP_SHOWPHASE) printf str;}while (0)
#define ESP_DMA(str)   do {if (esp_debug & ESP_SHOWDMA) printf str;}while (0)
#define ESP_MSGS(str)  do {if (esp_debug & ESP_SHOWMSGS) printf str;}while (0)
#else
#define ESP_ECBS(str)
#define ESP_MISC(str)
#define ESP_INTS(str)
#define ESP_TRACE(str)
#define ESP_CMDS(str)
#define ESP_START(str)
#define ESP_PHASE(str)
#define ESP_DMA(str)
#define ESP_MSGS(str)
#endif

#define ESP_MAX_MSG_LEN 8

struct esp_softc {
	struct device sc_dev;			/* us as a device */
#ifdef SPARC_DRIVER
	struct sbusdev sc_sd;			/* sbus device */
	struct intrhand sc_ih;			/* intr handler */
#endif
	struct evcnt sc_intrcnt;		/* intr count */
	struct scsi_link sc_link;		/* scsi lint struct */
#ifdef SPARC_DRIVER
	volatile u_char *sc_reg;		/* the registers */
	struct dma_softc *sc_dma;		/* pointer to my dma */
#else
#ifdef MAC68K_DRIVER
	volatile u_char *sc_reg;		/* the registers */
	struct dma_softc _sc_dma;		/* my (fake) DMA structure */
	struct dma_softc *sc_dma;		/* pointer to my (fake) DMA */
a38 28
#else
	volatile u_int32_t *sc_reg;		/* the registers */
	struct tcds_slotconfig *sc_dma;		/* DMA/slot info lives here. */
	void	*sc_cookie;			/* intr. handling cookie */
#endif
#endif

	/* register defaults */
	u_char	sc_cfg1;			/* Config 1 */
	u_char	sc_cfg2;			/* Config 2, not ESP100 */
	u_char	sc_cfg3;			/* Config 3, only ESP200 */
	u_char	sc_ccf;				/* Clock Conversion */
	u_char	sc_timeout;

	/* register copies, see espreadregs() */
	u_char	sc_espintr;
	u_char	sc_espstat;
	u_char	sc_espstep;
	u_char	sc_espfflags;

	/* Lists of command blocks */
	TAILQ_HEAD(ecb_list, esp_ecb) free_list,
				      ready_list,
				      nexus_list;

	struct esp_ecb *sc_nexus;		/* current command */
	struct esp_ecb sc_ecb[8];		/* one per target */
	struct esp_tinfo sc_tinfo[8];
d40 7
a46 3
	/* Data about the current nexus (updated for every cmd switch) */
	caddr_t	sc_dp;				/* Current data pointer */
	ssize_t	sc_dleft;			/* Data left to transfer */
a47 29
	/* Adapter state */
	int	sc_phase;		/* Copy of what bus phase we are in */
	int	sc_prevphase;		/* Copy of what bus phase we were in */
	u_char	sc_state;		/* State applicable to the adapter */
	u_char	sc_flags;
	u_char	sc_selid;
	u_char	sc_lastcmd;

	/* Message stuff */
	u_char	sc_msgpriq;	/* One or more messages to send (encoded) */
	u_char	sc_msgout;	/* What message is on its way out? */
	u_char	sc_msgoutq;	/* What messages have been sent so far? */
	u_char	sc_omess[ESP_MAX_MSG_LEN];
	caddr_t	sc_omp;	/* Message pointer (for multibyte messages) */
	size_t	sc_omlen;
	u_char	sc_imess[ESP_MAX_MSG_LEN + 1];
	caddr_t	sc_imp;	/* Message pointer (for multibyte messages) */
	size_t	sc_imlen;

	/* hardware/openprom stuff */
	int sc_node;				/* PROM node ID */
	int sc_freq;				/* Freq in HZ */
#ifdef SPARC_DRIVER
	int sc_pri;				/* SBUS priority */
#endif
	int sc_id;				/* our scsi id */
	int sc_rev;				/* esp revision */
	int sc_minsync;				/* minimum sync period / 4 */
	int sc_maxxfer;				/* maximum transfer size */
a48 158

/* values for sc_state */
#define ESP_IDLE	1	/* waiting for something to do */
#define ESP_SELECTING	2	/* SCSI command is arbiting  */
#define ESP_RESELECTED	3	/* Has been reselected */
#define ESP_CONNECTED	4	/* Actively using the SCSI bus */
#define	ESP_DISCONNECT	5	/* MSG_DISCONNECT received */
#define	ESP_CMDCOMPLETE	6	/* MSG_CMDCOMPLETE received */
#define	ESP_CLEANING	7
#define ESP_SBR		8	/* Expect a SCSI RST because we commanded it */

/* values for sc_flags */
#define ESP_DROP_MSGI	0x01	/* Discard all msgs (parity err detected) */
#define ESP_ABORTING	0x02	/* Bailing out */
#define ESP_DOINGDMA	0x04	/* The FIFO data path is active! */
#define ESP_SYNCHNEGO	0x08	/* Synch negotiation in progress. */
#define ESP_ICCS	0x10	/* Expect status phase results */
#define ESP_WAITI	0x20	/* Waiting for non-DMA data to arrive */
#define	ESP_ATN		0x40	/* ATN asserted */

/* values for sc_msgout */
#define SEND_DEV_RESET		0x01
#define SEND_PARITY_ERROR	0x02
#define SEND_INIT_DET_ERR	0x04
#define SEND_REJECT		0x08
#define SEND_IDENTIFY  		0x10
#define SEND_ABORT		0x20
#define SEND_SDTR		0x40
#define SEND_WDTR		0x80

/* SCSI Status codes */
#define ST_MASK			0x3e /* bit 0,6,7 is reserved */

/* phase bits */
#define IOI			0x01
#define CDI			0x02
#define MSGI			0x04

/* Information transfer phases */
#define DATA_OUT_PHASE		(0)
#define DATA_IN_PHASE		(IOI)
#define COMMAND_PHASE		(CDI)
#define STATUS_PHASE		(CDI|IOI)
#define MESSAGE_OUT_PHASE	(MSGI|CDI)
#define MESSAGE_IN_PHASE	(MSGI|CDI|IOI)

#define PHASE_MASK		(MSGI|CDI|IOI)

/* Some pseudo phases for getphase()*/
#define BUSFREE_PHASE		0x100	/* Re/Selection no longer valid */
#define INVALID_PHASE		0x101	/* Re/Selection valid, but no REQ yet */
#define PSEUDO_PHASE		0x100	/* "pseudo" bit */

/*
 * Macros to read and write the chip's registers.
 */
#ifdef SPARC_DRIVER
#define	ESP_READ_REG(sc, reg)			\
	((sc)->sc_reg[(reg) * 4])
#define	ESP_WRITE_REG(sc, reg, val)		\
	do {					\
		u_char v = (val);		\
		(sc)->sc_reg[(reg) * 4] = v;	\
	} while (0)
#else /* ! SPARC_DRIVER */
#ifdef MAC68K_DRIVER
#define	ESP_READ_REG(sc, reg)			\
	((sc)->sc_reg[(reg) * 16])
#define	ESP_WRITE_REG(sc, reg, val)		\
	do {					\
		u_char v = (val);		\
		(sc)->sc_reg[(reg) * 16] = v;	\
	} while (0)
#else
#if 1
static inline u_char
ESP_READ_REG(sc, reg)
	struct esp_softc *sc;
	int reg;
{
	u_char v;

	v = sc->sc_reg[reg * 2] & 0xff;
	alpha_mb();
	return v;
}
#else
#define	ESP_READ_REG(sc, reg)			\
	((u_char)((sc)->sc_reg[(reg) * 2] & 0xff))
#endif
#define	ESP_WRITE_REG(sc, reg, val)		\
	do {					\
		u_char v = (val);		\
		(sc)->sc_reg[(reg) * 2] = v;	\
		alpha_mb();			\
	} while (0)
#endif /* MAC68K_DRIVER */
#endif /* SPARC_DRIVER */

#ifdef ESP_DEBUG
#define	ESPCMD(sc, cmd) do {				\
	if (esp_debug & ESP_SHOWCCMDS)			\
		printf("<cmd:0x%x>", (unsigned)cmd);	\
	sc->sc_lastcmd = cmd;				\
	ESP_WRITE_REG(sc, ESP_CMD, cmd);		\
} while (0)
#else
#define	ESPCMD(sc, cmd)		ESP_WRITE_REG(sc, ESP_CMD, cmd)
#endif

#define SAME_ESP(sc, bp, ca) \
	((bp->val[0] == ca->ca_slot && bp->val[1] == ca->ca_offset) || \
	 (bp->val[0] == -1 && bp->val[1] == sc->sc_dev.dv_unit))

#ifndef SPARC_DRIVER

#ifdef MAC68K_DRIVER

/* DMA macros for ESP */
#define DMA_ISINTR(sc)		(ESP_READ_REG((sc)->sc_esp, ESP_STAT) & 0x80)
#define DMA_RESET(sc)		do { (sc)->sc_active = 0; \
				     (sc)->sc_tc = 0;} while(0)
#define DMA_INTR(sc)		dma_intr(sc)
#define DMA_SETUP(sc, paddr, plen, datain, pdmasize)	\
	do { \
		(sc)->sc_dmaaddr = paddr; \
		(sc)->sc_pdmalen = plen; \
		(sc)->sc_datain = datain; \
		(sc)->sc_dmasize = *pdmasize; \
		(sc)->sc_tc = 0; \
	} while (0)

#define DMA_GO(sc) \
	do { \
		if ((sc)->sc_datain == 0) { \
			ESP_WRITE_REG((sc)->sc_esp, \
					ESP_FIFO, **(sc)->sc_dmaaddr); \
			(*(sc)->sc_pdmalen)--; \
			(*(sc)->sc_dmaaddr)++; \
		} \
		(sc)->sc_active = 1; \
	} while (0)

#define DMA_ISACTIVE(sc)	((sc)->sc_active)

#else MAC68K_DRIVER

/* DMA macros for ESP */
#define	DMA_ISINTR(sc)		tcds_dma_isintr(sc)
#define	DMA_RESET(sc)		tcds_dma_reset(sc)
#define	DMA_INTR(sc)		tcds_dma_intr(sc)
#define	DMA_SETUP(sc, addr, len, datain, dmasize) \
				tcds_dma_setup(sc, addr, len, datain, dmasize)
#define	DMA_GO(sc)		tcds_dma_go(sc)
#define	DMA_ISACTIVE(sc)	tcds_dma_isactive(sc)

#endif /* MAC68K_DRIVER */
#endif /* SPARC_DRIVER */
@


1.1
log
@SCSI driver, functional but slow on the Quadra 700.
@
text
@d357 2
a358 1
#define DMA_RESET(sc)		do { (sc)->sc_active = 0; } while(0)
d366 1
d375 1
@
