# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Booth.v" \
"../../../../../CLA.v" \
"../../../../../CSA.v" \
"../../../../Booth.srcs/sources_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
