Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Aug 25 04:44:40 2021
| Host         : madorsky-d2.phys.ufl.edu running 64-bit CentOS Linux release 8.2.2004 (Core)
| Command      : report_control_sets -verbose -file ps_block_wrapper_control_sets_placed.rpt
| Design       : ps_block_wrapper
| Device       : xczu4cg
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   348 |
|    Minimum number of control sets                        |   348 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   204 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   348 |
| >= 0 to < 4        |    46 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |   168 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     2 |
| >= 16              |    82 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             727 |          206 |
| No           | No                    | Yes                    |             170 |           46 |
| No           | Yes                   | No                     |             394 |          115 |
| Yes          | No                    | No                     |            1303 |          255 |
| Yes          | No                    | Yes                    |             150 |           25 |
| Yes          | Yes                   | No                     |            2252 |          398 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                                           Set/Reset Signal                                                                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/AS[0]                                                                                                                                                                             |                1 |              1 |         1.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
| ~ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/AS[0]                                                                                                                                                                             |                1 |              1 |         1.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                 |                2 |              2 |         1.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                               | ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/AS[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                           |                1 |              2 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                 |                1 |              2 |         2.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                 |                1 |              2 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                           |                1 |              2 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/SR[0]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                        | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                                    |                1 |              2 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                 |                1 |              2 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                                                |                2 |              2 |         1.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1][0]                                                                                                                                                                 |                3 |              3 |         1.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              3 |         3.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/axi_arready0                                                                                                                                                                                                              | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_2_in                                                                                                                                                                                                                    | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/state[2]_i_1_n_0                                                                                                                                                                                                             | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                       |                2 |              4 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                     | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                2 |              4 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                   |                3 |              4 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                      |                3 |              4 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                      |                1 |              4 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                   |                1 |              4 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/rst_ps8_0_96M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/shift                                                                                                                                                                            |                2 |              4 |         2.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                3 |              4 |         1.33 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                       | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                 |                1 |              5 |         5.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                      | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                 |                1 |              5 |         5.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/index[4]_i_1_n_0                                                                                                                                                                                                             | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                       | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                 |                2 |              5 |         2.50 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/vio_0/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                                                          | ps_block_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                      | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                 |                1 |              5 |         5.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/rst_ps8_0_96M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | ps_block_i/rst_ps8_0_96M/U0/SEQ/seq_clr                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEIR_O_reg_0[0]                                                                                                                                                                                | ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/AS[0]                                                                                                                                                                             |                1 |              6 |         6.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel                                                                                                                                                                                                      | ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/AS[0]                                                                                                                                                                             |                2 |              6 |         3.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                 |                4 |              6 |         1.50 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                          | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                 |                2 |              6 |         3.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |         3.50 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                       | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                   | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                   | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                   | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                           |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                      | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                      | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[0]                                                                                                                                                                                                                 | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[15]                                                                                                                                                                                                                | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[23]                                                                                                                                                                                                                | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[31]                                                                                                                                                                                                                | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                            |                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                       | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                      | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                       | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                      | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                           |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                      | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                      | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                      | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                      | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                      | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                       | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                   | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                   | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                   | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                                   | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                                   | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                             | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                            | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                            | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                            | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                      | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                      | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                      | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_en                                                                                                                                                                                                                       | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_ready_i_reg[0]                                                                                                 | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                     |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                 | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |         8.00 |
| ~ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |         8.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                   | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                               |                2 |              8 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                                                  | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                    |                2 |             10 |         5.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                   |                1 |             10 |        10.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                      |                2 |             10 |         5.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                      |                2 |             10 |         5.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |         3.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                    |                2 |             10 |         5.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                    |                1 |             10 |        10.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                    |                2 |             10 |         5.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                             |                6 |             11 |         1.83 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                      |                3 |             12 |         4.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |        12.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                    |                3 |             12 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |        12.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                    |                3 |             12 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                              | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |             13 |         2.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                          | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                5 |             13 |         2.60 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_3[0]                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                6 |             15 |         2.50 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                      |                5 |             15 |         3.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/vio_0/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                              | ps_block_i/vio_0/inst/DECODER_INST/clear_int                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |         3.60 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                      |                3 |             18 |         6.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                      |                3 |             18 |         6.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                      |                8 |             20 |         2.50 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                      |                8 |             20 |         2.50 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                      |                7 |             20 |         2.86 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                      |                9 |             20 |         2.22 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                                                                                                                                               |                                                                                                                                                                                                                                                                      |                2 |             24 |        12.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             25 |         2.08 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                      |                6 |             28 |         4.67 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                      |                3 |             28 |         9.33 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                      |                3 |             29 |         9.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                      |                7 |             29 |         4.14 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                             |               10 |             30 |         3.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                            | ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                           |                6 |             31 |         5.17 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg[0]                                                                                                                   | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                            |               19 |             32 |         1.68 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_0[0]                                                                                                                 | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                            |               16 |             32 |         2.00 |
|  ps_block_i/clkTestTop_0/inst/refclk[0]       |                                                                                                                                                                                                                                                                                       | ps_block_i/clkTestTop_0/inst/fm/cnt_rst                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_1[0]                                                                                                                 | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                            |               15 |             32 |         2.13 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                                                      |                2 |             32 |        16.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_2[0]                                                                                                                 | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                            |               18 |             32 |         1.78 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       | ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                             |                7 |             32 |         4.57 |
|  ps_block_i/clkTestTop_0/inst/fclk_p          |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0                                                                                                                                                                                    | ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0                                                                                                                                                                     |                3 |             32 |        10.67 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                               | ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/AS[0]                                                                                                                                                                             |                5 |             32 |         6.40 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                                                      |                2 |             32 |        16.00 |
|  ps_block_i/clkTestTop_0/inst/refclk[1]       |                                                                                                                                                                                                                                                                                       | ps_block_i/clkTestTop_0/inst/fm/cnt_rst                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg_rden                                                                                                                                                                                                              | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/reg64_0/inst/reg64_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                          | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/bit_count[0]_i_1_n_0                                                                                                                                                                                                         | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                6 |             34 |         5.67 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck | ps_block_i/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                            | ps_block_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/AS[0]                                                                                                                                                                             |                5 |             34 |         6.80 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                      |                6 |             34 |         5.67 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                      |                8 |             35 |         4.38 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                      |                7 |             35 |         5.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                      |               11 |             35 |         3.18 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_ready_i_reg[0]                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               10 |             38 |         3.80 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                 | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |                8 |             38 |         4.75 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                      |               10 |             44 |         4.40 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                      |               14 |             44 |         3.14 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                      |                9 |             44 |         4.89 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                      |               14 |             44 |         3.14 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               22 |             45 |         2.05 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                      |                3 |             48 |        16.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                      |                3 |             48 |        16.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                      |                7 |             51 |         7.29 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                      |                7 |             51 |         7.29 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                      |               16 |             60 |         3.75 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                      |               17 |             60 |         3.53 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                      |               17 |             60 |         3.53 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                      |               15 |             60 |         4.00 |
|  ps_block_i/clkTestTop_0/inst/fclk_p          | ps_block_i/vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                      |               30 |             64 |         2.13 |
|  ps_block_i/clkTestTop_0/inst/fclk_p          | ps_block_i/clkTestTop_0/inst/fm/load                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                      |               28 |             64 |         2.29 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output                                                                                                                                                                                                                   | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               18 |             64 |         3.56 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                      |               23 |             68 |         2.96 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                      |               22 |             68 |         3.09 |
|  ps_block_i/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |               25 |             70 |         2.80 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               30 |             90 |         3.00 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    | ps_block_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | ps_block_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    |               31 |             90 |         2.90 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       | ps_block_i/vio_0/inst/PROBE_IN_INST/read_done                                                                                                                                                                                                                        |               34 |            128 |         3.76 |
|  ps_block_i/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                      |              176 |            618 |         3.51 |
+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


