/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.47
Hash     : 7fdfe90
Date     : May  4 2024
Type     : Engineering
Log Time   : Sun May  5 11:52:21 2024 GMT
#Timing report of worst 13 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 6

#Path 1
Startpoint: $iopadmap$i2[0].inpad[0] (.input clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Endpoint  : out:data_in[3].outpad[0] (.output clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)     0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$iopadmap$i2[0].inpad[0] (.input)                                0.000     0.000
$abc$726$new_new_n14__.in[0] (.names)                            0.890     0.890
$abc$726$new_new_n14__.out[0] (.names)                           0.173     1.063
data_in[3].in[0] (.names)                                        0.890     1.953
data_in[3].out[0] (.names)                                       0.218     2.172
out:data_in[3].outpad[0] (.output)                               0.890     3.062
data arrival time                                                          3.062

clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)     0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.062


#Path 2
Startpoint: $iopadmap$data_out.Q[0] (dffre clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Endpoint  : out:$iopadmap$data_out.outpad[0] (.output clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)                       0.000     0.000
clock source latency                                                                       0.000     0.000
$auto$rs_design_edit.cc:332:add_wire_btw_prims$770.inpad[0] (.input)                       0.000     0.000
$auto$clkbufmap.cc:298:execute$734.in[0] (.names)                                          0.890     0.890
$auto$clkbufmap.cc:298:execute$734.out[0] (.names)                                         0.218     1.109
$iopadmap$data_out.C[0] (dffre)                                                            0.890     1.999
$iopadmap$data_out.Q[0] (dffre) [clock-to-output]                                          0.154     2.153
out:$iopadmap$data_out.outpad[0] (.output)                                                 0.890     3.044
data arrival time                                                                                    3.044

clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)                       0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -3.044
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -3.044


#Path 3
Startpoint: output_enable.Q[0] (dffre clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Endpoint  : out:output_enable.outpad[0] (.output clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)                       0.000     0.000
clock source latency                                                                       0.000     0.000
$auto$rs_design_edit.cc:332:add_wire_btw_prims$770.inpad[0] (.input)                       0.000     0.000
$auto$clkbufmap.cc:298:execute$734.in[0] (.names)                                          0.890     0.890
$auto$clkbufmap.cc:298:execute$734.out[0] (.names)                                         0.218     1.109
output_enable.C[0] (dffre)                                                                 0.890     1.999
output_enable.Q[0] (dffre) [clock-to-output]                                               0.154     2.153
out:output_enable.outpad[0] (.output)                                                      0.890     3.044
data arrival time                                                                                    3.044

clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)                       0.000     0.000
clock source latency                                                                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
output external delay                                                                      0.000     0.000
data required time                                                                                   0.000
----------------------------------------------------------------------------------------------------------
data required time                                                                                   0.000
data arrival time                                                                                   -3.044
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -3.044


#Path 4
Startpoint: $auto$rs_design_edit.cc:332:add_wire_btw_prims$774.inpad[0] (.input clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Endpoint  : out:$auto$rs_design_edit.cc:332:add_wire_btw_prims$779.outpad[0] (.output clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)                             0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
$auto$rs_design_edit.cc:332:add_wire_btw_prims$774.inpad[0] (.input)                             0.000     0.000
$auto$rs_design_edit.cc:332:add_wire_btw_prims$779.in[0] (.names)                                0.890     0.890
$auto$rs_design_edit.cc:332:add_wire_btw_prims$779.out[0] (.names)                               0.218     1.109
out:$auto$rs_design_edit.cc:332:add_wire_btw_prims$779.outpad[0] (.output)                       0.890     1.999
data arrival time                                                                                          1.999

clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)                             0.000     0.000
clock source latency                                                                             0.000     0.000
clock uncertainty                                                                                0.000     0.000
output external delay                                                                            0.000     0.000
data required time                                                                                         0.000
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.000
data arrival time                                                                                         -1.999
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.999


#Path 5
Startpoint: $auto$rs_design_edit.cc:332:add_wire_btw_prims$771.inpad[0] (.input clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Endpoint  : out:$auto$rs_design_edit.cc:332:add_wire_btw_prims$775.outpad[0] (.output clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)                             0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
$auto$rs_design_edit.cc:332:add_wire_btw_prims$771.inpad[0] (.input)                             0.000     0.000
$auto$rs_design_edit.cc:332:add_wire_btw_prims$775.in[0] (.names)                                0.890     0.890
$auto$rs_design_edit.cc:332:add_wire_btw_prims$775.out[0] (.names)                               0.218     1.109
out:$auto$rs_design_edit.cc:332:add_wire_btw_prims$775.outpad[0] (.output)                       0.890     1.999
data arrival time                                                                                          1.999

clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)                             0.000     0.000
clock source latency                                                                             0.000     0.000
clock uncertainty                                                                                0.000     0.000
output external delay                                                                            0.000     0.000
data required time                                                                                         0.000
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.000
data arrival time                                                                                         -1.999
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.999


#Path 6
Startpoint: $auto$rs_design_edit.cc:332:add_wire_btw_prims$772.inpad[0] (.input clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Endpoint  : out:$auto$rs_design_edit.cc:332:add_wire_btw_prims$777.outpad[0] (.output clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)                             0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
$auto$rs_design_edit.cc:332:add_wire_btw_prims$772.inpad[0] (.input)                             0.000     0.000
$auto$rs_design_edit.cc:332:add_wire_btw_prims$777.in[0] (.names)                                0.890     0.890
$auto$rs_design_edit.cc:332:add_wire_btw_prims$777.out[0] (.names)                               0.218     1.109
out:$auto$rs_design_edit.cc:332:add_wire_btw_prims$777.outpad[0] (.output)                       0.890     1.999
data arrival time                                                                                          1.999

clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)                             0.000     0.000
clock source latency                                                                             0.000     0.000
clock uncertainty                                                                                0.000     0.000
output external delay                                                                            0.000     0.000
data required time                                                                                         0.000
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.000
data arrival time                                                                                         -1.999
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.999


#Path 7
Startpoint: $auto$rs_design_edit.cc:332:add_wire_btw_prims$773.inpad[0] (.input clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Endpoint  : out:$auto$rs_design_edit.cc:332:add_wire_btw_prims$778.outpad[0] (.output clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)                             0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
$auto$rs_design_edit.cc:332:add_wire_btw_prims$773.inpad[0] (.input)                             0.000     0.000
$auto$rs_design_edit.cc:332:add_wire_btw_prims$778.in[0] (.names)                                0.890     0.890
$auto$rs_design_edit.cc:332:add_wire_btw_prims$778.out[0] (.names)                               0.218     1.109
out:$auto$rs_design_edit.cc:332:add_wire_btw_prims$778.outpad[0] (.output)                       0.890     1.999
data arrival time                                                                                          1.999

clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)                             0.000     0.000
clock source latency                                                                             0.000     0.000
clock uncertainty                                                                                0.000     0.000
output external delay                                                                            0.000     0.000
data required time                                                                                         0.000
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.000
data arrival time                                                                                         -1.999
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.999


#Path 8
Startpoint: $iopadmap$i1[0].inpad[0] (.input clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Endpoint  : out:data_in[0].outpad[0] (.output clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)     0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$iopadmap$i1[0].inpad[0] (.input)                                0.000     0.000
data_in[0].in[0] (.names)                                        0.890     0.890
data_in[0].out[0] (.names)                                       0.218     1.109
out:data_in[0].outpad[0] (.output)                               0.890     1.999
data arrival time                                                          1.999

clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)     0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.999


#Path 9
Startpoint: $iopadmap$i1[1].inpad[0] (.input clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Endpoint  : out:data_in[1].outpad[0] (.output clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)     0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$iopadmap$i1[1].inpad[0] (.input)                                0.000     0.000
data_in[1].in[0] (.names)                                        0.890     0.890
data_in[1].out[0] (.names)                                       0.218     1.109
out:data_in[1].outpad[0] (.output)                               0.890     1.999
data arrival time                                                          1.999

clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)     0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.999


#Path 10
Startpoint: $iopadmap$i1[2].inpad[0] (.input clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Endpoint  : out:data_in[2].outpad[0] (.output clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)     0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
$iopadmap$i1[2].inpad[0] (.input)                                0.000     0.000
data_in[2].in[0] (.names)                                        0.890     0.890
data_in[2].out[0] (.names)                                       0.173     1.063
out:data_in[2].outpad[0] (.output)                               0.890     1.953
data arrival time                                                          1.953

clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)     0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.953
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.953


#Path 11
Startpoint: $auto$rs_design_edit.cc:332:add_wire_btw_prims$774.inpad[0] (.input clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Endpoint  : $iopadmap$data_out.R[0] (dffre clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)                       0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       0.000     0.000
$auto$rs_design_edit.cc:332:add_wire_btw_prims$774.inpad[0] (.input)                       0.000     0.000
$iopadmap$reset.in[0] (.names)                                                             0.890     0.890
$iopadmap$reset.out[0] (.names)                                                            0.218     1.109
$iopadmap$data_out.R[0] (dffre)                                                            0.890     1.999
data arrival time                                                                                    1.999

clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)                       0.000     0.000
clock source latency                                                                       0.000     0.000
$auto$rs_design_edit.cc:332:add_wire_btw_prims$770.inpad[0] (.input)                       0.000     0.000
$auto$clkbufmap.cc:298:execute$734.in[0] (.names)                                          0.890     0.890
$auto$clkbufmap.cc:298:execute$734.out[0] (.names)                                         0.218     1.109
$iopadmap$data_out.C[0] (dffre)                                                            0.890     1.999
clock uncertainty                                                                          0.000     1.999
cell setup time                                                                           -0.032     1.967
data required time                                                                                   1.967
----------------------------------------------------------------------------------------------------------
data required time                                                                                   1.967
data arrival time                                                                                   -1.999
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -0.032


#Path 12
Startpoint: $auto$rs_design_edit.cc:332:add_wire_btw_prims$774.inpad[0] (.input clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Endpoint  : output_enable.R[0] (dffre clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)                       0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       0.000     0.000
$auto$rs_design_edit.cc:332:add_wire_btw_prims$774.inpad[0] (.input)                       0.000     0.000
$iopadmap$reset.in[0] (.names)                                                             0.890     0.890
$iopadmap$reset.out[0] (.names)                                                            0.218     1.109
output_enable.R[0] (dffre)                                                                 0.890     1.999
data arrival time                                                                                    1.999

clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)                       0.000     0.000
clock source latency                                                                       0.000     0.000
$auto$rs_design_edit.cc:332:add_wire_btw_prims$770.inpad[0] (.input)                       0.000     0.000
$auto$clkbufmap.cc:298:execute$734.in[0] (.names)                                          0.890     0.890
$auto$clkbufmap.cc:298:execute$734.out[0] (.names)                                         0.218     1.109
output_enable.C[0] (dffre)                                                                 0.890     1.999
clock uncertainty                                                                          0.000     1.999
cell setup time                                                                           -0.032     1.967
data required time                                                                                   1.967
----------------------------------------------------------------------------------------------------------
data required time                                                                                   1.967
data arrival time                                                                                   -1.999
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -0.032


#Path 13
Startpoint: data_out_flop.inpad[0] (.input clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Endpoint  : $iopadmap$data_out.D[0] (dffre clocked by $auto$rs_design_edit.cc:332:add_wire_btw_prims$770)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)                       0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       0.000     0.000
data_out_flop.inpad[0] (.input)                                                            0.000     0.000
$iopadmap$data_out.D[0] (dffre)                                                            0.890     0.890
data arrival time                                                                                    0.890

clock $auto$rs_design_edit.cc:332:add_wire_btw_prims$770 (rise edge)                       0.000     0.000
clock source latency                                                                       0.000     0.000
$auto$rs_design_edit.cc:332:add_wire_btw_prims$770.inpad[0] (.input)                       0.000     0.000
$auto$clkbufmap.cc:298:execute$734.in[0] (.names)                                          0.890     0.890
$auto$clkbufmap.cc:298:execute$734.out[0] (.names)                                         0.218     1.109
$iopadmap$data_out.C[0] (dffre)                                                            0.890     1.999
clock uncertainty                                                                          0.000     1.999
cell setup time                                                                           -0.032     1.967
data required time                                                                                   1.967
----------------------------------------------------------------------------------------------------------
data required time                                                                                   1.967
data arrival time                                                                                   -0.890
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          1.077


#End of timing report
