

================================================================
== Vitis HLS Report for 'decision_function_115'
================================================================
* Date:           Thu Jan 23 13:40:55 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.123 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.12>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_40_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_40_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_39_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_39_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_38_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_38_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_35_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_35_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_33_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_33_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_28_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_28_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_25_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_25_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_19_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_19_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_18_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_18_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_17_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_17_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_25_val_read, i18 389" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%icmp_ln86_1624 = icmp_slt  i18 %x_28_val_read, i18 22092" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_1624' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%icmp_ln86_1625 = icmp_slt  i18 %x_3_val_read, i18 143590" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_1625' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln86_1626 = icmp_slt  i18 %x_1_val_read, i18 192175" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1626' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln86_1627 = icmp_slt  i18 %x_17_val_read, i18 95" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1627' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86_1628 = icmp_slt  i18 %x_10_val_read, i18 344" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1628' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_1629 = icmp_slt  i18 %x_40_val_read, i18 219" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1629' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_1630 = icmp_slt  i18 %x_1_val_read, i18 181239" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1630' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_1631 = icmp_slt  i18 %x_1_val_read, i18 6737" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1631' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_1632 = icmp_slt  i18 %x_33_val_read, i18 788" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1632' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_1633 = icmp_slt  i18 %x_18_val_read, i18 13510" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1633' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_1634 = icmp_slt  i18 %x_17_val_read, i18 28" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1634' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_1635 = icmp_slt  i18 %x_3_val_read, i18 143334" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1635' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_1636 = icmp_slt  i18 %x_39_val_read, i18 747" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1636' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_1637 = icmp_slt  i18 %x_38_val_read, i18 1" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1637' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_1638 = icmp_slt  i18 %x_52_val_read, i18 71169" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1638' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_1639 = icmp_slt  i18 %x_9_val_read, i18 5117" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1639' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_1640 = icmp_slt  i18 %x_15_val_read, i18 28" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1640' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_1641 = icmp_slt  i18 %x_19_val_read, i18 3460" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1641' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1642 = icmp_slt  i18 %x_35_val_read, i18 1" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1642' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_1643 = icmp_slt  i18 %x_39_val_read, i18 2169" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1643' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 40 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1624, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 41 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_777 = xor i1 %icmp_ln86_1624, i1 1" [firmware/BDT.h:104]   --->   Operation 42 'xor' 'xor_ln104_777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_777" [firmware/BDT.h:104]   --->   Operation 43 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.12ns)   --->   "%and_ln102_1802 = and i1 %icmp_ln86_1625, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 44 'and' 'and_ln102_1802' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_307)   --->   "%xor_ln104_778 = xor i1 %icmp_ln86_1625, i1 1" [firmware/BDT.h:104]   --->   Operation 45 'xor' 'xor_ln104_778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_307 = and i1 %and_ln102, i1 %xor_ln104_778" [firmware/BDT.h:104]   --->   Operation 46 'and' 'and_ln104_307' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.12ns)   --->   "%and_ln102_1803 = and i1 %icmp_ln86_1626, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 47 'and' 'and_ln102_1803' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_308)   --->   "%xor_ln104_779 = xor i1 %icmp_ln86_1626, i1 1" [firmware/BDT.h:104]   --->   Operation 48 'xor' 'xor_ln104_779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_308 = and i1 %and_ln104, i1 %xor_ln104_779" [firmware/BDT.h:104]   --->   Operation 49 'and' 'and_ln104_308' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.12ns)   --->   "%and_ln102_1804 = and i1 %icmp_ln86_1627, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 50 'and' 'and_ln102_1804' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_309)   --->   "%xor_ln104_780 = xor i1 %icmp_ln86_1627, i1 1" [firmware/BDT.h:104]   --->   Operation 51 'xor' 'xor_ln104_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_309 = and i1 %xor_ln104_780, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 52 'and' 'and_ln104_309' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.12ns)   --->   "%and_ln102_1805 = and i1 %icmp_ln86_1628, i1 %and_ln102_1802" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102_1805' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1577)   --->   "%xor_ln104_781 = xor i1 %icmp_ln86_1628, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104_781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.12ns)   --->   "%and_ln102_1806 = and i1 %icmp_ln86_1629, i1 %and_ln104_307" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_1806' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1582)   --->   "%xor_ln104_782 = xor i1 %icmp_ln86_1629, i1 1" [firmware/BDT.h:104]   --->   Operation 56 'xor' 'xor_ln104_782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.12ns)   --->   "%and_ln102_1807 = and i1 %icmp_ln86_1630, i1 %and_ln102_1803" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_1807' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1586)   --->   "%xor_ln104_783 = xor i1 %icmp_ln86_1630, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1575)   --->   "%and_ln102_1810 = and i1 %icmp_ln86_1633, i1 %and_ln104_309" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_1810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1575)   --->   "%and_ln102_1811 = and i1 %icmp_ln86_1634, i1 %and_ln102_1805" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_1811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1577)   --->   "%and_ln102_1812 = and i1 %icmp_ln86_1635, i1 %xor_ln104_781" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_1812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1577)   --->   "%and_ln102_1813 = and i1 %and_ln102_1812, i1 %and_ln102_1802" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_1813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1580)   --->   "%and_ln102_1814 = and i1 %icmp_ln86_1636, i1 %and_ln102_1806" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_1814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1582)   --->   "%and_ln102_1815 = and i1 %icmp_ln86_1637, i1 %xor_ln104_782" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_1815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1582)   --->   "%and_ln102_1816 = and i1 %and_ln102_1815, i1 %and_ln104_307" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_1816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1584)   --->   "%and_ln102_1817 = and i1 %icmp_ln86_1638, i1 %and_ln102_1807" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_1817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1586)   --->   "%and_ln102_1818 = and i1 %icmp_ln86_1639, i1 %xor_ln104_783" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1586)   --->   "%and_ln102_1819 = and i1 %and_ln102_1818, i1 %and_ln102_1803" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_1819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1575)   --->   "%select_ln117 = select i1 %and_ln102_1810, i2 1, i2 2" [firmware/BDT.h:117]   --->   Operation 69 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1575)   --->   "%or_ln117 = or i1 %and_ln104_309, i1 %and_ln102_1811" [firmware/BDT.h:117]   --->   Operation 70 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1575)   --->   "%select_ln117_1574 = select i1 %and_ln104_309, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 71 'select' 'select_ln117_1574' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1575)   --->   "%zext_ln117 = zext i2 %select_ln117_1574" [firmware/BDT.h:117]   --->   Operation 72 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.12ns)   --->   "%or_ln117_1465 = or i1 %and_ln104_309, i1 %and_ln102_1805" [firmware/BDT.h:117]   --->   Operation 73 'or' 'or_ln117_1465' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1575 = select i1 %or_ln117, i3 %zext_ln117, i3 4" [firmware/BDT.h:117]   --->   Operation 74 'select' 'select_ln117_1575' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1577)   --->   "%or_ln117_1466 = or i1 %or_ln117_1465, i1 %and_ln102_1813" [firmware/BDT.h:117]   --->   Operation 75 'or' 'or_ln117_1466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1577)   --->   "%select_ln117_1576 = select i1 %or_ln117_1465, i3 %select_ln117_1575, i3 5" [firmware/BDT.h:117]   --->   Operation 76 'select' 'select_ln117_1576' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.12ns)   --->   "%or_ln117_1467 = or i1 %and_ln104_309, i1 %and_ln102_1802" [firmware/BDT.h:117]   --->   Operation 77 'or' 'or_ln117_1467' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1577 = select i1 %or_ln117_1466, i3 %select_ln117_1576, i3 6" [firmware/BDT.h:117]   --->   Operation 78 'select' 'select_ln117_1577' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1580)   --->   "%or_ln117_1468 = or i1 %or_ln117_1467, i1 %and_ln102_1814" [firmware/BDT.h:117]   --->   Operation 79 'or' 'or_ln117_1468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1580)   --->   "%select_ln117_1578 = select i1 %or_ln117_1467, i3 %select_ln117_1577, i3 7" [firmware/BDT.h:117]   --->   Operation 80 'select' 'select_ln117_1578' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1580)   --->   "%zext_ln117_175 = zext i3 %select_ln117_1578" [firmware/BDT.h:117]   --->   Operation 81 'zext' 'zext_ln117_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.12ns)   --->   "%or_ln117_1469 = or i1 %or_ln117_1467, i1 %and_ln102_1806" [firmware/BDT.h:117]   --->   Operation 82 'or' 'or_ln117_1469' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1580)   --->   "%select_ln117_1579 = select i1 %or_ln117_1468, i4 %zext_ln117_175, i4 8" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_1579' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1582)   --->   "%or_ln117_1470 = or i1 %or_ln117_1469, i1 %and_ln102_1816" [firmware/BDT.h:117]   --->   Operation 84 'or' 'or_ln117_1470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1580 = select i1 %or_ln117_1469, i4 %select_ln117_1579, i4 9" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117_1580' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.12ns)   --->   "%or_ln117_1471 = or i1 %and_ln104_309, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_1471' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1582)   --->   "%select_ln117_1581 = select i1 %or_ln117_1470, i4 %select_ln117_1580, i4 10" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_1581' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1584)   --->   "%or_ln117_1472 = or i1 %or_ln117_1471, i1 %and_ln102_1817" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_1472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1582 = select i1 %or_ln117_1471, i4 %select_ln117_1581, i4 11" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_1582' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.12ns)   --->   "%or_ln117_1473 = or i1 %or_ln117_1471, i1 %and_ln102_1807" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_1473' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1584)   --->   "%select_ln117_1583 = select i1 %or_ln117_1472, i4 %select_ln117_1582, i4 12" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_1583' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1586)   --->   "%or_ln117_1474 = or i1 %or_ln117_1473, i1 %and_ln102_1819" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_1474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1584 = select i1 %or_ln117_1473, i4 %select_ln117_1583, i4 13" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_1584' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.12ns)   --->   "%or_ln117_1475 = or i1 %or_ln117_1471, i1 %and_ln102_1803" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_1475' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1586)   --->   "%select_ln117_1585 = select i1 %or_ln117_1474, i4 %select_ln117_1584, i4 14" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1585' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1586 = select i1 %or_ln117_1475, i4 %select_ln117_1585, i4 15" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_1586' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.12ns)   --->   "%or_ln117_1479 = or i1 %and_ln104_309, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_1479' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.84>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 98 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.12ns)   --->   "%and_ln102_1808 = and i1 %icmp_ln86_1631, i1 %and_ln104_308" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_1808' <Predicate = (or_ln117_1479)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1590)   --->   "%xor_ln104_784 = xor i1 %icmp_ln86_1631, i1 1" [firmware/BDT.h:104]   --->   Operation 100 'xor' 'xor_ln104_784' <Predicate = (or_ln117_1479)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.12ns)   --->   "%and_ln102_1809 = and i1 %icmp_ln86_1632, i1 %and_ln102_1804" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_1809' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_785 = xor i1 %icmp_ln86_1632, i1 1" [firmware/BDT.h:104]   --->   Operation 102 'xor' 'xor_ln104_785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1588)   --->   "%and_ln102_1820 = and i1 %icmp_ln86_1640, i1 %and_ln102_1808" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_1820' <Predicate = (or_ln117_1479)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1590)   --->   "%and_ln102_1821 = and i1 %icmp_ln86_1641, i1 %xor_ln104_784" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_1821' <Predicate = (or_ln117_1479)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1590)   --->   "%and_ln102_1822 = and i1 %and_ln102_1821, i1 %and_ln104_308" [firmware/BDT.h:102]   --->   Operation 105 'and' 'and_ln102_1822' <Predicate = (or_ln117_1479)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1592)   --->   "%and_ln102_1823 = and i1 %icmp_ln86_1642, i1 %and_ln102_1809" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_1823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1824 = and i1 %icmp_ln86_1643, i1 %xor_ln104_785" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_1824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1825 = and i1 %and_ln102_1824, i1 %and_ln102_1804" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_1825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1588)   --->   "%or_ln117_1476 = or i1 %or_ln117_1475, i1 %and_ln102_1820" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_1476' <Predicate = (or_ln117_1479)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1588)   --->   "%zext_ln117_176 = zext i4 %select_ln117_1586" [firmware/BDT.h:117]   --->   Operation 110 'zext' 'zext_ln117_176' <Predicate = (or_ln117_1479)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.12ns)   --->   "%or_ln117_1477 = or i1 %or_ln117_1475, i1 %and_ln102_1808" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_1477' <Predicate = (or_ln117_1479)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1588)   --->   "%select_ln117_1587 = select i1 %or_ln117_1476, i5 %zext_ln117_176, i5 16" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_1587' <Predicate = (or_ln117_1479)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1590)   --->   "%or_ln117_1478 = or i1 %or_ln117_1477, i1 %and_ln102_1822" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_1478' <Predicate = (or_ln117_1479)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1588 = select i1 %or_ln117_1477, i5 %select_ln117_1587, i5 17" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_1588' <Predicate = (or_ln117_1479)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1590)   --->   "%select_ln117_1589 = select i1 %or_ln117_1478, i5 %select_ln117_1588, i5 18" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_1589' <Predicate = (or_ln117_1479)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1592)   --->   "%or_ln117_1480 = or i1 %or_ln117_1479, i1 %and_ln102_1823" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_1480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1590 = select i1 %or_ln117_1479, i5 %select_ln117_1589, i5 23" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_1590' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.12ns)   --->   "%or_ln117_1481 = or i1 %or_ln117_1479, i1 %and_ln102_1809" [firmware/BDT.h:117]   --->   Operation 118 'or' 'or_ln117_1481' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1592)   --->   "%select_ln117_1591 = select i1 %or_ln117_1480, i5 %select_ln117_1590, i5 24" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_1591' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1482 = or i1 %or_ln117_1481, i1 %and_ln102_1825" [firmware/BDT.h:117]   --->   Operation 120 'or' 'or_ln117_1482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1592 = select i1 %or_ln117_1481, i5 %select_ln117_1591, i5 25" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_1592' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1593 = select i1 %or_ln117_1482, i5 %select_ln117_1592, i5 26" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_1593' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.76ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.26i12.i12.i5, i5 1, i12 2899, i5 2, i12 256, i5 3, i12 988, i5 4, i12 3769, i5 5, i12 4093, i5 6, i12 683, i5 7, i12 80, i5 8, i12 883, i5 9, i12 1105, i5 10, i12 4000, i5 11, i12 3871, i5 12, i12 28, i5 13, i12 3762, i5 14, i12 663, i5 15, i12 130, i5 16, i12 4079, i5 17, i12 10, i5 18, i12 3869, i5 19, i12 680, i5 20, i12 211, i5 21, i12 288, i5 22, i12 3359, i5 23, i12 3400, i5 24, i12 87, i5 25, i12 3767, i5 26, i12 690, i12 0, i5 %select_ln117_1593" [firmware/BDT.h:118]   --->   Operation 123 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.76> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 124 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.123ns
The critical path consists of the following:
	wire read operation ('x_28_val_read', firmware/BDT.h:86) on port 'x_28_val' (firmware/BDT.h:86) [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_1624', firmware/BDT.h:86) [35]  (0.797 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [56]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1802', firmware/BDT.h:102) [59]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1805', firmware/BDT.h:102) [68]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1811', firmware/BDT.h:102) [79]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [95]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1575', firmware/BDT.h:117) [99]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1576', firmware/BDT.h:117) [101]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1577', firmware/BDT.h:117) [103]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1578', firmware/BDT.h:117) [105]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1579', firmware/BDT.h:117) [108]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1580', firmware/BDT.h:117) [110]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1581', firmware/BDT.h:117) [112]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1582', firmware/BDT.h:117) [114]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1583', firmware/BDT.h:117) [116]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1584', firmware/BDT.h:117) [118]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1585', firmware/BDT.h:117) [120]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1586', firmware/BDT.h:117) [122]  (0.351 ns)

 <State 2>: 1.846ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1808', firmware/BDT.h:102) [74]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1477', firmware/BDT.h:117) [124]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_1588', firmware/BDT.h:117) [127]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1589', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1590', firmware/BDT.h:117) [131]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1591', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1592', firmware/BDT.h:117) [135]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1593', firmware/BDT.h:117) [136]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [137]  (0.768 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
