// Seed: 2159994863
module module_0 (
    input tri0 id_0
);
  logic id_2;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_17 = 32'd5,
    parameter id_18 = 32'd39,
    parameter id_8  = 32'd54
) (
    input supply1 id_0,
    output tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    output uwire id_4[1 'h0 !=  id_17 : -1 'h0],
    input tri1 id_5,
    output supply1 id_6,
    input tri1 id_7,
    input supply0 _id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    input uwire id_12,
    output tri id_13,
    inout wor id_14,
    input tri1 id_15[1 : 1  *  -1  -  -1],
    inout wand id_16,
    output uwire _id_17,
    input wor _id_18,
    input tri0 id_19,
    input tri1 id_20
);
  wand [id_18 : 1] id_22;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  wire [~  -1 : id_8] id_23, id_24;
  assign id_22 = 1;
  assign id_3  = 1;
endmodule
