<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3683" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3683{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3683{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3683{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3683{left:70px;bottom:1084px;letter-spacing:-0.09px;}
#t5_3683{left:156px;bottom:1084px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t6_3683{left:70px;bottom:1060px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_3683{left:70px;bottom:1043px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t8_3683{left:70px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t9_3683{left:70px;bottom:1000px;}
#ta_3683{left:96px;bottom:1004px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_3683{left:70px;bottom:977px;}
#tc_3683{left:96px;bottom:981px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#td_3683{left:70px;bottom:931px;letter-spacing:-0.09px;}
#te_3683{left:156px;bottom:931px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#tf_3683{left:70px;bottom:907px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_3683{left:70px;bottom:890px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_3683{left:70px;bottom:873px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#ti_3683{left:70px;bottom:823px;letter-spacing:-0.1px;}
#tj_3683{left:156px;bottom:823px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tk_3683{left:70px;bottom:799px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tl_3683{left:70px;bottom:782px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_3683{left:70px;bottom:758px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_3683{left:70px;bottom:741px;letter-spacing:-0.17px;word-spacing:-0.81px;}
#to_3683{left:70px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tp_3683{left:70px;bottom:707px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_3683{left:70px;bottom:657px;letter-spacing:-0.09px;}
#tr_3683{left:156px;bottom:657px;letter-spacing:-0.11px;}
#ts_3683{left:70px;bottom:633px;letter-spacing:-0.17px;word-spacing:-1.16px;}
#tt_3683{left:70px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tu_3683{left:70px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#tv_3683{left:70px;bottom:531px;letter-spacing:0.17px;}
#tw_3683{left:151px;bottom:531px;letter-spacing:0.19px;word-spacing:0.04px;}
#tx_3683{left:150px;bottom:505px;letter-spacing:0.22px;}
#ty_3683{left:70px;bottom:480px;letter-spacing:-0.16px;word-spacing:-0.83px;}
#tz_3683{left:70px;bottom:464px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t10_3683{left:70px;bottom:447px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_3683{left:70px;bottom:430px;letter-spacing:-0.16px;word-spacing:-1.36px;}
#t12_3683{left:70px;bottom:413px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_3683{left:70px;bottom:396px;letter-spacing:-0.16px;word-spacing:-0.88px;}
#t14_3683{left:70px;bottom:380px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t15_3683{left:70px;bottom:363px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t16_3683{left:70px;bottom:338px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t17_3683{left:70px;bottom:322px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#t18_3683{left:70px;bottom:263px;letter-spacing:0.14px;}
#t19_3683{left:152px;bottom:263px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1a_3683{left:70px;bottom:239px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1b_3683{left:70px;bottom:222px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_3683{left:70px;bottom:205px;letter-spacing:-0.16px;word-spacing:-0.92px;}
#t1d_3683{left:70px;bottom:189px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#t1e_3683{left:70px;bottom:172px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#t1f_3683{left:70px;bottom:155px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_3683{left:70px;bottom:138px;letter-spacing:-0.15px;word-spacing:-0.47px;}

.s1_3683{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3683{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3683{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3683{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3683{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3683{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3683{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3683" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3683Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3683" style="-webkit-user-select: none;"><object width="935" height="1210" data="3683/3683.svg" type="image/svg+xml" id="pdf3683" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3683" class="t s1_3683">Vol. 3B </span><span id="t2_3683" class="t s1_3683">18-51 </span>
<span id="t3_3683" class="t s2_3683">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3683" class="t s3_3683">18.18.8.1 </span><span id="t5_3683" class="t s3_3683">Monitoring Dynamic Configuration </span>
<span id="t6_3683" class="t s4_3683">Both the IA32_QM_EVTSEL and IA32_PQR_ASSOC registers are accessible and modifiable at any time during </span>
<span id="t7_3683" class="t s4_3683">execution using RDMSR/WRMSR unless otherwise noted. When writing to these MSRs a #GP(0) will be generated </span>
<span id="t8_3683" class="t s4_3683">if any of the following conditions occur: </span>
<span id="t9_3683" class="t s5_3683">• </span><span id="ta_3683" class="t s4_3683">A reserved bit is modified, </span>
<span id="tb_3683" class="t s5_3683">• </span><span id="tc_3683" class="t s4_3683">An RMID exceeding the maxRMID is used. </span>
<span id="td_3683" class="t s3_3683">18.18.8.2 </span><span id="te_3683" class="t s3_3683">Monitoring Operation With Power Saving Features </span>
<span id="tf_3683" class="t s4_3683">Note that some advanced power management features such as deep package C-states may shrink the L3 cache </span>
<span id="tg_3683" class="t s4_3683">and cause CMT occupancy count to be reduced. MBM bandwidth counts may increase due to flushing cached data </span>
<span id="th_3683" class="t s4_3683">out of L3. </span>
<span id="ti_3683" class="t s3_3683">18.18.8.3 </span><span id="tj_3683" class="t s3_3683">Monitoring Operation with Other Operating Modes </span>
<span id="tk_3683" class="t s4_3683">The states in IA32_PQR_ASSOC and monitoring counter are unmodified across an SMI delivery. Thus, the execu- </span>
<span id="tl_3683" class="t s4_3683">tion of SMM handler code and SMM handler’s data can manifest as spurious contribution in the monitored data. </span>
<span id="tm_3683" class="t s4_3683">It is possible for an SMM handler to minimize the impact on of spurious contribution in the QOS monitoring </span>
<span id="tn_3683" class="t s4_3683">counters by reserving a dedicated RMID for monitoring the SMM handler. Such an SMM handler can save the previ- </span>
<span id="to_3683" class="t s4_3683">ously configured QOS Monitoring state immediately upon entering SMM, and restoring the QOS monitoring state </span>
<span id="tp_3683" class="t s4_3683">back to the prev-SMM RMID upon exit. </span>
<span id="tq_3683" class="t s3_3683">18.18.8.4 </span><span id="tr_3683" class="t s3_3683">Monitoring Operation with RAS Features </span>
<span id="ts_3683" class="t s4_3683">In general, the Reliability, Availability, and Serviceability (RAS) features present in Intel Platforms are not expected </span>
<span id="tt_3683" class="t s4_3683">to significantly affect shared resource monitoring counts. In cases where software RAS features cause memory </span>
<span id="tu_3683" class="t s4_3683">copies or cache accesses, these may be tracked and may influence the shared resource monitoring counter values. </span>
<span id="tv_3683" class="t s6_3683">18.19 </span><span id="tw_3683" class="t s6_3683">INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) ALLOCATION </span>
<span id="tx_3683" class="t s6_3683">FEATURES </span>
<span id="ty_3683" class="t s4_3683">The Intel Resource Director Technology (Intel RDT) feature set provides a set of allocation (resource control) capa- </span>
<span id="tz_3683" class="t s4_3683">bilities including Cache Allocation Technology (CAT) and Code and Data Prioritization (CDP). The Intel Xeon </span>
<span id="t10_3683" class="t s4_3683">processor E5 v4 family (and a subset of communication-focused processors in the Intel Xeon E5 v3 family) intro- </span>
<span id="t11_3683" class="t s4_3683">duce capabilities to configure and make use of the Cache Allocation Technology (CAT) mechanisms on the L3 cache. </span>
<span id="t12_3683" class="t s4_3683">Certain Intel Atom processors also provide support for control over the L2 cache, with capabilities as described </span>
<span id="t13_3683" class="t s4_3683">below. The programming interface for Cache Allocation Technology and for the more general allocation capabilities </span>
<span id="t14_3683" class="t s4_3683">are described in the rest of this chapter. The CAT and CDP capabilities, where architecturally supported, may be </span>
<span id="t15_3683" class="t s4_3683">detected and enumerated in software using the CPUID instruction, as described in this chapter. </span>
<span id="t16_3683" class="t s4_3683">The Intel Xeon Scalable Processor Family introduces the Memory Bandwidth Allocation (MBA) feature which </span>
<span id="t17_3683" class="t s4_3683">provides indirect control over the memory bandwidth available to CPU cores, and is discussed later in this chapter. </span>
<span id="t18_3683" class="t s7_3683">18.19.1 </span><span id="t19_3683" class="t s7_3683">Introduction to Cache Allocation Technology (CAT) </span>
<span id="t1a_3683" class="t s4_3683">Cache Allocation Technology enables an Operating System (OS), Hypervisor /Virtual Machine Manager (VMM) or </span>
<span id="t1b_3683" class="t s4_3683">similar system service management agent to specify the amount of cache space into which an application can fill </span>
<span id="t1c_3683" class="t s4_3683">(as a hint to hardware - certain features such as power management may override CAT settings). Specialized user- </span>
<span id="t1d_3683" class="t s4_3683">level implementations with minimal OS support are also possible, though not necessarily recommended (see notes </span>
<span id="t1e_3683" class="t s4_3683">below for OS/Hypervisor with respect to ring 3 software and virtual guests). Depending on the processor family, L2 </span>
<span id="t1f_3683" class="t s4_3683">or L3 cache allocation capability may be provided, and the technology is designed to scale across multiple cache </span>
<span id="t1g_3683" class="t s4_3683">levels and technology generations. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
