
---------- Begin Simulation Statistics ----------
final_tick                                74596708500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102847                       # Simulator instruction rate (inst/s)
host_mem_usage                                 854972                       # Number of bytes of host memory used
host_op_rate                                   115609                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1944.64                       # Real time elapsed on the host
host_tick_rate                               38360245                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   200000000                       # Number of instructions simulated
sim_ops                                     224817966                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074597                       # Number of seconds simulated
sim_ticks                                 74596708500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.992353                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                19325309                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             19326787                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             36012                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          37362887                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             582923                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          583250                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              327                       # Number of indirect misses.
system.cpu.branchPred.lookups                46299039                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect            0                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect        30297                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong         5932                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          140                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           19                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0      1513462                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2       975422                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4       148973                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         2357                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7      1241262                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8        31549                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9         8680                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10       177682                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11       179650                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12       157571                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13       107256                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14       102521                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15       216106                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16       249871                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17       134727                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18       105372                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19       167371                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20       182403                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22       313347                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24       308291                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26       264148                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28       250790                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         4977                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit        10754                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         1515                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect     30236194                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          460                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2       329061                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4        96679                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6       844896                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7       262301                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8       377717                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9       388839                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10      1508689                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11        39938                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12         1145                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         1291                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14       107343                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15       236591                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16       238959                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17       314321                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18       126931                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19       229039                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20        85845                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22       153479                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24       409663                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26       300241                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28       313413                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30       472430                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect      6804910                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          554                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        27409                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                 2070254                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           85                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  96695112                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 92004675                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             35582                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   45955330                       # Number of branches committed
system.cpu.commit.bw_lim_events              11780053                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls          200088                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1342799                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            200099952                       # Number of instructions committed
system.cpu.commit.committedOps              224917918                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    145197769                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.549045                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.463845                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     78974478     54.39%     54.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     22854343     15.74%     70.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13085611      9.01%     79.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7059562      4.86%     84.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4719980      3.25%     87.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1671995      1.15%     88.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2128881      1.47%     89.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2922866      2.01%     91.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11780053      8.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    145197769                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              2024312                       # Number of function calls committed.
system.cpu.commit.int_insts                 194008026                       # Number of committed integer instructions.
system.cpu.commit.loads                      35113161                       # Number of loads committed
system.cpu.commit.membars                      199892                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       144306      0.06%      0.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        154876777     68.86%     68.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1219655      0.54%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          334955      0.15%     69.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          334953      0.15%     69.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp          288620      0.13%     69.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         390803      0.17%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     70.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        35113161     15.61%     85.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       32214685     14.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         224917918                       # Class of committed instruction
system.cpu.commit.refs                       67327846                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   3381217                       # Number of committed Vector instructions.
system.cpu.committedInsts                   200000000                       # Number of Instructions Simulated
system.cpu.committedOps                     224817966                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.745967                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.745967                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              43613606                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   434                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             19309567                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              226554234                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 59202089                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  39657666                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  41019                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   932                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               2873482                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    46299039                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  30540746                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      72364880                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 21627                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      201698304                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   82898                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.310329                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           72981481                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           21978486                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.351925                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          145387862                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.559738                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.715793                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 99887823     68.70%     68.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4929495      3.39%     72.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4291151      2.95%     75.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  5923882      4.07%     79.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  7522541      5.17%     84.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  4222548      2.90%     87.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1325763      0.91%     88.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1951285      1.34%     89.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 15333374     10.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            145387862                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         3805556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                35804                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 46111103                       # Number of branches executed
system.cpu.iew.exec_nop                         99984                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.550400                       # Inst execution rate
system.cpu.iew.exec_refs                     73183175                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   32341920                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  718429                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              35322785                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             200250                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1339                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             32402413                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           226296145                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              40841255                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             69784                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             231309511                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 232842                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                117107                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  41019                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                354470                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         55016                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2517476                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1619                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      2969869                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       209616                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       187723                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1619                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        22300                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          13504                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 233708788                       # num instructions consuming a value
system.cpu.iew.wb_count                     225649242                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.503368                       # average fanout of values written-back
system.cpu.iew.wb_producers                 117641557                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.512461                       # insts written-back per cycle
system.cpu.iew.wb_sent                      225670873                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                258289017                       # number of integer regfile reads
system.cpu.int_regfile_writes               151644674                       # number of integer regfile writes
system.cpu.ipc                               1.340542                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.340542                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            145802      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             155426315     67.17%     67.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1219732      0.53%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               339438      0.15%     67.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               339436      0.15%     68.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp               291614      0.13%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              393839      0.17%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             40868063     17.66%     86.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            32355057     13.98%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              231379299                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              227970912                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          601392846                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    222248526                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         224066622                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  225995911                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 231379299                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              200250                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1378140                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             63172                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            162                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       934981                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     145387862                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.591462                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.740093                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            69355252     47.70%     47.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12982689      8.93%     56.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11647433      8.01%     64.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10508208      7.23%     71.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            40894280     28.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       145387862                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.550868                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                3262585                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            6816782                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      3400716                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           3509297                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           3415928                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1224873                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             35322785                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            32402413                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               155509946                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 799569                       # number of misc regfile writes
system.cpu.numCycles                        149193418                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1368284                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             244909651                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                2459291                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 60427250                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    136                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             363116416                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              226446119                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           246548913                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  41323971                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                4013509                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  41019                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               7977788                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1639169                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        253403157                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles       34249550                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts             678163                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  13445426                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts         200251                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          4258739                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    359628708                       # The number of ROB reads
system.cpu.rob.rob_writes                   452711586                       # The number of ROB writes
system.cpu.timesIdled                         1073414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  4170986                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 1755564                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   195                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       226402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        485931                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2315202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          420                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4631279                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            420                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              50332                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       226152                       # Transaction distribution
system.membus.trans_dist::CleanEvict              250                       # Transaction distribution
system.membus.trans_dist::ReadExReq            209184                       # Transaction distribution
system.membus.trans_dist::ReadExResp           209184                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         50332                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            13                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       745447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 745447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31082752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31082752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            259529                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  259529    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              259529                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1438635500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1358850250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  74596708500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2104373                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       616896                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1799551                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          125563                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           211691                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          211691                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1799914                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       304459                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           13                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           13                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5399379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1547977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6947356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    230365760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     58041216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              288406976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          226808                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14473728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2542885                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000166                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012866                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2542464     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    421      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2542885                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4505934500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         774231500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2699880481                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  74596708500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              1799380                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               257168                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2056548                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1799380                       # number of overall hits
system.l2.overall_hits::.cpu.data              257168                       # number of overall hits
system.l2.overall_hits::total                 2056548                       # number of overall hits
system.l2.demand_misses::.cpu.inst                534                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             258982                       # number of demand (read+write) misses
system.l2.demand_misses::total                 259516                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               534                       # number of overall misses
system.l2.overall_misses::.cpu.data            258982                       # number of overall misses
system.l2.overall_misses::total                259516                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41946000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  22558152000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22600098000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41946000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  22558152000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22600098000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1799914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           516150                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2316064                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1799914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          516150                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2316064                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000297                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.501757                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112050                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000297                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.501757                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112050                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78550.561798                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87103.165471                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87085.566979                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78550.561798                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87103.165471                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87085.566979                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              226152                       # number of writebacks
system.l2.writebacks::total                    226152                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        258982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            259516                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       258982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           259516                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36606000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  19968332000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20004938000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36606000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  19968332000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20004938000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.501757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112050                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.501757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112050                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68550.561798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77103.165471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77085.566979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68550.561798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77103.165471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77085.566979                       # average overall mshr miss latency
system.l2.replacements                         226808                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       390744                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           390744                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       390744                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       390744                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1799550                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1799550                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1799550                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1799550                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              2507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2507                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          209184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              209184                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  17912167500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17912167500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        211691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            211691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.988157                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.988157                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85628.764628                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85628.764628                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       209184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         209184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15820327500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15820327500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.988157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.988157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75628.764628                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75628.764628                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1799380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1799380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          534                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              534                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41946000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41946000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1799914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1799914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78550.561798                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78550.561798                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          534                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          534                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36606000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36606000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68550.561798                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68550.561798                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        254661                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            254661                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        49798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           49798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4645984500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4645984500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       304459                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        304459                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.163562                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.163562                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93296.608298                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93296.608298                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        49798                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        49798                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4148004500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4148004500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.163562                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.163562                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83296.608298                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83296.608298                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       246500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       246500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18961.538462                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18961.538462                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  74596708500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31900.953135                       # Cycle average of tags in use
system.l2.tags.total_refs                     4631251                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    259576                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.841599                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.552124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        49.637405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31836.763606                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973540                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2084                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16704                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13842                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37309800                       # Number of tag accesses
system.l2.tags.data_accesses                 37309800                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74596708500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          34176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16574848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16609024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14473728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14473728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          258982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              259516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       226152                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             226152                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            458144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         222192753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             222650896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       458144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           458144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      194026362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194026362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      194026362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           458144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        222192753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            416677259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    226152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    258973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001801198500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12981                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12981                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              736397                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             213797                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      259516                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     226152                       # Number of write requests accepted
system.mem_ctrls.readBursts                    259516                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   226152                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            14195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14172                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4290358750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1297535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9156115000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16532.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35282.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   199827                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  163921                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                259516                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               226152                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  146143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   31067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       121892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.986644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.106624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.109744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        65553     53.78%     53.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14963     12.28%     66.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10214      8.38%     74.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6815      5.59%     80.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6246      5.12%     85.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6198      5.08%     90.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3603      2.96%     93.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1514      1.24%     94.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6786      5.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       121892                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.991064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.395135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    279.365763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        12980     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12981                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.420384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.381748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.156910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4759     36.66%     36.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               22      0.17%     36.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6503     50.10%     86.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1389     10.70%     97.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              297      2.29%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12981                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16608448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14472576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16609024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14473728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       222.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       194.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    222.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74596401500                       # Total gap between requests
system.mem_ctrls.avgGap                     153595.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16574272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14472576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 458143.538598623301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 222185031.126406878233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 194010919.395994544029                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          534                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       258982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       226152                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14635000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9141480000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1678023463500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27406.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35297.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7419892.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            440131020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            233931390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           928906860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          592235100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5888251200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24036139620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8404176480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40523771670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.238066                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  21580229250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2490800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50525679250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            430185000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            228648750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           923973120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          588184380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5888251200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24353928300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8136564960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40549735710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        543.586125                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20873750750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2490800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51232157750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  74596708500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     28731803                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28731803                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28731803                       # number of overall hits
system.cpu.icache.overall_hits::total        28731803                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1808943                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1808943                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1808943                       # number of overall misses
system.cpu.icache.overall_misses::total       1808943                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25054848998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25054848998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25054848998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25054848998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30540746                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30540746                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30540746                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30540746                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.059230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.059230                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.059230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.059230                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13850.546423                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13850.546423                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13850.546423                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13850.546423                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          697                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1799551                       # number of writebacks
system.cpu.icache.writebacks::total           1799551                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         9029                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9029                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         9029                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9029                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      1799914                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1799914                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1799914                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1799914                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23189854998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23189854998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23189854998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23189854998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.058935                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.058935                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.058935                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.058935                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12883.868339                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12883.868339                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12883.868339                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12883.868339                       # average overall mshr miss latency
system.cpu.icache.replacements                1799551                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28731803                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28731803                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1808943                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1808943                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25054848998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25054848998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30540746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30540746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.059230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.059230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13850.546423                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13850.546423                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         9029                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9029                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1799914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1799914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23189854998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23189854998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.058935                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.058935                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12883.868339                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12883.868339                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  74596708500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           361.847599                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30531717                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1799914                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.962875                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.847599                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.706734                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.706734                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          363                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          347                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          62881406                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         62881406                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74596708500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74596708500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74596708500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74596708500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74596708500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     64109646                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         64109646                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     64210779                       # number of overall hits
system.cpu.dcache.overall_hits::total        64210779                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       728045                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         728045                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       738548                       # number of overall misses
system.cpu.dcache.overall_misses::total        738548                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39005916609                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39005916609                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39005916609                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39005916609                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     64837691                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     64837691                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     64949327                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     64949327                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011229                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011229                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011371                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011371                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53576.244063                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53576.244063                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52814.328397                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52814.328397                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4206542                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             55105                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    76.336848                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       390744                       # number of writebacks
system.cpu.dcache.writebacks::total            390744                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       211885                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       211885                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       211885                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       211885                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       516160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       516160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       516162                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       516162                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26099823987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26099823987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26100008487                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26100008487                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007961                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007961                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007947                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007947                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50565.375052                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50565.375052                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50565.536570                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50565.536570                       # average overall mshr miss latency
system.cpu.dcache.replacements                 515651                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     32413621                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        32413621                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       409275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        409275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12426259500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12426259500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     32822896                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32822896                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012469                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012469                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30361.638263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30361.638263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       104574                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       104574                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       304701                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       304701                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7804638000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7804638000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009283                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009283                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25614.087253                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25614.087253                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     31696025                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       31696025                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       318757                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       318757                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26579245114                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26579245114                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     32014782                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     32014782                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83384.035845                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83384.035845                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       107311                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       107311                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       211446                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       211446                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18294786992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18294786992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006605                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006605                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86522.265694                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86522.265694                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       101133                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        101133                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        10503                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        10503                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       111636                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       111636                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.094083                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.094083                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000018                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       411995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       411995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31691.923077                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31691.923077                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       398995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       398995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30691.923077                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30691.923077                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       100099                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       100099                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data        99932                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        99932                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data   1399184000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1399184000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       200031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       200031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.499583                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.499583                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 14001.360925                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14001.360925                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data        99931                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total        99931                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        92000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        92000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        92000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        92000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       199892                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       199892                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       199892                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       199892                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  74596708500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.740345                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            65026933                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            516163                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.981392                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.740345                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999493                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999493                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         131214663                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        131214663                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74596708500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  74596708500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
