E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.ngc 1643803963
ipcore_dir/DTW_Matrix.ngc 1643701619
ipcore_dir/Ram_Test.ngc 1643701269
ipcore_dir/Ram_Sample.ngc 1643701486
OK
