INFO: [VRFC 10-163] Analyzing VHDL file "/home/student08/Sequential_MARA/Sequential_MARA.srcs/sources_1/new/cmb_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmb_clk'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student08/Sequential_MARA/Sequential_MARA.srcs/sim_1/new/tb_cmb_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cmb_clk'
