<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2479" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2479{left:69px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_2479{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2479{left:778px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2479{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_2479{left:70px;bottom:1083px;letter-spacing:0.17px;word-spacing:-0.11px;}
#t6_2479{left:360px;bottom:736px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_2479{left:70px;bottom:635px;letter-spacing:-0.12px;}
#t8_2479{left:70px;bottom:613px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#t9_2479{left:70px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#ta_2479{left:70px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#tb_2479{left:70px;bottom:562px;letter-spacing:-0.13px;word-spacing:-0.67px;}
#tc_2479{left:70px;bottom:545px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_2479{left:70px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#te_2479{left:70px;bottom:506px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#tf_2479{left:70px;bottom:489px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tg_2479{left:70px;bottom:472px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_2479{left:70px;bottom:455px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#ti_2479{left:70px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tj_2479{left:70px;bottom:415px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#tk_2479{left:70px;bottom:399px;letter-spacing:-0.14px;word-spacing:-1px;}
#tl_2479{left:70px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_2479{left:70px;bottom:365px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tn_2479{left:70px;bottom:342px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#to_2479{left:70px;bottom:316px;}
#tp_2479{left:96px;bottom:319px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tq_2479{left:96px;bottom:302px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tr_2479{left:70px;bottom:276px;}
#ts_2479{left:96px;bottom:279px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tt_2479{left:96px;bottom:263px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tu_2479{left:96px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#tv_2479{left:96px;bottom:229px;letter-spacing:-0.23px;word-spacing:-0.38px;}
#tw_2479{left:70px;bottom:203px;}
#tx_2479{left:96px;bottom:206px;letter-spacing:-0.16px;word-spacing:-0.77px;}
#ty_2479{left:96px;bottom:189px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tz_2479{left:96px;bottom:173px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#t10_2479{left:96px;bottom:156px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#t11_2479{left:70px;bottom:129px;}
#t12_2479{left:96px;bottom:133px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_2479{left:70px;bottom:106px;}
#t14_2479{left:96px;bottom:110px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_2479{left:79px;bottom:1065px;letter-spacing:-0.14px;}
#t16_2479{left:79px;bottom:1050px;letter-spacing:-0.12px;}
#t17_2479{left:300px;bottom:1065px;letter-spacing:-0.13px;}
#t18_2479{left:300px;bottom:1050px;letter-spacing:-0.09px;}
#t19_2479{left:347px;bottom:1065px;letter-spacing:-0.12px;}
#t1a_2479{left:347px;bottom:1050px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t1b_2479{left:347px;bottom:1034px;letter-spacing:-0.14px;}
#t1c_2479{left:421px;bottom:1065px;letter-spacing:-0.12px;}
#t1d_2479{left:421px;bottom:1050px;letter-spacing:-0.11px;}
#t1e_2479{left:421px;bottom:1034px;letter-spacing:-0.12px;}
#t1f_2479{left:508px;bottom:1065px;letter-spacing:-0.12px;}
#t1g_2479{left:79px;bottom:1011px;letter-spacing:-0.12px;}
#t1h_2479{left:79px;bottom:995px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1i_2479{left:300px;bottom:1011px;}
#t1j_2479{left:347px;bottom:1011px;letter-spacing:-0.13px;}
#t1k_2479{left:421px;bottom:1011px;letter-spacing:-0.15px;}
#t1l_2479{left:421px;bottom:995px;letter-spacing:-0.16px;}
#t1m_2479{left:508px;bottom:1011px;letter-spacing:-0.11px;}
#t1n_2479{left:508px;bottom:995px;letter-spacing:-0.12px;}
#t1o_2479{left:79px;bottom:972px;letter-spacing:-0.12px;}
#t1p_2479{left:79px;bottom:955px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1q_2479{left:300px;bottom:972px;}
#t1r_2479{left:347px;bottom:972px;letter-spacing:-0.13px;}
#t1s_2479{left:421px;bottom:972px;letter-spacing:-0.15px;}
#t1t_2479{left:421px;bottom:955px;letter-spacing:-0.16px;}
#t1u_2479{left:508px;bottom:972px;letter-spacing:-0.11px;}
#t1v_2479{left:508px;bottom:955px;letter-spacing:-0.12px;}
#t1w_2479{left:79px;bottom:932px;letter-spacing:-0.12px;}
#t1x_2479{left:79px;bottom:915px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1y_2479{left:300px;bottom:932px;}
#t1z_2479{left:347px;bottom:932px;letter-spacing:-0.15px;}
#t20_2479{left:421px;bottom:932px;letter-spacing:-0.17px;}
#t21_2479{left:508px;bottom:932px;letter-spacing:-0.11px;}
#t22_2479{left:508px;bottom:915px;letter-spacing:-0.12px;}
#t23_2479{left:79px;bottom:892px;letter-spacing:-0.12px;}
#t24_2479{left:79px;bottom:875px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t25_2479{left:300px;bottom:892px;}
#t26_2479{left:347px;bottom:892px;letter-spacing:-0.13px;}
#t27_2479{left:421px;bottom:892px;letter-spacing:-0.15px;}
#t28_2479{left:421px;bottom:875px;letter-spacing:-0.16px;}
#t29_2479{left:508px;bottom:892px;letter-spacing:-0.12px;}
#t2a_2479{left:508px;bottom:875px;letter-spacing:-0.12px;}
#t2b_2479{left:79px;bottom:852px;letter-spacing:-0.12px;}
#t2c_2479{left:79px;bottom:836px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2d_2479{left:300px;bottom:852px;}
#t2e_2479{left:347px;bottom:852px;letter-spacing:-0.13px;}
#t2f_2479{left:421px;bottom:852px;letter-spacing:-0.15px;}
#t2g_2479{left:421px;bottom:836px;letter-spacing:-0.16px;}
#t2h_2479{left:508px;bottom:852px;letter-spacing:-0.12px;}
#t2i_2479{left:508px;bottom:836px;letter-spacing:-0.12px;}
#t2j_2479{left:79px;bottom:813px;letter-spacing:-0.12px;}
#t2k_2479{left:79px;bottom:796px;letter-spacing:-0.14px;}
#t2l_2479{left:300px;bottom:813px;}
#t2m_2479{left:347px;bottom:813px;letter-spacing:-0.15px;}
#t2n_2479{left:421px;bottom:813px;letter-spacing:-0.17px;}
#t2o_2479{left:508px;bottom:813px;letter-spacing:-0.11px;}
#t2p_2479{left:508px;bottom:796px;letter-spacing:-0.12px;}
#t2q_2479{left:84px;bottom:715px;letter-spacing:-0.15px;}
#t2r_2479{left:154px;bottom:715px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2s_2479{left:279px;bottom:715px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2t_2479{left:433px;bottom:715px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2u_2479{left:591px;bottom:715px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2v_2479{left:742px;bottom:715px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2w_2479{left:98px;bottom:682px;}
#t2x_2479{left:149px;bottom:682px;letter-spacing:-0.12px;}
#t2y_2479{left:268px;bottom:682px;letter-spacing:-0.13px;}
#t2z_2479{left:397px;bottom:690px;letter-spacing:-0.11px;}
#t30_2479{left:392px;bottom:674px;letter-spacing:-0.11px;}
#t31_2479{left:612px;bottom:682px;letter-spacing:-0.14px;}
#t32_2479{left:763px;bottom:682px;letter-spacing:-0.11px;}

.s1_2479{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2479{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2479{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2479{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2479{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2479{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2479{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_2479{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_2479{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2479" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2479Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2479" style="-webkit-user-select: none;"><object width="935" height="1210" data="2479/2479.svg" type="image/svg+xml" id="pdf2479" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2479" class="t s1_2479">VPGATHERDD/VPGATHERDQ—Gather Packed Dword, Packed Qword With Signed Dword Indices </span>
<span id="t2_2479" class="t s2_2479">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2479" class="t s1_2479">Vol. 2C </span><span id="t4_2479" class="t s1_2479">5-517 </span>
<span id="t5_2479" class="t s3_2479">VPGATHERDD/VPGATHERDQ—Gather Packed Dword, Packed Qword With Signed Dword Indices </span>
<span id="t6_2479" class="t s4_2479">Instruction Operand Encoding </span>
<span id="t7_2479" class="t s5_2479">Description </span>
<span id="t8_2479" class="t s6_2479">A set of 16 or 8 doubleword/quadword memory locations pointed to by base address BASE_ADDR and index vector </span>
<span id="t9_2479" class="t s6_2479">VINDEX with scale SCALE are gathered. The result is written into vector zmm1. The elements are specified via the </span>
<span id="ta_2479" class="t s6_2479">VSIB (i.e., the index register is a zmm, holding packed indices). Elements will only be loaded if their corresponding </span>
<span id="tb_2479" class="t s6_2479">mask bit is one. If an element’s mask bit is not set, the corresponding element of the destination register (zmm1) </span>
<span id="tc_2479" class="t s6_2479">is left unchanged. The entire mask register will be set to zero by this instruction unless it triggers an exception. </span>
<span id="td_2479" class="t s6_2479">This instruction can be suspended by an exception if at least one element is already gathered (i.e., if the exception </span>
<span id="te_2479" class="t s6_2479">is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination </span>
<span id="tf_2479" class="t s6_2479">register and the mask register (k1) are partially updated; those elements that have been gathered are placed into </span>
<span id="tg_2479" class="t s6_2479">the destination register and have their mask bits set to zero. If any traps or interrupts are pending from already </span>
<span id="th_2479" class="t s6_2479">gathered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruc- </span>
<span id="ti_2479" class="t s6_2479">tion breakpoint is not re-triggered when the instruction is continued. </span>
<span id="tj_2479" class="t s6_2479">If the data element size is less than the index element size, the higher part of the destination register and the mask </span>
<span id="tk_2479" class="t s6_2479">register do not correspond to any elements being gathered. This instruction sets those higher parts to zero. It may </span>
<span id="tl_2479" class="t s6_2479">update these unused elements to one or both of those registers even if the instruction triggers an exception, and </span>
<span id="tm_2479" class="t s6_2479">even if the instruction triggers the exception before gathering any elements. </span>
<span id="tn_2479" class="t s6_2479">Note that: </span>
<span id="to_2479" class="t s7_2479">• </span><span id="tp_2479" class="t s6_2479">The values may be read from memory in any order. Memory ordering with other instructions follows the Intel- </span>
<span id="tq_2479" class="t s6_2479">64 memory-ordering model. </span>
<span id="tr_2479" class="t s7_2479">• </span><span id="ts_2479" class="t s6_2479">Faults are delivered in a right-to-left manner. That is, if a fault is triggered by an element and delivered, all </span>
<span id="tt_2479" class="t s6_2479">elements closer to the LSB of the destination zmm will be completed (and non-faulting). Individual elements </span>
<span id="tu_2479" class="t s6_2479">closer to the MSB may or may not be completed. If a given element triggers multiple faults, they are delivered </span>
<span id="tv_2479" class="t s6_2479">in the conventional order. </span>
<span id="tw_2479" class="t s7_2479">• </span><span id="tx_2479" class="t s6_2479">Elements may be gathered in any order, but faults must be delivered in a right-to-left order; thus, elements to </span>
<span id="ty_2479" class="t s6_2479">the left of a faulting one may be gathered before the fault is delivered. A given implementation of this </span>
<span id="tz_2479" class="t s6_2479">instruction is repeatable - given the same input values and architectural state, the same set of elements to the </span>
<span id="t10_2479" class="t s6_2479">left of the faulting one will be gathered. </span>
<span id="t11_2479" class="t s7_2479">• </span><span id="t12_2479" class="t s6_2479">This instruction does not perform AC checks, and so will never deliver an AC fault. </span>
<span id="t13_2479" class="t s7_2479">• </span><span id="t14_2479" class="t s6_2479">Not valid with 16-bit effective addresses. Will deliver a #UD fault. </span>
<span id="t15_2479" class="t s8_2479">Opcode/ </span>
<span id="t16_2479" class="t s8_2479">Instruction </span>
<span id="t17_2479" class="t s8_2479">Op/ </span>
<span id="t18_2479" class="t s8_2479">En </span>
<span id="t19_2479" class="t s8_2479">64/32 </span>
<span id="t1a_2479" class="t s8_2479">bit Mode </span>
<span id="t1b_2479" class="t s8_2479">Support </span>
<span id="t1c_2479" class="t s8_2479">CPUID </span>
<span id="t1d_2479" class="t s8_2479">Feature </span>
<span id="t1e_2479" class="t s8_2479">Flag </span>
<span id="t1f_2479" class="t s8_2479">Description </span>
<span id="t1g_2479" class="t s9_2479">EVEX.128.66.0F38.W0 90 /vsib </span>
<span id="t1h_2479" class="t s9_2479">VPGATHERDD xmm1 {k1}, vm32x </span>
<span id="t1i_2479" class="t s9_2479">A </span><span id="t1j_2479" class="t s9_2479">V/V </span><span id="t1k_2479" class="t s9_2479">AVX512VL </span>
<span id="t1l_2479" class="t s9_2479">AVX512F </span>
<span id="t1m_2479" class="t s9_2479">Using signed dword indices, gather dword values from </span>
<span id="t1n_2479" class="t s9_2479">memory using writemask k1 for merging-masking. </span>
<span id="t1o_2479" class="t s9_2479">EVEX.256.66.0F38.W0 90 /vsib </span>
<span id="t1p_2479" class="t s9_2479">VPGATHERDD ymm1 {k1}, vm32y </span>
<span id="t1q_2479" class="t s9_2479">A </span><span id="t1r_2479" class="t s9_2479">V/V </span><span id="t1s_2479" class="t s9_2479">AVX512VL </span>
<span id="t1t_2479" class="t s9_2479">AVX512F </span>
<span id="t1u_2479" class="t s9_2479">Using signed dword indices, gather dword values from </span>
<span id="t1v_2479" class="t s9_2479">memory using writemask k1 for merging-masking. </span>
<span id="t1w_2479" class="t s9_2479">EVEX.512.66.0F38.W0 90 /vsib </span>
<span id="t1x_2479" class="t s9_2479">VPGATHERDD zmm1 {k1}, vm32z </span>
<span id="t1y_2479" class="t s9_2479">A </span><span id="t1z_2479" class="t s9_2479">V/V </span><span id="t20_2479" class="t s9_2479">AVX512F </span><span id="t21_2479" class="t s9_2479">Using signed dword indices, gather dword values from </span>
<span id="t22_2479" class="t s9_2479">memory using writemask k1 for merging-masking. </span>
<span id="t23_2479" class="t s9_2479">EVEX.128.66.0F38.W1 90 /vsib </span>
<span id="t24_2479" class="t s9_2479">VPGATHERDQ xmm1 {k1}, vm32x </span>
<span id="t25_2479" class="t s9_2479">A </span><span id="t26_2479" class="t s9_2479">V/V </span><span id="t27_2479" class="t s9_2479">AVX512VL </span>
<span id="t28_2479" class="t s9_2479">AVX512F </span>
<span id="t29_2479" class="t s9_2479">Using signed dword indices, gather quadword values from </span>
<span id="t2a_2479" class="t s9_2479">memory using writemask k1 for merging-masking. </span>
<span id="t2b_2479" class="t s9_2479">EVEX.256.66.0F38.W1 90 /vsib </span>
<span id="t2c_2479" class="t s9_2479">VPGATHERDQ ymm1 {k1}, vm32x </span>
<span id="t2d_2479" class="t s9_2479">A </span><span id="t2e_2479" class="t s9_2479">V/V </span><span id="t2f_2479" class="t s9_2479">AVX512VL </span>
<span id="t2g_2479" class="t s9_2479">AVX512F </span>
<span id="t2h_2479" class="t s9_2479">Using signed dword indices, gather quadword values from </span>
<span id="t2i_2479" class="t s9_2479">memory using writemask k1 for merging-masking. </span>
<span id="t2j_2479" class="t s9_2479">EVEX.512.66.0F38.W1 90 /vsib </span>
<span id="t2k_2479" class="t s9_2479">VPGATHERDQ zmm1 {k1}, vm32y </span>
<span id="t2l_2479" class="t s9_2479">A </span><span id="t2m_2479" class="t s9_2479">V/V </span><span id="t2n_2479" class="t s9_2479">AVX512F </span><span id="t2o_2479" class="t s9_2479">Using signed dword indices, gather quadword values from </span>
<span id="t2p_2479" class="t s9_2479">memory using writemask k1 for merging-masking. </span>
<span id="t2q_2479" class="t s8_2479">Op/En </span><span id="t2r_2479" class="t s8_2479">Tuple Type </span><span id="t2s_2479" class="t s8_2479">Operand 1 </span><span id="t2t_2479" class="t s8_2479">Operand 2 </span><span id="t2u_2479" class="t s8_2479">Operand 3 </span><span id="t2v_2479" class="t s8_2479">Operand 4 </span>
<span id="t2w_2479" class="t s9_2479">A </span><span id="t2x_2479" class="t s9_2479">Tuple1 Scalar </span><span id="t2y_2479" class="t s9_2479">ModRM:reg (w) </span>
<span id="t2z_2479" class="t s9_2479">BaseReg (R): VSIB:base, </span>
<span id="t30_2479" class="t s9_2479">VectorReg(R): VSIB:index </span>
<span id="t31_2479" class="t s9_2479">N/A </span><span id="t32_2479" class="t s9_2479">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
