{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751782797762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751782797762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  6 01:19:57 2025 " "Processing started: Sun Jul  6 01:19:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751782797762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751782797762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JASPI -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off JASPI -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751782797763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751782797970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751782797970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751782807201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751782807201 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "master.v(33) " "Verilog HDL information at master.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1751782807203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.v 1 1 " "Found 1 design units, including 1 entities, in source file master.v" { { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751782807203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751782807203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751782807258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master master:master " "Elaborating entity \"master\" for hierarchy \"master:master\"" {  } { { "top.v" "master" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751782807260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(47) " "Verilog HDL assignment warning at master.v(47): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807263 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(51) " "Verilog HDL assignment warning at master.v(51): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807263 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(58) " "Verilog HDL assignment warning at master.v(58): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807263 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(65) " "Verilog HDL assignment warning at master.v(65): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807263 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(69) " "Verilog HDL assignment warning at master.v(69): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807263 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(73) " "Verilog HDL assignment warning at master.v(73): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807263 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(80) " "Verilog HDL assignment warning at master.v(80): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807263 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(87) " "Verilog HDL assignment warning at master.v(87): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807263 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(92) " "Verilog HDL assignment warning at master.v(92): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807263 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(96) " "Verilog HDL assignment warning at master.v(96): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807263 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(99) " "Verilog HDL assignment warning at master.v(99): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807263 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(102) " "Verilog HDL assignment warning at master.v(102): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807263 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(105) " "Verilog HDL assignment warning at master.v(105): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(108) " "Verilog HDL assignment warning at master.v(108): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(111) " "Verilog HDL assignment warning at master.v(111): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(115) " "Verilog HDL assignment warning at master.v(115): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(120) " "Verilog HDL assignment warning at master.v(120): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(127) " "Verilog HDL assignment warning at master.v(127): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(132) " "Verilog HDL assignment warning at master.v(132): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(137) " "Verilog HDL assignment warning at master.v(137): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(141) " "Verilog HDL assignment warning at master.v(141): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(144) " "Verilog HDL assignment warning at master.v(144): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(147) " "Verilog HDL assignment warning at master.v(147): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(150) " "Verilog HDL assignment warning at master.v(150): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(153) " "Verilog HDL assignment warning at master.v(153): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(156) " "Verilog HDL assignment warning at master.v(156): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(160) " "Verilog HDL assignment warning at master.v(160): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(165) " "Verilog HDL assignment warning at master.v(165): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(172) " "Verilog HDL assignment warning at master.v(172): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(181) " "Verilog HDL assignment warning at master.v(181): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(189) " "Verilog HDL assignment warning at master.v(189): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(197) " "Verilog HDL assignment warning at master.v(197): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(203) " "Verilog HDL assignment warning at master.v(203): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(208) " "Verilog HDL assignment warning at master.v(208): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807264 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(213) " "Verilog HDL assignment warning at master.v(213): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807265 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(220) " "Verilog HDL assignment warning at master.v(220): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807265 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(225) " "Verilog HDL assignment warning at master.v(225): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807265 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(230) " "Verilog HDL assignment warning at master.v(230): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807265 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(233) " "Verilog HDL assignment warning at master.v(233): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807265 "|top|master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 master.v(234) " "Verilog HDL assignment warning at master.v(234): truncated value with size 32 to match size of target (14)" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751782807265 "|top|master:master"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "master:master\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"master:master\|Mod1\"" {  } { { "master.v" "Mod1" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 135 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751782807720 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "master:master\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"master:master\|Mod0\"" {  } { { "master.v" "Mod0" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751782807720 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1751782807720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master:master\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"master:master\|lpm_divide:Mod1\"" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 135 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751782807779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master:master\|lpm_divide:Mod1 " "Instantiated megafunction \"master:master\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751782807779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751782807779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751782807779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751782807779 ""}  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 135 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751782807779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8bm " "Found entity 1: lpm_divide_8bm" {  } { { "db/lpm_divide_8bm.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/lpm_divide_8bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751782807822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751782807822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751782807826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751782807826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751782807840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751782807840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751782807889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751782807889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751782807928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751782807928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master:master\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"master:master\|lpm_divide:Mod0\"" {  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751782807932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master:master\|lpm_divide:Mod0 " "Instantiated megafunction \"master:master\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751782807932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751782807932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751782807932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751782807932 ""}  } { { "master.v" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/master.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751782807932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7bm " "Found entity 1: lpm_divide_7bm" {  } { { "db/lpm_divide_7bm.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/lpm_divide_7bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751782807991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751782807991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751782807997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751782807997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/db/alt_u_div_c7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751782808020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751782808020 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751782808713 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751782809537 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/output_files/top.map.smsg " "Generated suppressed messages file /home/samuel/Documentos/Sem_6/Digital/Proyecto/Repo proyecto/JASPI-Proyecto-Digital/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751782809559 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751782809676 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751782809676 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "456 " "Implemented 456 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751782809729 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751782809729 ""} { "Info" "ICUT_CUT_TM_LCELLS" "452 " "Implemented 452 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751782809729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751782809729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751782809739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul  6 01:20:09 2025 " "Processing ended: Sun Jul  6 01:20:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751782809739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751782809739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751782809739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751782809739 ""}
