#
# Created by System Generator     Tue Jul 20 11:11:06 2010
#
# Note: This file is produced automatically, and will be overwritten the next
# time you press "Generate" in System Generator.
#

source SgIseProject.tcl

namespace eval ::xilinx::dsptool::iseproject::param {

    set Project {i_128w_2k_10_r310iadc_cw}
    set Family {Virtex2P}
    set Device {xc2vp50}
    set Package {ff1152}
    set Speed {-7}
    set HDLLanguage {vhdl}
    set SynthesisTool {XST}
    set Simulator {Modelsim-SE}
    set MapEffortLevel {High}
    set ParEffortLevel {High}
    set Frequency {200}
    set ProjectFiles {
        {{i_128w_2k_10_r310iadc_cw.vhd}}
        {{i_128w_2k_10_r310iadc.vhd}}
        {{i_128w_2k_10_r310iadc_cw.ucf}}
        {{distributed_memory_virtex2p_7_1_17126bf86411dabf.mif}}
        {{distributed_memory_virtex2p_7_1_24095e62b7dd5149.mif}}
        {{distributed_memory_virtex2p_7_1_47fa87c2abb2be3c.mif}}
        {{distributed_memory_virtex2p_7_1_4be7d839ed9b4fda.mif}}
        {{distributed_memory_virtex2p_7_1_ff1763ab93720ffc.mif}}
        {{dual_port_block_memory_virtex2p_6_1_645b5e379b337a9f.mif}}
        {{single_port_block_memory_virtex2p_6_1_05a95f2267c44dc1.mif}}
        {{single_port_block_memory_virtex2p_6_1_189ab7d9865256c9.mif}}
        {{single_port_block_memory_virtex2p_6_1_23fb8628204eb2c1.mif}}
        {{single_port_block_memory_virtex2p_6_1_287130c77eef8a13.mif}}
        {{single_port_block_memory_virtex2p_6_1_38d4305037783d2c.mif}}
        {{single_port_block_memory_virtex2p_6_1_3f3ce445ea788123.mif}}
        {{single_port_block_memory_virtex2p_6_1_42a5b8ca1bc39b96.mif}}
        {{single_port_block_memory_virtex2p_6_1_578f4a8fb59b1f38.mif}}
        {{single_port_block_memory_virtex2p_6_1_5d43f95b93fd9344.mif}}
        {{single_port_block_memory_virtex2p_6_1_6394d46b7454c18a.mif}}
        {{single_port_block_memory_virtex2p_6_1_64284d314c575990.mif}}
        {{single_port_block_memory_virtex2p_6_1_7068db77349ce284.mif}}
        {{single_port_block_memory_virtex2p_6_1_76f23c1003bb9b77.mif}}
        {{single_port_block_memory_virtex2p_6_1_7c11f4ba4337f78b.mif}}
        {{single_port_block_memory_virtex2p_6_1_7e236f8fce9276a5.mif}}
        {{single_port_block_memory_virtex2p_6_1_7ea60367d40e0967.mif}}
        {{single_port_block_memory_virtex2p_6_1_7ff232eaea8dc2aa.mif}}
        {{single_port_block_memory_virtex2p_6_1_8d0734a7cdba160c.mif}}
        {{single_port_block_memory_virtex2p_6_1_8f872a02ff02aadb.mif}}
        {{single_port_block_memory_virtex2p_6_1_9cf8efebee3199f6.mif}}
        {{single_port_block_memory_virtex2p_6_1_a0f8113050ab47e7.mif}}
        {{single_port_block_memory_virtex2p_6_1_a255629948a6346d.mif}}
        {{single_port_block_memory_virtex2p_6_1_b70993b7b8d8be43.mif}}
        {{single_port_block_memory_virtex2p_6_1_baae78c6cf62a88f.mif}}
        {{single_port_block_memory_virtex2p_6_1_c4da1499b2390313.mif}}
        {{single_port_block_memory_virtex2p_6_1_d13072650a2ab55b.mif}}
        {{single_port_block_memory_virtex2p_6_1_d8668151357aa642.mif}}
        {{single_port_block_memory_virtex2p_6_1_e603086fb92aeb5e.mif}}
        {{single_port_block_memory_virtex2p_6_1_ee12ce34adfa5ec2.mif}}
        {{single_port_block_memory_virtex2p_6_1_f239e1ef1af0e201.mif}}
        {{single_port_block_memory_virtex2p_6_1_f9f47a6cb9d2aa15.mif}}
        {{single_port_block_memory_virtex2p_6_1_fc890bd72b8e4bff.mif}}
        {{D:\casper10_1\projects\packetized_correlator\ibob\i_128w_2k_10_r310iadc.mdl}}
    }
    set TopLevelModule {/i_128w_2k_10_r310iadc_cw}
    set SynthesisConstraintsFile {i_128w_2k_10_r310iadc_cw.xcf}
    set ImplementationStopView {Structural}
    set ProjectGenerator {SysgenDSP}

}
::xilinx::dsptool::iseproject::create
