{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687519980595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687519980604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 12:33:00 2023 " "Processing started: Fri Jun 23 12:33:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687519980604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687519980604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687519980605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687519982193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687519982193 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Qsys.qsys " "Elaborating Platform Designer system entity \"Qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687519994761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:20 Progress: Loading DE10_LITE_D8M_VIP_16/Qsys.qsys " "2023.06.23.12:33:20 Progress: Loading DE10_LITE_D8M_VIP_16/Qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520000494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:21 Progress: Reading input file " "2023.06.23.12:33:21 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520001155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:21 Progress: Adding EEE_IMGPROC_0 \[EEE_IMGPROC 1.0\] " "2023.06.23.12:33:21 Progress: Adding EEE_IMGPROC_0 \[EEE_IMGPROC 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520001301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:23 Progress: Parameterizing module EEE_IMGPROC_0 " "2023.06.23.12:33:23 Progress: Parameterizing module EEE_IMGPROC_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520003223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:23 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\] " "2023.06.23.12:33:23 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520003225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:23 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0 " "2023.06.23.12:33:23 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520003279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:23 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\] " "2023.06.23.12:33:23 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520003280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:25 Progress: Parameterizing module TERASIC_CAMERA_0 " "2023.06.23.12:33:25 Progress: Parameterizing module TERASIC_CAMERA_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520005177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:25 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\] " "2023.06.23.12:33:25 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520005177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:25 Progress: Parameterizing module alt_vip_itc_0 " "2023.06.23.12:33:25 Progress: Parameterizing module alt_vip_itc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520005364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:25 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\] " "2023.06.23.12:33:25 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520005367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Parameterizing module alt_vip_vfb_0 " "2023.06.23.12:33:29 Progress: Parameterizing module alt_vip_vfb_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Adding altpll_0 \[altpll 16.1\] " "2023.06.23.12:33:29 Progress: Adding altpll_0 \[altpll 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009087 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altpll_0: Used altpll 18.1 (instead of 16.1) " "Altpll_0: Used altpll 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Parameterizing module altpll_0 " "2023.06.23.12:33:29 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Adding clk_50 \[clock_source 16.1\] " "2023.06.23.12:33:29 Progress: Adding clk_50 \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009137 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_50: Used clock_source 18.1 (instead of 16.1) " "Clk_50: Used clock_source 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Parameterizing module clk_50 " "2023.06.23.12:33:29 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\] " "2023.06.23.12:33:29 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Parameterizing module i2c_opencores_camera " "2023.06.23.12:33:29 Progress: Parameterizing module i2c_opencores_camera" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\] " "2023.06.23.12:33:29 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Parameterizing module i2c_opencores_mipi " "2023.06.23.12:33:29 Progress: Parameterizing module i2c_opencores_mipi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\] " "2023.06.23.12:33:29 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009266 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Jtag_uart: Used altera_avalon_jtag_uart 18.1 (instead of 16.1) " "Jtag_uart: Used altera_avalon_jtag_uart 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Parameterizing module jtag_uart " "2023.06.23.12:33:29 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Adding key \[altera_avalon_pio 16.1\] " "2023.06.23.12:33:29 Progress: Adding key \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009299 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Key: Used altera_avalon_pio 18.1 (instead of 16.1) " "Key: Used altera_avalon_pio 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Parameterizing module key " "2023.06.23.12:33:29 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Adding led \[altera_avalon_pio 16.1\] " "2023.06.23.12:33:29 Progress: Adding led \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009315 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Led: Used altera_avalon_pio 18.1 (instead of 16.1) " "Led: Used altera_avalon_pio 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Parameterizing module led " "2023.06.23.12:33:29 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 16.1\] " "2023.06.23.12:33:29 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009316 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mipi_pwdn_n: Used altera_avalon_pio 18.1 (instead of 16.1) " "Mipi_pwdn_n: Used altera_avalon_pio 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Parameterizing module mipi_pwdn_n " "2023.06.23.12:33:29 Progress: Parameterizing module mipi_pwdn_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Adding mipi_reset_n \[altera_avalon_pio 16.1\] " "2023.06.23.12:33:29 Progress: Adding mipi_reset_n \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009317 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mipi_reset_n: Used altera_avalon_pio 18.1 (instead of 16.1) " "Mipi_reset_n: Used altera_avalon_pio 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Parameterizing module mipi_reset_n " "2023.06.23.12:33:29 Progress: Parameterizing module mipi_reset_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Adding nios2_gen2 \[altera_nios2_gen2 16.1\] " "2023.06.23.12:33:29 Progress: Adding nios2_gen2 \[altera_nios2_gen2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009318 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_gen2: Used altera_nios2_gen2 18.1 (instead of 16.1) " "Nios2_gen2: Used altera_nios2_gen2 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Parameterizing module nios2_gen2 " "2023.06.23.12:33:29 Progress: Parameterizing module nios2_gen2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\] " "2023.06.23.12:33:29 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009466 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 16.1) " "Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Parameterizing module onchip_memory2_0 " "2023.06.23.12:33:29 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Adding sdram \[altera_avalon_new_sdram_controller 16.1\] " "2023.06.23.12:33:29 Progress: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009486 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sdram: Used altera_avalon_new_sdram_controller 18.1 (instead of 16.1) " "Sdram: Used altera_avalon_new_sdram_controller 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Parameterizing module sdram " "2023.06.23.12:33:29 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Adding sw \[altera_avalon_pio 16.1\] " "2023.06.23.12:33:29 Progress: Adding sw \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009507 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sw: Used altera_avalon_pio 18.1 (instead of 16.1) " "Sw: Used altera_avalon_pio 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Parameterizing module sw " "2023.06.23.12:33:29 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\] " "2023.06.23.12:33:29 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009509 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sysid_qsys: Used altera_avalon_sysid_qsys 18.1 (instead of 16.1) " "Sysid_qsys: Used altera_avalon_sysid_qsys 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Parameterizing module sysid_qsys " "2023.06.23.12:33:29 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Adding timer \[altera_avalon_timer 16.1\] " "2023.06.23.12:33:29 Progress: Adding timer \[altera_avalon_timer 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009545 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Timer: Used altera_avalon_timer 18.1 (instead of 16.1) " "Timer: Used altera_avalon_timer 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Parameterizing module timer " "2023.06.23.12:33:29 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Adding uart_0 \[altera_avalon_uart 16.1\] " "2023.06.23.12:33:29 Progress: Adding uart_0 \[altera_avalon_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009584 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Uart_0: Used altera_avalon_uart 18.1 (instead of 16.1) " "Uart_0: Used altera_avalon_uart 18.1 (instead of 16.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Parameterizing module uart_0 " "2023.06.23.12:33:29 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Building connections " "2023.06.23.12:33:29 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Parameterizing connections " "2023.06.23.12:33:29 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:29 Progress: Validating " "2023.06.23.12:33:29 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520009646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.23.12:33:30 Progress: Done reading input file " "2023.06.23.12:33:30 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520010892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II. " "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520011976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520011976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520011976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520011977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520011977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520011977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520011977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Generating Qsys \"Qsys\" for QUARTUS_SYNTH " "Qsys: Generating Qsys \"Qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520012730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520015560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0 " "Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520015579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520015585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14 " "Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520015590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EEE_IMGPROC_0: \"Qsys\" instantiated EEE_IMGPROC \"EEE_IMGPROC_0\" " "EEE_IMGPROC_0: \"Qsys\" instantiated EEE_IMGPROC \"EEE_IMGPROC_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520021803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_AUTO_FOCUS_0: \"Qsys\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\" " "TERASIC_AUTO_FOCUS_0: \"Qsys\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520021827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_CAMERA_0: \"Qsys\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\" " "TERASIC_CAMERA_0: \"Qsys\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520023098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_itc_0: \"Qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\" " "Alt_vip_itc_0: \"Qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520025895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_vfb_0: \"Qsys\" instantiated alt_vip_vfb \"alt_vip_vfb_0\" " "Alt_vip_vfb_0: \"Qsys\" instantiated alt_vip_vfb \"alt_vip_vfb_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520030554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"Qsys\" instantiated altpll \"altpll_0\" " "Altpll_0: \"Qsys\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520031650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_opencores_camera: \"Qsys\" instantiated i2c_opencores \"i2c_opencores_camera\" " "I2c_opencores_camera: \"Qsys\" instantiated i2c_opencores \"i2c_opencores_camera\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520031720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520031732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0011_jtag_uart_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0011_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0011_jtag_uart_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0011_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520031732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'Qsys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520032858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520032871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'Qsys_key' " "Key: Starting RTL generation for module 'Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520032876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0012_key_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0012_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0012_key_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0012_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520032877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'Qsys_key' " "Key: Done RTL generation for module 'Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520033092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"Qsys\" instantiated altera_avalon_pio \"key\" " "Key: \"Qsys\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520033102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'Qsys_led' " "Led: Starting RTL generation for module 'Qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520033114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0013_led_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0013_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0013_led_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0013_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520033114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'Qsys_led' " "Led: Done RTL generation for module 'Qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520033336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"Qsys\" instantiated altera_avalon_pio \"led\" " "Led: \"Qsys\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520033347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n' " "Mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520033350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0014_mipi_pwdn_n_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0014_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  \] " "Mipi_pwdn_n:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0014_mipi_pwdn_n_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0014_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520033351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n' " "Mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520033543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: \"Qsys\" instantiated altera_avalon_pio \"mipi_pwdn_n\" " "Mipi_pwdn_n: \"Qsys\" instantiated altera_avalon_pio \"mipi_pwdn_n\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520033560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2: \"Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2\" " "Nios2_gen2: \"Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520034172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520034182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0015_onchip_memory2_0_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0015_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0015_onchip_memory2_0_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0015_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520034182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520034465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520034468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'Qsys_sdram' " "Sdram: Starting RTL generation for module 'Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520034472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0016_sdram_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0016_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0016_sdram_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0016_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520034472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'Qsys_sdram' " "Sdram: Done RTL generation for module 'Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520034913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520034936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'Qsys_sw' " "Sw: Starting RTL generation for module 'Qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520034940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0017_sw_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0017_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0017_sw_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0017_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520034940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'Qsys_sw' " "Sw: Done RTL generation for module 'Qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520035127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"Qsys\" instantiated altera_avalon_pio \"sw\" " "Sw: \"Qsys\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520035130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520035146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'Qsys_timer' " "Timer: Starting RTL generation for module 'Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520035154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec K:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I K:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0019_timer_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0019_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec K:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I K:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0019_timer_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0019_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520035155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'Qsys_timer' " "Timer: Done RTL generation for module 'Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520035404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"Qsys\" instantiated altera_avalon_timer \"timer\" " "Timer: \"Qsys\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520035408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'Qsys_uart_0' " "Uart_0: Starting RTL generation for module 'Qsys_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520035416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_uart_0 --dir=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0020_uart_0_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0020_uart_0_gen//Qsys_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_uart_0 --dir=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0020_uart_0_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/eldri/AppData/Local/Temp/alt9531_2385991923831022647.dir/0020_uart_0_gen//Qsys_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520035416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'Qsys_uart_0' " "Uart_0: Done RTL generation for module 'Qsys_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520035846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"Qsys\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"Qsys\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687520035855 ""}
