// Seed: 1786778020
module module_0 (
    input  tri0  id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output uwire id_3
    , id_9,
    input  tri   id_4
    , id_10,
    output tri0  id_5,
    input  wire  id_6,
    output uwire id_7
);
  wire id_11;
  initial $signed(74);
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd30
) (
    input tri0 id_0,
    input wor id_1,
    input supply1 _id_2,
    output tri id_3,
    output tri id_4,
    input wand id_5,
    input tri id_6,
    input wire id_7,
    input tri0 id_8,
    output supply1 id_9,
    input wand id_10,
    input uwire id_11
    , id_14,
    output supply0 id_12
);
  wire id_15;
  logic [-1 : id_2] id_16;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_4,
      id_1,
      id_4,
      id_7,
      id_4
  );
  assign id_14 = id_1;
endmodule
