verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../proj_wavelets.gen/sources_1/bd/system/ipshared/7698" --include "../../../../proj_wavelets.gen/sources_1/bd/system/ipshared/8713/hdl" --include "../../../../proj_wavelets.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../proj_wavelets.gen/sources_1/bd/system/ipshared/ee60/hdl" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../bd/system/ip/system_signal_split_0_0/sim/system_signal_split_0_0.v" \
"../../../bd/system/ipshared/7cca/src/axis_red_pitaya_adc.v" \
"../../../bd/system/ip/system_axis_red_pitaya_adc_0_0/sim/system_axis_red_pitaya_adc_0_0.v" \
"../../../bd/system/ip/system_data_inject_0_0/sim/system_data_inject_0_0.v" \
"../../../bd/system/ip/system_delay_handler_0_0/sim/system_delay_handler_0_0.v" \
"../../../bd/system/ip/system_axis_data_fifo_0_0/sim/system_axis_data_fifo_0_0.v" \
"../../../bd/system/ip/system_floating_point_2_0/sim/system_floating_point_2_0.v" \
"../../../bd/system/ip/system_floating_point_2_1/sim/system_floating_point_2_1.v" \
"../../../bd/system/ip/system_floating_point_0_0/sim/system_floating_point_0_0.v" \
"../../../bd/system/ip/system_floating_point_0_2/sim/system_floating_point_0_2.v" \
"../../../bd/system/ip/system_ft_controller_0_0/sim/system_ft_controller_0_0.v" \
"../../../bd/system/ip/system_xlslice_0_0/sim/system_xlslice_0_0.v" \
"../../../bd/system/ip/system_xlslice_0_1/sim/system_xlslice_0_1.v" \
"../../../bd/system/ip/system_downsample_2_0_1/sim/system_downsample_2_0_1.v" \
"../../../bd/system/ip/system_downsample_2_0_0/sim/system_downsample_2_0_0.v" \
"../../../bd/system/ip/system_adc_sample_2_0_1/sim/system_adc_sample_2_0_1.v" \
"../../../bd/system/ip/system_xlslice_0_2/sim/system_xlslice_0_2.v" \
"../../../bd/system/ip/system_xlslice_1_0/sim/system_xlslice_1_0.v" \
"../../../bd/system/ip/system_downsample_2_0_2/sim/system_downsample_2_0_2.v" \
"../../../bd/system/ip/system_adc_sample_level_2_0_0/sim/system_adc_sample_level_2_0_0.v" \
"../../../bd/system/ip/system_downsample_2_1_0/sim/system_downsample_2_1_0.v" \
"../../../bd/system/ip/system_upsample_2_0_1/sim/system_upsample_2_0_1.v" \
"../../../bd/system/ip/system_upsample_2_0_0/sim/system_upsample_2_0_0.v" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_floating_point_1_1/sim/system_floating_point_1_1.v" \
"../../../bd/system/ip/system_floating_point_6_0/sim/system_floating_point_6_0.v" \
"../../../bd/system/ip/system_floating_point_7_0/sim/system_floating_point_7_0.v" \
"../../../bd/system/ip/system_floating_point_8_0/sim/system_floating_point_8_0.v" \
"../../../bd/system/ip/system_floating_point_6_1/sim/system_floating_point_6_1.v" \
"../../../bd/system/ip/system_tresholding_0_0/sim/system_tresholding_0_0.v" \
"../../../bd/system/ip/system_tresholding_0_1/sim/system_tresholding_0_1.v" \
"../../../bd/system/ipshared/412c/src/axis_red_pitaya_dac.v" \
"../../../bd/system/ip/system_axis_red_pitaya_dac_0_0/sim/system_axis_red_pitaya_dac_0_0.v" \
"../../../bd/system/ip/system_axi_convert_2_w_14_0_0/sim/system_axi_convert_2_w_14_0_0.v" \
"../../../bd/system/ip/system_axi_convert_2_w_14_0_1/sim/system_axi_convert_2_w_14_0_1.v" \
"../../../bd/system/ip/system_axi_convert_2_w_14_1_0/sim/system_axi_convert_2_w_14_1_0.v" \
"../../../bd/system/ip/system_axi_convert_2_w_14_2_0/sim/system_axi_convert_2_w_14_2_0.v" \
"../../../bd/system/ip/system_fft_axi_convert_0_0/sim/system_fft_axi_convert_0_0.v" \
"../../../bd/system/ip/system_axi_convert_2_w_16_0_0/sim/system_axi_convert_2_w_16_0_0.v" \
"../../../bd/system/ip/system_axi_convert_2_w_16_0_1/sim/system_axi_convert_2_w_16_0_1.v" \
"../../../bd/system/ip/system_axi_mux_0_0/sim/system_axi_mux_0_0.v" \
"../../../bd/system/ip/system_floating_point_1_0/sim/system_floating_point_1_0.v" \
"../../../bd/system/ip/system_floating_point_0_1/sim/system_floating_point_0_1.v" \
"../../../bd/system/ip/system_debug_mux_0_1/sim/system_debug_mux_0_1.v" \
"../../../bd/system/ip/system_upsample_2_0_2/sim/system_upsample_2_0_2.v" \
"../../../bd/system/ip/system_upsample_2_1_0/sim/system_upsample_2_1_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
