INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/hw/lab2/div/div.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/hw/lab2/div/div.srcs/sim_1/new/tb_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_div
