# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SR FlipFlop.srcs/sources_1/new/SRFF.vhd" \
"../../../../SR FlipFlop.srcs/sim_1/new/SRFF tb.vhd" \

# Do not sort compile order
nosort
