PASS:IMP-5-0-0-01:Confirm synthesis is using lef data for PLE optimization?
Info Occurrence: 20
1: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/PRTF_Innovus_3nm_014_Cad_V11s1b/PRTF/PRTF_Innovus_3nm_014_Cad_V11_1b/PR_tech/Cadence/LefHeader/Standard/VHV/PRTF_Innovus_N3E_15M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Z_UTRDL_M1P48_M2P26_M3P35_M4P35_M5P42_M6P76_M7P76_M8P76_M9P76_M10P76_M11P76_143H_SHDMIM.11_1b.tlef. In line 4140, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
2: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh117l3p48cpd_base_elvt_110b/lef/tcbn03e_bwp143mh117l3p48cpd_base_elvt_par.lef. In line 4141, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
3: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh117l3p48cpd_base_elvt_110b/lef/tcbn03e_bwp143mh117l3p48cpd_base_elvt.lef. In line 4142, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
4: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh117l3p48cpd_base_lvt_110b/lef/tcbn03e_bwp143mh117l3p48cpd_base_lvt.lef. In line 4143, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
5: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh117l3p48cpd_base_svt_110b/lef/tcbn03e_bwp143mh117l3p48cpd_base_svt.lef. In line 4144, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
6: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh117l3p48cpd_base_ulvt_110b/lef/tcbn03e_bwp143mh117l3p48cpd_base_ulvt.lef. In line 4145, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
7: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh169l3p48cpd_base_elvt_110b/lef/tcbn03e_bwp143mh169l3p48cpd_base_elvt.lef. In line 4146, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
8: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh169l3p48cpd_base_lvt_110b/lef/tcbn03e_bwp143mh169l3p48cpd_base_lvt.lef. In line 4147, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
9: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh169l3p48cpd_base_svt_110b/lef/tcbn03e_bwp143mh169l3p48cpd_base_svt.lef. In line 4148, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
10: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh169l3p48cpd_base_ulvt_110b/lef/tcbn03e_bwp143mh169l3p48cpd_base_ulvt.lef. In line 4149, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
11: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh286l3p48cpd_base_elvt_110b/lef/tcbn03e_bwp143mh286l3p48cpd_base_elvt.lef. In line 4150, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
12: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh286l3p48cpd_base_lvt_110b/lef/tcbn03e_bwp143mh286l3p48cpd_base_lvt.lef. In line 4151, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
13: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh286l3p48cpd_base_svt_110b/lef/tcbn03e_bwp143mh286l3p48cpd_base_svt.lef. In line 4152, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
14: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh286l3p48cpd_base_ulvt_110b/lef/tcbn03e_bwp143mh286l3p48cpd_base_ulvt.lef. In line 4153, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
15: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh286l3p48cpd_mb_elvt_110b/lef/tcbn03e_bwp143mh286l3p48cpd_mb_elvt.lef. In line 4154, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
16: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh286l3p48cpd_mb_lvt_110b/lef/tcbn03e_bwp143mh286l3p48cpd_mb_lvt.lef. In line 4155, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
17: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh286l3p48cpd_mb_svt_110b/lef/tcbn03e_bwp143mh286l3p48cpd_mb_svt.lef. In line 4156, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
18: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/tcbn03e_bwp143mh286l3p48cpd_mb_ulvt_110b/lef/tcbn03e_bwp143mh286l3p48cpd_mb_ulvt.lef. In line 4157, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
19: Info: /process/tsmcN3/data/stdcell/n3v/TSMC/tpbn03_tn03bpdr003_100a/lef/fc/fc_lf_bu/APRDL/lef/tpbn03_tn03bpdr003.lef. In line 4158, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
20: Info: /process/tsmcN3/data/stdcell/n3ge/TSMC/N3E_DTCD_library_kit_general_v0d9.1.230327/lef/N3E_DTCD_M11/N3E_DTCD_v0d9_1.lef. In line 4159, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\genus.syn_generic.log: LEF file is being used for PLE optimization
