design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"
design_1_axi_dma_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd,incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"
design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"
design_1_auto_pc_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v,incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"
async_infifo.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pl_top_0_0/prj/ASIC-PYNQ.srcs/sources_1/ip/async_infifo/sim/async_infifo.v,incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"
async_outfifo.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pl_top_0_0/prj/ASIC-PYNQ.srcs/sources_1/ip/async_outfifo/sim/async_outfifo.v,incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"
axis_rd_interface.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/77e4/rtl/axis_rd_interface.v,incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"
axis_wr_interface.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/77e4/rtl/axis_wr_interface.v,incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"
led_top.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/77e4/rtl/led_top.v,incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"
pl_top.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/77e4/rtl/pl_top.v,incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"
design_1_pl_top_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pl_top_0_0/sim/design_1_pl_top_0_0.v,incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ASIC-PYNQ.gen/sources_1/bd/design_1/ipshared/3007/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
