Protel Design System Design Rule Check
PCB File : Z:\3dprinter\pwr8\pcbdesign\PWR8.PcbDoc
Date     : 13/08/2016
Time     : 12:43:37

WARNING: Zero hole size multi-layer pad(s) detected
   Pad F8-1(6739.37mil,3900mil) on Multi-Layer on Net V12
   Pad F8-2(6495.276mil,3900mil) on Multi-Layer on Net V12P8
   Pad F7-1(6039.37mil,3900mil) on Multi-Layer on Net V12
   Pad F7-2(5795.276mil,3900mil) on Multi-Layer on Net V12P7
   Pad F6-1(5339.37mil,3900mil) on Multi-Layer on Net V12
   Pad F6-2(5095.276mil,3900mil) on Multi-Layer on Net V12P6
   Pad F5-1(4639.37mil,3900mil) on Multi-Layer on Net V12
   Pad F5-2(4395.276mil,3900mil) on Multi-Layer on Net V12P5
   Pad F4-1(3937.008mil,3897.638mil) on Multi-Layer on Net V12
   Pad F4-2(3692.914mil,3897.638mil) on Multi-Layer on Net V12P4
   Pad F3-1(3239.37mil,3900mil) on Multi-Layer on Net V12
   Pad F3-2(2995.276mil,3900mil) on Multi-Layer on Net V12P3
   Pad F2-1(2539.37mil,3900mil) on Multi-Layer on Net V12
   Pad F2-2(2295.276mil,3900mil) on Multi-Layer on Net V12P2
   Pad F1-1(1839.37mil,3900mil) on Multi-Layer on Net V12
   Pad F1-2(1595.276mil,3900mil) on Multi-Layer on Net V12P1

WARNING: Multilayer Pads with 0 size Hole found
   Pad F8-1(6739.37mil,3900mil) on Multi-Layer
   Pad F8-2(6495.276mil,3900mil) on Multi-Layer
   Pad F7-1(6039.37mil,3900mil) on Multi-Layer
   Pad F7-2(5795.276mil,3900mil) on Multi-Layer
   Pad F6-1(5339.37mil,3900mil) on Multi-Layer
   Pad F6-2(5095.276mil,3900mil) on Multi-Layer
   Pad F5-1(4639.37mil,3900mil) on Multi-Layer
   Pad F5-2(4395.276mil,3900mil) on Multi-Layer
   Pad F4-1(3937.008mil,3897.638mil) on Multi-Layer
   Pad F4-2(3692.914mil,3897.638mil) on Multi-Layer
   Pad F3-1(3239.37mil,3900mil) on Multi-Layer
   Pad F3-2(2995.276mil,3900mil) on Multi-Layer
   Pad F2-1(2539.37mil,3900mil) on Multi-Layer
   Pad F2-2(2295.276mil,3900mil) on Multi-Layer
   Pad F1-1(1839.37mil,3900mil) on Multi-Layer
   Pad F1-2(1595.276mil,3900mil) on Multi-Layer

Processing Rule : SMD Neck-Down Constraint (Percent=50%) (All)
   Violation between SMD Neck-Down Constraint: Between Pad C10-1(6338.582mil,3858.268mil) on Top Layer And Track (6338.582mil,3858.268mil)(6380.314mil,3900mil) on Top Layer Relative Track Width: 50%
   Violation between SMD Neck-Down Constraint: Between Pad C9-1(5629.922mil,3858.268mil) on Top Layer And Track (5624.016mil,3909.906mil)(5629.922mil,3904mil) on Top Layer Relative Track Width: 77%
   Violation between SMD Neck-Down Constraint: Between Pad C8-1(4940.944mil,3838.582mil) on Top Layer And Track (4935.04mil,3889.904mil)(4935.04mil,3937.008mil) on Top Layer Relative Track Width: 77%
   Violation between SMD Neck-Down Constraint: Between Pad C7-1(4232.284mil,3838.582mil) on Top Layer And Track (4226.378mil,3889.906mil)(4232.284mil,3884mil) on Top Layer Relative Track Width: 77%
   Violation between SMD Neck-Down Constraint: Between Pad C17-2(4226.378mil,3937.008mil) on Top Layer And Track (4226.378mil,3937.008mil)(4226.378mil,4062mil) on Top Layer Relative Track Width: 50%
   Violation between SMD Neck-Down Constraint: Between Pad C15-2(3537.402mil,3818.898mil) on Top Layer And Track (3537.402mil,3818.898mil)(3537.402mil,3875mil) on Top Layer Relative Track Width: 77%
   Violation between SMD Neck-Down Constraint: Between Pad C14-2(2828.74mil,3818.898mil) on Top Layer And Track (2828.74mil,3818.898mil)(2828.74mil,3875mil) on Top Layer Relative Track Width: 77%
   Violation between SMD Neck-Down Constraint: Between Pad C13-2(2120.078mil,3818.898mil) on Top Layer And Track (2120.078mil,3818.898mil)(2120.078mil,3875mil) on Top Layer Relative Track Width: 77%
   Violation between SMD Neck-Down Constraint: Between Pad C12-2(1411.418mil,3838.582mil) on Top Layer And Track (1411.418mil,3884mil)(1417.322mil,3889.904mil) on Top Layer Relative Track Width: 77%
   Violation between SMD Neck-Down Constraint: Between Pad C20-2(6332.678mil,3956.692mil) on Top Layer And Track (6332.678mil,3909.904mil)(6338.582mil,3904mil) on Top Layer Relative Track Width: 77%
   Violation between SMD Neck-Down Constraint: Between Pad C19-2(5624.016mil,3956.692mil) on Top Layer And Track (5624.016mil,3909.906mil)(5629.922mil,3904mil) on Top Layer Relative Track Width: 77%
   Violation between SMD Neck-Down Constraint: Between Pad C18-2(4935.04mil,3937.008mil) on Top Layer And Track (4935.04mil,3937.008mil)(4935.04mil,4058mil) on Top Layer Relative Track Width: 50%
   Violation between SMD Neck-Down Constraint: Between Pad C4-1(3543.308mil,3937.008mil) on Top Layer And Track (3543.308mil,3937.008mil)(3582.678mil,3897.638mil) on Top Layer Relative Track Width: 50%
   Violation between SMD Neck-Down Constraint: Between Pad C3-1(2834.646mil,3937.008mil) on Top Layer And Track (2834.646mil,3937.008mil)(2834.646mil,4058mil) on Top Layer Relative Track Width: 50%
   Violation between SMD Neck-Down Constraint: Between Pad C2-1(2125.984mil,3937.008mil) on Top Layer And Track (2125.984mil,3937.008mil)(2125.984mil,4062mil) on Top Layer Relative Track Width: 50%
   Violation between SMD Neck-Down Constraint: Between Pad C1-1(1417.322mil,3937.008mil) on Top Layer And Track (1411.418mil,3884mil)(1417.322mil,3889.904mil) on Top Layer Relative Track Width: 77%
   Violation between SMD Neck-Down Constraint: Between Pad R1-2(4232.284mil,2913.386mil) on Top Layer And Track (4088.582mil,2913.386mil)(4232.284mil,2913.386mil) on Top Layer Relative Track Width: 83%
Rule Violations :17

Processing Rule : Width Constraint (Min=10mil) (Max=78.74mil) (Preferred=39.37mil) (InNetClass('12VFinalNets'))
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (9.695mil < 10mil) Between Text "C7" (4094.488mil,3759.843mil) on Top Overlay And Track (4085.284mil,3794.582mil)(4085.284mil,3882.582mil) on Top Overlay Silk Text to Silk Clearance [9.695mil]
   Violation between Silk To Silk Clearance Constraint: (0.043mil < 10mil) Between Text "C7" (4094.488mil,3759.843mil) on Top Overlay And Track (4086.284mil,3793.582mil)(4266.284mil,3793.582mil) on Top Overlay Silk Text to Silk Clearance [0.043mil]
   Violation between Silk To Silk Clearance Constraint: (8.281mil < 10mil) Between Text "C7" (4094.488mil,3759.843mil) on Top Overlay And Track (4085.284mil,3794.582mil)(4086.284mil,3793.582mil) on Top Overlay Silk Text to Silk Clearance [8.281mil]
   Violation between Silk To Silk Clearance Constraint: (0.044mil < 10mil) Between Text "C14" (2677.165mil,3740.157mil) on Top Overlay And Track (2682.536mil,3773.898mil)(2682.536mil,3863.898mil) on Top Overlay Silk Text to Silk Clearance [0.044mil]
   Violation between Silk To Silk Clearance Constraint: (0.044mil < 10mil) Between Text "C14" (2677.165mil,3740.157mil) on Top Overlay And Track (2682.536mil,3773.898mil)(2862.536mil,3773.898mil) on Top Overlay Silk Text to Silk Clearance [0.044mil]
   Violation between Silk To Silk Clearance Constraint: (0.044mil < 10mil) Between Text "C13" (2007.874mil,3740.157mil) on Top Overlay And Track (1973.874mil,3773.898mil)(2153.874mil,3773.898mil) on Top Overlay Silk Text to Silk Clearance [0.044mil]
   Violation between Silk To Silk Clearance Constraint: (6.215mil < 10mil) Between Text "C12" (1180.315mil,3836.22mil) on Top Overlay And Track (1265.212mil,3793.582mil)(1265.212mil,3883.582mil) on Top Overlay Silk Text to Silk Clearance [6.215mil]
   Violation between Silk To Silk Clearance Constraint: (0.044mil < 10mil) Between Text "C23" (6515.748mil,3661.417mil) on Top Overlay And Track (6521.118mil,3695.158mil)(6521.118mil,3785.158mil) on Top Overlay Silk Text to Silk Clearance [0.044mil]
   Violation between Silk To Silk Clearance Constraint: (0.044mil < 10mil) Between Text "C23" (6515.748mil,3661.417mil) on Top Overlay And Track (6521.118mil,3695.158mil)(6701.118mil,3695.158mil) on Top Overlay Silk Text to Silk Clearance [0.044mil]
   Violation between Silk To Silk Clearance Constraint: (0.044mil < 10mil) Between Text "C22" (5826.772mil,3661.417mil) on Top Overlay And Track (5798.882mil,3695.158mil)(5978.882mil,3695.158mil) on Top Overlay Silk Text to Silk Clearance [0.044mil]
   Violation between Silk To Silk Clearance Constraint: (0.044mil < 10mil) Between Text "C21" (5039.37mil,3661.417mil) on Top Overlay And Track (5044.74mil,3695.158mil)(5044.74mil,3785.158mil) on Top Overlay Silk Text to Silk Clearance [0.044mil]
   Violation between Silk To Silk Clearance Constraint: (0.044mil < 10mil) Between Text "C21" (5039.37mil,3661.417mil) on Top Overlay And Track (5044.74mil,3695.158mil)(5224.74mil,3695.158mil) on Top Overlay Silk Text to Silk Clearance [0.044mil]
   Violation between Silk To Silk Clearance Constraint: (0.044mil < 10mil) Between Text "C36" (4370.079mil,3661.417mil) on Top Overlay And Track (4375.448mil,3695.158mil)(4375.448mil,3785.158mil) on Top Overlay Silk Text to Silk Clearance [0.044mil]
   Violation between Silk To Silk Clearance Constraint: (0.044mil < 10mil) Between Text "C36" (4370.079mil,3661.417mil) on Top Overlay And Track (4375.448mil,3695.158mil)(4555.448mil,3695.158mil) on Top Overlay Silk Text to Silk Clearance [0.044mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "F4" (3597.638mil,3697.638mil) on Top Overlay And Track (3633.528mil,3706.418mil)(3813.528mil,3706.418mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.509mil < 10mil) Between Text "F4" (3597.638mil,3697.638mil) on Top Overlay And Track (3632.528mil,3705.418mil)(3633.528mil,3706.418mil) on Top Overlay Silk Text to Silk Clearance [2.509mil]
   Violation between Silk To Silk Clearance Constraint: (3.509mil < 10mil) Between Text "F4" (3597.638mil,3697.638mil) on Top Overlay And Track (3632.528mil,3617.418mil)(3632.528mil,3705.418mil) on Top Overlay Silk Text to Silk Clearance [3.509mil]
   Violation between Silk To Silk Clearance Constraint: (1.044mil < 10mil) Between Text "C33" (2677.165mil,3582.677mil) on Top Overlay And Track (2687.646mil,3617.418mil)(2687.646mil,3705.418mil) on Top Overlay Silk Text to Silk Clearance [1.044mil]
   Violation between Silk To Silk Clearance Constraint: (0.044mil < 10mil) Between Text "C33" (2677.165mil,3582.677mil) on Top Overlay And Track (2688.646mil,3616.418mil)(2868.646mil,3616.418mil) on Top Overlay Silk Text to Silk Clearance [0.044mil]
   Violation between Silk To Silk Clearance Constraint: (0.044mil < 10mil) Between Text "C33" (2677.165mil,3582.677mil) on Top Overlay And Track (2687.646mil,3617.418mil)(2688.646mil,3616.418mil) on Top Overlay Silk Text to Silk Clearance [0.044mil]
   Violation between Silk To Silk Clearance Constraint: (0.043mil < 10mil) Between Text "C30" (3307.087mil,3188.976mil) on Top Overlay And Track (3380.456mil,3222.716mil)(3380.456mil,3312.716mil) on Top Overlay Silk Text to Silk Clearance [0.043mil]
   Violation between Silk To Silk Clearance Constraint: (0.043mil < 10mil) Between Text "C30" (3307.087mil,3188.976mil) on Top Overlay And Track (3200.456mil,3222.716mil)(3380.456mil,3222.716mil) on Top Overlay Silk Text to Silk Clearance [0.043mil]
   Violation between Silk To Silk Clearance Constraint: (9.306mil < 10mil) Between Text "C1" (1217.323mil,3937.008mil) on Top Overlay And Track (1270.322mil,3893.008mil)(1270.322mil,3981.008mil) on Top Overlay Silk Text to Silk Clearance [9.306mil]
   Violation between Silk To Silk Clearance Constraint: (5.16mil < 10mil) Between Text "Front" (2898.425mil,2303.937mil) on Top Overlay And Track (2634.646mil,2248.818mil)(3296.064mil,2248.818mil) on Top Overlay Silk Text to Silk Clearance [5.16mil]
   Violation between Silk To Silk Clearance Constraint: (5.16mil < 10mil) Between Text "Front" (6601.575mil,4896.063mil) on Top Overlay And Track (6203.938mil,4951.182mil)(6865.354mil,4951.182mil) on Top Overlay Silk Text to Silk Clearance [5.16mil]
   Violation between Silk To Silk Clearance Constraint: (1.029mil < 10mil) Between Text "C20" (6190.472mil,4027.693mil) on Top Overlay And Track (6203.938mil,4069.292mil)(6203.938mil,4951.182mil) on Top Overlay Silk Text to Silk Clearance [1.029mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J8" (6200mil,4800mil) on Top Overlay And Track (6203.938mil,4069.292mil)(6203.938mil,4951.182mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.029mil < 10mil) Between Text "C20" (6190.472mil,4027.693mil) on Top Overlay And Track (6203.938mil,4069.292mil)(6865.354mil,4069.292mil) on Top Overlay Silk Text to Silk Clearance [1.029mil]
   Violation between Silk To Silk Clearance Constraint: (5.16mil < 10mil) Between Text "Front" (5901.575mil,4896.063mil) on Top Overlay And Track (5503.938mil,4951.182mil)(6165.354mil,4951.182mil) on Top Overlay Silk Text to Silk Clearance [5.16mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J7" (5500mil,4800mil) on Top Overlay And Track (5503.938mil,4069.292mil)(5503.938mil,4951.182mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.136mil < 10mil) Between Text "C19" (5481.811mil,4027.693mil) on Top Overlay And Track (5503.938mil,4069.292mil)(5503.938mil,4951.182mil) on Top Overlay Silk Text to Silk Clearance [3.136mil]
   Violation between Silk To Silk Clearance Constraint: (1.029mil < 10mil) Between Text "C19" (5481.811mil,4027.693mil) on Top Overlay And Track (5503.938mil,4069.292mil)(6165.354mil,4069.292mil) on Top Overlay Silk Text to Silk Clearance [1.029mil]
   Violation between Silk To Silk Clearance Constraint: (5.16mil < 10mil) Between Text "Front" (5201.575mil,4896.063mil) on Top Overlay And Track (4803.938mil,4951.182mil)(5465.354mil,4951.182mil) on Top Overlay Silk Text to Silk Clearance [5.16mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J6" (4800mil,4800mil) on Top Overlay And Track (4803.938mil,4069.292mil)(4803.938mil,4951.182mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.16mil < 10mil) Between Text "Front" (4501.575mil,4896.063mil) on Top Overlay And Track (4103.938mil,4951.182mil)(4765.354mil,4951.182mil) on Top Overlay Silk Text to Silk Clearance [5.16mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J5" (4100mil,4800mil) on Top Overlay And Track (4103.938mil,4069.292mil)(4103.938mil,4951.182mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.16mil < 10mil) Between Text "Front" (3801.575mil,4896.063mil) on Top Overlay And Track (3403.938mil,4951.182mil)(4065.354mil,4951.182mil) on Top Overlay Silk Text to Silk Clearance [5.16mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J4" (3400mil,4800mil) on Top Overlay And Track (3403.938mil,4069.292mil)(3403.938mil,4951.182mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.16mil < 10mil) Between Text "Front" (3101.575mil,4896.063mil) on Top Overlay And Track (2703.938mil,4951.182mil)(3365.354mil,4951.182mil) on Top Overlay Silk Text to Silk Clearance [5.16mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J3" (2700mil,4800mil) on Top Overlay And Track (2703.938mil,4069.292mil)(2703.938mil,4951.182mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.16mil < 10mil) Between Text "Front" (2401.575mil,4896.063mil) on Top Overlay And Track (2003.938mil,4951.182mil)(2665.354mil,4951.182mil) on Top Overlay Silk Text to Silk Clearance [5.16mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J2" (2000mil,4800mil) on Top Overlay And Track (2003.938mil,4069.292mil)(2003.938mil,4951.182mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.16mil < 10mil) Between Text "Front" (1701.575mil,4896.063mil) on Top Overlay And Track (1303.938mil,4951.182mil)(1965.354mil,4951.182mil) on Top Overlay Silk Text to Silk Clearance [5.16mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J1" (1300mil,4800mil) on Top Overlay And Track (1303.938mil,4069.292mil)(1303.938mil,4951.182mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.035mil < 10mil) Between Text "F6" (5354.331mil,3759.843mil) on Top Overlay And Track (4985.04mil,3801.574mil)(5441.732mil,3801.574mil) on Top Overlay Silk Text to Silk Clearance [4.035mil]
   Violation between Silk To Silk Clearance Constraint: (9.616mil < 10mil) Between Text "F5" (4291.339mil,4015.748mil) on Top Overlay And Track (4285.04mil,3998.426mil)(4757.48mil,3998.426mil) on Top Overlay Silk Text to Silk Clearance [9.616mil]
   Violation between Silk To Silk Clearance Constraint: (8.711mil < 10mil) Between Text "F4" (3597.638mil,3697.638mil) on Top Overlay And Text "C34" (3622.047mil,3740.157mil) on Top Overlay Silk Text to Silk Clearance [8.711mil]
Rule Violations :47

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.395mil < 10mil) Between Arc (1181.102mil,2401.575mil) on Top Overlay And Pad P8-1(1181.102mil,2401.574mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.395mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.395mil < 10mil) Between Arc (10551.181mil,4803.15mil) on Top Overlay And Pad P7-1(10551.182mil,4803.15mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.395mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.395mil < 10mil) Between Arc (8779.528mil,2322.835mil) on Top Overlay And Pad P6-1(8779.528mil,2322.834mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.395mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.395mil < 10mil) Between Arc (10511.811mil,3543.307mil) on Top Overlay And Pad P5-1(10511.812mil,3543.308mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.395mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.395mil < 10mil) Between Arc (6850.394mil,2362.205mil) on Top Overlay And Pad P4-1(6850.394mil,2362.204mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.395mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.396mil < 10mil) Between Arc (1141.732mil,4763.779mil) on Top Overlay And Pad P3-1(1141.732mil,4763.78mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.396mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.395mil < 10mil) Between Arc (10551.181mil,2322.835mil) on Top Overlay And Pad P2-1(10551.182mil,2322.834mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.395mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.395mil < 10mil) Between Arc (1181.102mil,3464.567mil) on Top Overlay And Pad P1-1(1181.102mil,3464.566mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.395mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2175.984mil,2362.205mil) on Top Overlay And Pad D1-A(2125.984mil,2362.204mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2175.984mil,2362.205mil) on Top Overlay And Pad D1-K(2225.984mil,2362.204mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6200mil,3500mil) on Top Overlay And Pad C16--(6335mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6200mil,3500mil) on Top Overlay And Pad C16--(6335mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6200mil,3500mil) on Top Overlay And Pad C16-+(6065mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4800mil,3500mil) on Top Overlay And Pad C11--(4935mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4800mil,3500mil) on Top Overlay And Pad C11-+(4665mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4800mil,3500mil) on Top Overlay And Pad C11--(4935mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3300mil,3500mil) on Top Overlay And Pad C6--(3435mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3300mil,3500mil) on Top Overlay And Pad C6-+(3165mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3300mil,3500mil) on Top Overlay And Pad C6--(3435mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1900mil,3500mil) on Top Overlay And Pad C5--(2035mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1900mil,3500mil) on Top Overlay And Pad C5-+(1765mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1900mil,3500mil) on Top Overlay And Pad C5--(2035mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (6372.582mil,3813.268mil)(6372.582mil,3903.268mil) on Top Overlay And Pad C10-1(6338.582mil,3858.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (6192.582mil,3813.268mil)(6372.582mil,3813.268mil) on Top Overlay And Pad C10-1(6338.582mil,3858.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (6192.582mil,3903.268mil)(6372.582mil,3903.268mil) on Top Overlay And Pad C10-1(6338.582mil,3858.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (6191.582mil,3814.268mil)(6191.582mil,3902.268mil) on Top Overlay And Pad C10-2(6226.378mil,3858.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (6192.582mil,3813.268mil)(6372.582mil,3813.268mil) on Top Overlay And Pad C10-2(6226.378mil,3858.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (6192.582mil,3903.268mil)(6372.582mil,3903.268mil) on Top Overlay And Pad C10-2(6226.378mil,3858.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (5663.922mil,3813.268mil)(5663.922mil,3903.268mil) on Top Overlay And Pad C9-1(5629.922mil,3858.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5483.922mil,3813.268mil)(5663.922mil,3813.268mil) on Top Overlay And Pad C9-1(5629.922mil,3858.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5483.922mil,3903.268mil)(5663.922mil,3903.268mil) on Top Overlay And Pad C9-1(5629.922mil,3858.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.204mil < 10mil) Between Track (5482.922mil,3814.268mil)(5482.922mil,3902.268mil) on Top Overlay And Pad C9-2(5517.716mil,3858.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5483.922mil,3813.268mil)(5663.922mil,3813.268mil) on Top Overlay And Pad C9-2(5517.716mil,3858.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5483.922mil,3903.268mil)(5663.922mil,3903.268mil) on Top Overlay And Pad C9-2(5517.716mil,3858.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (4974.944mil,3793.582mil)(4974.944mil,3883.582mil) on Top Overlay And Pad C8-1(4940.944mil,3838.582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4794.944mil,3793.582mil)(4974.944mil,3793.582mil) on Top Overlay And Pad C8-1(4940.944mil,3838.582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4794.944mil,3883.582mil)(4974.944mil,3883.582mil) on Top Overlay And Pad C8-1(4940.944mil,3838.582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (4793.944mil,3794.582mil)(4793.944mil,3882.582mil) on Top Overlay And Pad C8-2(4828.74mil,3838.582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4794.944mil,3793.582mil)(4974.944mil,3793.582mil) on Top Overlay And Pad C8-2(4828.74mil,3838.582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4794.944mil,3883.582mil)(4974.944mil,3883.582mil) on Top Overlay And Pad C8-2(4828.74mil,3838.582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (4266.284mil,3793.582mil)(4266.284mil,3883.582mil) on Top Overlay And Pad C7-1(4232.284mil,3838.582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4086.284mil,3793.582mil)(4266.284mil,3793.582mil) on Top Overlay And Pad C7-1(4232.284mil,3838.582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4086.284mil,3883.582mil)(4266.284mil,3883.582mil) on Top Overlay And Pad C7-1(4232.284mil,3838.582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.204mil < 10mil) Between Track (4085.284mil,3794.582mil)(4085.284mil,3882.582mil) on Top Overlay And Pad C7-2(4120.078mil,3838.582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4086.284mil,3793.582mil)(4266.284mil,3793.582mil) on Top Overlay And Pad C7-2(4120.078mil,3838.582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4086.284mil,3883.582mil)(4266.284mil,3883.582mil) on Top Overlay And Pad C7-2(4120.078mil,3838.582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (4080.174mil,3892.008mil)(4080.174mil,3982.008mil) on Top Overlay And Pad C17-1(4114.174mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4080.174mil,3892.008mil)(4260.174mil,3892.008mil) on Top Overlay And Pad C17-1(4114.174mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4080.174mil,3982.008mil)(4260.174mil,3982.008mil) on Top Overlay And Pad C17-1(4114.174mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (4261.174mil,3893.008mil)(4261.174mil,3981.008mil) on Top Overlay And Pad C17-2(4226.378mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4080.174mil,3892.008mil)(4260.174mil,3892.008mil) on Top Overlay And Pad C17-2(4226.378mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4080.174mil,3982.008mil)(4260.174mil,3982.008mil) on Top Overlay And Pad C17-2(4226.378mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (3391.196mil,3773.898mil)(3391.196mil,3863.898mil) on Top Overlay And Pad C15-1(3425.196mil,3818.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3391.196mil,3773.898mil)(3571.196mil,3773.898mil) on Top Overlay And Pad C15-1(3425.196mil,3818.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3391.196mil,3863.898mil)(3571.196mil,3863.898mil) on Top Overlay And Pad C15-1(3425.196mil,3818.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.204mil < 10mil) Between Track (3572.196mil,3774.898mil)(3572.196mil,3862.898mil) on Top Overlay And Pad C15-2(3537.402mil,3818.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3391.196mil,3773.898mil)(3571.196mil,3773.898mil) on Top Overlay And Pad C15-2(3537.402mil,3818.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3391.196mil,3863.898mil)(3571.196mil,3863.898mil) on Top Overlay And Pad C15-2(3537.402mil,3818.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (2682.536mil,3773.898mil)(2682.536mil,3863.898mil) on Top Overlay And Pad C14-1(2716.536mil,3818.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (2682.536mil,3773.898mil)(2862.536mil,3773.898mil) on Top Overlay And Pad C14-1(2716.536mil,3818.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (2682.536mil,3863.898mil)(2862.536mil,3863.898mil) on Top Overlay And Pad C14-1(2716.536mil,3818.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (2863.536mil,3774.898mil)(2863.536mil,3862.898mil) on Top Overlay And Pad C14-2(2828.74mil,3818.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (2682.536mil,3773.898mil)(2862.536mil,3773.898mil) on Top Overlay And Pad C14-2(2828.74mil,3818.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (2682.536mil,3863.898mil)(2862.536mil,3863.898mil) on Top Overlay And Pad C14-2(2828.74mil,3818.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (1973.874mil,3773.898mil)(1973.874mil,3863.898mil) on Top Overlay And Pad C13-1(2007.874mil,3818.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1973.874mil,3773.898mil)(2153.874mil,3773.898mil) on Top Overlay And Pad C13-1(2007.874mil,3818.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1973.874mil,3863.898mil)(2153.874mil,3863.898mil) on Top Overlay And Pad C13-1(2007.874mil,3818.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (2154.874mil,3774.898mil)(2154.874mil,3862.898mil) on Top Overlay And Pad C13-2(2120.078mil,3818.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1973.874mil,3773.898mil)(2153.874mil,3773.898mil) on Top Overlay And Pad C13-2(2120.078mil,3818.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1973.874mil,3863.898mil)(2153.874mil,3863.898mil) on Top Overlay And Pad C13-2(2120.078mil,3818.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (1265.212mil,3793.582mil)(1265.212mil,3883.582mil) on Top Overlay And Pad C12-1(1299.212mil,3838.582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1265.212mil,3793.582mil)(1445.212mil,3793.582mil) on Top Overlay And Pad C12-1(1299.212mil,3838.582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1265.212mil,3883.582mil)(1445.212mil,3883.582mil) on Top Overlay And Pad C12-1(1299.212mil,3838.582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.204mil < 10mil) Between Track (1446.212mil,3794.582mil)(1446.212mil,3882.582mil) on Top Overlay And Pad C12-2(1411.418mil,3838.582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1265.212mil,3793.582mil)(1445.212mil,3793.582mil) on Top Overlay And Pad C12-2(1411.418mil,3838.582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1265.212mil,3883.582mil)(1445.212mil,3883.582mil) on Top Overlay And Pad C12-2(1411.418mil,3838.582mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (6521.118mil,3695.158mil)(6521.118mil,3785.158mil) on Top Overlay And Pad C23-1(6555.118mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (6521.118mil,3695.158mil)(6701.118mil,3695.158mil) on Top Overlay And Pad C23-1(6555.118mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (6521.118mil,3785.158mil)(6701.118mil,3785.158mil) on Top Overlay And Pad C23-1(6555.118mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (6702.118mil,3696.158mil)(6702.118mil,3784.158mil) on Top Overlay And Pad C23-2(6667.322mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (6521.118mil,3695.158mil)(6701.118mil,3695.158mil) on Top Overlay And Pad C23-2(6667.322mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (6521.118mil,3785.158mil)(6701.118mil,3785.158mil) on Top Overlay And Pad C23-2(6667.322mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (5978.882mil,3695.158mil)(5978.882mil,3785.158mil) on Top Overlay And Pad C22-1(5944.882mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5798.882mil,3695.158mil)(5978.882mil,3695.158mil) on Top Overlay And Pad C22-1(5944.882mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5798.882mil,3785.158mil)(5978.882mil,3785.158mil) on Top Overlay And Pad C22-1(5944.882mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (5797.882mil,3696.158mil)(5797.882mil,3784.158mil) on Top Overlay And Pad C22-2(5832.678mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5798.882mil,3695.158mil)(5978.882mil,3695.158mil) on Top Overlay And Pad C22-2(5832.678mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5798.882mil,3785.158mil)(5978.882mil,3785.158mil) on Top Overlay And Pad C22-2(5832.678mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (5044.74mil,3695.158mil)(5044.74mil,3785.158mil) on Top Overlay And Pad C21-1(5078.74mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5044.74mil,3695.158mil)(5224.74mil,3695.158mil) on Top Overlay And Pad C21-1(5078.74mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5044.74mil,3785.158mil)(5224.74mil,3785.158mil) on Top Overlay And Pad C21-1(5078.74mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (5225.74mil,3696.158mil)(5225.74mil,3784.158mil) on Top Overlay And Pad C21-2(5190.944mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5044.74mil,3695.158mil)(5224.74mil,3695.158mil) on Top Overlay And Pad C21-2(5190.944mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5044.74mil,3785.158mil)(5224.74mil,3785.158mil) on Top Overlay And Pad C21-2(5190.944mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (4375.448mil,3695.158mil)(4375.448mil,3785.158mil) on Top Overlay And Pad C36-1(4409.448mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4375.448mil,3695.158mil)(4555.448mil,3695.158mil) on Top Overlay And Pad C36-1(4409.448mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4375.448mil,3785.158mil)(4555.448mil,3785.158mil) on Top Overlay And Pad C36-1(4409.448mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.204mil < 10mil) Between Track (4556.448mil,3696.158mil)(4556.448mil,3784.158mil) on Top Overlay And Pad C36-2(4521.654mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4375.448mil,3695.158mil)(4555.448mil,3695.158mil) on Top Overlay And Pad C36-2(4521.654mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4375.448mil,3785.158mil)(4555.448mil,3785.158mil) on Top Overlay And Pad C36-2(4521.654mil,3740.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (3813.528mil,3616.418mil)(3813.528mil,3706.418mil) on Top Overlay And Pad C34-1(3779.528mil,3661.418mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3633.528mil,3616.418mil)(3813.528mil,3616.418mil) on Top Overlay And Pad C34-1(3779.528mil,3661.418mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3633.528mil,3706.418mil)(3813.528mil,3706.418mil) on Top Overlay And Pad C34-1(3779.528mil,3661.418mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.204mil < 10mil) Between Track (3632.528mil,3617.418mil)(3632.528mil,3705.418mil) on Top Overlay And Pad C34-2(3667.322mil,3661.418mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3633.528mil,3616.418mil)(3813.528mil,3616.418mil) on Top Overlay And Pad C34-2(3667.322mil,3661.418mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "F4" (3597.638mil,3697.638mil) on Top Overlay And Pad C34-2(3667.322mil,3661.418mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3633.528mil,3706.418mil)(3813.528mil,3706.418mil) on Top Overlay And Pad C34-2(3667.322mil,3661.418mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (2868.646mil,3616.418mil)(2868.646mil,3706.418mil) on Top Overlay And Pad C33-1(2834.646mil,3661.418mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (2688.646mil,3616.418mil)(2868.646mil,3616.418mil) on Top Overlay And Pad C33-1(2834.646mil,3661.418mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (2688.646mil,3706.418mil)(2868.646mil,3706.418mil) on Top Overlay And Pad C33-1(2834.646mil,3661.418mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (2687.646mil,3617.418mil)(2687.646mil,3705.418mil) on Top Overlay And Pad C33-2(2722.442mil,3661.418mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (2688.646mil,3616.418mil)(2868.646mil,3616.418mil) on Top Overlay And Pad C33-2(2722.442mil,3661.418mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (2688.646mil,3706.418mil)(2868.646mil,3706.418mil) on Top Overlay And Pad C33-2(2722.442mil,3661.418mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5855mil,3366mil)(5855mil,3546mil) on Top Overlay And Pad C32-1(5900mil,3400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5945mil,3366mil)(5945mil,3546mil) on Top Overlay And Pad C32-1(5900mil,3400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (5855mil,3366mil)(5945mil,3366mil) on Top Overlay And Pad C32-1(5900mil,3400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5855mil,3366mil)(5855mil,3546mil) on Top Overlay And Pad C32-2(5900mil,3512.204mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5945mil,3366mil)(5945mil,3546mil) on Top Overlay And Pad C32-2(5900mil,3512.204mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (5856mil,3547mil)(5944mil,3547mil) on Top Overlay And Pad C32-2(5900mil,3512.204mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4455mil,3366mil)(4455mil,3546mil) on Top Overlay And Pad C31-1(4500mil,3400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4545mil,3366mil)(4545mil,3546mil) on Top Overlay And Pad C31-1(4500mil,3400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (4455mil,3366mil)(4545mil,3366mil) on Top Overlay And Pad C31-1(4500mil,3400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4455mil,3366mil)(4455mil,3546mil) on Top Overlay And Pad C31-2(4500mil,3512.204mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4545mil,3366mil)(4545mil,3546mil) on Top Overlay And Pad C31-2(4500mil,3512.204mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (4456mil,3547mil)(4544mil,3547mil) on Top Overlay And Pad C31-2(4500mil,3512.204mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (3380.456mil,3222.716mil)(3380.456mil,3312.716mil) on Top Overlay And Pad C30-1(3346.456mil,3267.716mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3200.456mil,3222.716mil)(3380.456mil,3222.716mil) on Top Overlay And Pad C30-1(3346.456mil,3267.716mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3200.456mil,3312.716mil)(3380.456mil,3312.716mil) on Top Overlay And Pad C30-1(3346.456mil,3267.716mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (3199.456mil,3223.716mil)(3199.456mil,3311.716mil) on Top Overlay And Pad C30-2(3234.252mil,3267.716mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3200.456mil,3222.716mil)(3380.456mil,3222.716mil) on Top Overlay And Pad C30-2(3234.252mil,3267.716mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3200.456mil,3312.716mil)(3380.456mil,3312.716mil) on Top Overlay And Pad C30-2(3234.252mil,3267.716mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (1963.134mil,3222.716mil)(1963.134mil,3312.716mil) on Top Overlay And Pad C29-1(1929.134mil,3267.716mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1783.134mil,3222.716mil)(1963.134mil,3222.716mil) on Top Overlay And Pad C29-1(1929.134mil,3267.716mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1783.134mil,3312.716mil)(1963.134mil,3312.716mil) on Top Overlay And Pad C29-1(1929.134mil,3267.716mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (1782.134mil,3223.716mil)(1782.134mil,3311.716mil) on Top Overlay And Pad C29-2(1816.93mil,3267.716mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1783.134mil,3222.716mil)(1963.134mil,3222.716mil) on Top Overlay And Pad C29-2(1816.93mil,3267.716mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1783.134mil,3312.716mil)(1963.134mil,3312.716mil) on Top Overlay And Pad C29-2(1816.93mil,3267.716mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (4729.78mil,2868.386mil)(4729.78mil,2958.386mil) on Top Overlay And Pad C28-1(4763.78mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4729.78mil,2868.386mil)(4909.78mil,2868.386mil) on Top Overlay And Pad C28-1(4763.78mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4729.78mil,2958.386mil)(4909.78mil,2958.386mil) on Top Overlay And Pad C28-1(4763.78mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (4910.78mil,2869.386mil)(4910.78mil,2957.386mil) on Top Overlay And Pad C28-2(4875.984mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4729.78mil,2868.386mil)(4909.78mil,2868.386mil) on Top Overlay And Pad C28-2(4875.984mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4729.78mil,2958.386mil)(4909.78mil,2958.386mil) on Top Overlay And Pad C28-2(4875.984mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (6186.472mil,3911.692mil)(6186.472mil,4001.692mil) on Top Overlay And Pad C20-1(6220.472mil,3956.692mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (6186.472mil,3911.692mil)(6366.472mil,3911.692mil) on Top Overlay And Pad C20-1(6220.472mil,3956.692mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (6186.472mil,4001.692mil)(6366.472mil,4001.692mil) on Top Overlay And Pad C20-1(6220.472mil,3956.692mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.204mil < 10mil) Between Track (6367.472mil,3912.692mil)(6367.472mil,4000.692mil) on Top Overlay And Pad C20-2(6332.678mil,3956.692mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (6186.472mil,3911.692mil)(6366.472mil,3911.692mil) on Top Overlay And Pad C20-2(6332.678mil,3956.692mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (6186.472mil,4001.692mil)(6366.472mil,4001.692mil) on Top Overlay And Pad C20-2(6332.678mil,3956.692mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (5309.59mil,2868.386mil)(5309.59mil,2958.386mil) on Top Overlay And Pad C35-1(5275.59mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5129.59mil,2868.386mil)(5309.59mil,2868.386mil) on Top Overlay And Pad C35-1(5275.59mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5129.59mil,2958.386mil)(5309.59mil,2958.386mil) on Top Overlay And Pad C35-1(5275.59mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (5128.59mil,2869.386mil)(5128.59mil,2957.386mil) on Top Overlay And Pad C35-2(5163.386mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5129.59mil,2868.386mil)(5309.59mil,2868.386mil) on Top Overlay And Pad C35-2(5163.386mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5129.59mil,2958.386mil)(5309.59mil,2958.386mil) on Top Overlay And Pad C35-2(5163.386mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (2474.686mil,2800.646mil)(2474.686mil,2980.646mil) on Top Overlay And Pad C27-1(2519.686mil,2834.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (2564.686mil,2800.646mil)(2564.686mil,2980.646mil) on Top Overlay And Pad C27-1(2519.686mil,2834.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (2474.686mil,2800.646mil)(2564.686mil,2800.646mil) on Top Overlay And Pad C27-1(2519.686mil,2834.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (2474.686mil,2800.646mil)(2474.686mil,2980.646mil) on Top Overlay And Pad C27-2(2519.686mil,2946.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (2564.686mil,2800.646mil)(2564.686mil,2980.646mil) on Top Overlay And Pad C27-2(2519.686mil,2946.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (2475.686mil,2981.646mil)(2563.686mil,2981.646mil) on Top Overlay And Pad C27-2(2519.686mil,2946.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (5477.812mil,3911.692mil)(5477.812mil,4001.692mil) on Top Overlay And Pad C19-1(5511.812mil,3956.692mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5477.812mil,3911.692mil)(5657.812mil,3911.692mil) on Top Overlay And Pad C19-1(5511.812mil,3956.692mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5477.812mil,4001.692mil)(5657.812mil,4001.692mil) on Top Overlay And Pad C19-1(5511.812mil,3956.692mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (5658.812mil,3912.692mil)(5658.812mil,4000.692mil) on Top Overlay And Pad C19-2(5624.016mil,3956.692mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5477.812mil,3911.692mil)(5657.812mil,3911.692mil) on Top Overlay And Pad C19-2(5624.016mil,3956.692mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (5477.812mil,4001.692mil)(5657.812mil,4001.692mil) on Top Overlay And Pad C19-2(5624.016mil,3956.692mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (4336.078mil,2868.386mil)(4336.078mil,2958.386mil) on Top Overlay And Pad C26-1(4370.078mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4336.078mil,2868.386mil)(4516.078mil,2868.386mil) on Top Overlay And Pad C26-1(4370.078mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4336.078mil,2958.386mil)(4516.078mil,2958.386mil) on Top Overlay And Pad C26-1(4370.078mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.204mil < 10mil) Between Track (4517.078mil,2869.386mil)(4517.078mil,2957.386mil) on Top Overlay And Pad C26-2(4482.284mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4336.078mil,2868.386mil)(4516.078mil,2868.386mil) on Top Overlay And Pad C26-2(4482.284mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4336.078mil,2958.386mil)(4516.078mil,2958.386mil) on Top Overlay And Pad C26-2(4482.284mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (4788.834mil,3892.008mil)(4788.834mil,3982.008mil) on Top Overlay And Pad C18-1(4822.834mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4788.834mil,3892.008mil)(4968.834mil,3892.008mil) on Top Overlay And Pad C18-1(4822.834mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4788.834mil,3982.008mil)(4968.834mil,3982.008mil) on Top Overlay And Pad C18-1(4822.834mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.204mil < 10mil) Between Track (4969.834mil,3893.008mil)(4969.834mil,3981.008mil) on Top Overlay And Pad C18-2(4935.04mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4788.834mil,3892.008mil)(4968.834mil,3892.008mil) on Top Overlay And Pad C18-2(4935.04mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (4788.834mil,3982.008mil)(4968.834mil,3982.008mil) on Top Overlay And Pad C18-2(4935.04mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (3942.378mil,2868.386mil)(3942.378mil,2958.386mil) on Top Overlay And Pad C25-1(3976.378mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3942.378mil,2868.386mil)(4122.378mil,2868.386mil) on Top Overlay And Pad C25-1(3976.378mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3942.378mil,2958.386mil)(4122.378mil,2958.386mil) on Top Overlay And Pad C25-1(3976.378mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (4123.378mil,2869.386mil)(4123.378mil,2957.386mil) on Top Overlay And Pad C25-2(4088.582mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3942.378mil,2868.386mil)(4122.378mil,2868.386mil) on Top Overlay And Pad C25-2(4088.582mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3942.378mil,2958.386mil)(4122.378mil,2958.386mil) on Top Overlay And Pad C25-2(4088.582mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (3548.678mil,2868.386mil)(3548.678mil,2958.386mil) on Top Overlay And Pad C24-1(3582.678mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3548.678mil,2868.386mil)(3728.678mil,2868.386mil) on Top Overlay And Pad C24-1(3582.678mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3548.678mil,2958.386mil)(3728.678mil,2958.386mil) on Top Overlay And Pad C24-1(3582.678mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (3729.678mil,2869.386mil)(3729.678mil,2957.386mil) on Top Overlay And Pad C24-2(3694.882mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3548.678mil,2868.386mil)(3728.678mil,2868.386mil) on Top Overlay And Pad C24-2(3694.882mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3548.678mil,2958.386mil)(3728.678mil,2958.386mil) on Top Overlay And Pad C24-2(3694.882mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (3577.308mil,3892.008mil)(3577.308mil,3982.008mil) on Top Overlay And Pad C4-1(3543.308mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (3582.678mil,3799.212mil)(3582.678mil,3996.064mil) on Top Overlay And Pad C4-1(3543.308mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3397.308mil,3892.008mil)(3577.308mil,3892.008mil) on Top Overlay And Pad C4-1(3543.308mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3397.308mil,3982.008mil)(3577.308mil,3982.008mil) on Top Overlay And Pad C4-1(3543.308mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.204mil < 10mil) Between Track (3396.308mil,3893.008mil)(3396.308mil,3981.008mil) on Top Overlay And Pad C4-2(3431.102mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3397.308mil,3892.008mil)(3577.308mil,3892.008mil) on Top Overlay And Pad C4-2(3431.102mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (3397.308mil,3982.008mil)(3577.308mil,3982.008mil) on Top Overlay And Pad C4-2(3431.102mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (2868.646mil,3892.008mil)(2868.646mil,3982.008mil) on Top Overlay And Pad C3-1(2834.646mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (2688.646mil,3892.008mil)(2868.646mil,3892.008mil) on Top Overlay And Pad C3-1(2834.646mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (2688.646mil,3982.008mil)(2868.646mil,3982.008mil) on Top Overlay And Pad C3-1(2834.646mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (2687.646mil,3893.008mil)(2687.646mil,3981.008mil) on Top Overlay And Pad C3-2(2722.442mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (2688.646mil,3892.008mil)(2868.646mil,3892.008mil) on Top Overlay And Pad C3-2(2722.442mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (2688.646mil,3982.008mil)(2868.646mil,3982.008mil) on Top Overlay And Pad C3-2(2722.442mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1979.984mil,3892.008mil)(2159.984mil,3892.008mil) on Top Overlay And Pad C2-1(2125.984mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1979.984mil,3982.008mil)(2159.984mil,3982.008mil) on Top Overlay And Pad C2-1(2125.984mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (2159.984mil,3892.008mil)(2159.984mil,3982.008mil) on Top Overlay And Pad C2-1(2125.984mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (1978.984mil,3893.008mil)(1978.984mil,3981.008mil) on Top Overlay And Pad C2-2(2013.78mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1979.984mil,3892.008mil)(2159.984mil,3892.008mil) on Top Overlay And Pad C2-2(2013.78mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1979.984mil,3982.008mil)(2159.984mil,3982.008mil) on Top Overlay And Pad C2-2(2013.78mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.41mil < 10mil) Between Track (1451.322mil,3892.008mil)(1451.322mil,3982.008mil) on Top Overlay And Pad C1-1(1417.322mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1271.322mil,3892.008mil)(1451.322mil,3892.008mil) on Top Overlay And Pad C1-1(1417.322mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1271.322mil,3982.008mil)(1451.322mil,3982.008mil) on Top Overlay And Pad C1-1(1417.322mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.206mil < 10mil) Between Track (1270.322mil,3893.008mil)(1270.322mil,3981.008mil) on Top Overlay And Pad C1-2(1305.118mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1271.322mil,3892.008mil)(1451.322mil,3892.008mil) on Top Overlay And Pad C1-2(1305.118mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.567mil < 10mil) Between Track (1271.322mil,3982.008mil)(1451.322mil,3982.008mil) on Top Overlay And Pad C1-2(1305.118mil,3937.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.926mil < 10mil) Between Track (1909.134mil,2327.204mil)(1949.134mil,2327.204mil) on Top Overlay And Pad R2-2(1986.22mil,2362.204mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.926mil < 10mil) Between Track (1909.134mil,2327.204mil)(1949.134mil,2327.204mil) on Top Overlay And Pad R2-1(1872.048mil,2362.204mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.297mil < 10mil) Between Track (4261.812mil,2935.04mil)(4293.308mil,2935.04mil) on Top Overlay And Pad R1-1(4271.654mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.297mil < 10mil) Between Track (4293.308mil,2891.732mil)(4293.308mil,2935.04mil) on Top Overlay And Pad R1-1(4271.654mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.297mil < 10mil) Between Track (4261.812mil,2891.732mil)(4293.308mil,2891.732mil) on Top Overlay And Pad R1-1(4271.654mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.297mil < 10mil) Between Track (4210.63mil,2891.732mil)(4210.63mil,2935.04mil) on Top Overlay And Pad R1-2(4232.284mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.297mil < 10mil) Between Track (4210.63mil,2935.04mil)(4242.126mil,2935.04mil) on Top Overlay And Pad R1-2(4232.284mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.297mil < 10mil) Between Track (4210.63mil,2891.732mil)(4242.126mil,2891.732mil) on Top Overlay And Pad R1-2(4232.284mil,2913.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (9871.26mil,3837.008mil)(9871.26mil,4037.008mil) on Top Overlay And Pad H9-2(9946.26mil,3987.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (10021.26mil,3837.008mil)(10021.26mil,4037.008mil) on Top Overlay And Pad H9-2(9946.26mil,3987.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (9871.26mil,4037.008mil)(10021.26mil,4037.008mil) on Top Overlay And Pad H9-2(9946.26mil,3987.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (9871.26mil,3837.008mil)(9871.26mil,4037.008mil) on Top Overlay And Pad H9-1(9946.26mil,3887.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (10021.26mil,3837.008mil)(10021.26mil,4037.008mil) on Top Overlay And Pad H9-1(9946.26mil,3887.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (9871.26mil,3837.008mil)(10021.26mil,3837.008mil) on Top Overlay And Pad H9-1(9946.26mil,3887.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (8915.748mil,3837.008mil)(8915.748mil,4037.008mil) on Top Overlay And Pad H8-2(8990.748mil,3887.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (9065.748mil,3837.008mil)(9065.748mil,4037.008mil) on Top Overlay And Pad H8-2(8990.748mil,3887.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (8915.748mil,3837.008mil)(9065.748mil,3837.008mil) on Top Overlay And Pad H8-2(8990.748mil,3887.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (8915.748mil,3837.008mil)(8915.748mil,4037.008mil) on Top Overlay And Pad H8-1(8990.748mil,3987.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (9065.748mil,3837.008mil)(9065.748mil,4037.008mil) on Top Overlay And Pad H8-1(8990.748mil,3987.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (8915.748mil,4037.008mil)(9065.748mil,4037.008mil) on Top Overlay And Pad H8-1(8990.748mil,3987.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (8522.048mil,3837.008mil)(8522.048mil,4037.008mil) on Top Overlay And Pad H7-2(8597.048mil,3887.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (8672.048mil,3837.008mil)(8672.048mil,4037.008mil) on Top Overlay And Pad H7-2(8597.048mil,3887.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (8522.048mil,3837.008mil)(8672.048mil,3837.008mil) on Top Overlay And Pad H7-2(8597.048mil,3887.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (8522.048mil,3837.008mil)(8522.048mil,4037.008mil) on Top Overlay And Pad H7-1(8597.048mil,3987.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (8672.048mil,3837.008mil)(8672.048mil,4037.008mil) on Top Overlay And Pad H7-1(8597.048mil,3987.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (8522.048mil,4037.008mil)(8672.048mil,4037.008mil) on Top Overlay And Pad H7-1(8597.048mil,3987.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (8128.346mil,3837.008mil)(8128.346mil,4037.008mil) on Top Overlay And Pad H6-2(8203.346mil,3887.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (8278.346mil,3837.008mil)(8278.346mil,4037.008mil) on Top Overlay And Pad H6-2(8203.346mil,3887.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (8128.346mil,3837.008mil)(8278.346mil,3837.008mil) on Top Overlay And Pad H6-2(8203.346mil,3887.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (8128.346mil,3837.008mil)(8128.346mil,4037.008mil) on Top Overlay And Pad H6-1(8203.346mil,3987.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (8278.346mil,3837.008mil)(8278.346mil,4037.008mil) on Top Overlay And Pad H6-1(8203.346mil,3987.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (8128.346mil,4037.008mil)(8278.346mil,4037.008mil) on Top Overlay And Pad H6-1(8203.346mil,3987.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (7734.646mil,3837.008mil)(7734.646mil,4037.008mil) on Top Overlay And Pad H5-2(7809.646mil,3887.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (7884.646mil,3837.008mil)(7884.646mil,4037.008mil) on Top Overlay And Pad H5-2(7809.646mil,3887.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (7734.646mil,3837.008mil)(7884.646mil,3837.008mil) on Top Overlay And Pad H5-2(7809.646mil,3887.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (7734.646mil,3837.008mil)(7734.646mil,4037.008mil) on Top Overlay And Pad H5-1(7809.646mil,3987.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (7884.646mil,3837.008mil)(7884.646mil,4037.008mil) on Top Overlay And Pad H5-1(7809.646mil,3987.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (7734.646mil,4037.008mil)(7884.646mil,4037.008mil) on Top Overlay And Pad H5-1(7809.646mil,3987.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (6514.174mil,2892.126mil)(6514.174mil,3092.126mil) on Top Overlay And Pad H4-2(6589.174mil,2942.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (6664.174mil,2892.126mil)(6664.174mil,3092.126mil) on Top Overlay And Pad H4-2(6589.174mil,2942.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (6514.174mil,2892.126mil)(6664.174mil,2892.126mil) on Top Overlay And Pad H4-2(6589.174mil,2942.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (6514.174mil,2892.126mil)(6514.174mil,3092.126mil) on Top Overlay And Pad H4-1(6589.174mil,3042.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (6664.174mil,2892.126mil)(6664.174mil,3092.126mil) on Top Overlay And Pad H4-1(6589.174mil,3042.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (6514.174mil,3092.126mil)(6664.174mil,3092.126mil) on Top Overlay And Pad H4-1(6589.174mil,3042.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (6277.952mil,2892.126mil)(6277.952mil,3092.126mil) on Top Overlay And Pad H3-2(6352.952mil,2942.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (6427.952mil,2892.126mil)(6427.952mil,3092.126mil) on Top Overlay And Pad H3-2(6352.952mil,2942.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (6277.952mil,2892.126mil)(6427.952mil,2892.126mil) on Top Overlay And Pad H3-2(6352.952mil,2942.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (6277.952mil,2892.126mil)(6277.952mil,3092.126mil) on Top Overlay And Pad H3-1(6352.952mil,3042.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (6427.952mil,2892.126mil)(6427.952mil,3092.126mil) on Top Overlay And Pad H3-1(6352.952mil,3042.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (6277.952mil,3092.126mil)(6427.952mil,3092.126mil) on Top Overlay And Pad H3-1(6352.952mil,3042.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (6231.102mil,2892.126mil)(6231.102mil,3092.126mil) on Top Overlay And Pad H2-2(6156.102mil,2942.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (6081.102mil,2892.126mil)(6081.102mil,3092.126mil) on Top Overlay And Pad H2-2(6156.102mil,2942.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (6081.102mil,2892.126mil)(6231.102mil,2892.126mil) on Top Overlay And Pad H2-2(6156.102mil,2942.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (6231.102mil,2892.126mil)(6231.102mil,3092.126mil) on Top Overlay And Pad H2-1(6156.102mil,3042.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (6081.102mil,2892.126mil)(6081.102mil,3092.126mil) on Top Overlay And Pad H2-1(6156.102mil,3042.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (6081.102mil,3092.126mil)(6231.102mil,3092.126mil) on Top Overlay And Pad H2-1(6156.102mil,3042.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (5844.882mil,2892.126mil)(5844.882mil,3092.126mil) on Top Overlay And Pad H1-2(5919.882mil,2942.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (5994.882mil,2892.126mil)(5994.882mil,3092.126mil) on Top Overlay And Pad H1-2(5919.882mil,2942.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.376mil < 10mil) Between Track (5844.882mil,2892.126mil)(5994.882mil,2892.126mil) on Top Overlay And Pad H1-2(5919.882mil,2942.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (5844.882mil,2892.126mil)(5844.882mil,3092.126mil) on Top Overlay And Pad H1-1(5919.882mil,3042.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (5994.882mil,2892.126mil)(5994.882mil,3092.126mil) on Top Overlay And Pad H1-1(5919.882mil,3042.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.414mil < 10mil) Between Track (5844.882mil,3092.126mil)(5994.882mil,3092.126mil) on Top Overlay And Pad H1-1(5919.882mil,3042.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (6008.072mil,3469.488mil)(6033.662mil,3469.488mil) on Top Overlay And Pad C16-+(6065mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (6008.072mil,3530.512mil)(6033.662mil,3530.512mil) on Top Overlay And Pad C16-+(6065mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6033.662mil,3395.67mil)(6033.662mil,3500mil) on Top Overlay And Pad C16-+(6065mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6033.662mil,3370.078mil)(6033.662mil,3500mil) on Top Overlay And Pad C16-+(6065mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6033.662mil,3336.614mil)(6033.662mil,3500mil) on Top Overlay And Pad C16-+(6065mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6033.662mil,3500mil)(6033.662mil,3604.33mil) on Top Overlay And Pad C16-+(6065mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6033.662mil,3500mil)(6033.662mil,3629.922mil) on Top Overlay And Pad C16-+(6065mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6033.662mil,3500mil)(6033.662mil,3663.386mil) on Top Overlay And Pad C16-+(6065mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.232mil < 10mil) Between Track (6360.434mil,3469.488mil)(6387.008mil,3469.488mil) on Top Overlay And Pad C16--(6335mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6360.434mil,3499.016mil)(6360.434mil,3499.016mil) on Top Overlay And Pad C16--(6335mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6360.434mil,3500.984mil)(6360.434mil,3500.984mil) on Top Overlay And Pad C16--(6335mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.232mil < 10mil) Between Track (6360.434mil,3530.512mil)(6387.008mil,3530.512mil) on Top Overlay And Pad C16--(6335mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6360.434mil,3336.614mil)(6360.434mil,3499.016mil) on Top Overlay And Pad C16--(6335mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (6258.07mil,3403.544mil) (6315.158mil,3603.346mil) on Top Overlay And Pad C16--(6335mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (6360.434mil,3500.984mil)(6360.434mil,3663.386mil) on Top Overlay And Pad C16--(6335mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (4608.072mil,3469.488mil)(4633.662mil,3469.488mil) on Top Overlay And Pad C11-+(4665mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (4608.072mil,3530.512mil)(4633.662mil,3530.512mil) on Top Overlay And Pad C11-+(4665mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4633.662mil,3395.67mil)(4633.662mil,3500mil) on Top Overlay And Pad C11-+(4665mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4633.662mil,3370.078mil)(4633.662mil,3500mil) on Top Overlay And Pad C11-+(4665mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4633.662mil,3336.614mil)(4633.662mil,3500mil) on Top Overlay And Pad C11-+(4665mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4633.662mil,3500mil)(4633.662mil,3604.33mil) on Top Overlay And Pad C11-+(4665mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4633.662mil,3500mil)(4633.662mil,3629.922mil) on Top Overlay And Pad C11-+(4665mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4633.662mil,3500mil)(4633.662mil,3663.386mil) on Top Overlay And Pad C11-+(4665mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.232mil < 10mil) Between Track (4960.434mil,3469.488mil)(4987.008mil,3469.488mil) on Top Overlay And Pad C11--(4935mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4960.434mil,3499.016mil)(4960.434mil,3499.016mil) on Top Overlay And Pad C11--(4935mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4960.434mil,3500.984mil)(4960.434mil,3500.984mil) on Top Overlay And Pad C11--(4935mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.232mil < 10mil) Between Track (4960.434mil,3530.512mil)(4987.008mil,3530.512mil) on Top Overlay And Pad C11--(4935mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4960.434mil,3336.614mil)(4960.434mil,3499.016mil) on Top Overlay And Pad C11--(4935mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4960.434mil,3500.984mil)(4960.434mil,3663.386mil) on Top Overlay And Pad C11--(4935mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (4858.07mil,3403.544mil) (4915.158mil,3603.346mil) on Top Overlay And Pad C11--(4935mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3133.662mil,3395.67mil)(3133.662mil,3500mil) on Top Overlay And Pad C6-+(3165mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3133.662mil,3370.078mil)(3133.662mil,3500mil) on Top Overlay And Pad C6-+(3165mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3133.662mil,3336.614mil)(3133.662mil,3500mil) on Top Overlay And Pad C6-+(3165mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3133.662mil,3500mil)(3133.662mil,3604.33mil) on Top Overlay And Pad C6-+(3165mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3133.662mil,3500mil)(3133.662mil,3629.922mil) on Top Overlay And Pad C6-+(3165mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3133.662mil,3500mil)(3133.662mil,3663.386mil) on Top Overlay And Pad C6-+(3165mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (3108.072mil,3469.488mil)(3133.662mil,3469.488mil) on Top Overlay And Pad C6-+(3165mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (3108.072mil,3530.512mil)(3133.662mil,3530.512mil) on Top Overlay And Pad C6-+(3165mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.232mil < 10mil) Between Track (3460.434mil,3469.488mil)(3487.008mil,3469.488mil) on Top Overlay And Pad C6--(3435mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3460.434mil,3499.016mil)(3460.434mil,3499.016mil) on Top Overlay And Pad C6--(3435mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3460.434mil,3500.984mil)(3460.434mil,3500.984mil) on Top Overlay And Pad C6--(3435mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.232mil < 10mil) Between Track (3460.434mil,3530.512mil)(3487.008mil,3530.512mil) on Top Overlay And Pad C6--(3435mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3460.434mil,3336.614mil)(3460.434mil,3499.016mil) on Top Overlay And Pad C6--(3435mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3460.434mil,3500.984mil)(3460.434mil,3663.386mil) on Top Overlay And Pad C6--(3435mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (3358.07mil,3403.544mil) (3415.158mil,3603.346mil) on Top Overlay And Pad C6--(3435mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1708.072mil,3469.488mil)(1733.662mil,3469.488mil) on Top Overlay And Pad C5-+(1765mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Track (1708.072mil,3530.512mil)(1733.662mil,3530.512mil) on Top Overlay And Pad C5-+(1765mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1733.662mil,3395.67mil)(1733.662mil,3500mil) on Top Overlay And Pad C5-+(1765mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1733.662mil,3370.078mil)(1733.662mil,3500mil) on Top Overlay And Pad C5-+(1765mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1733.662mil,3336.614mil)(1733.662mil,3500mil) on Top Overlay And Pad C5-+(1765mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1733.662mil,3500mil)(1733.662mil,3604.33mil) on Top Overlay And Pad C5-+(1765mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1733.662mil,3500mil)(1733.662mil,3629.922mil) on Top Overlay And Pad C5-+(1765mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1733.662mil,3500mil)(1733.662mil,3663.386mil) on Top Overlay And Pad C5-+(1765mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2060.434mil,3499.016mil)(2060.434mil,3499.016mil) on Top Overlay And Pad C5--(2035mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2060.434mil,3500.984mil)(2060.434mil,3500.984mil) on Top Overlay And Pad C5--(2035mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2060.434mil,3336.614mil)(2060.434mil,3499.016mil) on Top Overlay And Pad C5--(2035mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2060.434mil,3500.984mil)(2060.434mil,3663.386mil) on Top Overlay And Pad C5--(2035mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.232mil < 10mil) Between Track (2060.434mil,3469.488mil)(2087.008mil,3469.488mil) on Top Overlay And Pad C5--(2035mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.232mil < 10mil) Between Track (2060.434mil,3530.512mil)(2087.008mil,3530.512mil) on Top Overlay And Pad C5--(2035mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (1958.07mil,3403.544mil) (2015.158mil,3603.346mil) on Top Overlay And Pad C5--(2035mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7062.988mil,4430.316mil)(7062.988mil,4961.916mil) on Top Overlay And Pad J15-Z2(7064.174mil,4580.71mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7582.674mil,4430.316mil)(7582.674mil,4961.916mil) on Top Overlay And Pad J15-Z1(7581.494mil,4580.71mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9070.862mil,4430.316mil)(9070.862mil,4961.916mil) on Top Overlay And Pad J14-Z2(9072.048mil,4580.71mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9590.548mil,4430.316mil)(9590.548mil,4961.916mil) on Top Overlay And Pad J14-Z1(9589.368mil,4580.71mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8401.57mil,4430.316mil)(8401.57mil,4961.916mil) on Top Overlay And Pad J13-Z2(8402.758mil,4580.71mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8921.258mil,4430.316mil)(8921.258mil,4961.916mil) on Top Overlay And Pad J13-Z1(8920.078mil,4580.71mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (7732.28mil,4430.316mil)(7732.28mil,4961.916mil) on Top Overlay And Pad J12-Z2(7733.466mil,4580.71mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (8251.966mil,4430.316mil)(8251.966mil,4961.916mil) on Top Overlay And Pad J12-Z1(8250.786mil,4580.71mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (9818.894mil,4430.316mil)(9818.894mil,4961.916mil) on Top Overlay And Pad J11-Z2(9820.08mil,4580.71mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (10338.58mil,4430.316mil)(10338.58mil,4961.916mil) on Top Overlay And Pad J11-Z1(10337.4mil,4580.71mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2195.984mil,2362.204mil)(2195.984mil,2412.204mil) on Top Overlay And Pad D1-K(2225.984mil,2362.204mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2195.984mil,2312.204mil)(2195.984mil,2362.204mil) on Top Overlay And Pad D1-K(2225.984mil,2362.204mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2155.984mil,2412.204mil)(2195.984mil,2362.204mil) on Top Overlay And Pad D1-K(2225.984mil,2362.204mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2155.984mil,2312.204mil)(2195.984mil,2362.204mil) on Top Overlay And Pad D1-K(2225.984mil,2362.204mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2155.984mil,2312.204mil)(2155.984mil,2412.204mil) on Top Overlay And Pad D1-A(2125.984mil,2362.204mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :353

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R1-2(4232.284mil,2913.386mil) on Top Layer And Pad R1-1(4271.654mil,2913.386mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.322mil < 10mil) Between Via (6601mil,3622.047mil) from Top Layer to Bottom Layer And Via (6667.322mil,3622.047mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.322mil] / [Bottom Solder] Mask Sliver [8.322mil]
Rule Violations :2

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad P8-1(1181.102mil,2401.574mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad P7-1(10551.182mil,4803.15mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad P6-1(8779.528mil,2322.834mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad P5-1(10511.812mil,3543.308mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad P4-1(6850.394mil,2362.204mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad P3-1(1141.732mil,4763.78mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad P2-1(10551.182mil,2322.834mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad P1-1(1181.102mil,3464.566mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J9-8(3130.708mil,2512.598mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J9-7(2800mil,2512.598mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J8-8(6369.292mil,4687.402mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J8-7(6700mil,4687.402mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J7-8(5669.292mil,4687.402mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J7-7(6000mil,4687.402mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J6-8(4969.292mil,4687.402mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J6-7(5300mil,4687.402mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J5-8(4269.292mil,4687.402mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J5-7(4600mil,4687.402mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J4-8(3569.292mil,4687.402mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J4-7(3900mil,4687.402mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J3-8(2869.292mil,4687.402mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J3-7(3200mil,4687.402mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J2-8(2169.292mil,4687.402mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J2-7(2500mil,4687.402mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J1-8(1469.292mil,4687.402mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad J1-7(1800mil,4687.402mil) on Multi-Layer Actual Hole Size = 125.984mil
Rule Violations :26

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=19.685mil) (Preferred=19.685mil) (All)
   Violation between Width Constraint: Track (4922.834mil,2500mil)(8786mil,2500mil) on Bottom Layer Actual Width = 30mil, Target Width = 19.685mil
   Violation between Width Constraint: Track (4822.834mil,2400mil)(4922.834mil,2500mil) on Bottom Layer Actual Width = 30mil, Target Width = 19.685mil
Rule Violations :2

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0


Violations Detected : 447
Time Elapsed        : 00:00:02