timestamp=1572815791317

[~A]
E:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/SPI_cont.v_card_driver.v=0*819*1996
LastVerilogToplevel=card_driver_tb
ModifyID=181
Version=74
e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/SPI_cont.v_card_driver.v=0*36232*37921
e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/SPI_cont.v_card_driver.v_card_driver_tb.v=0*710724*713102

[$root]
A/$root=22|||1*1910637
BinI32/$root=3*1269550
SLP=3*1269654
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c92166db3e8edc081a45f65b91aeb5a61ffec

[SPI_cont]
A/SPI_cont=22|./../src/SPI_cont.v|3|1*1911011
BinI32/SPI_cont=3*1269722
R=./../src/SPI_cont.v|3
SLP=3*1270902
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|9cdd2b3d3c0df01a4ff7cb6ef71ad8a9ebc2582dc002f1bcd1f4a525245777909e43f44606c49e890a9a5b422f14c21c

[card_driver]
A/card_driver=22|./../src/card_driver.v|3|1*1913380
BinI32/card_driver=3*1272017
R=./../src/card_driver.v|3
SLP=3*1274485
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|a91b6b67e0d9e50f3d4694afec1462a1dcd9f7860d1f1a443ae37d28cc67818643841137ac3cb1678eff0f5cbfc8f76c

[card_driver_tb]
A/card_driver_tb=22|./../src/card_driver_tb.v|4|1*1919011
BinI32/card_driver_tb=3*1276086
R=./../src/card_driver_tb.v|4
SLP=3*1276690
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|93f1360f38d040c0880042776ffd0ac37c8bd9114cc6d58f2a7523586a55f428e1983487da4fe409005c177071ac75d1

[~MFT]
0=8|0card_driver.mgf|713102|511602
1=8|1card_driver.mgf|1919011|1910637
3=16|3card_driver.mgf|1276690|1269550

[~U]
$root=12|0*709616|
SPI_cont=12|0*709814|
card_driver=12|0*710097|
card_driver_tb=12|0*710534||0x10

