// Unrolled Matrix Multiplication - No Branches
// I[4x5] * W[5x3] = O[4x3]

addi s4, zero, 0        // s4 = I address
addi s5, zero, 80       // s5 = W address
addi s6, zero, 140      // s6 = O address
addi t6, zero, 2        // t6 = shift constant

// Row 0, Col 0: O[0][0]
addi a0, zero, 0
lw t3, 0(s4)
lw t4, 0(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 4(s4)
lw t4, 20(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 8(s4)
lw t4, 40(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 12(s4)
lw t4, 60(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 16(s4)
lw t4, 80(s5)
mul t5, t3, t4
add a0, a0, t5
sw a0, 0(s6)

// Row 0, Col 1: O[0][1]
addi a0, zero, 0
lw t3, 0(s4)
lw t4, 4(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 4(s4)
lw t4, 24(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 8(s4)
lw t4, 44(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 12(s4)
lw t4, 64(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 16(s4)
lw t4, 84(s5)
mul t5, t3, t4
add a0, a0, t5
sw a0, 4(s6)

// Row 0, Col 2: O[0][2]
addi a0, zero, 0
lw t3, 0(s4)
lw t4, 8(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 4(s4)
lw t4, 28(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 8(s4)
lw t4, 48(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 12(s4)
lw t4, 68(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 16(s4)
lw t4, 88(s5)
mul t5, t3, t4
add a0, a0, t5
sw a0, 8(s6)

// Row 1, Col 0: O[1][0]
addi a0, zero, 0
lw t3, 20(s4)
lw t4, 0(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 24(s4)
lw t4, 20(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 28(s4)
lw t4, 40(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 32(s4)
lw t4, 60(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 36(s4)
lw t4, 80(s5)
mul t5, t3, t4
add a0, a0, t5
sw a0, 12(s6)

// Row 1, Col 1: O[1][1]
addi a0, zero, 0
lw t3, 20(s4)
lw t4, 4(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 24(s4)
lw t4, 24(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 28(s4)
lw t4, 44(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 32(s4)
lw t4, 64(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 36(s4)
lw t4, 84(s5)
mul t5, t3, t4
add a0, a0, t5
sw a0, 16(s6)

// Row 1, Col 2: O[1][2]
addi a0, zero, 0
lw t3, 20(s4)
lw t4, 8(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 24(s4)
lw t4, 28(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 28(s4)
lw t4, 48(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 32(s4)
lw t4, 68(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 36(s4)
lw t4, 88(s5)
mul t5, t3, t4
add a0, a0, t5
sw a0, 20(s6)

// Row 2, Col 0: O[2][0]
addi a0, zero, 0
lw t3, 40(s4)
lw t4, 0(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 44(s4)
lw t4, 20(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 48(s4)
lw t4, 40(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 52(s4)
lw t4, 60(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 56(s4)
lw t4, 80(s5)
mul t5, t3, t4
add a0, a0, t5
sw a0, 24(s6)

// Row 2, Col 1: O[2][1]
addi a0, zero, 0
lw t3, 40(s4)
lw t4, 4(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 44(s4)
lw t4, 24(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 48(s4)
lw t4, 44(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 52(s4)
lw t4, 64(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 56(s4)
lw t4, 84(s5)
mul t5, t3, t4
add a0, a0, t5
sw a0, 28(s6)

// Row 2, Col 2: O[2][2]
addi a0, zero, 0
lw t3, 40(s4)
lw t4, 8(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 44(s4)
lw t4, 28(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 48(s4)
lw t4, 48(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 52(s4)
lw t4, 68(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 56(s4)
lw t4, 88(s5)
mul t5, t3, t4
add a0, a0, t5
sw a0, 32(s6)

// Row 3, Col 0: O[3][0]
addi a0, zero, 0
lw t3, 60(s4)
lw t4, 0(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 64(s4)
lw t4, 20(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 68(s4)
lw t4, 40(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 72(s4)
lw t4, 60(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 76(s4)
lw t4, 80(s5)
mul t5, t3, t4
add a0, a0, t5
sw a0, 36(s6)

// Row 3, Col 1: O[3][1]
addi a0, zero, 0
lw t3, 60(s4)
lw t4, 4(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 64(s4)
lw t4, 24(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 68(s4)
lw t4, 44(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 72(s4)
lw t4, 64(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 76(s4)
lw t4, 84(s5)
mul t5, t3, t4
add a0, a0, t5
sw a0, 40(s6)

// Row 3, Col 2: O[3][2]
addi a0, zero, 0
lw t3, 60(s4)
lw t4, 8(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 64(s4)
lw t4, 28(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 68(s4)
lw t4, 48(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 72(s4)
lw t4, 68(s5)
mul t5, t3, t4
add a0, a0, t5
lw t3, 76(s4)
lw t4, 88(s5)
mul t5, t3, t4
add a0, a0, t5
sw a0, 44(s6)

// Exit
addi a0, zero, 10
ecall