"""Interface to write the internal representation to Verilog code."""
