Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT.ip --block-symbol-file --output-directory=/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT --family="Arria 10" --part=10AX115S2F45I1SG
Info: top_DUT.DUT: device_family is Arria 10
Info: top_DUT.DUT: part_trait_device is 10AX115S2F45I1SG
Info: top_DUT.DUT: Gen3 (8.0 Gbps) x8 256-bit
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT.ip --synthesis=VERILOG --output-directory=/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_DUT --family="Arria 10" --part=10AX115S2F45I1SG
Info: top_DUT.DUT: device_family is Arria 10
Info: top_DUT.DUT: part_trait_device is 10AX115S2F45I1SG
Info: top_DUT.DUT: Gen3 (8.0 Gbps) x8 256-bit
Warning: DUT.phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning: DUT.phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning: DUT.phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning: DUT.phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning: DUT.phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Warning: DUT.phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning: DUT.phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning: DUT.phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning: DUT.phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning: DUT.phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Warning: DUT.phy_g3x8: The value of parameter hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en cannot be automatically resolved. Valid values are: enable disable.
Info: DUT.fpll_g3: The output frequencies are not exact when the PLL is in fractional mode. You must be cautious with applications that require frequencies to be exact to within less than 0.5 Hz.
Info: DUT.fpll_g3: For the selected device(Unknown), PLL speed grade is 2.
Info: DUT.lcpll_g3xn: For the selected device(Unknown), PLL speed grade is 2.
Info: top_DUT: "Transforming system: top_DUT"
Info: top_DUT: "Naming system components in system: top_DUT"
Info: top_DUT: "Processing generation queue"
Info: top_DUT: "Generating: top_DUT"
Info: top_DUT: "Generating: top_DUT_altera_pcie_a10_hip_191_5igssfy"
Info: phy_g3x8: "Generating: phy_g3x8"
Info: fpll_g3: "Generating: fpll_g3"
Info: lcpll_g3xn: "Generating: lcpll_g3xn"
Info: top_DUT: "Generating: phy_g3x8"
Info: top_DUT: "Generating: fpll_g3"
Info: top_DUT: "Generating: lcpll_g3xn"
Info: top_DUT: "Generating: top_DUT_altera_xcvr_native_a10_191_o3savxa"
Info: phy_g3x8: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: phy_g3x8: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: phy_g3x8: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info: phy_g3x8: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info: phy_g3x8: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: phy_g3x8: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info: phy_g3x8: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info: phy_g3x8: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info: phy_g3x8: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info: phy_g3x8: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info: phy_g3x8: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info: phy_g3x8: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info: phy_g3x8: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info: phy_g3x8: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
Info: phy_g3x8: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
Info: phy_g3x8: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
Info: phy_g3x8: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
Info: phy_g3x8: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
Info: phy_g3x8: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
Info: phy_g3x8: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
Info: phy_g3x8: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
Info: phy_g3x8: Building configuration data for reconfiguration profile 0
Info: phy_g3x8: Validating reconfiguration profile 0
Info: phy_g3x8: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info: phy_g3x8: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Info: phy_g3x8: Current IP configuration matches reconfiguration profile 0
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Info: phy_g3x8: For the selected device(Unknown), transceiver speed grade is 2 and core speed grade is 1.
Warning: phy_g3x8: The value of parameter hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en cannot be automatically resolved. Valid values are: enable disable.
Info: phy_g3x8: Building configuration data for reconfiguration profile 1
Info: phy_g3x8: Validating reconfiguration profile 1
Info: phy_g3x8: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Info: phy_g3x8: Current IP configuration matches reconfiguration profile 1
Info: phy_g3x8: For the selected device(Unknown), transceiver speed grade is 2 and core speed grade is 1.
Info: top_DUT: "Generating: altera_xcvr_fpll_a10"
Info: fpll_g3: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: fpll_g3: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: fpll_g3: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
Info: fpll_g3: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: fpll_g3: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info: fpll_g3: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
Info: fpll_g3: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
Info: top_DUT: "Generating: top_DUT_altera_xcvr_atx_pll_a10_191_5xrbkaa"
Info: lcpll_g3xn: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: lcpll_g3xn: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: lcpll_g3xn: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv
Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv
Info: lcpll_g3xn: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv
Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv
Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv
Info: top_DUT: Done "top_DUT" with 8 modules, 104 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
