
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.473424                       # Number of seconds simulated
sim_ticks                                473423653500                       # Number of ticks simulated
final_tick                               1106484932000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 211954                       # Simulator instruction rate (inst/s)
host_op_rate                                   222660                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50171931                       # Simulator tick rate (ticks/s)
host_mem_usage                                2289740                       # Number of bytes of host memory used
host_seconds                                  9436.03                       # Real time elapsed on the host
sim_insts                                  2000000002                       # Number of instructions simulated
sim_ops                                    2101029424                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1106484932000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        18688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    162828352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          162847040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        18688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     60174144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        60174144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      2544193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2544485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        940221                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             940221                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        39474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    343937931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             343977405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        39474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            39474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       127104220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            127104220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       127104220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        39474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    343937931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            471081625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2544485                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     940221                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2544485                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   940221                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              162836288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                60172544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               162847040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             60174144                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    168                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            159701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            162014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            160528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            159352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            157117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            154957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            151982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            157386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            158025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            157093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           159648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           161981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           160662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           160701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           162200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           160970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             58947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             59379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             58855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             58158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            59773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            59391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            59287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            59498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            59224                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  473420382500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2544485                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               940221                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1114750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  634394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  457436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  337732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  52110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  57251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  57372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  57096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  57171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  57079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  57242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  57252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  57635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  58405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  58820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  58933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2443064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     91.282226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.833230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    89.435288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2135888     87.43%     87.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       137567      5.63%     93.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        90431      3.70%     96.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        41264      1.69%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22071      0.90%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14834      0.61%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          719      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          200      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           90      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2443064                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.409263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.840289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.708280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              8      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           179      0.32%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          4386      7.83%      8.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         16416     29.30%     37.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47         14956     26.69%     64.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          9179     16.38%     80.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63          5893     10.52%     91.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71          3055      5.45%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79          1020      1.82%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           506      0.90%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           194      0.35%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          114      0.20%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           29      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           42      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           14      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           10      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           12      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56030                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56030                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.780225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.745649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.097064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            36200     64.61%     64.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              316      0.56%     65.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15759     28.13%     93.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3173      5.66%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              550      0.98%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               29      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56030                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  92252423250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            139958367000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                12721585000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     36258.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55008.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       343.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       127.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    343.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    127.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   362076                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  679365                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.26                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     135856.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    29.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               8644283760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               4594519215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              9018084180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2438971920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         37369497360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          35448249840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            801960960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    153785709300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     21615523200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         16689900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           273733489635                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            578.199859                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         393582981250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    358766250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   15807770000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     58035500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  56281237000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   63673698250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 337244146500                       # Time in different power states
system.mem_ctrls_1.actEnergy               8799250320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               4676908665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              9148339200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2468851200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         37369497360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          35847770250                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            809375520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    152559006600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     22301053440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         19510740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           273999564735                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            578.761882                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         392717011500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    357549000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   15807776000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     67485250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  58074750500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   64540105500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 334575987250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1106484932000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1106484932000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1106484932000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1106484932000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1106484932000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    14                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1106484932000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1106484932000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           4503330                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           709406797                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4504354                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.493571                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.451246                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.548754                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000441                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999559                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1323624946                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1323624946                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1106484932000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    437088673                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       437088673                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    217869383                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      217869383                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          469                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          469                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          470                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          470                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    654958056                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        654958056                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    654958056                       # number of overall hits
system.cpu.dcache.overall_hits::total       654958056                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3511007                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3511007                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1090805                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1090805                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4601812                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4601812                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4601812                       # number of overall misses
system.cpu.dcache.overall_misses::total       4601812                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 217793072500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 217793072500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  72001704163                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  72001704163                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 289794776663                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 289794776663                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 289794776663                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 289794776663                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    440599680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    440599680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    218960188                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    218960188                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          470                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          470                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    659559868                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    659559868                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    659559868                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    659559868                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.007969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007969                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.004982                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004982                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.002128                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.002128                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006977                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006977                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006977                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006977                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 62031.511900                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62031.511900                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 66007.860399                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66007.860399                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 62974.058189                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62974.058189                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 62974.058189                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62974.058189                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     72543018                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1376382                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.705585                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1704515                       # number of writebacks
system.cpu.dcache.writebacks::total           1704515                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        79421                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        79421                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        19062                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19062                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        98483                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        98483                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        98483                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        98483                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      3431586                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3431586                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1071743                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1071743                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      4503329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4503329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      4503329                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4503329                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 213180387000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 213180387000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  70718371821                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  70718371821                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 283898758821                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 283898758821                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 283898758821                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 283898758821                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004895                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004895                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.002128                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002128                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.006828                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006828                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.006828                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006828                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 62122.991235                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62122.991235                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 65984.449463                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65984.449463                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 63041.976018                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63041.976018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 63041.976018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63041.976018                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1106484932000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               494                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1149714699                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1006                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1142857.553678                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   389.540707                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   122.459293                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.760822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.239178                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         494397810                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        494397810                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1106484932000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    247198102                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       247198102                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    247198102                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        247198102                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    247198102                       # number of overall hits
system.cpu.icache.overall_hits::total       247198102                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          556                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           556                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          556                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            556                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          556                       # number of overall misses
system.cpu.icache.overall_misses::total           556                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     33674500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33674500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     33674500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33674500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     33674500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33674500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    247198658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    247198658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    247198658                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    247198658                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    247198658                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    247198658                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 60565.647482                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60565.647482                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 60565.647482                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60565.647482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 60565.647482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60565.647482                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          494                       # number of writebacks
system.cpu.icache.writebacks::total               494                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           62                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           62                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           62                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          494                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          494                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          494                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          494                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          494                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          494                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     29519500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29519500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     29519500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29519500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     29519500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29519500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 59756.072874                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59756.072874                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 59756.072874                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59756.072874                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 59756.072874                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59756.072874                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1106484932000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   2545003                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                     6769582                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2577771                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.626138                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       11.647171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        228.049500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     1.955360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 32526.347970                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.006960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.992625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3289                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        26888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2227                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  74605803                       # Number of tag accesses
system.l2.tags.data_accesses                 74605803                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1106484932000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1704515                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1704515                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          483                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              483                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       441551                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                441551                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst          200                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                200                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      1517584                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1517584                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst           200                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1959135                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1959335                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst          200                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1959135                       # number of overall hits
system.l2.overall_hits::total                 1959335                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data       630212                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              630212                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          294                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              294                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      1913983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1913983                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          294                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      2544195                       # number of demand (read+write) misses
system.l2.demand_misses::total                2544489                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          294                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      2544195                       # number of overall misses
system.l2.overall_misses::total               2544489                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data  64224946000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   64224946000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     26646000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26646000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 191970150000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 191970150000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     26646000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 256195096000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     256221742000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     26646000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 256195096000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    256221742000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1704515                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1704515                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          483                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          483                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1071763                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1071763                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst          494                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            494                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      3431567                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3431567                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          494                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      4503330                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4503824                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          494                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      4503330                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4503824                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.588014                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.588014                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.595142                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.595142                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.557758                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.557758                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.595142                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.564959                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.564962                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.595142                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.564959                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.564962                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 101910.065184                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101910.065184                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 90632.653061                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90632.653061                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 100298.774859                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100298.774859                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 90632.653061                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 100697.900908                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100696.737930                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 90632.653061                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 100697.900908                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100696.737930                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               940221                       # number of writebacks
system.l2.writebacks::total                    940221                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data       630212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         630212                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          292                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          292                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      1913981                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1913981                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      2544193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2544485                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      2544193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2544485                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  57922826000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  57922826000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     23622500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23622500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 172830126000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 172830126000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     23622500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 230752952000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 230776574500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     23622500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 230752952000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 230776574500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.588014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.588014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.591093                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.591093                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.557757                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.557757                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.591093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.564958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.564961                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.591093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.564958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.564961                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 91910.065184                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91910.065184                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 80898.972603                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80898.972603                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 90298.767856                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90298.767856                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 80898.972603                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 90697.895954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90696.771449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 80898.972603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 90697.895954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90696.771449                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       5088966                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      2544486                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1106484932000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1914273                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       940221                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1604260                       # Transaction distribution
system.membus.trans_dist::ReadExReq            630212                       # Transaction distribution
system.membus.trans_dist::ReadExResp           630212                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1914273                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7633451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7633451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    223021184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               223021184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2544485                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2544485    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2544485                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4424925000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6807118000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          949919                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       902120                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        32534                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       905651                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          858921                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     94.840176                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           11850                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups          474                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits           42                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          432                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted          181                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1106484932000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1106484932000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1106484932000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1106484932000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1106484932000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                946847308                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    247227159                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1000680304                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              949919                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       870813                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             699551029                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           67078                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.PendingTrapStallCycles          278                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         247198658                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         14745                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    946812005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.090310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.252431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        451277541     47.66%     47.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        211156942     22.30%     69.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         31970496      3.38%     73.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        252407026     26.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    946812005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.001003                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.056855                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        230215227                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     233069064                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         473578761                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       9916661                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          31529                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       853288                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2049                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1032049433                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         98535                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          31529                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        235335479                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        60782290                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        19394                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         477974827                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     172667724                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1031947038                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts         41516                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        558313                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents            172                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      118373159                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       50153724                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1750154423                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8937649756                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    907914874                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1395946692                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1749627907                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           526490                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          511                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          511                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          20830734                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    440828672                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    218985411                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        28219                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         8579                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1031911802                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1478                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1038640548                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        14774                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       326575                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       928053                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    946812005                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.096987                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.213624                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    430981326     45.52%     45.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    176636219     18.66%     64.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    192398381     20.32%     84.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    113603248     12.00%     96.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     30002168      3.17%     99.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2992370      0.32%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        55743      0.01%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        47557      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        94993      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    946812005                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          666937      3.06%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             60      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71680      0.33%      3.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            1      0.00%      3.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       385205      1.77%      5.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       452519      2.08%      7.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc       383093      1.76%      8.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      8.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       11985379     55.00%     63.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       7846517     36.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     100030726      9.63%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          513      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            22      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%      9.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    106325081     10.24%     19.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     19.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     19.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     19.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv       370478      0.04%     19.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     40610288      3.91%     23.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     58196581      5.60%     29.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     66510339      6.40%     35.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     35.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     87868540      8.46%     44.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     56862539      5.47%     49.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    359751948     34.64%     84.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite    162113493     15.61%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1038640548                       # Type of FU issued
system.switch_cpus.iq.rate                   1.096946                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            21791391                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020981                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   1456848798                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    240625133                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    240197535                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1589050463                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    791615765                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    791533321                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      265261233                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       795170706                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       171437                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       123992                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1044                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        24724                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      7500369                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          31529                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           20972                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      36508147                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1031913297                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     440828672                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    218985411                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          510                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents              2                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      36493509                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1044                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        20464                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        11105                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        31569                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1038581116                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     447590079                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        59427                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                    17                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            666558567                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           904855                       # Number of branches executed
system.switch_cpus.iew.exec_stores          218968488                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.096883                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1031733826                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1031730856                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         535056844                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1051273273                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.089649                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.508961                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts       287632                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1424                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        30524                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    946760326                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.089596                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.867227                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    598371172     63.20%     63.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     91984064      9.72%     72.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     96659067     10.21%     83.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     54403594      5.75%     88.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     35037592      3.70%     92.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     26032995      2.75%     95.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     16549028      1.75%     97.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      8318305      0.88%     97.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     19404509      2.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    946760326                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1031586698                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              659665364                       # Number of memory references committed
system.switch_cpus.commit.loads             440704678                       # Number of loads committed
system.switch_cpus.commit.membars                 940                       # Number of memory barriers committed
system.switch_cpus.commit.branches             881466                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          791531292                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         797852311                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         4892                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     99908819      9.68%      9.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          450      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           19      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd    106324611     10.31%     19.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     19.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     19.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     19.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv       370478      0.04%     20.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     40610243      3.94%     23.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     58196376      5.64%     29.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     66510338      6.45%     36.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     36.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     83298925      8.07%     44.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     56847193      5.51%     49.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    357405753     34.65%     84.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite    162113493     15.71%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1031586698                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      19404509                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1959229965                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2063800357                       # The number of ROB writes
system.switch_cpus.timesIdled                     391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   35303                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1031586698                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.946847                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.946847                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.056136                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.056136                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        914512004                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       242087989                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1395911224                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1248749122                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4437885390                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         27596865                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      6286122454                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      231403683                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      9007648                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4503824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            522                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          522                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1106484932000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3432061                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2644736                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          494                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4403597                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1071763                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1071763                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           494                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3431567                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13509990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13511472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        63232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    397302080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              397365312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2545003                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60174144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7048827                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000081                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008992                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7048257     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    570      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7048827                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6208833000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            742497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6754996497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
