[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/CaseFullElab/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 382
LIB: work
FILE: ${SURELOG_DIR}/tests/CaseFullElab/top.sv
n<> u<381> t<Top_level_rule> c<1> l<1:1> el<44:1>
  n<> u<1> t<Null_rule> p<381> s<380> l<1:1>
  n<> u<380> t<Source_text> p<381> c<379> l<1:1> el<42:12>
    n<> u<379> t<Description> p<380> c<378> l<1:1> el<42:12>
      n<> u<378> t<Module_declaration> p<379> c<36> l<1:1> el<42:12>
        n<> u<36> t<Module_nonansi_header> p<378> c<2> s<46> l<1:1> el<1:51>
          n<module> u<2> t<Module_keyword> p<36> s<3> l<1:1> el<1:7>
          n<FSM> u<3> t<STRING_CONST> p<36> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<36> s<35> l<1:11> el<1:11>
          n<> u<35> t<Port_list> p<36> c<10> l<1:11> el<1:50>
            n<> u<10> t<Port> p<35> c<9> s<16> l<1:12> el<1:17>
              n<> u<9> t<Port_expression> p<10> c<8> l<1:12> el<1:17>
                n<> u<8> t<Port_reference> p<9> c<5> l<1:12> el<1:17>
                  n<clock> u<5> t<STRING_CONST> p<8> s<7> l<1:12> el<1:17>
                  n<> u<7> t<Constant_select> p<8> c<6> l<1:17> el<1:17>
                    n<> u<6> t<Constant_bit_select> p<7> l<1:17> el<1:17>
            n<> u<16> t<Port> p<35> c<15> s<22> l<1:19> el<1:23>
              n<> u<15> t<Port_expression> p<16> c<14> l<1:19> el<1:23>
                n<> u<14> t<Port_reference> p<15> c<11> l<1:19> el<1:23>
                  n<keys> u<11> t<STRING_CONST> p<14> s<13> l<1:19> el<1:23>
                  n<> u<13> t<Constant_select> p<14> c<12> l<1:23> el<1:23>
                    n<> u<12> t<Constant_bit_select> p<13> l<1:23> el<1:23>
            n<> u<22> t<Port> p<35> c<21> s<28> l<1:25> el<1:30>
              n<> u<21> t<Port_expression> p<22> c<20> l<1:25> el<1:30>
                n<> u<20> t<Port_reference> p<21> c<17> l<1:25> el<1:30>
                  n<brake> u<17> t<STRING_CONST> p<20> s<19> l<1:25> el<1:30>
                  n<> u<19> t<Constant_select> p<20> c<18> l<1:30> el<1:30>
                    n<> u<18> t<Constant_bit_select> p<19> l<1:30> el<1:30>
            n<> u<28> t<Port> p<35> c<27> s<34> l<1:32> el<1:42>
              n<> u<27> t<Port_expression> p<28> c<26> l<1:32> el<1:42>
                n<> u<26> t<Port_reference> p<27> c<23> l<1:32> el<1:42>
                  n<accelerate> u<23> t<STRING_CONST> p<26> s<25> l<1:32> el<1:42>
                  n<> u<25> t<Constant_select> p<26> c<24> l<1:42> el<1:42>
                    n<> u<24> t<Constant_bit_select> p<25> l<1:42> el<1:42>
            n<> u<34> t<Port> p<35> c<33> l<1:44> el<1:49>
              n<> u<33> t<Port_expression> p<34> c<32> l<1:44> el<1:49>
                n<> u<32> t<Port_reference> p<33> c<29> l<1:44> el<1:49>
                  n<Speed> u<29> t<STRING_CONST> p<32> s<31> l<1:44> el<1:49>
                  n<> u<31> t<Constant_select> p<32> c<30> l<1:49> el<1:49>
                    n<> u<30> t<Constant_bit_select> p<31> l<1:49> el<1:49>
        n<> u<46> t<Module_item> p<378> c<45> s<64> l<2:3> el<2:40>
          n<> u<45> t<Port_declaration> p<46> c<44> l<2:3> el<2:39>
            n<> u<44> t<Input_declaration> p<45> c<38> l<2:3> el<2:39>
              n<> u<38> t<Net_port_type> p<44> c<37> s<43> l<2:9> el<2:9>
                n<> u<37> t<Data_type_or_implicit> p<38> l<2:9> el<2:9>
              n<> u<43> t<Port_identifier_list> p<44> c<39> l<2:9> el<2:39>
                n<clock> u<39> t<STRING_CONST> p<43> s<40> l<2:9> el<2:14>
                n<keys> u<40> t<STRING_CONST> p<43> s<41> l<2:16> el<2:20>
                n<brake> u<41> t<STRING_CONST> p<43> s<42> l<2:22> el<2:27>
                n<accelerate> u<42> t<STRING_CONST> p<43> l<2:29> el<2:39>
        n<> u<64> t<Module_item> p<378> c<63> s<81> l<3:3> el<3:39>
          n<> u<63> t<Non_port_module_item> p<64> c<62> l<3:3> el<3:39>
            n<> u<62> t<Module_or_generate_item> p<63> c<61> l<3:3> el<3:39>
              n<> u<61> t<Module_common_item> p<62> c<60> l<3:3> el<3:39>
                n<> u<60> t<Module_or_generate_item_declaration> p<61> c<59> l<3:3> el<3:39>
                  n<> u<59> t<Package_or_generate_item_declaration> p<60> c<58> l<3:3> el<3:39>
                    n<> u<58> t<Net_declaration> p<59> c<47> l<3:3> el<3:39>
                      n<> u<47> t<NetType_Wire> p<58> s<48> l<3:3> el<3:7>
                      n<> u<48> t<Data_type_or_implicit> p<58> s<57> l<3:8> el<3:8>
                      n<> u<57> t<Net_decl_assignment_list> p<58> c<50> l<3:8> el<3:38>
                        n<> u<50> t<Net_decl_assignment> p<57> c<49> s<52> l<3:8> el<3:13>
                          n<clock> u<49> t<STRING_CONST> p<50> l<3:8> el<3:13>
                        n<> u<52> t<Net_decl_assignment> p<57> c<51> s<54> l<3:15> el<3:19>
                          n<keys> u<51> t<STRING_CONST> p<52> l<3:15> el<3:19>
                        n<> u<54> t<Net_decl_assignment> p<57> c<53> s<56> l<3:21> el<3:26>
                          n<brake> u<53> t<STRING_CONST> p<54> l<3:21> el<3:26>
                        n<> u<56> t<Net_decl_assignment> p<57> c<55> l<3:28> el<3:38>
                          n<accelerate> u<55> t<STRING_CONST> p<56> l<3:28> el<3:38>
        n<> u<81> t<Module_item> p<378> c<80> s<104> l<4:3> el<4:22>
          n<> u<80> t<Port_declaration> p<81> c<79> l<4:3> el<4:21>
            n<> u<79> t<Output_declaration> p<80> c<76> l<4:3> el<4:21>
              n<> u<76> t<Net_port_type> p<79> c<75> s<78> l<4:10> el<4:15>
                n<> u<75> t<Data_type_or_implicit> p<76> c<74> l<4:10> el<4:15>
                  n<> u<74> t<Packed_dimension> p<75> c<73> l<4:10> el<4:15>
                    n<> u<73> t<Constant_range> p<74> c<68> l<4:11> el<4:14>
                      n<> u<68> t<Constant_expression> p<73> c<67> s<72> l<4:11> el<4:12>
                        n<> u<67> t<Constant_primary> p<68> c<66> l<4:11> el<4:12>
                          n<> u<66> t<Primary_literal> p<67> c<65> l<4:11> el<4:12>
                            n<3> u<65> t<INT_CONST> p<66> l<4:11> el<4:12>
                      n<> u<72> t<Constant_expression> p<73> c<71> l<4:13> el<4:14>
                        n<> u<71> t<Constant_primary> p<72> c<70> l<4:13> el<4:14>
                          n<> u<70> t<Primary_literal> p<71> c<69> l<4:13> el<4:14>
                            n<0> u<69> t<INT_CONST> p<70> l<4:13> el<4:14>
              n<> u<78> t<Port_identifier_list> p<79> c<77> l<4:16> el<4:21>
                n<Speed> u<77> t<STRING_CONST> p<78> l<4:16> el<4:21>
        n<> u<104> t<Module_item> p<378> c<103> s<121> l<5:3> el<5:19>
          n<> u<103> t<Non_port_module_item> p<104> c<102> l<5:3> el<5:19>
            n<> u<102> t<Module_or_generate_item> p<103> c<101> l<5:3> el<5:19>
              n<> u<101> t<Module_common_item> p<102> c<100> l<5:3> el<5:19>
                n<> u<100> t<Module_or_generate_item_declaration> p<101> c<99> l<5:3> el<5:19>
                  n<> u<99> t<Package_or_generate_item_declaration> p<100> c<98> l<5:3> el<5:19>
                    n<> u<98> t<Data_declaration> p<99> c<97> l<5:3> el<5:19>
                      n<> u<97> t<Variable_declaration> p<98> c<93> l<5:3> el<5:19>
                        n<> u<93> t<Data_type> p<97> c<82> s<96> l<5:3> el<5:12>
                          n<> u<82> t<IntVec_TypeReg> p<93> s<92> l<5:3> el<5:6>
                          n<> u<92> t<Packed_dimension> p<93> c<91> l<5:7> el<5:12>
                            n<> u<91> t<Constant_range> p<92> c<86> l<5:8> el<5:11>
                              n<> u<86> t<Constant_expression> p<91> c<85> s<90> l<5:8> el<5:9>
                                n<> u<85> t<Constant_primary> p<86> c<84> l<5:8> el<5:9>
                                  n<> u<84> t<Primary_literal> p<85> c<83> l<5:8> el<5:9>
                                    n<3> u<83> t<INT_CONST> p<84> l<5:8> el<5:9>
                              n<> u<90> t<Constant_expression> p<91> c<89> l<5:10> el<5:11>
                                n<> u<89> t<Constant_primary> p<90> c<88> l<5:10> el<5:11>
                                  n<> u<88> t<Primary_literal> p<89> c<87> l<5:10> el<5:11>
                                    n<0> u<87> t<INT_CONST> p<88> l<5:10> el<5:11>
                        n<> u<96> t<Variable_decl_assignment_list> p<97> c<95> l<5:13> el<5:18>
                          n<> u<95> t<Variable_decl_assignment> p<96> c<94> l<5:13> el<5:18>
                            n<Speed> u<94> t<STRING_CONST> p<95> l<5:13> el<5:18>
        n<> u<121> t<Module_item> p<378> c<120> s<186> l<7:3> el<7:27>
          n<> u<120> t<Non_port_module_item> p<121> c<119> l<7:3> el<7:27>
            n<> u<119> t<Module_or_generate_item> p<120> c<118> l<7:3> el<7:27>
              n<> u<118> t<Module_common_item> p<119> c<117> l<7:3> el<7:27>
                n<> u<117> t<Module_or_generate_item_declaration> p<118> c<116> l<7:3> el<7:27>
                  n<> u<116> t<Package_or_generate_item_declaration> p<117> c<115> l<7:3> el<7:27>
                    n<> u<115> t<Data_declaration> p<116> c<114> l<7:3> el<7:27>
                      n<> u<114> t<Variable_declaration> p<115> c<106> l<7:3> el<7:27>
                        n<> u<106> t<Data_type> p<114> c<105> s<113> l<7:3> el<7:6>
                          n<> u<105> t<IntVec_TypeReg> p<106> l<7:3> el<7:6>
                        n<> u<113> t<Variable_decl_assignment_list> p<114> c<108> l<7:7> el<7:26>
                          n<> u<108> t<Variable_decl_assignment> p<113> c<107> s<110> l<7:7> el<7:12>
                            n<Ctrl1> u<107> t<STRING_CONST> p<108> l<7:7> el<7:12>
                          n<> u<110> t<Variable_decl_assignment> p<113> c<109> s<112> l<7:14> el<7:19>
                            n<Ctrl2> u<109> t<STRING_CONST> p<110> l<7:14> el<7:19>
                          n<> u<112> t<Variable_decl_assignment> p<113> c<111> l<7:21> el<7:26>
                            n<Ctrl3> u<111> t<STRING_CONST> p<112> l<7:21> el<7:26>
        n<> u<186> t<Module_item> p<378> c<185> s<376> l<9:3> el<15:31>
          n<> u<185> t<Non_port_module_item> p<186> c<184> l<9:3> el<15:31>
            n<> u<184> t<Module_or_generate_item> p<185> c<183> l<9:3> el<15:31>
              n<> u<183> t<Module_common_item> p<184> c<182> l<9:3> el<15:31>
                n<> u<182> t<Module_or_generate_item_declaration> p<183> c<181> l<9:3> el<15:31>
                  n<> u<181> t<Package_or_generate_item_declaration> p<182> c<180> l<9:3> el<15:31>
                    n<> u<180> t<Parameter_declaration> p<181> c<122> l<9:3> el<15:30>
                      n<> u<122> t<Data_type_or_implicit> p<180> s<179> l<9:13> el<9:13>
                      n<> u<179> t<Param_assignment_list> p<180> c<130> l<9:13> el<15:30>
                        n<> u<130> t<Param_assignment> p<179> c<123> s<138> l<9:13> el<9:30>
                          n<Stop> u<123> t<STRING_CONST> p<130> s<129> l<9:13> el<9:17>
                          n<> u<129> t<Constant_param_expression> p<130> c<128> l<9:23> el<9:30>
                            n<> u<128> t<Constant_mintypmax_expression> p<129> c<127> l<9:23> el<9:30>
                              n<> u<127> t<Constant_expression> p<128> c<126> l<9:23> el<9:30>
                                n<> u<126> t<Constant_primary> p<127> c<125> l<9:23> el<9:30>
                                  n<> u<125> t<Primary_literal> p<126> c<124> l<9:23> el<9:30>
                                    n<4'b0000> u<124> t<INT_CONST> p<125> l<9:23> el<9:30>
                        n<> u<138> t<Param_assignment> p<179> c<131> s<146> l<10:13> el<10:30>
                          n<Move> u<131> t<STRING_CONST> p<138> s<137> l<10:13> el<10:17>
                          n<> u<137> t<Constant_param_expression> p<138> c<136> l<10:23> el<10:30>
                            n<> u<136> t<Constant_mintypmax_expression> p<137> c<135> l<10:23> el<10:30>
                              n<> u<135> t<Constant_expression> p<136> c<134> l<10:23> el<10:30>
                                n<> u<134> t<Constant_primary> p<135> c<133> l<10:23> el<10:30>
                                  n<> u<133> t<Primary_literal> p<134> c<132> l<10:23> el<10:30>
                                    n<4'b0001> u<132> t<INT_CONST> p<133> l<10:23> el<10:30>
                        n<> u<146> t<Param_assignment> p<179> c<139> s<154> l<11:13> el<11:30>
                          n<Turn> u<139> t<STRING_CONST> p<146> s<145> l<11:13> el<11:17>
                          n<> u<145> t<Constant_param_expression> p<146> c<144> l<11:23> el<11:30>
                            n<> u<144> t<Constant_mintypmax_expression> p<145> c<143> l<11:23> el<11:30>
                              n<> u<143> t<Constant_expression> p<144> c<142> l<11:23> el<11:30>
                                n<> u<142> t<Constant_primary> p<143> c<141> l<11:23> el<11:30>
                                  n<> u<141> t<Primary_literal> p<142> c<140> l<11:23> el<11:30>
                                    n<4'b0010> u<140> t<INT_CONST> p<141> l<11:23> el<11:30>
                        n<> u<154> t<Param_assignment> p<179> c<147> s<162> l<12:13> el<12:30>
                          n<Slow> u<147> t<STRING_CONST> p<154> s<153> l<12:13> el<12:17>
                          n<> u<153> t<Constant_param_expression> p<154> c<152> l<12:23> el<12:30>
                            n<> u<152> t<Constant_mintypmax_expression> p<153> c<151> l<12:23> el<12:30>
                              n<> u<151> t<Constant_expression> p<152> c<150> l<12:23> el<12:30>
                                n<> u<150> t<Constant_primary> p<151> c<149> l<12:23> el<12:30>
                                  n<> u<149> t<Primary_literal> p<150> c<148> l<12:23> el<12:30>
                                    n<4'b0011> u<148> t<INT_CONST> p<149> l<12:23> el<12:30>
                        n<> u<162> t<Param_assignment> p<179> c<155> s<170> l<13:13> el<13:30>
                          n<Medium> u<155> t<STRING_CONST> p<162> s<161> l<13:13> el<13:19>
                          n<> u<161> t<Constant_param_expression> p<162> c<160> l<13:23> el<13:30>
                            n<> u<160> t<Constant_mintypmax_expression> p<161> c<159> l<13:23> el<13:30>
                              n<> u<159> t<Constant_expression> p<160> c<158> l<13:23> el<13:30>
                                n<> u<158> t<Constant_primary> p<159> c<157> l<13:23> el<13:30>
                                  n<> u<157> t<Primary_literal> p<158> c<156> l<13:23> el<13:30>
                                    n<4'b0100> u<156> t<INT_CONST> p<157> l<13:23> el<13:30>
                        n<> u<170> t<Param_assignment> p<179> c<163> s<178> l<14:13> el<14:30>
                          n<Fast> u<163> t<STRING_CONST> p<170> s<169> l<14:13> el<14:17>
                          n<> u<169> t<Constant_param_expression> p<170> c<168> l<14:23> el<14:30>
                            n<> u<168> t<Constant_mintypmax_expression> p<169> c<167> l<14:23> el<14:30>
                              n<> u<167> t<Constant_expression> p<168> c<166> l<14:23> el<14:30>
                                n<> u<166> t<Constant_primary> p<167> c<165> l<14:23> el<14:30>
                                  n<> u<165> t<Primary_literal> p<166> c<164> l<14:23> el<14:30>
                                    n<4'b0101> u<164> t<INT_CONST> p<165> l<14:23> el<14:30>
                        n<> u<178> t<Param_assignment> p<179> c<171> l<15:13> el<15:30>
                          n<Faster> u<171> t<STRING_CONST> p<178> s<177> l<15:13> el<15:19>
                          n<> u<177> t<Constant_param_expression> p<178> c<176> l<15:23> el<15:30>
                            n<> u<176> t<Constant_mintypmax_expression> p<177> c<175> l<15:23> el<15:30>
                              n<> u<175> t<Constant_expression> p<176> c<174> l<15:23> el<15:30>
                                n<> u<174> t<Constant_primary> p<175> c<173> l<15:23> el<15:30>
                                  n<> u<173> t<Primary_literal> p<174> c<172> l<15:23> el<15:30>
                                    n<4'b0110> u<172> t<INT_CONST> p<173> l<15:23> el<15:30>
        n<> u<376> t<Module_item> p<378> c<375> s<377> l<17:3> el<40:6>
          n<> u<375> t<Non_port_module_item> p<376> c<374> l<17:3> el<40:6>
            n<> u<374> t<Module_or_generate_item> p<375> c<373> l<17:3> el<40:6>
              n<> u<373> t<Module_common_item> p<374> c<372> l<17:3> el<40:6>
                n<> u<372> t<Always_construct> p<373> c<187> l<17:3> el<40:6>
                  n<> u<187> t<ALWAYS> p<372> s<371> l<17:3> el<17:9>
                  n<> u<371> t<Statement> p<372> c<370> l<17:10> el<40:6>
                    n<> u<370> t<Statement_item> p<371> c<369> l<17:10> el<40:6>
                      n<> u<369> t<Procedural_timing_control_statement> p<370> c<203> l<17:10> el<40:6>
                        n<> u<203> t<Procedural_timing_control> p<369> c<202> s<368> l<17:10> el<17:42>
                          n<> u<202> t<Event_control> p<203> c<201> l<17:10> el<17:42>
                            n<> u<201> t<Event_expression> p<202> c<193> l<17:12> el<17:41>
                              n<> u<193> t<Event_expression> p<201> c<188> s<194> l<17:12> el<17:25>
                                n<> u<188> t<Edge_Posedge> p<193> s<192> l<17:12> el<17:19>
                                n<> u<192> t<Expression> p<193> c<191> l<17:20> el<17:25>
                                  n<> u<191> t<Primary> p<192> c<190> l<17:20> el<17:25>
                                    n<> u<190> t<Primary_literal> p<191> c<189> l<17:20> el<17:25>
                                      n<clock> u<189> t<STRING_CONST> p<190> l<17:20> el<17:25>
                              n<> u<194> t<Or_operator> p<201> s<200> l<17:26> el<17:28>
                              n<> u<200> t<Event_expression> p<201> c<195> l<17:29> el<17:41>
                                n<> u<195> t<Edge_Negedge> p<200> s<199> l<17:29> el<17:36>
                                n<> u<199> t<Expression> p<200> c<198> l<17:37> el<17:41>
                                  n<> u<198> t<Primary> p<199> c<197> l<17:37> el<17:41>
                                    n<> u<197> t<Primary_literal> p<198> c<196> l<17:37> el<17:41>
                                      n<keys> u<196> t<STRING_CONST> p<197> l<17:37> el<17:41>
                        n<> u<368> t<Statement_or_null> p<369> c<367> l<17:43> el<40:6>
                          n<> u<367> t<Statement> p<368> c<366> l<17:43> el<40:6>
                            n<> u<366> t<Statement_item> p<367> c<365> l<17:43> el<40:6>
                              n<> u<365> t<Seq_block> p<366> c<204> l<17:43> el<40:6>
                                n<FSM3> u<204> t<STRING_CONST> p<365> s<363> l<17:49> el<17:53>
                                n<> u<363> t<Statement_or_null> p<365> c<362> s<364> l<19:3> el<38:6>
                                  n<> u<362> t<Statement> p<363> c<361> l<19:3> el<38:6>
                                    n<> u<361> t<Statement_item> p<362> c<360> l<19:3> el<38:6>
                                      n<> u<360> t<Conditional_statement> p<361> c<210> l<19:3> el<38:6>
                                        n<> u<210> t<Cond_predicate> p<360> c<209> s<278> l<19:7> el<19:11>
                                          n<> u<209> t<Expression_or_cond_pattern> p<210> c<208> l<19:7> el<19:11>
                                            n<> u<208> t<Expression> p<209> c<207> l<19:7> el<19:11>
                                              n<> u<207> t<Primary> p<208> c<206> l<19:7> el<19:11>
                                                n<> u<206> t<Primary_literal> p<207> c<205> l<19:7> el<19:11>
                                                  n<keys> u<205> t<STRING_CONST> p<206> l<19:7> el<19:11>
                                        n<> u<278> t<Statement_or_null> p<360> c<277> s<359> l<19:13> el<28:8>
                                          n<> u<277> t<Statement> p<278> c<276> l<19:13> el<28:8>
                                            n<> u<276> t<Statement_item> p<277> c<275> l<19:13> el<28:8>
                                              n<> u<275> t<Seq_block> p<276> c<273> l<19:13> el<28:8>
                                                n<> u<273> t<Statement_or_null> p<275> c<272> s<274> l<21:5> el<27:14>
                                                  n<> u<272> t<Statement> p<273> c<271> l<21:5> el<27:14>
                                                    n<> u<271> t<Statement_item> p<272> c<270> l<21:5> el<27:14>
                                                      n<> u<270> t<Conditional_statement> p<271> c<216> l<21:5> el<27:14>
                                                        n<> u<216> t<Cond_predicate> p<270> c<215> s<269> l<21:9> el<21:19>
                                                          n<> u<215> t<Expression_or_cond_pattern> p<216> c<214> l<21:9> el<21:19>
                                                            n<> u<214> t<Expression> p<215> c<213> l<21:9> el<21:19>
                                                              n<> u<213> t<Primary> p<214> c<212> l<21:9> el<21:19>
                                                                n<> u<212> t<Primary_literal> p<213> c<211> l<21:9> el<21:19>
                                                                  n<accelerate> u<211> t<STRING_CONST> p<212> l<21:9> el<21:19>
                                                        n<> u<269> t<Statement_or_null> p<270> c<268> l<22:7> el<27:14>
                                                          n<> u<268> t<Statement> p<269> c<267> l<22:7> el<27:14>
                                                            n<> u<267> t<Statement_item> p<268> c<266> l<22:7> el<27:14>
                                                              n<> u<266> t<Case_statement> p<267> c<218> l<22:7> el<27:14>
                                                                n<> u<218> t<Case_keyword> p<266> c<217> s<222> l<22:7> el<22:11>
                                                                  n<> u<217> t<CASE> p<218> l<22:7> el<22:11>
                                                                n<> u<222> t<Expression> p<266> c<221> s<240> l<22:13> el<22:18>
                                                                  n<> u<221> t<Primary> p<222> c<220> l<22:13> el<22:18>
                                                                    n<> u<220> t<Primary_literal> p<221> c<219> l<22:13> el<22:18>
                                                                      n<Speed> u<219> t<STRING_CONST> p<220> l<22:13> el<22:18>
                                                                n<> u<240> t<Case_item> p<266> c<226> s<258> l<23:7> el<23:29>
                                                                  n<> u<226> t<Expression> p<240> c<225> s<239> l<23:7> el<23:11>
                                                                    n<> u<225> t<Primary> p<226> c<224> l<23:7> el<23:11>
                                                                      n<> u<224> t<Primary_literal> p<225> c<223> l<23:7> el<23:11>
                                                                        n<Stop> u<223> t<STRING_CONST> p<224> l<23:7> el<23:11>
                                                                  n<> u<239> t<Statement_or_null> p<240> c<238> l<23:15> el<23:29>
                                                                    n<> u<238> t<Statement> p<239> c<237> l<23:15> el<23:29>
                                                                      n<> u<237> t<Statement_item> p<238> c<236> l<23:15> el<23:29>
                                                                        n<> u<236> t<Nonblocking_assignment> p<237> c<231> l<23:15> el<23:28>
                                                                          n<> u<231> t<Variable_lvalue> p<236> c<228> s<235> l<23:15> el<23:20>
                                                                            n<> u<228> t<Ps_or_hierarchical_identifier> p<231> c<227> s<230> l<23:15> el<23:20>
                                                                              n<Speed> u<227> t<STRING_CONST> p<228> l<23:15> el<23:20>
                                                                            n<> u<230> t<Select> p<231> c<229> l<23:21> el<23:21>
                                                                              n<> u<229> t<Bit_select> p<230> l<23:21> el<23:21>
                                                                          n<> u<235> t<Expression> p<236> c<234> l<23:24> el<23:28>
                                                                            n<> u<234> t<Primary> p<235> c<233> l<23:24> el<23:28>
                                                                              n<> u<233> t<Primary_literal> p<234> c<232> l<23:24> el<23:28>
                                                                                n<Slow> u<232> t<STRING_CONST> p<233> l<23:24> el<23:28>
                                                                n<> u<258> t<Case_item> p<266> c<244> s<264> l<24:7> el<24:31>
                                                                  n<> u<244> t<Expression> p<258> c<243> s<257> l<24:7> el<24:11>
                                                                    n<> u<243> t<Primary> p<244> c<242> l<24:7> el<24:11>
                                                                      n<> u<242> t<Primary_literal> p<243> c<241> l<24:7> el<24:11>
                                                                        n<Move> u<241> t<STRING_CONST> p<242> l<24:7> el<24:11>
                                                                  n<> u<257> t<Statement_or_null> p<258> c<256> l<24:15> el<24:31>
                                                                    n<> u<256> t<Statement> p<257> c<255> l<24:15> el<24:31>
                                                                      n<> u<255> t<Statement_item> p<256> c<254> l<24:15> el<24:31>
                                                                        n<> u<254> t<Nonblocking_assignment> p<255> c<249> l<24:15> el<24:30>
                                                                          n<> u<249> t<Variable_lvalue> p<254> c<246> s<253> l<24:15> el<24:20>
                                                                            n<> u<246> t<Ps_or_hierarchical_identifier> p<249> c<245> s<248> l<24:15> el<24:20>
                                                                              n<Speed> u<245> t<STRING_CONST> p<246> l<24:15> el<24:20>
                                                                            n<> u<248> t<Select> p<249> c<247> l<24:21> el<24:21>
                                                                              n<> u<247> t<Bit_select> p<248> l<24:21> el<24:21>
                                                                          n<> u<253> t<Expression> p<254> c<252> l<24:24> el<24:30>
                                                                            n<> u<252> t<Primary> p<253> c<251> l<24:24> el<24:30>
                                                                              n<> u<251> t<Primary_literal> p<252> c<250> l<24:24> el<24:30>
                                                                                n<Faster> u<250> t<STRING_CONST> p<251> l<24:24> el<24:30>
                                                                n<> u<264> t<Case_item> p<266> c<263> s<265> l<25:7> el<26:10>
                                                                  n<> u<263> t<Statement_or_null> p<264> c<262> l<25:15> el<26:10>
                                                                    n<> u<262> t<Statement> p<263> c<261> l<25:15> el<26:10>
                                                                      n<> u<261> t<Statement_item> p<262> c<260> l<25:15> el<26:10>
                                                                        n<> u<260> t<Seq_block> p<261> c<259> l<25:15> el<26:10>
                                                                          n<> u<259> t<END> p<260> l<26:7> el<26:10>
                                                                n<> u<265> t<ENDCASE> p<266> l<27:7> el<27:14>
                                                n<> u<274> t<END> p<275> l<28:5> el<28:8>
                                        n<> u<359> t<Statement_or_null> p<360> c<358> l<29:8> el<38:6>
                                          n<> u<358> t<Statement> p<359> c<357> l<29:8> el<38:6>
                                            n<> u<357> t<Statement_item> p<358> c<356> l<29:8> el<38:6>
                                              n<> u<356> t<Conditional_statement> p<357> c<284> l<29:8> el<38:6>
                                                n<> u<284> t<Cond_predicate> p<356> c<283> s<337> l<29:12> el<29:17>
                                                  n<> u<283> t<Expression_or_cond_pattern> p<284> c<282> l<29:12> el<29:17>
                                                    n<> u<282> t<Expression> p<283> c<281> l<29:12> el<29:17>
                                                      n<> u<281> t<Primary> p<282> c<280> l<29:12> el<29:17>
                                                        n<> u<280> t<Primary_literal> p<281> c<279> l<29:12> el<29:17>
                                                          n<brake> u<279> t<STRING_CONST> p<280> l<29:12> el<29:17>
                                                n<> u<337> t<Statement_or_null> p<356> c<336> s<355> l<30:5> el<35:12>
                                                  n<> u<336> t<Statement> p<337> c<335> l<30:5> el<35:12>
                                                    n<> u<335> t<Statement_item> p<336> c<334> l<30:5> el<35:12>
                                                      n<> u<334> t<Case_statement> p<335> c<286> l<30:5> el<35:12>
                                                        n<> u<286> t<Case_keyword> p<334> c<285> s<290> l<30:5> el<30:9>
                                                          n<> u<285> t<CASE> p<286> l<30:5> el<30:9>
                                                        n<> u<290> t<Expression> p<334> c<289> s<308> l<30:11> el<30:16>
                                                          n<> u<289> t<Primary> p<290> c<288> l<30:11> el<30:16>
                                                            n<> u<288> t<Primary_literal> p<289> c<287> l<30:11> el<30:16>
                                                              n<Speed> u<287> t<STRING_CONST> p<288> l<30:11> el<30:16>
                                                        n<> u<308> t<Case_item> p<334> c<294> s<326> l<31:7> el<31:31>
                                                          n<> u<294> t<Expression> p<308> c<293> s<307> l<31:7> el<31:11>
                                                            n<> u<293> t<Primary> p<294> c<292> l<31:7> el<31:11>
                                                              n<> u<292> t<Primary_literal> p<293> c<291> l<31:7> el<31:11>
                                                                n<Stop> u<291> t<STRING_CONST> p<292> l<31:7> el<31:11>
                                                          n<> u<307> t<Statement_or_null> p<308> c<306> l<31:15> el<31:31>
                                                            n<> u<306> t<Statement> p<307> c<305> l<31:15> el<31:31>
                                                              n<> u<305> t<Statement_item> p<306> c<304> l<31:15> el<31:31>
                                                                n<> u<304> t<Nonblocking_assignment> p<305> c<299> l<31:15> el<31:30>
                                                                  n<> u<299> t<Variable_lvalue> p<304> c<296> s<303> l<31:15> el<31:20>
                                                                    n<> u<296> t<Ps_or_hierarchical_identifier> p<299> c<295> s<298> l<31:15> el<31:20>
                                                                      n<Speed> u<295> t<STRING_CONST> p<296> l<31:15> el<31:20>
                                                                    n<> u<298> t<Select> p<299> c<297> l<31:21> el<31:21>
                                                                      n<> u<297> t<Bit_select> p<298> l<31:21> el<31:21>
                                                                  n<> u<303> t<Expression> p<304> c<302> l<31:24> el<31:30>
                                                                    n<> u<302> t<Primary> p<303> c<301> l<31:24> el<31:30>
                                                                      n<> u<301> t<Primary_literal> p<302> c<300> l<31:24> el<31:30>
                                                                        n<Faster> u<300> t<STRING_CONST> p<301> l<31:24> el<31:30>
                                                        n<> u<326> t<Case_item> p<334> c<312> s<332> l<32:7> el<32:31>
                                                          n<> u<312> t<Expression> p<326> c<311> s<325> l<32:7> el<32:11>
                                                            n<> u<311> t<Primary> p<312> c<310> l<32:7> el<32:11>
                                                              n<> u<310> t<Primary_literal> p<311> c<309> l<32:7> el<32:11>
                                                                n<Move> u<309> t<STRING_CONST> p<310> l<32:7> el<32:11>
                                                          n<> u<325> t<Statement_or_null> p<326> c<324> l<32:15> el<32:31>
                                                            n<> u<324> t<Statement> p<325> c<323> l<32:15> el<32:31>
                                                              n<> u<323> t<Statement_item> p<324> c<322> l<32:15> el<32:31>
                                                                n<> u<322> t<Nonblocking_assignment> p<323> c<317> l<32:15> el<32:30>
                                                                  n<> u<317> t<Variable_lvalue> p<322> c<314> s<321> l<32:15> el<32:20>
                                                                    n<> u<314> t<Ps_or_hierarchical_identifier> p<317> c<313> s<316> l<32:15> el<32:20>
                                                                      n<Speed> u<313> t<STRING_CONST> p<314> l<32:15> el<32:20>
                                                                    n<> u<316> t<Select> p<317> c<315> l<32:21> el<32:21>
                                                                      n<> u<315> t<Bit_select> p<316> l<32:21> el<32:21>
                                                                  n<> u<321> t<Expression> p<322> c<320> l<32:24> el<32:30>
                                                                    n<> u<320> t<Primary> p<321> c<319> l<32:24> el<32:30>
                                                                      n<> u<319> t<Primary_literal> p<320> c<318> l<32:24> el<32:30>
                                                                        n<Faster> u<318> t<STRING_CONST> p<319> l<32:24> el<32:30>
                                                        n<> u<332> t<Case_item> p<334> c<331> s<333> l<33:7> el<34:10>
                                                          n<> u<331> t<Statement_or_null> p<332> c<330> l<33:15> el<34:10>
                                                            n<> u<330> t<Statement> p<331> c<329> l<33:15> el<34:10>
                                                              n<> u<329> t<Statement_item> p<330> c<328> l<33:15> el<34:10>
                                                                n<> u<328> t<Seq_block> p<329> c<327> l<33:15> el<34:10>
                                                                  n<> u<327> t<END> p<328> l<34:7> el<34:10>
                                                        n<> u<333> t<ENDCASE> p<334> l<35:5> el<35:12>
                                                n<> u<355> t<Statement_or_null> p<356> c<354> l<36:8> el<38:6>
                                                  n<> u<354> t<Statement> p<355> c<353> l<36:8> el<38:6>
                                                    n<> u<353> t<Statement_item> p<354> c<352> l<36:8> el<38:6>
                                                      n<> u<352> t<Seq_block> p<353> c<350> l<36:8> el<38:6>
                                                        n<> u<350> t<Statement_or_null> p<352> c<349> s<351> l<37:5> el<37:20>
                                                          n<> u<349> t<Statement> p<350> c<348> l<37:5> el<37:20>
                                                            n<> u<348> t<Statement_item> p<349> c<347> l<37:5> el<37:20>
                                                              n<> u<347> t<Nonblocking_assignment> p<348> c<342> l<37:5> el<37:19>
                                                                n<> u<342> t<Variable_lvalue> p<347> c<339> s<346> l<37:5> el<37:10>
                                                                  n<> u<339> t<Ps_or_hierarchical_identifier> p<342> c<338> s<341> l<37:5> el<37:10>
                                                                    n<Speed> u<338> t<STRING_CONST> p<339> l<37:5> el<37:10>
                                                                  n<> u<341> t<Select> p<342> c<340> l<37:11> el<37:11>
                                                                    n<> u<340> t<Bit_select> p<341> l<37:11> el<37:11>
                                                                n<> u<346> t<Expression> p<347> c<345> l<37:14> el<37:19>
                                                                  n<> u<345> t<Primary> p<346> c<344> l<37:14> el<37:19>
                                                                    n<> u<344> t<Primary_literal> p<345> c<343> l<37:14> el<37:19>
                                                                      n<Speed> u<343> t<STRING_CONST> p<344> l<37:14> el<37:19>
                                                        n<> u<351> t<END> p<352> l<38:3> el<38:6>
                                n<> u<364> t<END> p<365> l<40:3> el<40:6>
        n<> u<377> t<ENDMODULE> p<378> l<42:3> el<42:12>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/CaseFullElab/top.sv:1:1: No timescale set for "FSM".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/CaseFullElab/top.sv:1:1: Compile module "work@FSM".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             5
Begin                                                  5
CaseItem                                               6
CaseStmt                                               2
ClassDefn                                              8
ClassTypespec                                          1
Constant                                              18
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EventControl                                           1
Function                                               9
IODecl                                                11
Identifier                                            30
IfElse                                                 2
IfStmt                                                 1
IntTypespec                                            9
LogicNet                                              13
LogicTypespec                                         11
Module                                                 1
Operation                                              3
Package                                                1
ParamAssign                                            7
Parameter                                              7
Port                                                   5
Range                                                  3
RefObj                                                21
RefTypespec                                           23
SourceFile                                             1
Task                                                   9
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/CaseFullElab/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/CaseFullElab/top.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (builtin)
    |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (array)
      |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (queue)
      |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (string)
      |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (system)
      |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (any_sverilog_class)
      |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (mailbox)
      |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (new)
        |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::mailbox::new::bound)
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (num)
        |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: 
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (put)
        |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_put)
        |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (get)
        |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (peek)
        |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_peek)
        |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (process)
      |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (self)
        |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process)
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (status)
        |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (kill)
        |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (await)
        |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (suspend)
        |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (resume)
        |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (state)
        |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (semaphore)
      |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (new)
        |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::new::keyCount)
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (put)
        |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount)
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (get)
        |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount)
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: 
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount)
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/CaseFullElab/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@FSM)
    |vpiName:work@FSM
  |vpiParameter:
  \_Parameter: (work@FSM.Stop), line:9:13, endln:9:30
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |BIN:0000
    |vpiName:Stop
    |vpiFullName:work@FSM.Stop
  |vpiParameter:
  \_Parameter: (work@FSM.Move), line:10:13, endln:10:30
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |BIN:0001
    |vpiName:Move
    |vpiFullName:work@FSM.Move
  |vpiParameter:
  \_Parameter: (work@FSM.Turn), line:11:13, endln:11:30
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |BIN:0010
    |vpiName:Turn
    |vpiFullName:work@FSM.Turn
  |vpiParameter:
  \_Parameter: (work@FSM.Slow), line:12:13, endln:12:30
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |BIN:0011
    |vpiName:Slow
    |vpiFullName:work@FSM.Slow
  |vpiParameter:
  \_Parameter: (work@FSM.Medium), line:13:13, endln:13:30
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |BIN:0100
    |vpiName:Medium
    |vpiFullName:work@FSM.Medium
  |vpiParameter:
  \_Parameter: (work@FSM.Fast), line:14:13, endln:14:30
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |BIN:0101
    |vpiName:Fast
    |vpiFullName:work@FSM.Fast
  |vpiParameter:
  \_Parameter: (work@FSM.Faster), line:15:13, endln:15:30
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |BIN:0110
    |vpiName:Faster
    |vpiFullName:work@FSM.Faster
  |vpiParamAssign:
  \_ParamAssign: , line:9:13, endln:9:30
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiRhs:
    \_Constant: , line:9:23, endln:9:30
      |vpiParent:
      \_ParamAssign: , line:9:13, endln:9:30
      |vpiDecompile:4'b0000
      |vpiSize:4
      |BIN:0000
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@FSM.Stop), line:9:13, endln:9:30
  |vpiParamAssign:
  \_ParamAssign: , line:10:13, endln:10:30
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiRhs:
    \_Constant: , line:10:23, endln:10:30
      |vpiParent:
      \_ParamAssign: , line:10:13, endln:10:30
      |vpiDecompile:4'b0001
      |vpiSize:4
      |BIN:0001
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@FSM.Move), line:10:13, endln:10:30
  |vpiParamAssign:
  \_ParamAssign: , line:11:13, endln:11:30
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiRhs:
    \_Constant: , line:11:23, endln:11:30
      |vpiParent:
      \_ParamAssign: , line:11:13, endln:11:30
      |vpiDecompile:4'b0010
      |vpiSize:4
      |BIN:0010
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@FSM.Turn), line:11:13, endln:11:30
  |vpiParamAssign:
  \_ParamAssign: , line:12:13, endln:12:30
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiRhs:
    \_Constant: , line:12:23, endln:12:30
      |vpiParent:
      \_ParamAssign: , line:12:13, endln:12:30
      |vpiDecompile:4'b0011
      |vpiSize:4
      |BIN:0011
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@FSM.Slow), line:12:13, endln:12:30
  |vpiParamAssign:
  \_ParamAssign: , line:13:13, endln:13:30
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiRhs:
    \_Constant: , line:13:23, endln:13:30
      |vpiParent:
      \_ParamAssign: , line:13:13, endln:13:30
      |vpiDecompile:4'b0100
      |vpiSize:4
      |BIN:0100
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@FSM.Medium), line:13:13, endln:13:30
  |vpiParamAssign:
  \_ParamAssign: , line:14:13, endln:14:30
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiRhs:
    \_Constant: , line:14:23, endln:14:30
      |vpiParent:
      \_ParamAssign: , line:14:13, endln:14:30
      |vpiDecompile:4'b0101
      |vpiSize:4
      |BIN:0101
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@FSM.Fast), line:14:13, endln:14:30
  |vpiParamAssign:
  \_ParamAssign: , line:15:13, endln:15:30
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiRhs:
    \_Constant: , line:15:23, endln:15:30
      |vpiParent:
      \_ParamAssign: , line:15:13, endln:15:30
      |vpiDecompile:4'b0110
      |vpiSize:4
      |BIN:0110
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@FSM.Faster), line:15:13, endln:15:30
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiRange:
    \_Range: , line:4:10, endln:4:15
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:4:11, endln:4:12
        |vpiParent:
        \_Range: , line:4:10, endln:4:15
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:13, endln:4:14
        |vpiParent:
        \_Range: , line:4:10, endln:4:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiRange:
    \_Range: , line:5:7, endln:5:12
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:5:8, endln:5:9
        |vpiParent:
        \_Range: , line:5:7, endln:5:12
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:10, endln:5:11
        |vpiParent:
        \_Range: , line:5:7, endln:5:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiRange:
    \_Range: , line:4:10, endln:4:15
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:4:11, endln:4:12
        |vpiParent:
        \_Range: , line:4:10, endln:4:15
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:13, endln:4:14
        |vpiParent:
        \_Range: , line:4:10, endln:4:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicNet: (work@FSM.clock), line:1:12, endln:1:17
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiName:clock
    |vpiFullName:work@FSM.clock
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@FSM.keys), line:1:19, endln:1:23
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiName:keys
    |vpiFullName:work@FSM.keys
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@FSM.brake), line:1:25, endln:1:30
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiName:brake
    |vpiFullName:work@FSM.brake
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@FSM.accelerate), line:1:32, endln:1:42
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiName:accelerate
    |vpiFullName:work@FSM.accelerate
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@FSM.clock), line:3:8, endln:3:13
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiTypespec:
    \_RefTypespec: (work@FSM.clock), line:3:3, endln:3:7
      |vpiParent:
      \_LogicNet: (work@FSM.clock), line:3:8, endln:3:13
      |vpiFullName:work@FSM.clock
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:clock
    |vpiFullName:work@FSM.clock
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@FSM.keys), line:3:15, endln:3:19
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiTypespec:
    \_RefTypespec: (work@FSM.keys), line:3:3, endln:3:7
      |vpiParent:
      \_LogicNet: (work@FSM.keys), line:3:15, endln:3:19
      |vpiFullName:work@FSM.keys
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:keys
    |vpiFullName:work@FSM.keys
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@FSM.brake), line:3:21, endln:3:26
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiTypespec:
    \_RefTypespec: (work@FSM.brake), line:3:3, endln:3:7
      |vpiParent:
      \_LogicNet: (work@FSM.brake), line:3:21, endln:3:26
      |vpiFullName:work@FSM.brake
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:brake
    |vpiFullName:work@FSM.brake
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@FSM.accelerate), line:3:28, endln:3:38
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiTypespec:
    \_RefTypespec: (work@FSM.accelerate), line:3:3, endln:3:7
      |vpiParent:
      \_LogicNet: (work@FSM.accelerate), line:3:28, endln:3:38
      |vpiFullName:work@FSM.accelerate
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:accelerate
    |vpiFullName:work@FSM.accelerate
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@FSM.Speed), line:1:44, endln:1:49
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiTypespec:
    \_RefTypespec: (work@FSM.Speed), line:4:10, endln:4:15
      |vpiParent:
      \_LogicNet: (work@FSM.Speed), line:1:44, endln:1:49
      |vpiFullName:work@FSM.Speed
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:Speed
    |vpiFullName:work@FSM.Speed
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@FSM.Speed), line:5:13, endln:5:18
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiTypespec:
    \_RefTypespec: (work@FSM.Speed), line:5:3, endln:5:12
      |vpiParent:
      \_LogicNet: (work@FSM.Speed), line:5:13, endln:5:18
      |vpiFullName:work@FSM.Speed
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:Speed
    |vpiFullName:work@FSM.Speed
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@FSM.Ctrl1), line:7:7, endln:7:12
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiTypespec:
    \_RefTypespec: (work@FSM.Ctrl1), line:7:3, endln:7:6
      |vpiParent:
      \_LogicNet: (work@FSM.Ctrl1), line:7:7, endln:7:12
      |vpiFullName:work@FSM.Ctrl1
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:Ctrl1
    |vpiFullName:work@FSM.Ctrl1
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@FSM.Ctrl2), line:7:14, endln:7:19
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiTypespec:
    \_RefTypespec: (work@FSM.Ctrl2), line:7:3, endln:7:6
      |vpiParent:
      \_LogicNet: (work@FSM.Ctrl2), line:7:14, endln:7:19
      |vpiFullName:work@FSM.Ctrl2
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:Ctrl2
    |vpiFullName:work@FSM.Ctrl2
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@FSM.Ctrl3), line:7:21, endln:7:26
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiTypespec:
    \_RefTypespec: (work@FSM.Ctrl3), line:7:3, endln:7:6
      |vpiParent:
      \_LogicNet: (work@FSM.Ctrl3), line:7:21, endln:7:26
      |vpiFullName:work@FSM.Ctrl3
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:Ctrl3
    |vpiFullName:work@FSM.Ctrl3
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@FSM
  |vpiNet:
  \_LogicNet: (work@FSM.clock), line:1:12, endln:1:17
  |vpiNet:
  \_LogicNet: (work@FSM.keys), line:1:19, endln:1:23
  |vpiNet:
  \_LogicNet: (work@FSM.brake), line:1:25, endln:1:30
  |vpiNet:
  \_LogicNet: (work@FSM.accelerate), line:1:32, endln:1:42
  |vpiNet:
  \_LogicNet: (work@FSM.clock), line:3:8, endln:3:13
  |vpiNet:
  \_LogicNet: (work@FSM.keys), line:3:15, endln:3:19
  |vpiNet:
  \_LogicNet: (work@FSM.brake), line:3:21, endln:3:26
  |vpiNet:
  \_LogicNet: (work@FSM.accelerate), line:3:28, endln:3:38
  |vpiNet:
  \_LogicNet: (work@FSM.Speed), line:1:44, endln:1:49
  |vpiNet:
  \_LogicNet: (work@FSM.Speed), line:5:13, endln:5:18
  |vpiNet:
  \_LogicNet: (work@FSM.Ctrl1), line:7:7, endln:7:12
  |vpiNet:
  \_LogicNet: (work@FSM.Ctrl2), line:7:14, endln:7:19
  |vpiNet:
  \_LogicNet: (work@FSM.Ctrl3), line:7:21, endln:7:26
  |vpiPort:
  \_Port: (clock), line:1:12, endln:1:17
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiName:clock
    |vpiDirection:1
  |vpiPort:
  \_Port: (keys), line:1:19, endln:1:23
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiName:keys
    |vpiDirection:1
  |vpiPort:
  \_Port: (brake), line:1:25, endln:1:30
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiName:brake
    |vpiDirection:1
  |vpiPort:
  \_Port: (accelerate), line:1:32, endln:1:42
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiName:accelerate
    |vpiDirection:1
  |vpiPort:
  \_Port: (Speed), line:1:44, endln:1:49
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiName:Speed
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@FSM.Speed), line:4:10, endln:4:15
      |vpiParent:
      \_Port: (Speed), line:1:44, endln:1:49
      |vpiFullName:work@FSM.Speed
      |vpiActual:
      \_LogicTypespec: 
  |vpiProcess:
  \_Always: , line:17:3, endln:40:6
    |vpiParent:
    \_Module: work@FSM (work@FSM), file:${SURELOG_DIR}/tests/CaseFullElab/top.sv, line:1:1, endln:42:12
    |vpiStmt:
    \_EventControl: , line:17:10, endln:17:42
      |vpiParent:
      \_Always: , line:17:3, endln:40:6
      |vpiCondition:
      \_Operation: , line:17:12, endln:17:41
        |vpiParent:
        \_EventControl: , line:17:10, endln:17:42
        |vpiOpType:35
        |vpiOperand:
        \_Operation: , line:17:12, endln:17:25
          |vpiParent:
          \_Operation: , line:17:12, endln:17:41
          |vpiOpType:39
          |vpiOperand:
          \_RefObj: (work@FSM.clock), line:17:20, endln:17:25
            |vpiParent:
            \_Operation: , line:17:12, endln:17:25
            |vpiName:clock
            |vpiFullName:work@FSM.clock
            |vpiActual:
            \_LogicNet: (work@FSM.clock), line:1:12, endln:1:17
        |vpiOperand:
        \_Operation: , line:17:29, endln:17:41
          |vpiParent:
          \_Operation: , line:17:12, endln:17:41
          |vpiOpType:40
          |vpiOperand:
          \_RefObj: (work@FSM.keys), line:17:37, endln:17:41
            |vpiParent:
            \_Operation: , line:17:29, endln:17:41
            |vpiName:keys
            |vpiFullName:work@FSM.keys
            |vpiActual:
            \_LogicNet: (work@FSM.keys), line:1:19, endln:1:23
      |vpiStmt:
      \_Begin: (work@FSM.FSM3), line:17:43, endln:40:6
        |vpiParent:
        \_EventControl: , line:17:10, endln:17:42
        |vpiName:
        \_Identifier: (FSM3)
          |vpiName:FSM3
        |vpiFullName:work@FSM.FSM3
        |vpiStmt:
        \_IfElse: , line:19:3, endln:38:6
          |vpiParent:
          \_Begin: (work@FSM.FSM3), line:17:43, endln:40:6
          |vpiCondition:
          \_RefObj: (work@FSM.FSM3.keys), line:19:7, endln:19:11
            |vpiParent:
            \_IfElse: , line:19:3, endln:38:6
            |vpiName:keys
            |vpiFullName:work@FSM.FSM3.keys
            |vpiActual:
            \_LogicNet: (work@FSM.keys), line:1:19, endln:1:23
          |vpiStmt:
          \_Begin: (work@FSM.FSM3), line:19:13, endln:28:8
            |vpiParent:
            \_IfElse: , line:19:3, endln:38:6
            |vpiFullName:work@FSM.FSM3
            |vpiStmt:
            \_IfStmt: , line:21:5, endln:27:14
              |vpiParent:
              \_Begin: (work@FSM.FSM3), line:19:13, endln:28:8
              |vpiCondition:
              \_RefObj: (work@FSM.FSM3.accelerate), line:21:9, endln:21:19
                |vpiParent:
                \_IfStmt: , line:21:5, endln:27:14
                |vpiName:accelerate
                |vpiFullName:work@FSM.FSM3.accelerate
                |vpiActual:
                \_LogicNet: (work@FSM.accelerate), line:1:32, endln:1:42
              |vpiStmt:
              \_CaseStmt: , line:22:7, endln:27:14
                |vpiParent:
                \_IfStmt: , line:21:5, endln:27:14
                |vpiCaseType:1
                |vpiCondition:
                \_RefObj: (work@FSM.FSM3.Speed), line:22:13, endln:22:18
                  |vpiParent:
                  \_CaseStmt: , line:22:7, endln:27:14
                  |vpiName:Speed
                  |vpiFullName:work@FSM.FSM3.Speed
                  |vpiActual:
                  \_LogicNet: (work@FSM.Speed), line:1:44, endln:1:49
                |vpiCaseItem:
                \_CaseItem: , line:23:7, endln:23:29
                  |vpiParent:
                  \_CaseStmt: , line:22:7, endln:27:14
                  |vpiExpr:
                  \_RefObj: (work@FSM.FSM3.Stop), line:23:7, endln:23:11
                    |vpiParent:
                    \_CaseItem: , line:23:7, endln:23:29
                    |vpiName:Stop
                    |vpiFullName:work@FSM.FSM3.Stop
                    |vpiActual:
                    \_Parameter: (work@FSM.Stop), line:9:13, endln:9:30
                  |vpiStmt:
                  \_Assignment: , line:23:15, endln:23:28
                    |vpiParent:
                    \_CaseItem: , line:23:7, endln:23:29
                    |vpiOpType:82
                    |vpiRhs:
                    \_RefObj: (work@FSM.FSM3.Slow), line:23:24, endln:23:28
                      |vpiParent:
                      \_Assignment: , line:23:15, endln:23:28
                      |vpiName:Slow
                      |vpiFullName:work@FSM.FSM3.Slow
                      |vpiActual:
                      \_Parameter: (work@FSM.Slow), line:12:13, endln:12:30
                    |vpiLhs:
                    \_RefObj: (work@FSM.FSM3.Speed), line:23:15, endln:23:20
                      |vpiParent:
                      \_Assignment: , line:23:15, endln:23:28
                      |vpiName:Speed
                      |vpiFullName:work@FSM.FSM3.Speed
                      |vpiActual:
                      \_LogicNet: (work@FSM.Speed), line:1:44, endln:1:49
                |vpiCaseItem:
                \_CaseItem: , line:24:7, endln:24:31
                  |vpiParent:
                  \_CaseStmt: , line:22:7, endln:27:14
                  |vpiExpr:
                  \_RefObj: (work@FSM.FSM3.Move), line:24:7, endln:24:11
                    |vpiParent:
                    \_CaseItem: , line:24:7, endln:24:31
                    |vpiName:Move
                    |vpiFullName:work@FSM.FSM3.Move
                    |vpiActual:
                    \_Parameter: (work@FSM.Move), line:10:13, endln:10:30
                  |vpiStmt:
                  \_Assignment: , line:24:15, endln:24:30
                    |vpiParent:
                    \_CaseItem: , line:24:7, endln:24:31
                    |vpiOpType:82
                    |vpiRhs:
                    \_RefObj: (work@FSM.FSM3.Faster), line:24:24, endln:24:30
                      |vpiParent:
                      \_Assignment: , line:24:15, endln:24:30
                      |vpiName:Faster
                      |vpiFullName:work@FSM.FSM3.Faster
                      |vpiActual:
                      \_Parameter: (work@FSM.Faster), line:15:13, endln:15:30
                    |vpiLhs:
                    \_RefObj: (work@FSM.FSM3.Speed), line:24:15, endln:24:20
                      |vpiParent:
                      \_Assignment: , line:24:15, endln:24:30
                      |vpiName:Speed
                      |vpiFullName:work@FSM.FSM3.Speed
                      |vpiActual:
                      \_LogicNet: (work@FSM.Speed), line:1:44, endln:1:49
                |vpiCaseItem:
                \_CaseItem: , line:25:7, endln:26:10
                  |vpiParent:
                  \_CaseStmt: , line:22:7, endln:27:14
                  |vpiStmt:
                  \_Begin: (work@FSM.FSM3), line:25:15, endln:26:10
                    |vpiParent:
                    \_CaseItem: , line:25:7, endln:26:10
                    |vpiFullName:work@FSM.FSM3
          |vpiElseStmt:
          \_IfElse: , line:29:8, endln:38:6
            |vpiParent:
            \_IfElse: , line:19:3, endln:38:6
            |vpiCondition:
            \_RefObj: (work@FSM.FSM3.brake), line:29:12, endln:29:17
              |vpiParent:
              \_IfElse: , line:29:8, endln:38:6
              |vpiName:brake
              |vpiFullName:work@FSM.FSM3.brake
              |vpiActual:
              \_LogicNet: (work@FSM.brake), line:1:25, endln:1:30
            |vpiStmt:
            \_CaseStmt: , line:30:5, endln:35:12
              |vpiParent:
              \_IfElse: , line:29:8, endln:38:6
              |vpiCaseType:1
              |vpiCondition:
              \_RefObj: (work@FSM.FSM3.Speed), line:30:11, endln:30:16
                |vpiParent:
                \_CaseStmt: , line:30:5, endln:35:12
                |vpiName:Speed
                |vpiFullName:work@FSM.FSM3.Speed
                |vpiActual:
                \_LogicNet: (work@FSM.Speed), line:1:44, endln:1:49
              |vpiCaseItem:
              \_CaseItem: , line:31:7, endln:31:31
                |vpiParent:
                \_CaseStmt: , line:30:5, endln:35:12
                |vpiExpr:
                \_RefObj: (work@FSM.FSM3.Stop), line:31:7, endln:31:11
                  |vpiParent:
                  \_CaseItem: , line:31:7, endln:31:31
                  |vpiName:Stop
                  |vpiFullName:work@FSM.FSM3.Stop
                  |vpiActual:
                  \_Parameter: (work@FSM.Stop), line:9:13, endln:9:30
                |vpiStmt:
                \_Assignment: , line:31:15, endln:31:30
                  |vpiParent:
                  \_CaseItem: , line:31:7, endln:31:31
                  |vpiOpType:82
                  |vpiRhs:
                  \_RefObj: (work@FSM.FSM3.Faster), line:31:24, endln:31:30
                    |vpiParent:
                    \_Assignment: , line:31:15, endln:31:30
                    |vpiName:Faster
                    |vpiFullName:work@FSM.FSM3.Faster
                    |vpiActual:
                    \_Parameter: (work@FSM.Faster), line:15:13, endln:15:30
                  |vpiLhs:
                  \_RefObj: (work@FSM.FSM3.Speed), line:31:15, endln:31:20
                    |vpiParent:
                    \_Assignment: , line:31:15, endln:31:30
                    |vpiName:Speed
                    |vpiFullName:work@FSM.FSM3.Speed
                    |vpiActual:
                    \_LogicNet: (work@FSM.Speed), line:1:44, endln:1:49
              |vpiCaseItem:
              \_CaseItem: , line:32:7, endln:32:31
                |vpiParent:
                \_CaseStmt: , line:30:5, endln:35:12
                |vpiExpr:
                \_RefObj: (work@FSM.FSM3.Move), line:32:7, endln:32:11
                  |vpiParent:
                  \_CaseItem: , line:32:7, endln:32:31
                  |vpiName:Move
                  |vpiFullName:work@FSM.FSM3.Move
                  |vpiActual:
                  \_Parameter: (work@FSM.Move), line:10:13, endln:10:30
                |vpiStmt:
                \_Assignment: , line:32:15, endln:32:30
                  |vpiParent:
                  \_CaseItem: , line:32:7, endln:32:31
                  |vpiOpType:82
                  |vpiRhs:
                  \_RefObj: (work@FSM.FSM3.Faster), line:32:24, endln:32:30
                    |vpiParent:
                    \_Assignment: , line:32:15, endln:32:30
                    |vpiName:Faster
                    |vpiFullName:work@FSM.FSM3.Faster
                    |vpiActual:
                    \_Parameter: (work@FSM.Faster), line:15:13, endln:15:30
                  |vpiLhs:
                  \_RefObj: (work@FSM.FSM3.Speed), line:32:15, endln:32:20
                    |vpiParent:
                    \_Assignment: , line:32:15, endln:32:30
                    |vpiName:Speed
                    |vpiFullName:work@FSM.FSM3.Speed
                    |vpiActual:
                    \_LogicNet: (work@FSM.Speed), line:1:44, endln:1:49
              |vpiCaseItem:
              \_CaseItem: , line:33:7, endln:34:10
                |vpiParent:
                \_CaseStmt: , line:30:5, endln:35:12
                |vpiStmt:
                \_Begin: (work@FSM.FSM3), line:33:15, endln:34:10
                  |vpiParent:
                  \_CaseItem: , line:33:7, endln:34:10
                  |vpiFullName:work@FSM.FSM3
            |vpiElseStmt:
            \_Begin: (work@FSM.FSM3), line:36:8, endln:38:6
              |vpiParent:
              \_IfElse: , line:29:8, endln:38:6
              |vpiFullName:work@FSM.FSM3
              |vpiStmt:
              \_Assignment: , line:37:5, endln:37:19
                |vpiParent:
                \_Begin: (work@FSM.FSM3), line:36:8, endln:38:6
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@FSM.FSM3.Speed), line:37:14, endln:37:19
                  |vpiParent:
                  \_Assignment: , line:37:5, endln:37:19
                  |vpiName:Speed
                  |vpiFullName:work@FSM.FSM3.Speed
                  |vpiActual:
                  \_LogicNet: (work@FSM.Speed), line:1:44, endln:1:49
                |vpiLhs:
                \_RefObj: (work@FSM.FSM3.Speed), line:37:5, endln:37:10
                  |vpiParent:
                  \_Assignment: , line:37:5, endln:37:19
                  |vpiName:Speed
                  |vpiFullName:work@FSM.FSM3.Speed
                  |vpiActual:
                  \_LogicNet: (work@FSM.Speed), line:1:44, endln:1:49
    |vpiAlwaysType:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
