Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o G:/Arquitectura Computadores/sparcv8/UC_TB_isim_beh.exe -prj G:/Arquitectura Computadores/sparcv8/UC_TB_beh.prj work.UC_TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "G:/Arquitectura Computadores/sparcv8/UC.vhd" into library work
Parsing VHDL file "G:/Arquitectura Computadores/sparcv8/UC_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture arquc of entity UC [uc_default]
Compiling architecture behavior of entity uc_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable G:/Arquitectura Computadores/sparcv8/UC_TB_isim_beh.exe
Fuse Memory Usage: 29384 KB
Fuse CPU Usage: 468 ms
