Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Sep 21 17:43:38 2022
| Host         : LAPTOP-F415E9JE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vc709_top_timing_summary_routed.rpt -pb vc709_top_timing_summary_routed.pb -rpx vc709_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vc709_top
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                           16          
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.227        0.000                      0                 3612        0.063        0.000                      0                 3612       -0.876       -1.751                       2                  1680  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 3.125}        6.250           160.000         
  clk_out1_clk_wiz_0_1  {0.000 3.125}        6.250           160.000         
  clk_out2_clk_wiz_0_1  {0.000 0.781}        1.563           640.000         
  clkfbout_clk_wiz_0_1  {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       1.625        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.227        0.000                      0                 3612        0.063        0.000                      0                 3612        2.725        0.000                       0                  1668  
  clk_out2_clk_wiz_0_1                                                                                                                                                   -0.876       -1.751                       2                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                    4.842        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 1.348ns (23.517%)  route 4.384ns (76.483%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 4.618 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.703ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.552    -2.040    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/CLK
    SLICE_X33Y305        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y305        FDRE (Prop_fdre_C_Q)         0.204    -1.836 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.388    -1.448    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_0
    SLICE_X32Y305        LUT5 (Prop_lut5_I0_O)        0.125    -1.323 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.406    -0.917    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X30Y306        MUXF7 (Prop_muxf7_S_O)       0.154    -0.763 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_203/O
                         net (fo=1, routed)           0.328    -0.436    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_15[3]
    SLICE_X33Y302        LUT5 (Prop_lut5_I4_O)        0.123    -0.313 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_162/O
                         net (fo=1, routed)           0.326     0.013    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_22[3]
    SLICE_X33Y300        LUT5 (Prop_lut5_I0_O)        0.043     0.056 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_130/O
                         net (fo=1, routed)           0.334     0.390    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[3]
    SLICE_X35Y299        LUT6 (Prop_lut6_I5_O)        0.043     0.433 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_90/O
                         net (fo=1, routed)           0.440     0.873    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[3]
    SLICE_X37Y294        LUT2 (Prop_lut2_I1_O)        0.043     0.916 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27/O
                         net (fo=1, routed)           0.000     0.916    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27_n_0
    SLICE_X37Y294        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.111 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.111    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X37Y295        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.277 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.591     1.867    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X38Y300        LUT5 (Prop_lut5_I1_O)        0.123     1.990 r  u_lane_original/gearbox32to66_cmp/data66_t[23]_i_4/O
                         net (fo=2, routed)           0.628     2.619    u_lane_original/gearbox32to66_cmp/data66_t[23]_i_4_n_0
    SLICE_X40Y291        LUT6 (Prop_lut6_I5_O)        0.043     2.662 r  u_lane_original/gearbox32to66_cmp/data66_t[23]_i_3/O
                         net (fo=4, routed)           0.376     3.037    u_lane_original/gearbox32to66_cmp/data66_t[23]_i_3_n_0
    SLICE_X40Y290        LUT6 (Prop_lut6_I0_O)        0.043     3.080 r  u_lane_original/gearbox32to66_cmp/data66_t[11]_i_2/O
                         net (fo=4, routed)           0.569     3.649    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[10]_0
    SLICE_X40Y290        LUT6 (Prop_lut6_I0_O)        0.043     3.692 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[9]_i_1/O
                         net (fo=1, routed)           0.000     3.692    u_lane_original/gearbox32to66_cmp/u_aligner_n_57
    SLICE_X40Y290        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.243     4.618    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X40Y290        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[9]/C
                         clock pessimism             -0.703     3.914    
                         clock uncertainty           -0.060     3.854    
    SLICE_X40Y290        FDCE (Setup_fdce_C_D)        0.065     3.919    u_lane_original/gearbox32to66_cmp/data66_t_reg[9]
  -------------------------------------------------------------------
                         required time                          3.919    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 1.348ns (23.787%)  route 4.319ns (76.213%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 4.618 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.703ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.552    -2.040    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/CLK
    SLICE_X33Y305        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y305        FDRE (Prop_fdre_C_Q)         0.204    -1.836 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.388    -1.448    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_0
    SLICE_X32Y305        LUT5 (Prop_lut5_I0_O)        0.125    -1.323 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.406    -0.917    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X30Y306        MUXF7 (Prop_muxf7_S_O)       0.154    -0.763 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_203/O
                         net (fo=1, routed)           0.328    -0.436    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_15[3]
    SLICE_X33Y302        LUT5 (Prop_lut5_I4_O)        0.123    -0.313 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_162/O
                         net (fo=1, routed)           0.326     0.013    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_22[3]
    SLICE_X33Y300        LUT5 (Prop_lut5_I0_O)        0.043     0.056 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_130/O
                         net (fo=1, routed)           0.334     0.390    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[3]
    SLICE_X35Y299        LUT6 (Prop_lut6_I5_O)        0.043     0.433 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_90/O
                         net (fo=1, routed)           0.440     0.873    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[3]
    SLICE_X37Y294        LUT2 (Prop_lut2_I1_O)        0.043     0.916 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27/O
                         net (fo=1, routed)           0.000     0.916    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27_n_0
    SLICE_X37Y294        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.111 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.111    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X37Y295        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.277 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.620     1.897    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X40Y300        LUT5 (Prop_lut5_I1_O)        0.123     2.020 r  u_lane_original/gearbox32to66_cmp/data66_t[44]_i_4/O
                         net (fo=3, routed)           0.437     2.457    u_lane_original/gearbox32to66_cmp/data66_t[44]_i_4_n_0
    SLICE_X40Y297        LUT6 (Prop_lut6_I5_O)        0.043     2.500 r  u_lane_original/gearbox32to66_cmp/data66_t[44]_i_3/O
                         net (fo=4, routed)           0.459     2.959    u_lane_original/gearbox32to66_cmp/data66_t[44]_i_3_n_0
    SLICE_X41Y295        LUT6 (Prop_lut6_I1_O)        0.043     3.002 r  u_lane_original/gearbox32to66_cmp/data66_t[40]_i_2/O
                         net (fo=4, routed)           0.582     3.584    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[40]
    SLICE_X41Y290        LUT6 (Prop_lut6_I1_O)        0.043     3.627 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[40]_i_1/O
                         net (fo=1, routed)           0.000     3.627    u_lane_original/gearbox32to66_cmp/u_aligner_n_26
    SLICE_X41Y290        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.243     4.618    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X41Y290        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[40]/C
                         clock pessimism             -0.703     3.914    
                         clock uncertainty           -0.060     3.854    
    SLICE_X41Y290        FDCE (Setup_fdce_C_D)        0.033     3.887    u_lane_original/gearbox32to66_cmp/data66_t_reg[40]
  -------------------------------------------------------------------
                         required time                          3.887    
                         arrival time                          -3.627    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 1.348ns (23.862%)  route 4.301ns (76.138%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 4.621 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.703ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.552    -2.040    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/CLK
    SLICE_X33Y305        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y305        FDRE (Prop_fdre_C_Q)         0.204    -1.836 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.388    -1.448    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_0
    SLICE_X32Y305        LUT5 (Prop_lut5_I0_O)        0.125    -1.323 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.406    -0.917    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X30Y306        MUXF7 (Prop_muxf7_S_O)       0.154    -0.763 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_203/O
                         net (fo=1, routed)           0.328    -0.436    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_15[3]
    SLICE_X33Y302        LUT5 (Prop_lut5_I4_O)        0.123    -0.313 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_162/O
                         net (fo=1, routed)           0.326     0.013    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_22[3]
    SLICE_X33Y300        LUT5 (Prop_lut5_I0_O)        0.043     0.056 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_130/O
                         net (fo=1, routed)           0.334     0.390    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[3]
    SLICE_X35Y299        LUT6 (Prop_lut6_I5_O)        0.043     0.433 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_90/O
                         net (fo=1, routed)           0.440     0.873    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[3]
    SLICE_X37Y294        LUT2 (Prop_lut2_I1_O)        0.043     0.916 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27/O
                         net (fo=1, routed)           0.000     0.916    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27_n_0
    SLICE_X37Y294        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.111 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.111    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X37Y295        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.277 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.608     1.884    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X34Y293        LUT5 (Prop_lut5_I3_O)        0.123     2.007 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_56/O
                         net (fo=3, routed)           0.468     2.476    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_56_n_0
    SLICE_X37Y292        LUT6 (Prop_lut6_I0_O)        0.043     2.519 r  u_lane_original/gearbox32to66_cmp/data66_t[37]_i_3/O
                         net (fo=4, routed)           0.535     3.054    u_lane_original/gearbox32to66_cmp/data66_t[37]_i_3_n_0
    SLICE_X38Y294        LUT6 (Prop_lut6_I1_O)        0.043     3.097 r  u_lane_original/gearbox32to66_cmp/data66_t[33]_i_2/O
                         net (fo=4, routed)           0.470     3.566    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[32]_0
    SLICE_X38Y294        LUT6 (Prop_lut6_I1_O)        0.043     3.609 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[33]_i_1/O
                         net (fo=1, routed)           0.000     3.609    u_lane_original/gearbox32to66_cmp/u_aligner_n_33
    SLICE_X38Y294        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.246     4.621    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X38Y294        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[33]/C
                         clock pessimism             -0.703     3.917    
                         clock uncertainty           -0.060     3.857    
    SLICE_X38Y294        FDCE (Setup_fdce_C_D)        0.034     3.891    u_lane_original/gearbox32to66_cmp/data66_t_reg[33]
  -------------------------------------------------------------------
                         required time                          3.891    
                         arrival time                          -3.609    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 1.348ns (23.888%)  route 4.295ns (76.112%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 4.621 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.703ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.552    -2.040    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/CLK
    SLICE_X33Y305        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y305        FDRE (Prop_fdre_C_Q)         0.204    -1.836 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.388    -1.448    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_0
    SLICE_X32Y305        LUT5 (Prop_lut5_I0_O)        0.125    -1.323 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.406    -0.917    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X30Y306        MUXF7 (Prop_muxf7_S_O)       0.154    -0.763 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_203/O
                         net (fo=1, routed)           0.328    -0.436    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_15[3]
    SLICE_X33Y302        LUT5 (Prop_lut5_I4_O)        0.123    -0.313 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_162/O
                         net (fo=1, routed)           0.326     0.013    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_22[3]
    SLICE_X33Y300        LUT5 (Prop_lut5_I0_O)        0.043     0.056 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_130/O
                         net (fo=1, routed)           0.334     0.390    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[3]
    SLICE_X35Y299        LUT6 (Prop_lut6_I5_O)        0.043     0.433 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_90/O
                         net (fo=1, routed)           0.440     0.873    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[3]
    SLICE_X37Y294        LUT2 (Prop_lut2_I1_O)        0.043     0.916 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27/O
                         net (fo=1, routed)           0.000     0.916    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27_n_0
    SLICE_X37Y294        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.111 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.111    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X37Y295        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.277 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.559     1.836    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X43Y293        LUT5 (Prop_lut5_I3_O)        0.123     1.959 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_57/O
                         net (fo=2, routed)           0.620     2.579    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_57_n_0
    SLICE_X36Y291        LUT6 (Prop_lut6_I0_O)        0.043     2.622 r  u_lane_original/gearbox32to66_cmp/data66_t[53]_i_3/O
                         net (fo=4, routed)           0.435     3.057    u_lane_original/gearbox32to66_cmp/data66_t[53]_i_3_n_0
    SLICE_X36Y293        LUT6 (Prop_lut6_I1_O)        0.043     3.100 r  u_lane_original/gearbox32to66_cmp/data66_t[49]_i_2/O
                         net (fo=4, routed)           0.460     3.560    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[48]_2
    SLICE_X38Y295        LUT6 (Prop_lut6_I3_O)        0.043     3.603 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[46]_i_1/O
                         net (fo=1, routed)           0.000     3.603    u_lane_original/gearbox32to66_cmp/u_aligner_n_20
    SLICE_X38Y295        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.246     4.621    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X38Y295        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[46]/C
                         clock pessimism             -0.703     3.917    
                         clock uncertainty           -0.060     3.857    
    SLICE_X38Y295        FDCE (Setup_fdce_C_D)        0.033     3.890    u_lane_original/gearbox32to66_cmp/data66_t_reg[46]
  -------------------------------------------------------------------
                         required time                          3.890    
                         arrival time                          -3.603    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 1.348ns (23.888%)  route 4.295ns (76.112%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 4.621 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.703ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.552    -2.040    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/CLK
    SLICE_X33Y305        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y305        FDRE (Prop_fdre_C_Q)         0.204    -1.836 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.388    -1.448    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_0
    SLICE_X32Y305        LUT5 (Prop_lut5_I0_O)        0.125    -1.323 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.406    -0.917    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X30Y306        MUXF7 (Prop_muxf7_S_O)       0.154    -0.763 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_203/O
                         net (fo=1, routed)           0.328    -0.436    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_15[3]
    SLICE_X33Y302        LUT5 (Prop_lut5_I4_O)        0.123    -0.313 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_162/O
                         net (fo=1, routed)           0.326     0.013    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_22[3]
    SLICE_X33Y300        LUT5 (Prop_lut5_I0_O)        0.043     0.056 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_130/O
                         net (fo=1, routed)           0.334     0.390    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[3]
    SLICE_X35Y299        LUT6 (Prop_lut6_I5_O)        0.043     0.433 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_90/O
                         net (fo=1, routed)           0.440     0.873    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[3]
    SLICE_X37Y294        LUT2 (Prop_lut2_I1_O)        0.043     0.916 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27/O
                         net (fo=1, routed)           0.000     0.916    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27_n_0
    SLICE_X37Y294        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.111 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.111    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X37Y295        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.277 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.559     1.836    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X43Y293        LUT5 (Prop_lut5_I3_O)        0.123     1.959 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_57/O
                         net (fo=2, routed)           0.620     2.579    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_57_n_0
    SLICE_X36Y291        LUT6 (Prop_lut6_I0_O)        0.043     2.622 r  u_lane_original/gearbox32to66_cmp/data66_t[53]_i_3/O
                         net (fo=4, routed)           0.435     3.057    u_lane_original/gearbox32to66_cmp/data66_t[53]_i_3_n_0
    SLICE_X36Y293        LUT6 (Prop_lut6_I1_O)        0.043     3.100 r  u_lane_original/gearbox32to66_cmp/data66_t[49]_i_2/O
                         net (fo=4, routed)           0.460     3.560    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[48]_2
    SLICE_X37Y296        LUT6 (Prop_lut6_I1_O)        0.043     3.603 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[49]_i_1/O
                         net (fo=1, routed)           0.000     3.603    u_lane_original/gearbox32to66_cmp/u_aligner_n_17
    SLICE_X37Y296        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.246     4.621    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X37Y296        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[49]/C
                         clock pessimism             -0.703     3.917    
                         clock uncertainty           -0.060     3.857    
    SLICE_X37Y296        FDCE (Setup_fdce_C_D)        0.033     3.890    u_lane_original/gearbox32to66_cmp/data66_t_reg[49]
  -------------------------------------------------------------------
                         required time                          3.890    
                         arrival time                          -3.603    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 1.348ns (23.800%)  route 4.316ns (76.200%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 4.618 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.703ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.552    -2.040    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/CLK
    SLICE_X33Y305        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y305        FDRE (Prop_fdre_C_Q)         0.204    -1.836 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.388    -1.448    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_0
    SLICE_X32Y305        LUT5 (Prop_lut5_I0_O)        0.125    -1.323 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.406    -0.917    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X30Y306        MUXF7 (Prop_muxf7_S_O)       0.154    -0.763 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_203/O
                         net (fo=1, routed)           0.328    -0.436    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_15[3]
    SLICE_X33Y302        LUT5 (Prop_lut5_I4_O)        0.123    -0.313 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_162/O
                         net (fo=1, routed)           0.326     0.013    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_22[3]
    SLICE_X33Y300        LUT5 (Prop_lut5_I0_O)        0.043     0.056 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_130/O
                         net (fo=1, routed)           0.334     0.390    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[3]
    SLICE_X35Y299        LUT6 (Prop_lut6_I5_O)        0.043     0.433 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_90/O
                         net (fo=1, routed)           0.440     0.873    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[3]
    SLICE_X37Y294        LUT2 (Prop_lut2_I1_O)        0.043     0.916 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27/O
                         net (fo=1, routed)           0.000     0.916    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27_n_0
    SLICE_X37Y294        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.111 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.111    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X37Y295        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.277 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.591     1.868    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X42Y300        LUT5 (Prop_lut5_I1_O)        0.123     1.991 r  u_lane_original/gearbox32to66_cmp/data66_t[24]_i_4/O
                         net (fo=2, routed)           0.556     2.548    u_lane_original/gearbox32to66_cmp/data66_t[24]_i_4_n_0
    SLICE_X42Y296        LUT6 (Prop_lut6_I1_O)        0.043     2.591 r  u_lane_original/gearbox32to66_cmp/data66_t[8]_i_3/O
                         net (fo=3, routed)           0.578     3.169    u_lane_original/gearbox32to66_cmp/data66_t[8]_i_3_n_0
    SLICE_X40Y292        LUT6 (Prop_lut6_I5_O)        0.043     3.212 r  u_lane_original/gearbox32to66_cmp/data66_t[8]_i_2/O
                         net (fo=4, routed)           0.369     3.581    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[8]
    SLICE_X42Y291        LUT6 (Prop_lut6_I1_O)        0.043     3.624 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[8]_i_1/O
                         net (fo=1, routed)           0.000     3.624    u_lane_original/gearbox32to66_cmp/u_aligner_n_58
    SLICE_X42Y291        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.243     4.618    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X42Y291        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[8]/C
                         clock pessimism             -0.703     3.914    
                         clock uncertainty           -0.060     3.854    
    SLICE_X42Y291        FDCE (Setup_fdce_C_D)        0.066     3.920    u_lane_original/gearbox32to66_cmp/data66_t_reg[8]
  -------------------------------------------------------------------
                         required time                          3.920    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.348ns (23.803%)  route 4.315ns (76.197%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 4.618 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.703ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.552    -2.040    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/CLK
    SLICE_X33Y305        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y305        FDRE (Prop_fdre_C_Q)         0.204    -1.836 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.388    -1.448    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_0
    SLICE_X32Y305        LUT5 (Prop_lut5_I0_O)        0.125    -1.323 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.406    -0.917    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X30Y306        MUXF7 (Prop_muxf7_S_O)       0.154    -0.763 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_203/O
                         net (fo=1, routed)           0.328    -0.436    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_15[3]
    SLICE_X33Y302        LUT5 (Prop_lut5_I4_O)        0.123    -0.313 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_162/O
                         net (fo=1, routed)           0.326     0.013    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_22[3]
    SLICE_X33Y300        LUT5 (Prop_lut5_I0_O)        0.043     0.056 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_130/O
                         net (fo=1, routed)           0.334     0.390    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[3]
    SLICE_X35Y299        LUT6 (Prop_lut6_I5_O)        0.043     0.433 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_90/O
                         net (fo=1, routed)           0.440     0.873    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[3]
    SLICE_X37Y294        LUT2 (Prop_lut2_I1_O)        0.043     0.916 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27/O
                         net (fo=1, routed)           0.000     0.916    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27_n_0
    SLICE_X37Y294        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.111 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.111    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X37Y295        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.277 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.632     1.909    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X42Y292        LUT5 (Prop_lut5_I3_O)        0.123     2.032 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_64/O
                         net (fo=3, routed)           0.547     2.579    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_64_n_0
    SLICE_X37Y293        LUT6 (Prop_lut6_I0_O)        0.043     2.622 r  u_lane_original/gearbox32to66_cmp/data66_t[33]_i_3/O
                         net (fo=4, routed)           0.445     3.067    u_lane_original/gearbox32to66_cmp/data66_t[33]_i_3_n_0
    SLICE_X40Y292        LUT6 (Prop_lut6_I0_O)        0.043     3.110 r  u_lane_original/gearbox32to66_cmp/data66_t[21]_i_2/O
                         net (fo=4, routed)           0.470     3.580    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[20]
    SLICE_X40Y291        LUT6 (Prop_lut6_I1_O)        0.043     3.623 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[21]_i_1/O
                         net (fo=1, routed)           0.000     3.623    u_lane_original/gearbox32to66_cmp/u_aligner_n_45
    SLICE_X40Y291        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.243     4.618    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X40Y291        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[21]/C
                         clock pessimism             -0.703     3.914    
                         clock uncertainty           -0.060     3.854    
    SLICE_X40Y291        FDCE (Setup_fdce_C_D)        0.066     3.920    u_lane_original/gearbox32to66_cmp/data66_t_reg[21]
  -------------------------------------------------------------------
                         required time                          3.920    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.348ns (23.989%)  route 4.271ns (76.011%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 4.618 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.703ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.552    -2.040    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/CLK
    SLICE_X33Y305        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y305        FDRE (Prop_fdre_C_Q)         0.204    -1.836 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.388    -1.448    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_0
    SLICE_X32Y305        LUT5 (Prop_lut5_I0_O)        0.125    -1.323 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.406    -0.917    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X30Y306        MUXF7 (Prop_muxf7_S_O)       0.154    -0.763 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_203/O
                         net (fo=1, routed)           0.328    -0.436    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_15[3]
    SLICE_X33Y302        LUT5 (Prop_lut5_I4_O)        0.123    -0.313 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_162/O
                         net (fo=1, routed)           0.326     0.013    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_22[3]
    SLICE_X33Y300        LUT5 (Prop_lut5_I0_O)        0.043     0.056 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_130/O
                         net (fo=1, routed)           0.334     0.390    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[3]
    SLICE_X35Y299        LUT6 (Prop_lut6_I5_O)        0.043     0.433 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_90/O
                         net (fo=1, routed)           0.440     0.873    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[3]
    SLICE_X37Y294        LUT2 (Prop_lut2_I1_O)        0.043     0.916 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27/O
                         net (fo=1, routed)           0.000     0.916    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27_n_0
    SLICE_X37Y294        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.111 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.111    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X37Y295        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.277 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.632     1.909    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X42Y292        LUT5 (Prop_lut5_I3_O)        0.123     2.032 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_64/O
                         net (fo=3, routed)           0.547     2.579    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_64_n_0
    SLICE_X37Y293        LUT6 (Prop_lut6_I0_O)        0.043     2.622 r  u_lane_original/gearbox32to66_cmp/data66_t[33]_i_3/O
                         net (fo=4, routed)           0.445     3.067    u_lane_original/gearbox32to66_cmp/data66_t[33]_i_3_n_0
    SLICE_X40Y292        LUT6 (Prop_lut6_I0_O)        0.043     3.110 r  u_lane_original/gearbox32to66_cmp/data66_t[21]_i_2/O
                         net (fo=4, routed)           0.426     3.536    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[20]
    SLICE_X41Y291        LUT6 (Prop_lut6_I3_O)        0.043     3.579 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[18]_i_1/O
                         net (fo=1, routed)           0.000     3.579    u_lane_original/gearbox32to66_cmp/u_aligner_n_48
    SLICE_X41Y291        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.243     4.618    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X41Y291        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[18]/C
                         clock pessimism             -0.703     3.914    
                         clock uncertainty           -0.060     3.854    
    SLICE_X41Y291        FDCE (Setup_fdce_C_D)        0.034     3.888    u_lane_original/gearbox32to66_cmp/data66_t_reg[18]
  -------------------------------------------------------------------
                         required time                          3.888    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 1.443ns (25.748%)  route 4.161ns (74.252%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 4.620 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.703ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.552    -2.040    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/CLK
    SLICE_X33Y305        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y305        FDRE (Prop_fdre_C_Q)         0.204    -1.836 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.388    -1.448    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_0
    SLICE_X32Y305        LUT5 (Prop_lut5_I0_O)        0.125    -1.323 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.406    -0.917    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X30Y306        MUXF7 (Prop_muxf7_S_O)       0.154    -0.763 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_203/O
                         net (fo=1, routed)           0.328    -0.436    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_15[3]
    SLICE_X33Y302        LUT5 (Prop_lut5_I4_O)        0.123    -0.313 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_162/O
                         net (fo=1, routed)           0.326     0.013    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_22[3]
    SLICE_X33Y300        LUT5 (Prop_lut5_I0_O)        0.043     0.056 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_130/O
                         net (fo=1, routed)           0.334     0.390    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[3]
    SLICE_X35Y299        LUT6 (Prop_lut6_I5_O)        0.043     0.433 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_90/O
                         net (fo=1, routed)           0.440     0.873    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[3]
    SLICE_X37Y294        LUT2 (Prop_lut2_I1_O)        0.043     0.916 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27/O
                         net (fo=1, routed)           0.000     0.916    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27_n_0
    SLICE_X37Y294        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.111 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.111    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X37Y295        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.277 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.548     1.825    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X36Y294        LUT5 (Prop_lut5_I3_O)        0.127     1.952 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_50/O
                         net (fo=4, routed)           0.481     2.432    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_50_n_0
    SLICE_X36Y294        LUT6 (Prop_lut6_I1_O)        0.134     2.566 r  u_lane_original/gearbox32to66_cmp/data66_t[51]_i_3/O
                         net (fo=4, routed)           0.418     2.984    u_lane_original/gearbox32to66_cmp/data66_t[51]_i_3_n_0
    SLICE_X37Y292        LUT6 (Prop_lut6_I0_O)        0.043     3.027 r  u_lane_original/gearbox32to66_cmp/data66_t[39]_i_2/O
                         net (fo=4, routed)           0.494     3.521    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[38]_0
    SLICE_X43Y295        LUT6 (Prop_lut6_I3_O)        0.043     3.564 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[36]_i_1/O
                         net (fo=1, routed)           0.000     3.564    u_lane_original/gearbox32to66_cmp/u_aligner_n_30
    SLICE_X43Y295        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.245     4.620    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X43Y295        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[36]/C
                         clock pessimism             -0.703     3.916    
                         clock uncertainty           -0.060     3.856    
    SLICE_X43Y295        FDCE (Setup_fdce_C_D)        0.033     3.889    u_lane_original/gearbox32to66_cmp/data66_t_reg[36]
  -------------------------------------------------------------------
                         required time                          3.889    
                         arrival time                          -3.564    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 1.348ns (23.955%)  route 4.279ns (76.045%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 4.618 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.703ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.552    -2.040    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/CLK
    SLICE_X33Y305        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y305        FDRE (Prop_fdre_C_Q)         0.204    -1.836 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.388    -1.448    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_0
    SLICE_X32Y305        LUT5 (Prop_lut5_I0_O)        0.125    -1.323 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.406    -0.917    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X30Y306        MUXF7 (Prop_muxf7_S_O)       0.154    -0.763 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_203/O
                         net (fo=1, routed)           0.328    -0.436    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_15[3]
    SLICE_X33Y302        LUT5 (Prop_lut5_I4_O)        0.123    -0.313 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_162/O
                         net (fo=1, routed)           0.326     0.013    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_22[3]
    SLICE_X33Y300        LUT5 (Prop_lut5_I0_O)        0.043     0.056 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_130/O
                         net (fo=1, routed)           0.334     0.390    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_23[3]
    SLICE_X35Y299        LUT6 (Prop_lut6_I5_O)        0.043     0.433 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_90/O
                         net (fo=1, routed)           0.440     0.873    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/blk_idx_offset[3]
    SLICE_X37Y294        LUT2 (Prop_lut2_I1_O)        0.043     0.916 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27/O
                         net (fo=1, routed)           0.000     0.916    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_27_n_0
    SLICE_X37Y294        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.111 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.111    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X37Y295        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.277 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.632     1.909    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X42Y292        LUT5 (Prop_lut5_I3_O)        0.123     2.032 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_64/O
                         net (fo=3, routed)           0.547     2.579    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_64_n_0
    SLICE_X37Y293        LUT6 (Prop_lut6_I0_O)        0.043     2.622 r  u_lane_original/gearbox32to66_cmp/data66_t[33]_i_3/O
                         net (fo=4, routed)           0.445     3.067    u_lane_original/gearbox32to66_cmp/data66_t[33]_i_3_n_0
    SLICE_X40Y292        LUT6 (Prop_lut6_I0_O)        0.043     3.110 r  u_lane_original/gearbox32to66_cmp/data66_t[21]_i_2/O
                         net (fo=4, routed)           0.434     3.544    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[20]
    SLICE_X40Y291        LUT6 (Prop_lut6_I0_O)        0.043     3.587 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[19]_i_1/O
                         net (fo=1, routed)           0.000     3.587    u_lane_original/gearbox32to66_cmp/u_aligner_n_47
    SLICE_X40Y291        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.243     4.618    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X40Y291        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[19]/C
                         clock pessimism             -0.703     3.914    
                         clock uncertainty           -0.060     3.854    
    SLICE_X40Y291        FDCE (Setup_fdce_C_D)        0.065     3.919    u_lane_original/gearbox32to66_cmp/data66_t_reg[19]
  -------------------------------------------------------------------
                         required time                          3.919    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  0.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerL/seekerL/seeker_pos_idx_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerL/seekerL/seeker_pos_idx_c_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.131ns (29.786%)  route 0.309ns (70.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.357ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.670    -0.438    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerL/seekerL/CLK
    SLICE_X28Y299        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerL/seekerL/seeker_pos_idx_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y299        FDRE (Prop_fdre_C_Q)         0.100    -0.338 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerL/seekerL/seeker_pos_idx_c_reg[2]/Q
                         net (fo=11, routed)          0.309    -0.030    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerL/seekerL/Q[2]
    SLICE_X28Y300        LUT5 (Prop_lut5_I0_O)        0.031     0.001 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerL/seekerL/seeker_pos_idx_c[4]_i_1__23/O
                         net (fo=1, routed)           0.000     0.001    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerL/seekerL/p_0_in__0[4]
    SLICE_X28Y300        FDSE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerL/seekerL/seeker_pos_idx_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.980    -0.357    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerL/seekerL/CLK
    SLICE_X28Y300        FDSE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerL/seekerL/seeker_pos_idx_c_reg[4]/C
                         clock pessimism              0.220    -0.136    
    SLICE_X28Y300        FDSE (Hold_fdse_C_D)         0.075    -0.061    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerR/seekerL/seekerL/seekerL/seeker_pos_idx_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer194_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer194_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.298%)  route 0.112ns (48.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.719    -0.389    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X42Y300        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y300        FDCE (Prop_fdce_C_Q)         0.118    -0.271 r  u_lane_original/gearbox32to66_cmp/buffer194_reg[26]/Q
                         net (fo=3, routed)           0.112    -0.159    u_lane_original/gearbox32to66_cmp/buffer194_reg_n_0_[26]
    SLICE_X40Y299        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.846    -0.491    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X40Y299        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[58]/C
                         clock pessimism              0.220    -0.270    
    SLICE_X40Y299        FDCE (Hold_fdce_C_D)         0.040    -0.230    u_lane_original/gearbox32to66_cmp/buffer194_reg[58]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.253%)  route 0.155ns (60.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.689    -0.419    u_lane_original/CLK
    SLICE_X49Y300        FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y300        FDCE (Prop_fdce_C_Q)         0.100    -0.319 r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[22]/Q
                         net (fo=2, routed)           0.155    -0.165    u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg_n_0_[22]
    SLICE_X48Y299        FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.816    -0.521    u_lane_original/CLK
    SLICE_X48Y299        FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[22]/C
                         clock pessimism              0.220    -0.300    
    SLICE_X48Y299        FDCE (Hold_fdce_C_D)         0.040    -0.260    u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[22]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.129ns (60.984%)  route 0.083ns (39.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.687    -0.421    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/CLK
    SLICE_X51Y309        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y309        FDRE (Prop_fdre_C_Q)         0.100    -0.321 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc_reg[7]/Q
                         net (fo=1, routed)           0.083    -0.239    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc[7]
    SLICE_X50Y309        LUT3 (Prop_lut3_I2_O)        0.029    -0.210 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out[7]_i_1_n_0
    SLICE_X50Y309        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.914    -0.423    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/CLK
    SLICE_X50Y309        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[7]/C
                         clock pessimism              0.012    -0.410    
    SLICE_X50Y309        FDRE (Hold_fdre_C_D)         0.096    -0.314    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_buf2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.636    -0.472    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X37Y288        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y288        FDCE (Prop_fdce_C_Q)         0.100    -0.372 r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[10]/Q
                         net (fo=1, routed)           0.081    -0.292    u_lane_original/gearbox32to66_cmp/data66_buf2__0[10]
    SLICE_X36Y288        LUT3 (Prop_lut3_I1_O)        0.028    -0.264 r  u_lane_original/gearbox32to66_cmp/data66_o[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    u_lane_original/gearbox32to66_cmp/p_1_in[10]
    SLICE_X36Y288        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.844    -0.493    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X36Y288        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_o_reg[10]/C
                         clock pessimism              0.031    -0.461    
    SLICE_X36Y288        FDCE (Hold_fdce_C_D)         0.087    -0.374    u_lane_original/gearbox32to66_cmp/data66_o_reg[10]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerL/seeker_pos_idx_c_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerL/seeker_pos_idx_c_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.139%)  route 0.081ns (38.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.718    -0.390    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerL/CLK
    SLICE_X35Y306        FDSE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerL/seeker_pos_idx_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y306        FDSE (Prop_fdse_C_Q)         0.100    -0.290 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerL/seeker_pos_idx_c_reg[1]/Q
                         net (fo=10, routed)          0.081    -0.209    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerL/Q[1]
    SLICE_X34Y306        LUT6 (Prop_lut6_I1_O)        0.028    -0.181 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerL/seeker_pos_idx_c[5]_i_1__21/O
                         net (fo=1, routed)           0.000    -0.181    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerL/p_0_in__0[5]
    SLICE_X34Y306        FDSE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerL/seeker_pos_idx_c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.947    -0.390    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerL/CLK
    SLICE_X34Y306        FDSE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerL/seeker_pos_idx_c_reg[5]/C
                         clock pessimism              0.010    -0.379    
    SLICE_X34Y306        FDSE (Hold_fdse_C_D)         0.087    -0.292    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerL/seeker_pos_idx_c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_buf2_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_o_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.636    -0.472    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X37Y288        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y288        FDCE (Prop_fdce_C_Q)         0.100    -0.372 r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[36]/Q
                         net (fo=1, routed)           0.083    -0.290    u_lane_original/gearbox32to66_cmp/data66_buf2__0[36]
    SLICE_X36Y288        LUT3 (Prop_lut3_I1_O)        0.028    -0.262 r  u_lane_original/gearbox32to66_cmp/data66_o[36]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    u_lane_original/gearbox32to66_cmp/p_1_in[36]
    SLICE_X36Y288        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.844    -0.493    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X36Y288        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_o_reg[36]/C
                         clock pessimism              0.031    -0.461    
    SLICE_X36Y288        FDCE (Hold_fdce_C_D)         0.087    -0.374    u_lane_original/gearbox32to66_cmp/data66_o_reg[36]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.687    -0.421    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/CLK
    SLICE_X51Y309        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y309        FDRE (Prop_fdre_C_Q)         0.100    -0.321 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc_reg[4]/Q
                         net (fo=1, routed)           0.083    -0.239    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc[4]
    SLICE_X50Y309        LUT3 (Prop_lut3_I2_O)        0.028    -0.211 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out[4]_i_1_n_0
    SLICE_X50Y309        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.914    -0.423    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/CLK
    SLICE_X50Y309        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[4]/C
                         clock pessimism              0.012    -0.410    
    SLICE_X50Y309        FDRE (Hold_fdre_C_D)         0.087    -0.323    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.145%)  route 0.148ns (61.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.689    -0.419    u_lane_original/CLK
    SLICE_X49Y301        FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y301        FDCE (Prop_fdce_C_Q)         0.091    -0.328 r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[1]/Q
                         net (fo=2, routed)           0.148    -0.181    u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg_n_0_[1]
    SLICE_X49Y298        FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.816    -0.521    u_lane_original/CLK
    SLICE_X49Y298        FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[9]/C
                         clock pessimism              0.220    -0.300    
    SLICE_X49Y298        FDCE (Hold_fdce_C_D)         0.005    -0.295    u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/seeker_pos_idx_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/offset_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.412%)  route 0.175ns (63.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.754    -0.354    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/CLK
    SLICE_X21Y300        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/seeker_pos_idx_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y300        FDRE (Prop_fdre_C_Q)         0.100    -0.254 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/seeker_pos_idx_c_reg[1]/Q
                         net (fo=10, routed)          0.175    -0.080    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/Q[1]
    SLICE_X27Y299        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/offset_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.881    -0.456    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/CLK
    SLICE_X27Y299        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/offset_pos_reg[1]/C
                         clock pessimism              0.220    -0.235    
    SLICE_X27Y299        FDRE (Hold_fdre_C_D)         0.038    -0.197    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerL/offset_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         6.250       4.250      IDELAY_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         6.250       4.250      IDELAY_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].idelay_s/C
Min Period        n/a     BUFG/I              n/a            1.408         6.250       4.842      BUFGCTRL_X0Y0    u_pll/inst/clkout1_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         6.250       5.001      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         6.250       5.001      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X35Y285    u_lane_original/rx_data_o_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X37Y285    u_lane_original/rx_data_o_reg[20]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X37Y285    u_lane_original/rx_data_o_reg[21]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X34Y288    u_lane_original/rx_data_o_reg[32]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X35Y285    u_lane_original/rx_data_o_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X35Y285    u_lane_original/rx_data_o_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X37Y285    u_lane_original/rx_data_o_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X37Y285    u_lane_original/rx_data_o_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X37Y285    u_lane_original/rx_data_o_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X37Y285    u_lane_original/rx_data_o_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X34Y288    u_lane_original/rx_data_o_reg[32]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X34Y288    u_lane_original/rx_data_o_reg[32]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X34Y288    u_lane_original/rx_data_o_reg[33]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X34Y288    u_lane_original/rx_data_o_reg[33]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X30Y286    u_lane_original/descrambled_data_valid_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X30Y286    u_lane_original/descrambled_data_valid_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X30Y286    u_lane_original/gearbox_data66_valid_d_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X30Y286    u_lane_original/gearbox_data66_valid_d_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X39Y285    u_lane_original/rx_data_o_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X39Y285    u_lane_original/rx_data_o_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X35Y285    u_lane_original/rx_data_o_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X35Y285    u_lane_original/rx_data_o_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X35Y285    u_lane_original/rx_data_o_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X35Y285    u_lane_original/rx_data_o_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            2  Failing Endpoints,  Worst Slack       -0.876ns,  Total Violation       -1.751ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 0.781 }
Period(ns):         1.562
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         1.563       -0.876     IDELAYCTRL_X0Y3  IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         1.563       -0.876     IDELAYCTRL_X0Y9  IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I              n/a            1.408         1.563       0.154      BUFGCTRL_X0Y1    u_pll/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         1.563       0.492      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.563       0.493      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.563       0.493      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.563       0.493      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.563       0.493      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKB
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         1.563       3.702      IDELAYCTRL_X0Y3  IDELAYCTRL_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         1.563       3.702      IDELAYCTRL_X0Y9  IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.563       211.797    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.842ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { u_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         6.250       4.842      BUFGCTRL_X0Y2    u_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBOUT



