<root><simulation><result_generated_time />2023-05-24 01:14:51<layer><layer_spec />{'B': 1, 'K': 64, 'C': 192, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2408448<total_data_size_element />{'W': 12288, 'I': 37632, 'O': 12544}<total_data_reuse />{'W': 196, 'I': 64.0, 'O': 192}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [16, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 8)], [('C', 16)]], [], []]<I />[[[('K', 8)], []], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 8)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('C', 4), ('K', 2), ('OX', 2), ('OY', 14)], [('C', 3), ('K', 4)], []]<I />[[('OX', 7), ('C', 4), ('K', 2), ('OX', 2)], [('OY', 14), ('C', 3), ('K', 4)], []]<O />[[('OX', 7), ('C', 4)], [('K', 2), ('OX', 2), ('OY', 14), ('C', 3), ('K', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 196, 1, 1], 'I': [8.0, 2.0, 4.0, 1.0], 'O': [16.0, 4, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 98304, 98304], 'I': [448, 301056, 301056], 'O': [56, 100352, 100352], 'O_partial': [56, 100352, 0], 'O_final': [0, 0, 100352]}<actual_mem_utilization_individual />{'W': [0.12, 0.01, 0.0], 'I': [0.88, 0.04, 0.0], 'O': [0.11, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.06, 0.0], 'I': [0.88, 0.06, 0.0], 'O': [0.11, 0.06, 0.0]}<effective_mem_size_bit />{'W': [64, 32768, 98304], 'I': [448, 301056, 301056], 'O': [56, 25088, 100352], 'O_partial': [56, 25088, 0], 'O_final': [0, 0, 100352]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 16, 1, 1], 'O': [128, 8, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [16, 16, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[344064, 12288], [12288, 12288], [12288, 0]]<I />[[301056, 150528], [150528, 37632], [37632, 0]]<O />[[(137984, 150528), (37632, 25088)], [(25088, 37632), (12544, 0)], [(0, 12544), (0, 0)]]<O_partial />[[(137984, 150528), (37632, 25088)], [(25088, 37632), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (12544, 0)], [(0, 12544), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[43008, 1536], [768, 768], [48, 0]]<I />[[37632, 18816], [9408, 2352], [147, 0]]<O />[[(17248, 18816), (4704, 3136)], [(1568, 2352), (784, 0)], [(0, 49), (0, 0)]]<O_partial />[([17248, 18816], [4704, 3136]), ([1568, 2352], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [784, 0]), ([0, 49], [0, 0])]</mem_access_count_word><mac_count><active />2408448<idle />0</mac_count></basic_info><energy><total_energy />5265699.0<mem_energy_breakdown><W />[15.0, 38.1, 63.9]<I />[19.5, 302.2, 195.8]<O />[15.4, 116.5, 65.3]</mem_energy_breakdown><MAC_energy><active_MAC />5264867.3<idle_MAC />0.0<total />5264867.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8556<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8556<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />21992<latency_cycle_without_data_loading />18816<ideal_computing_cycle />18816<data_loading><load_cycle_total />3176<load_cycle_individual />{'W': [64, 768, 0], 'I': [56, 2352, 0]}<load_cycle_combined />{'W': 768, 'I': 2352}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-18815], [-17237, -16544], [-18816, -18816]], 'I': [[-18815], [-17535, -9352], [-18816, -18816]], 'O': [[-18816], [-18144, -16128], [-18032, -18767]]}<mem_stall_cycle_shared />{'W': [[-18815], [-17237, 0], [0, 0]], 'I': [[-18815], [-17535, 0], [0, 0]], 'O': [[-18816], [-18144, -16128], [-18032, -18767]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 98304, 98304], 'I': [448, 301056, 301056], 'O': [56, 100352, 100352], 'O_partial': [56, 100352, 0], 'O_final': [0, 0, 100352]}<data_size_each_level_total />{'W': [8192, 98304, 98304], 'I': [7168, 301056, 301056], 'O': [448, 100352, 100352]}<loop_cycles_each_level />{'W': [1568, 18816, 18816], 'I': [112, 18816, 18816], 'O': [28, 18816, 18816]}<top_ir_loop_size />{'W': [28, 1, 1], 'I': [1, 4, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [5.2, 5.2], [5.2, 5.2]], 'I': [[8.0, 4.0], [64.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 2.0], [16.0, 5.3], [5.3, 5.3]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [146.3, 5.2], [5.2, 5.2]], 'I': [[8.0, 4.0], [64.0, 64.0], [64.0, 16.0]], 'O': [[8.0, 8.0], [64.0, 5.3], [5.3, 5.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [5.2, 5.2], [5.2, 0]], 'I': [[8.0, 4.0], [64.0, 16.0], [16.0, 0]], 'O': [[8.0, 2.0], [16.0, 5.3], [5.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [90.6, 37.2], [21.2, 5.3]], 'I': [[8.0, 4.0], [90.6, 37.2], [21.2, 5.3]], 'O': [[8.0, 2.0], [90.6, 37.2], [21.2, 5.3]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 18816], [1568, 1568, 12], [18816, 18816, 1]], 'I': [[1, 1, 18816], [112, 112, 168], [18816, 18816, 1]], 'O': [[1, 1, 18816], [28, 28, 672], [18816, 18816, 1]]}<trans_time_real />{'W': [[0, 1, 18816], [[1, 1568, 12], [64, 1568, 12]], [[768, 18816, 1], [48, 18816, 1]]], 'I': [[0, 1, 18816], [[7, 112, 168], [56, 112, 168]], [[2352, 18816, 1], [147, 18816, 1]]], 'O': [[0, 1, 18816], [[1, 28, 672], [4, 28, 672]], [[784, 18816, 1], [49, 18816, 1]]]}<single_stall_cycle />{'W': [[-1], [-1567, -1504], [-18048, -18768]], 'I': [[-1], [-105, -56], [-16464, -18669]], 'O': [[-1], [-27, -24], [-18032, -18767]]}<single_stall_count />{'W': [18815, 11, 0], 'I': [18815, 167, 0], 'O': [18816, 672, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [784, 0]}, 1: {'W': [704, 0], 'I': [9352, 0], 'O': [2688, 784]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-18816, -18816], [-18032, -18816]], 1: [[-6072, -18816], [-16128, -18032]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />6</simulation></root>