multiline_comment|/*&n; * Copyright 2000 MontaVista Software Inc.&n; * Author: MontaVista Software, Inc.&n; *         &t;stevel@mvista.com or source@mvista.com&n; *&n; * ########################################################################&n; *&n; *  This program is free software; you can distribute it and/or modify it&n; *  under the terms of the GNU General Public License (Version 2) as&n; *  published by the Free Software Foundation.&n; *&n; *  This program is distributed in the hope it will be useful, but WITHOUT&n; *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or&n; *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License&n; *  for more details.&n; *&n; *  You should have received a copy of the GNU General Public License along&n; *  with this program; if not, write to the Free Software Foundation, Inc.,&n; *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.&n; *&n; * ########################################################################&n; *&n; * Register offsets of the MIPS GT96100 Advanced Communication Controller.&n; *&n; */
macro_line|#ifndef _GT96100_H
DECL|macro|_GT96100_H
mdefine_line|#define _GT96100_H
multiline_comment|/*&n; * Galileo GT96100 internal register base.&n; */
DECL|macro|MIPS_GT96100_BASE
mdefine_line|#define MIPS_GT96100_BASE (KSEG1ADDR(0x14000000))
DECL|macro|GT96100_WRITE
mdefine_line|#define GT96100_WRITE(ofs, data) &bslash;&n;    *(volatile u32 *)(MIPS_GT96100_BASE+ofs) = cpu_to_le32(data)
DECL|macro|GT96100_READ
mdefine_line|#define GT96100_READ(ofs) &bslash;&n;    le32_to_cpu(*(volatile u32 *)(MIPS_GT96100_BASE+ofs))
DECL|macro|GT96100_ETH_IO_SIZE
mdefine_line|#define GT96100_ETH_IO_SIZE 0x4000
multiline_comment|/************************************************************************&n; *  Register offset addresses follow&n; ************************************************************************/
multiline_comment|/* CPU Interface Control Registers */
DECL|macro|GT96100_CPU_INTERF_CONFIG
mdefine_line|#define GT96100_CPU_INTERF_CONFIG 0x000000
multiline_comment|/* Ethernet Ports */
DECL|macro|GT96100_ETH_PHY_ADDR_REG
mdefine_line|#define GT96100_ETH_PHY_ADDR_REG             0x080800
DECL|macro|GT96100_ETH_SMI_REG
mdefine_line|#define GT96100_ETH_SMI_REG                  0x080810
multiline_comment|/*&n;  These are offsets to port 0 registers. Add GT96100_ETH_IO_SIZE to&n;  get offsets to port 1 registers.&n;*/
DECL|macro|GT96100_ETH_PORT_CONFIG
mdefine_line|#define GT96100_ETH_PORT_CONFIG          0x084800
DECL|macro|GT96100_ETH_PORT_CONFIG_EXT
mdefine_line|#define GT96100_ETH_PORT_CONFIG_EXT      0x084808
DECL|macro|GT96100_ETH_PORT_COMM
mdefine_line|#define GT96100_ETH_PORT_COMM            0x084810
DECL|macro|GT96100_ETH_PORT_STATUS
mdefine_line|#define GT96100_ETH_PORT_STATUS          0x084818
DECL|macro|GT96100_ETH_SER_PARAM
mdefine_line|#define GT96100_ETH_SER_PARAM            0x084820
DECL|macro|GT96100_ETH_HASH_TBL_PTR
mdefine_line|#define GT96100_ETH_HASH_TBL_PTR         0x084828
DECL|macro|GT96100_ETH_FLOW_CNTRL_SRC_ADDR_L
mdefine_line|#define GT96100_ETH_FLOW_CNTRL_SRC_ADDR_L    0x084830
DECL|macro|GT96100_ETH_FLOW_CNTRL_SRC_ADDR_H
mdefine_line|#define GT96100_ETH_FLOW_CNTRL_SRC_ADDR_H    0x084838
DECL|macro|GT96100_ETH_SDMA_CONFIG
mdefine_line|#define GT96100_ETH_SDMA_CONFIG          0x084840
DECL|macro|GT96100_ETH_SDMA_COMM
mdefine_line|#define GT96100_ETH_SDMA_COMM            0x084848
DECL|macro|GT96100_ETH_INT_CAUSE
mdefine_line|#define GT96100_ETH_INT_CAUSE            0x084850
DECL|macro|GT96100_ETH_INT_MASK
mdefine_line|#define GT96100_ETH_INT_MASK             0x084858
DECL|macro|GT96100_ETH_1ST_RX_DESC_PTR0
mdefine_line|#define GT96100_ETH_1ST_RX_DESC_PTR0         0x084880
DECL|macro|GT96100_ETH_1ST_RX_DESC_PTR1
mdefine_line|#define GT96100_ETH_1ST_RX_DESC_PTR1         0x084884
DECL|macro|GT96100_ETH_1ST_RX_DESC_PTR2
mdefine_line|#define GT96100_ETH_1ST_RX_DESC_PTR2         0x084888
DECL|macro|GT96100_ETH_1ST_RX_DESC_PTR3
mdefine_line|#define GT96100_ETH_1ST_RX_DESC_PTR3         0x08488C
DECL|macro|GT96100_ETH_CURR_RX_DESC_PTR0
mdefine_line|#define GT96100_ETH_CURR_RX_DESC_PTR0        0x0848A0
DECL|macro|GT96100_ETH_CURR_RX_DESC_PTR1
mdefine_line|#define GT96100_ETH_CURR_RX_DESC_PTR1        0x0848A4
DECL|macro|GT96100_ETH_CURR_RX_DESC_PTR2
mdefine_line|#define GT96100_ETH_CURR_RX_DESC_PTR2        0x0848A8
DECL|macro|GT96100_ETH_CURR_RX_DESC_PTR3
mdefine_line|#define GT96100_ETH_CURR_RX_DESC_PTR3        0x0848AC
DECL|macro|GT96100_ETH_CURR_TX_DESC_PTR0
mdefine_line|#define GT96100_ETH_CURR_TX_DESC_PTR0        0x0848E0
DECL|macro|GT96100_ETH_CURR_TX_DESC_PTR1
mdefine_line|#define GT96100_ETH_CURR_TX_DESC_PTR1        0x0848E4
DECL|macro|GT96100_ETH_MIB_COUNT_BASE
mdefine_line|#define GT96100_ETH_MIB_COUNT_BASE           0x085800
multiline_comment|/* SDMAs */
DECL|macro|GT96100_SDMA_GROUP_CONFIG
mdefine_line|#define GT96100_SDMA_GROUP_CONFIG           0x101AF0
multiline_comment|/* SDMA Group 0 */
DECL|macro|GT96100_SDMA_G0_CHAN0_CONFIG
mdefine_line|#define GT96100_SDMA_G0_CHAN0_CONFIG        0x000900
DECL|macro|GT96100_SDMA_G0_CHAN0_COMM
mdefine_line|#define GT96100_SDMA_G0_CHAN0_COMM          0x000908
DECL|macro|GT96100_SDMA_G0_CHAN0_RX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G0_CHAN0_RX_DESC_BASE      0x008900
DECL|macro|GT96100_SDMA_G0_CHAN0_CURR_RX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN0_CURR_RX_DESC_PTR  0x008910
DECL|macro|GT96100_SDMA_G0_CHAN0_TX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G0_CHAN0_TX_DESC_BASE      0x00C900
DECL|macro|GT96100_SDMA_G0_CHAN0_CURR_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN0_CURR_TX_DESC_PTR  0x00C910
DECL|macro|GT96100_SDMA_G0_CHAN0_1ST_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN0_1ST_TX_DESC_PTR   0x00C914
DECL|macro|GT96100_SDMA_G0_CHAN1_CONFIG
mdefine_line|#define GT96100_SDMA_G0_CHAN1_CONFIG        0x010900
DECL|macro|GT96100_SDMA_G0_CHAN1_COMM
mdefine_line|#define GT96100_SDMA_G0_CHAN1_COMM          0x010908
DECL|macro|GT96100_SDMA_G0_CHAN1_RX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G0_CHAN1_RX_DESC_BASE      0x018900
DECL|macro|GT96100_SDMA_G0_CHAN1_CURR_RX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN1_CURR_RX_DESC_PTR  0x018910
DECL|macro|GT96100_SDMA_G0_CHAN1_TX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G0_CHAN1_TX_DESC_BASE      0x01C900
DECL|macro|GT96100_SDMA_G0_CHAN1_CURR_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN1_CURR_TX_DESC_PTR  0x01C910
DECL|macro|GT96100_SDMA_G0_CHAN1_1ST_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN1_1ST_TX_DESC_PTR   0x01C914
DECL|macro|GT96100_SDMA_G0_CHAN2_CONFIG
mdefine_line|#define GT96100_SDMA_G0_CHAN2_CONFIG        0x020900
DECL|macro|GT96100_SDMA_G0_CHAN2_COMM
mdefine_line|#define GT96100_SDMA_G0_CHAN2_COMM          0x020908
DECL|macro|GT96100_SDMA_G0_CHAN2_RX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G0_CHAN2_RX_DESC_BASE      0x028900
DECL|macro|GT96100_SDMA_G0_CHAN2_CURR_RX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN2_CURR_RX_DESC_PTR  0x028910
DECL|macro|GT96100_SDMA_G0_CHAN2_TX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G0_CHAN2_TX_DESC_BASE      0x02C900
DECL|macro|GT96100_SDMA_G0_CHAN2_CURR_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN2_CURR_TX_DESC_PTR  0x02C910
DECL|macro|GT96100_SDMA_G0_CHAN2_1ST_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN2_1ST_TX_DESC_PTR   0x02C914
DECL|macro|GT96100_SDMA_G0_CHAN3_CONFIG
mdefine_line|#define GT96100_SDMA_G0_CHAN3_CONFIG        0x030900
DECL|macro|GT96100_SDMA_G0_CHAN3_COMM
mdefine_line|#define GT96100_SDMA_G0_CHAN3_COMM          0x030908
DECL|macro|GT96100_SDMA_G0_CHAN3_RX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G0_CHAN3_RX_DESC_BASE      0x038900
DECL|macro|GT96100_SDMA_G0_CHAN3_CURR_RX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN3_CURR_RX_DESC_PTR  0x038910
DECL|macro|GT96100_SDMA_G0_CHAN3_TX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G0_CHAN3_TX_DESC_BASE      0x03C900
DECL|macro|GT96100_SDMA_G0_CHAN3_CURR_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN3_CURR_TX_DESC_PTR  0x03C910
DECL|macro|GT96100_SDMA_G0_CHAN3_1ST_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN3_1ST_TX_DESC_PTR   0x03C914
DECL|macro|GT96100_SDMA_G0_CHAN4_CONFIG
mdefine_line|#define GT96100_SDMA_G0_CHAN4_CONFIG        0x040900
DECL|macro|GT96100_SDMA_G0_CHAN4_COMM
mdefine_line|#define GT96100_SDMA_G0_CHAN4_COMM          0x040908
DECL|macro|GT96100_SDMA_G0_CHAN4_RX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G0_CHAN4_RX_DESC_BASE      0x048900
DECL|macro|GT96100_SDMA_G0_CHAN4_CURR_RX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN4_CURR_RX_DESC_PTR  0x048910
DECL|macro|GT96100_SDMA_G0_CHAN4_TX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G0_CHAN4_TX_DESC_BASE      0x04C900
DECL|macro|GT96100_SDMA_G0_CHAN4_CURR_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN4_CURR_TX_DESC_PTR  0x04C910
DECL|macro|GT96100_SDMA_G0_CHAN4_1ST_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN4_1ST_TX_DESC_PTR   0x04C914
DECL|macro|GT96100_SDMA_G0_CHAN5_CONFIG
mdefine_line|#define GT96100_SDMA_G0_CHAN5_CONFIG        0x050900
DECL|macro|GT96100_SDMA_G0_CHAN5_COMM
mdefine_line|#define GT96100_SDMA_G0_CHAN5_COMM          0x050908
DECL|macro|GT96100_SDMA_G0_CHAN5_RX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G0_CHAN5_RX_DESC_BASE      0x058900
DECL|macro|GT96100_SDMA_G0_CHAN5_CURR_RX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN5_CURR_RX_DESC_PTR  0x058910
DECL|macro|GT96100_SDMA_G0_CHAN5_TX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G0_CHAN5_TX_DESC_BASE      0x05C900
DECL|macro|GT96100_SDMA_G0_CHAN5_CURR_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN5_CURR_TX_DESC_PTR  0x05C910
DECL|macro|GT96100_SDMA_G0_CHAN5_1ST_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN5_1ST_TX_DESC_PTR   0x05C914
DECL|macro|GT96100_SDMA_G0_CHAN6_CONFIG
mdefine_line|#define GT96100_SDMA_G0_CHAN6_CONFIG        0x060900
DECL|macro|GT96100_SDMA_G0_CHAN6_COMM
mdefine_line|#define GT96100_SDMA_G0_CHAN6_COMM          0x060908
DECL|macro|GT96100_SDMA_G0_CHAN6_RX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G0_CHAN6_RX_DESC_BASE      0x068900
DECL|macro|GT96100_SDMA_G0_CHAN6_CURR_RX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN6_CURR_RX_DESC_PTR  0x068910
DECL|macro|GT96100_SDMA_G0_CHAN6_TX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G0_CHAN6_TX_DESC_BASE      0x06C900
DECL|macro|GT96100_SDMA_G0_CHAN6_CURR_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN6_CURR_TX_DESC_PTR  0x06C910
DECL|macro|GT96100_SDMA_G0_CHAN6_1ST_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN6_1ST_TX_DESC_PTR   0x06C914
DECL|macro|GT96100_SDMA_G0_CHAN7_CONFIG
mdefine_line|#define GT96100_SDMA_G0_CHAN7_CONFIG        0x070900
DECL|macro|GT96100_SDMA_G0_CHAN7_COMM
mdefine_line|#define GT96100_SDMA_G0_CHAN7_COMM          0x070908
DECL|macro|GT96100_SDMA_G0_CHAN7_RX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G0_CHAN7_RX_DESC_BASE      0x078900
DECL|macro|GT96100_SDMA_G0_CHAN7_CURR_RX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN7_CURR_RX_DESC_PTR  0x078910
DECL|macro|GT96100_SDMA_G0_CHAN7_TX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G0_CHAN7_TX_DESC_BASE      0x07C900
DECL|macro|GT96100_SDMA_G0_CHAN7_CURR_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN7_CURR_TX_DESC_PTR  0x07C910
DECL|macro|GT96100_SDMA_G0_CHAN7_1ST_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G0_CHAN7_1ST_TX_DESC_PTR   0x07C914
multiline_comment|/* SDMA Group 1 */
DECL|macro|GT96100_SDMA_G1_CHAN0_CONFIG
mdefine_line|#define GT96100_SDMA_G1_CHAN0_CONFIG        0x100900
DECL|macro|GT96100_SDMA_G1_CHAN0_COMM
mdefine_line|#define GT96100_SDMA_G1_CHAN0_COMM          0x100908
DECL|macro|GT96100_SDMA_G1_CHAN0_RX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G1_CHAN0_RX_DESC_BASE      0x108900
DECL|macro|GT96100_SDMA_G1_CHAN0_CURR_RX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN0_CURR_RX_DESC_PTR  0x108910
DECL|macro|GT96100_SDMA_G1_CHAN0_TX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G1_CHAN0_TX_DESC_BASE      0x10C900
DECL|macro|GT96100_SDMA_G1_CHAN0_CURR_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN0_CURR_TX_DESC_PTR  0x10C910
DECL|macro|GT96100_SDMA_G1_CHAN0_1ST_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN0_1ST_TX_DESC_PTR   0x10C914
DECL|macro|GT96100_SDMA_G1_CHAN1_CONFIG
mdefine_line|#define GT96100_SDMA_G1_CHAN1_CONFIG        0x110900
DECL|macro|GT96100_SDMA_G1_CHAN1_COMM
mdefine_line|#define GT96100_SDMA_G1_CHAN1_COMM          0x110908
DECL|macro|GT96100_SDMA_G1_CHAN1_RX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G1_CHAN1_RX_DESC_BASE      0x118900
DECL|macro|GT96100_SDMA_G1_CHAN1_CURR_RX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN1_CURR_RX_DESC_PTR  0x118910
DECL|macro|GT96100_SDMA_G1_CHAN1_TX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G1_CHAN1_TX_DESC_BASE      0x11C900
DECL|macro|GT96100_SDMA_G1_CHAN1_CURR_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN1_CURR_TX_DESC_PTR  0x11C910
DECL|macro|GT96100_SDMA_G1_CHAN1_1ST_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN1_1ST_TX_DESC_PTR   0x11C914
DECL|macro|GT96100_SDMA_G1_CHAN2_CONFIG
mdefine_line|#define GT96100_SDMA_G1_CHAN2_CONFIG        0x120900
DECL|macro|GT96100_SDMA_G1_CHAN2_COMM
mdefine_line|#define GT96100_SDMA_G1_CHAN2_COMM          0x120908
DECL|macro|GT96100_SDMA_G1_CHAN2_RX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G1_CHAN2_RX_DESC_BASE      0x128900
DECL|macro|GT96100_SDMA_G1_CHAN2_CURR_RX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN2_CURR_RX_DESC_PTR  0x128910
DECL|macro|GT96100_SDMA_G1_CHAN2_TX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G1_CHAN2_TX_DESC_BASE      0x12C900
DECL|macro|GT96100_SDMA_G1_CHAN2_CURR_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN2_CURR_TX_DESC_PTR  0x12C910
DECL|macro|GT96100_SDMA_G1_CHAN2_1ST_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN2_1ST_TX_DESC_PTR   0x12C914
DECL|macro|GT96100_SDMA_G1_CHAN3_CONFIG
mdefine_line|#define GT96100_SDMA_G1_CHAN3_CONFIG        0x130900
DECL|macro|GT96100_SDMA_G1_CHAN3_COMM
mdefine_line|#define GT96100_SDMA_G1_CHAN3_COMM          0x130908
DECL|macro|GT96100_SDMA_G1_CHAN3_RX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G1_CHAN3_RX_DESC_BASE      0x138900
DECL|macro|GT96100_SDMA_G1_CHAN3_CURR_RX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN3_CURR_RX_DESC_PTR  0x138910
DECL|macro|GT96100_SDMA_G1_CHAN3_TX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G1_CHAN3_TX_DESC_BASE      0x13C900
DECL|macro|GT96100_SDMA_G1_CHAN3_CURR_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN3_CURR_TX_DESC_PTR  0x13C910
DECL|macro|GT96100_SDMA_G1_CHAN3_1ST_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN3_1ST_TX_DESC_PTR   0x13C914
DECL|macro|GT96100_SDMA_G1_CHAN4_CONFIG
mdefine_line|#define GT96100_SDMA_G1_CHAN4_CONFIG        0x140900
DECL|macro|GT96100_SDMA_G1_CHAN4_COMM
mdefine_line|#define GT96100_SDMA_G1_CHAN4_COMM          0x140908
DECL|macro|GT96100_SDMA_G1_CHAN4_RX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G1_CHAN4_RX_DESC_BASE      0x148900
DECL|macro|GT96100_SDMA_G1_CHAN4_CURR_RX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN4_CURR_RX_DESC_PTR  0x148910
DECL|macro|GT96100_SDMA_G1_CHAN4_TX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G1_CHAN4_TX_DESC_BASE      0x14C900
DECL|macro|GT96100_SDMA_G1_CHAN4_CURR_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN4_CURR_TX_DESC_PTR  0x14C910
DECL|macro|GT96100_SDMA_G1_CHAN4_1ST_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN4_1ST_TX_DESC_PTR   0x14C914
DECL|macro|GT96100_SDMA_G1_CHAN5_CONFIG
mdefine_line|#define GT96100_SDMA_G1_CHAN5_CONFIG        0x150900
DECL|macro|GT96100_SDMA_G1_CHAN5_COMM
mdefine_line|#define GT96100_SDMA_G1_CHAN5_COMM          0x150908
DECL|macro|GT96100_SDMA_G1_CHAN5_RX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G1_CHAN5_RX_DESC_BASE      0x158900
DECL|macro|GT96100_SDMA_G1_CHAN5_CURR_RX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN5_CURR_RX_DESC_PTR  0x158910
DECL|macro|GT96100_SDMA_G1_CHAN5_TX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G1_CHAN5_TX_DESC_BASE      0x15C900
DECL|macro|GT96100_SDMA_G1_CHAN5_CURR_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN5_CURR_TX_DESC_PTR  0x15C910
DECL|macro|GT96100_SDMA_G1_CHAN5_1ST_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN5_1ST_TX_DESC_PTR   0x15C914
DECL|macro|GT96100_SDMA_G1_CHAN6_CONFIG
mdefine_line|#define GT96100_SDMA_G1_CHAN6_CONFIG        0x160900
DECL|macro|GT96100_SDMA_G1_CHAN6_COMM
mdefine_line|#define GT96100_SDMA_G1_CHAN6_COMM          0x160908
DECL|macro|GT96100_SDMA_G1_CHAN6_RX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G1_CHAN6_RX_DESC_BASE      0x168900
DECL|macro|GT96100_SDMA_G1_CHAN6_CURR_RX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN6_CURR_RX_DESC_PTR  0x168910
DECL|macro|GT96100_SDMA_G1_CHAN6_TX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G1_CHAN6_TX_DESC_BASE      0x16C900
DECL|macro|GT96100_SDMA_G1_CHAN6_CURR_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN6_CURR_TX_DESC_PTR  0x16C910
DECL|macro|GT96100_SDMA_G1_CHAN6_1ST_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN6_1ST_TX_DESC_PTR   0x16C914
DECL|macro|GT96100_SDMA_G1_CHAN7_CONFIG
mdefine_line|#define GT96100_SDMA_G1_CHAN7_CONFIG        0x170900
DECL|macro|GT96100_SDMA_G1_CHAN7_COMM
mdefine_line|#define GT96100_SDMA_G1_CHAN7_COMM          0x170908
DECL|macro|GT96100_SDMA_G1_CHAN7_RX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G1_CHAN7_RX_DESC_BASE      0x178900
DECL|macro|GT96100_SDMA_G1_CHAN7_CURR_RX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN7_CURR_RX_DESC_PTR  0x178910
DECL|macro|GT96100_SDMA_G1_CHAN7_TX_DESC_BASE
mdefine_line|#define GT96100_SDMA_G1_CHAN7_TX_DESC_BASE      0x17C900
DECL|macro|GT96100_SDMA_G1_CHAN7_CURR_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN7_CURR_TX_DESC_PTR  0x17C910
DECL|macro|GT96100_SDMA_G1_CHAN7_1ST_TX_DESC_PTR
mdefine_line|#define GT96100_SDMA_G1_CHAN7_1ST_TX_DESC_PTR   0x17C914
multiline_comment|/*  MPSCs  */
DECL|macro|GT96100_MPSC0_MAIN_CONFIG_LOW
mdefine_line|#define GT96100_MPSC0_MAIN_CONFIG_LOW   0x000A00
DECL|macro|GT96100_MPSC0_MAIN_CONFIG_HIGH
mdefine_line|#define GT96100_MPSC0_MAIN_CONFIG_HIGH  0x000A04
DECL|macro|GT96100_MPSC0_PROTOCOL_CONFIG
mdefine_line|#define GT96100_MPSC0_PROTOCOL_CONFIG   0x000A08
DECL|macro|GT96100_MPSC_CHAN0_REG1
mdefine_line|#define GT96100_MPSC_CHAN0_REG1         0x000A0C
DECL|macro|GT96100_MPSC_CHAN0_REG2
mdefine_line|#define GT96100_MPSC_CHAN0_REG2         0x000A10
DECL|macro|GT96100_MPSC_CHAN0_REG3
mdefine_line|#define GT96100_MPSC_CHAN0_REG3         0x000A14
DECL|macro|GT96100_MPSC_CHAN0_REG4
mdefine_line|#define GT96100_MPSC_CHAN0_REG4         0x000A18
DECL|macro|GT96100_MPSC_CHAN0_REG5
mdefine_line|#define GT96100_MPSC_CHAN0_REG5         0x000A1C
DECL|macro|GT96100_MPSC_CHAN0_REG6
mdefine_line|#define GT96100_MPSC_CHAN0_REG6         0x000A20
DECL|macro|GT96100_MPSC_CHAN0_REG7
mdefine_line|#define GT96100_MPSC_CHAN0_REG7         0x000A24
DECL|macro|GT96100_MPSC_CHAN0_REG8
mdefine_line|#define GT96100_MPSC_CHAN0_REG8         0x000A28
DECL|macro|GT96100_MPSC_CHAN0_REG9
mdefine_line|#define GT96100_MPSC_CHAN0_REG9         0x000A2C
DECL|macro|GT96100_MPSC_CHAN0_REG10
mdefine_line|#define GT96100_MPSC_CHAN0_REG10        0x000A30
DECL|macro|GT96100_MPSC_CHAN0_REG11
mdefine_line|#define GT96100_MPSC_CHAN0_REG11        0x000A34
DECL|macro|GT96100_MPSC1_MAIN_CONFIG_LOW
mdefine_line|#define GT96100_MPSC1_MAIN_CONFIG_LOW   0x008A00
DECL|macro|GT96100_MPSC1_MAIN_CONFIG_HIGH
mdefine_line|#define GT96100_MPSC1_MAIN_CONFIG_HIGH  0x008A04
DECL|macro|GT96100_MPSC1_PROTOCOL_CONFIG
mdefine_line|#define GT96100_MPSC1_PROTOCOL_CONFIG   0x008A08
DECL|macro|GT96100_MPSC_CHAN1_REG1
mdefine_line|#define GT96100_MPSC_CHAN1_REG1         0x008A0C
DECL|macro|GT96100_MPSC_CHAN1_REG2
mdefine_line|#define GT96100_MPSC_CHAN1_REG2         0x008A10
DECL|macro|GT96100_MPSC_CHAN1_REG3
mdefine_line|#define GT96100_MPSC_CHAN1_REG3         0x008A14
DECL|macro|GT96100_MPSC_CHAN1_REG4
mdefine_line|#define GT96100_MPSC_CHAN1_REG4         0x008A18
DECL|macro|GT96100_MPSC_CHAN1_REG5
mdefine_line|#define GT96100_MPSC_CHAN1_REG5         0x008A1C
DECL|macro|GT96100_MPSC_CHAN1_REG6
mdefine_line|#define GT96100_MPSC_CHAN1_REG6         0x008A20
DECL|macro|GT96100_MPSC_CHAN1_REG7
mdefine_line|#define GT96100_MPSC_CHAN1_REG7         0x008A24
DECL|macro|GT96100_MPSC_CHAN1_REG8
mdefine_line|#define GT96100_MPSC_CHAN1_REG8         0x008A28
DECL|macro|GT96100_MPSC_CHAN1_REG9
mdefine_line|#define GT96100_MPSC_CHAN1_REG9         0x008A2C
DECL|macro|GT96100_MPSC_CHAN1_REG10
mdefine_line|#define GT96100_MPSC_CHAN1_REG10        0x008A30
DECL|macro|GT96100_MPSC_CHAN1_REG11
mdefine_line|#define GT96100_MPSC_CHAN1_REG11        0x008A34
DECL|macro|GT96100_MPSC2_MAIN_CONFIG_LOW
mdefine_line|#define GT96100_MPSC2_MAIN_CONFIG_LOW   0x010A00
DECL|macro|GT96100_MPSC2_MAIN_CONFIG_HIGH
mdefine_line|#define GT96100_MPSC2_MAIN_CONFIG_HIGH  0x010A04
DECL|macro|GT96100_MPSC2_PROTOCOL_CONFIG
mdefine_line|#define GT96100_MPSC2_PROTOCOL_CONFIG   0x010A08
DECL|macro|GT96100_MPSC_CHAN2_REG1
mdefine_line|#define GT96100_MPSC_CHAN2_REG1         0x010A0C
DECL|macro|GT96100_MPSC_CHAN2_REG2
mdefine_line|#define GT96100_MPSC_CHAN2_REG2         0x010A10
DECL|macro|GT96100_MPSC_CHAN2_REG3
mdefine_line|#define GT96100_MPSC_CHAN2_REG3         0x010A14
DECL|macro|GT96100_MPSC_CHAN2_REG4
mdefine_line|#define GT96100_MPSC_CHAN2_REG4         0x010A18
DECL|macro|GT96100_MPSC_CHAN2_REG5
mdefine_line|#define GT96100_MPSC_CHAN2_REG5         0x010A1C
DECL|macro|GT96100_MPSC_CHAN2_REG6
mdefine_line|#define GT96100_MPSC_CHAN2_REG6         0x010A20
DECL|macro|GT96100_MPSC_CHAN2_REG7
mdefine_line|#define GT96100_MPSC_CHAN2_REG7         0x010A24
DECL|macro|GT96100_MPSC_CHAN2_REG8
mdefine_line|#define GT96100_MPSC_CHAN2_REG8         0x010A28
DECL|macro|GT96100_MPSC_CHAN2_REG9
mdefine_line|#define GT96100_MPSC_CHAN2_REG9         0x010A2C
DECL|macro|GT96100_MPSC_CHAN2_REG10
mdefine_line|#define GT96100_MPSC_CHAN2_REG10        0x010A30
DECL|macro|GT96100_MPSC_CHAN2_REG11
mdefine_line|#define GT96100_MPSC_CHAN2_REG11        0x010A34
DECL|macro|GT96100_MPSC3_MAIN_CONFIG_LOW
mdefine_line|#define GT96100_MPSC3_MAIN_CONFIG_LOW   0x018A00
DECL|macro|GT96100_MPSC3_MAIN_CONFIG_HIGH
mdefine_line|#define GT96100_MPSC3_MAIN_CONFIG_HIGH  0x018A04
DECL|macro|GT96100_MPSC3_PROTOCOL_CONFIG
mdefine_line|#define GT96100_MPSC3_PROTOCOL_CONFIG   0x018A08
DECL|macro|GT96100_MPSC_CHAN3_REG1
mdefine_line|#define GT96100_MPSC_CHAN3_REG1         0x018A0C
DECL|macro|GT96100_MPSC_CHAN3_REG2
mdefine_line|#define GT96100_MPSC_CHAN3_REG2         0x018A10
DECL|macro|GT96100_MPSC_CHAN3_REG3
mdefine_line|#define GT96100_MPSC_CHAN3_REG3         0x018A14
DECL|macro|GT96100_MPSC_CHAN3_REG4
mdefine_line|#define GT96100_MPSC_CHAN3_REG4         0x018A18
DECL|macro|GT96100_MPSC_CHAN3_REG5
mdefine_line|#define GT96100_MPSC_CHAN3_REG5         0x018A1C
DECL|macro|GT96100_MPSC_CHAN3_REG6
mdefine_line|#define GT96100_MPSC_CHAN3_REG6         0x018A20
DECL|macro|GT96100_MPSC_CHAN3_REG7
mdefine_line|#define GT96100_MPSC_CHAN3_REG7         0x018A24
DECL|macro|GT96100_MPSC_CHAN3_REG8
mdefine_line|#define GT96100_MPSC_CHAN3_REG8         0x018A28
DECL|macro|GT96100_MPSC_CHAN3_REG9
mdefine_line|#define GT96100_MPSC_CHAN3_REG9         0x018A2C
DECL|macro|GT96100_MPSC_CHAN3_REG10
mdefine_line|#define GT96100_MPSC_CHAN3_REG10        0x018A30
DECL|macro|GT96100_MPSC_CHAN3_REG11
mdefine_line|#define GT96100_MPSC_CHAN3_REG11        0x018A34
DECL|macro|GT96100_MPSC4_MAIN_CONFIG_LOW
mdefine_line|#define GT96100_MPSC4_MAIN_CONFIG_LOW   0x020A00
DECL|macro|GT96100_MPSC4_MAIN_CONFIG_HIGH
mdefine_line|#define GT96100_MPSC4_MAIN_CONFIG_HIGH  0x020A04
DECL|macro|GT96100_MPSC4_PROTOCOL_CONFIG
mdefine_line|#define GT96100_MPSC4_PROTOCOL_CONFIG   0x020A08
DECL|macro|GT96100_MPSC_CHAN4_REG1
mdefine_line|#define GT96100_MPSC_CHAN4_REG1         0x020A0C
DECL|macro|GT96100_MPSC_CHAN4_REG2
mdefine_line|#define GT96100_MPSC_CHAN4_REG2         0x020A10
DECL|macro|GT96100_MPSC_CHAN4_REG3
mdefine_line|#define GT96100_MPSC_CHAN4_REG3         0x020A14
DECL|macro|GT96100_MPSC_CHAN4_REG4
mdefine_line|#define GT96100_MPSC_CHAN4_REG4         0x020A18
DECL|macro|GT96100_MPSC_CHAN4_REG5
mdefine_line|#define GT96100_MPSC_CHAN4_REG5         0x020A1C
DECL|macro|GT96100_MPSC_CHAN4_REG6
mdefine_line|#define GT96100_MPSC_CHAN4_REG6         0x020A20
DECL|macro|GT96100_MPSC_CHAN4_REG7
mdefine_line|#define GT96100_MPSC_CHAN4_REG7         0x020A24
DECL|macro|GT96100_MPSC_CHAN4_REG8
mdefine_line|#define GT96100_MPSC_CHAN4_REG8         0x020A28
DECL|macro|GT96100_MPSC_CHAN4_REG9
mdefine_line|#define GT96100_MPSC_CHAN4_REG9         0x020A2C
DECL|macro|GT96100_MPSC_CHAN4_REG10
mdefine_line|#define GT96100_MPSC_CHAN4_REG10        0x020A30
DECL|macro|GT96100_MPSC_CHAN4_REG11
mdefine_line|#define GT96100_MPSC_CHAN4_REG11        0x020A34
DECL|macro|GT96100_MPSC5_MAIN_CONFIG_LOW
mdefine_line|#define GT96100_MPSC5_MAIN_CONFIG_LOW   0x028A00
DECL|macro|GT96100_MPSC5_MAIN_CONFIG_HIGH
mdefine_line|#define GT96100_MPSC5_MAIN_CONFIG_HIGH  0x028A04
DECL|macro|GT96100_MPSC5_PROTOCOL_CONFIG
mdefine_line|#define GT96100_MPSC5_PROTOCOL_CONFIG   0x028A08
DECL|macro|GT96100_MPSC_CHAN5_REG1
mdefine_line|#define GT96100_MPSC_CHAN5_REG1         0x028A0C
DECL|macro|GT96100_MPSC_CHAN5_REG2
mdefine_line|#define GT96100_MPSC_CHAN5_REG2         0x028A10
DECL|macro|GT96100_MPSC_CHAN5_REG3
mdefine_line|#define GT96100_MPSC_CHAN5_REG3         0x028A14
DECL|macro|GT96100_MPSC_CHAN5_REG4
mdefine_line|#define GT96100_MPSC_CHAN5_REG4         0x028A18
DECL|macro|GT96100_MPSC_CHAN5_REG5
mdefine_line|#define GT96100_MPSC_CHAN5_REG5         0x028A1C
DECL|macro|GT96100_MPSC_CHAN5_REG6
mdefine_line|#define GT96100_MPSC_CHAN5_REG6         0x028A20
DECL|macro|GT96100_MPSC_CHAN5_REG7
mdefine_line|#define GT96100_MPSC_CHAN5_REG7         0x028A24
DECL|macro|GT96100_MPSC_CHAN5_REG8
mdefine_line|#define GT96100_MPSC_CHAN5_REG8         0x028A28
DECL|macro|GT96100_MPSC_CHAN5_REG9
mdefine_line|#define GT96100_MPSC_CHAN5_REG9         0x028A2C
DECL|macro|GT96100_MPSC_CHAN5_REG10
mdefine_line|#define GT96100_MPSC_CHAN5_REG10        0x028A30
DECL|macro|GT96100_MPSC_CHAN5_REG11
mdefine_line|#define GT96100_MPSC_CHAN5_REG11        0x028A34
DECL|macro|GT96100_MPSC6_MAIN_CONFIG_LOW
mdefine_line|#define GT96100_MPSC6_MAIN_CONFIG_LOW   0x030A00
DECL|macro|GT96100_MPSC6_MAIN_CONFIG_HIGH
mdefine_line|#define GT96100_MPSC6_MAIN_CONFIG_HIGH  0x030A04
DECL|macro|GT96100_MPSC6_PROTOCOL_CONFIG
mdefine_line|#define GT96100_MPSC6_PROTOCOL_CONFIG   0x030A08
DECL|macro|GT96100_MPSC_CHAN6_REG1
mdefine_line|#define GT96100_MPSC_CHAN6_REG1         0x030A0C
DECL|macro|GT96100_MPSC_CHAN6_REG2
mdefine_line|#define GT96100_MPSC_CHAN6_REG2         0x030A10
DECL|macro|GT96100_MPSC_CHAN6_REG3
mdefine_line|#define GT96100_MPSC_CHAN6_REG3         0x030A14
DECL|macro|GT96100_MPSC_CHAN6_REG4
mdefine_line|#define GT96100_MPSC_CHAN6_REG4         0x030A18
DECL|macro|GT96100_MPSC_CHAN6_REG5
mdefine_line|#define GT96100_MPSC_CHAN6_REG5         0x030A1C
DECL|macro|GT96100_MPSC_CHAN6_REG6
mdefine_line|#define GT96100_MPSC_CHAN6_REG6         0x030A20
DECL|macro|GT96100_MPSC_CHAN6_REG7
mdefine_line|#define GT96100_MPSC_CHAN6_REG7         0x030A24
DECL|macro|GT96100_MPSC_CHAN6_REG8
mdefine_line|#define GT96100_MPSC_CHAN6_REG8         0x030A28
DECL|macro|GT96100_MPSC_CHAN6_REG9
mdefine_line|#define GT96100_MPSC_CHAN6_REG9         0x030A2C
DECL|macro|GT96100_MPSC_CHAN6_REG10
mdefine_line|#define GT96100_MPSC_CHAN6_REG10        0x030A30
DECL|macro|GT96100_MPSC_CHAN6_REG11
mdefine_line|#define GT96100_MPSC_CHAN6_REG11        0x030A34
DECL|macro|GT96100_MPSC7_MAIN_CONFIG_LOW
mdefine_line|#define GT96100_MPSC7_MAIN_CONFIG_LOW   0x038A00
DECL|macro|GT96100_MPSC7_MAIN_CONFIG_HIGH
mdefine_line|#define GT96100_MPSC7_MAIN_CONFIG_HIGH  0x038A04
DECL|macro|GT96100_MPSC7_PROTOCOL_CONFIG
mdefine_line|#define GT96100_MPSC7_PROTOCOL_CONFIG   0x038A08
DECL|macro|GT96100_MPSC_CHAN7_REG1
mdefine_line|#define GT96100_MPSC_CHAN7_REG1         0x038A0C
DECL|macro|GT96100_MPSC_CHAN7_REG2
mdefine_line|#define GT96100_MPSC_CHAN7_REG2         0x038A10
DECL|macro|GT96100_MPSC_CHAN7_REG3
mdefine_line|#define GT96100_MPSC_CHAN7_REG3         0x038A14
DECL|macro|GT96100_MPSC_CHAN7_REG4
mdefine_line|#define GT96100_MPSC_CHAN7_REG4         0x038A18
DECL|macro|GT96100_MPSC_CHAN7_REG5
mdefine_line|#define GT96100_MPSC_CHAN7_REG5         0x038A1C
DECL|macro|GT96100_MPSC_CHAN7_REG6
mdefine_line|#define GT96100_MPSC_CHAN7_REG6         0x038A20
DECL|macro|GT96100_MPSC_CHAN7_REG7
mdefine_line|#define GT96100_MPSC_CHAN7_REG7         0x038A24
DECL|macro|GT96100_MPSC_CHAN7_REG8
mdefine_line|#define GT96100_MPSC_CHAN7_REG8         0x038A28
DECL|macro|GT96100_MPSC_CHAN7_REG9
mdefine_line|#define GT96100_MPSC_CHAN7_REG9         0x038A2C
DECL|macro|GT96100_MPSC_CHAN7_REG10
mdefine_line|#define GT96100_MPSC_CHAN7_REG10        0x038A30
DECL|macro|GT96100_MPSC_CHAN7_REG11
mdefine_line|#define GT96100_MPSC_CHAN7_REG11        0x038A34
multiline_comment|/*  FlexTDMs  */
multiline_comment|/* TDPR0 - Transmit Dual Port RAM. block size 0xff */
DECL|macro|GT96100_FXTDM0_TDPR0_BLK0_BASE
mdefine_line|#define GT96100_FXTDM0_TDPR0_BLK0_BASE  0x000B00
DECL|macro|GT96100_FXTDM0_TDPR0_BLK1_BASE
mdefine_line|#define GT96100_FXTDM0_TDPR0_BLK1_BASE  0x001B00
DECL|macro|GT96100_FXTDM0_TDPR0_BLK2_BASE
mdefine_line|#define GT96100_FXTDM0_TDPR0_BLK2_BASE  0x002B00
DECL|macro|GT96100_FXTDM0_TDPR0_BLK3_BASE
mdefine_line|#define GT96100_FXTDM0_TDPR0_BLK3_BASE  0x003B00
multiline_comment|/* RDPR0 - Receive Dual Port RAM. block size 0xff */
DECL|macro|GT96100_FXTDM0_RDPR0_BLK0_BASE
mdefine_line|#define GT96100_FXTDM0_RDPR0_BLK0_BASE  0x004B00
DECL|macro|GT96100_FXTDM0_RDPR0_BLK1_BASE
mdefine_line|#define GT96100_FXTDM0_RDPR0_BLK1_BASE  0x005B00
DECL|macro|GT96100_FXTDM0_RDPR0_BLK2_BASE
mdefine_line|#define GT96100_FXTDM0_RDPR0_BLK2_BASE  0x006B00
DECL|macro|GT96100_FXTDM0_RDPR0_BLK3_BASE
mdefine_line|#define GT96100_FXTDM0_RDPR0_BLK3_BASE  0x007B00
DECL|macro|GT96100_FXTDM0_TX_READ_PTR
mdefine_line|#define GT96100_FXTDM0_TX_READ_PTR      0x008B00
DECL|macro|GT96100_FXTDM0_RX_READ_PTR
mdefine_line|#define GT96100_FXTDM0_RX_READ_PTR      0x008B04
DECL|macro|GT96100_FXTDM0_CONFIG
mdefine_line|#define GT96100_FXTDM0_CONFIG       0x008B08
DECL|macro|GT96100_FXTDM0_AUX_CHANA_TX
mdefine_line|#define GT96100_FXTDM0_AUX_CHANA_TX 0x008B0C
DECL|macro|GT96100_FXTDM0_AUX_CHANA_RX
mdefine_line|#define GT96100_FXTDM0_AUX_CHANA_RX 0x008B10
DECL|macro|GT96100_FXTDM0_AUX_CHANB_TX
mdefine_line|#define GT96100_FXTDM0_AUX_CHANB_TX 0x008B14
DECL|macro|GT96100_FXTDM0_AUX_CHANB_RX
mdefine_line|#define GT96100_FXTDM0_AUX_CHANB_RX 0x008B18
DECL|macro|GT96100_FXTDM1_TDPR1_BLK0_BASE
mdefine_line|#define GT96100_FXTDM1_TDPR1_BLK0_BASE  0x010B00
DECL|macro|GT96100_FXTDM1_TDPR1_BLK1_BASE
mdefine_line|#define GT96100_FXTDM1_TDPR1_BLK1_BASE  0x011B00
DECL|macro|GT96100_FXTDM1_TDPR1_BLK2_BASE
mdefine_line|#define GT96100_FXTDM1_TDPR1_BLK2_BASE  0x012B00
DECL|macro|GT96100_FXTDM1_TDPR1_BLK3_BASE
mdefine_line|#define GT96100_FXTDM1_TDPR1_BLK3_BASE  0x013B00
DECL|macro|GT96100_FXTDM1_RDPR1_BLK0_BASE
mdefine_line|#define GT96100_FXTDM1_RDPR1_BLK0_BASE  0x014B00
DECL|macro|GT96100_FXTDM1_RDPR1_BLK1_BASE
mdefine_line|#define GT96100_FXTDM1_RDPR1_BLK1_BASE  0x015B00
DECL|macro|GT96100_FXTDM1_RDPR1_BLK2_BASE
mdefine_line|#define GT96100_FXTDM1_RDPR1_BLK2_BASE  0x016B00
DECL|macro|GT96100_FXTDM1_RDPR1_BLK3_BASE
mdefine_line|#define GT96100_FXTDM1_RDPR1_BLK3_BASE  0x017B00
DECL|macro|GT96100_FXTDM1_TX_READ_PTR
mdefine_line|#define GT96100_FXTDM1_TX_READ_PTR      0x018B00
DECL|macro|GT96100_FXTDM1_RX_READ_PTR
mdefine_line|#define GT96100_FXTDM1_RX_READ_PTR      0x018B04
DECL|macro|GT96100_FXTDM1_CONFIG
mdefine_line|#define GT96100_FXTDM1_CONFIG       0x018B08
DECL|macro|GT96100_FXTDM1_AUX_CHANA_TX
mdefine_line|#define GT96100_FXTDM1_AUX_CHANA_TX 0x018B0C
DECL|macro|GT96100_FXTDM1_AUX_CHANA_RX
mdefine_line|#define GT96100_FXTDM1_AUX_CHANA_RX 0x018B10
DECL|macro|GT96100_FLTDM1_AUX_CHANB_TX
mdefine_line|#define GT96100_FLTDM1_AUX_CHANB_TX 0x018B14
DECL|macro|GT96100_FLTDM1_AUX_CHANB_RX
mdefine_line|#define GT96100_FLTDM1_AUX_CHANB_RX 0x018B18
DECL|macro|GT96100_FLTDM2_TDPR2_BLK0_BASE
mdefine_line|#define GT96100_FLTDM2_TDPR2_BLK0_BASE  0x020B00
DECL|macro|GT96100_FLTDM2_TDPR2_BLK1_BASE
mdefine_line|#define GT96100_FLTDM2_TDPR2_BLK1_BASE  0x021B00
DECL|macro|GT96100_FLTDM2_TDPR2_BLK2_BASE
mdefine_line|#define GT96100_FLTDM2_TDPR2_BLK2_BASE  0x022B00
DECL|macro|GT96100_FLTDM2_TDPR2_BLK3_BASE
mdefine_line|#define GT96100_FLTDM2_TDPR2_BLK3_BASE  0x023B00
DECL|macro|GT96100_FLTDM2_RDPR2_BLK0_BASE
mdefine_line|#define GT96100_FLTDM2_RDPR2_BLK0_BASE  0x024B00
DECL|macro|GT96100_FLTDM2_RDPR2_BLK1_BASE
mdefine_line|#define GT96100_FLTDM2_RDPR2_BLK1_BASE  0x025B00
DECL|macro|GT96100_FLTDM2_RDPR2_BLK2_BASE
mdefine_line|#define GT96100_FLTDM2_RDPR2_BLK2_BASE  0x026B00
DECL|macro|GT96100_FLTDM2_RDPR2_BLK3_BASE
mdefine_line|#define GT96100_FLTDM2_RDPR2_BLK3_BASE  0x027B00
DECL|macro|GT96100_FLTDM2_TX_READ_PTR
mdefine_line|#define GT96100_FLTDM2_TX_READ_PTR      0x028B00
DECL|macro|GT96100_FLTDM2_RX_READ_PTR
mdefine_line|#define GT96100_FLTDM2_RX_READ_PTR      0x028B04
DECL|macro|GT96100_FLTDM2_CONFIG
mdefine_line|#define GT96100_FLTDM2_CONFIG       0x028B08
DECL|macro|GT96100_FLTDM2_AUX_CHANA_TX
mdefine_line|#define GT96100_FLTDM2_AUX_CHANA_TX 0x028B0C
DECL|macro|GT96100_FLTDM2_AUX_CHANA_RX
mdefine_line|#define GT96100_FLTDM2_AUX_CHANA_RX 0x028B10
DECL|macro|GT96100_FLTDM2_AUX_CHANB_TX
mdefine_line|#define GT96100_FLTDM2_AUX_CHANB_TX 0x028B14
DECL|macro|GT96100_FLTDM2_AUX_CHANB_RX
mdefine_line|#define GT96100_FLTDM2_AUX_CHANB_RX 0x028B18
DECL|macro|GT96100_FLTDM3_TDPR3_BLK0_BASE
mdefine_line|#define GT96100_FLTDM3_TDPR3_BLK0_BASE  0x030B00
DECL|macro|GT96100_FLTDM3_TDPR3_BLK1_BASE
mdefine_line|#define GT96100_FLTDM3_TDPR3_BLK1_BASE  0x031B00
DECL|macro|GT96100_FLTDM3_TDPR3_BLK2_BASE
mdefine_line|#define GT96100_FLTDM3_TDPR3_BLK2_BASE  0x032B00
DECL|macro|GT96100_FLTDM3_TDPR3_BLK3_BASE
mdefine_line|#define GT96100_FLTDM3_TDPR3_BLK3_BASE  0x033B00
DECL|macro|GT96100_FXTDM3_RDPR3_BLK0_BASE
mdefine_line|#define GT96100_FXTDM3_RDPR3_BLK0_BASE  0x034B00
DECL|macro|GT96100_FXTDM3_RDPR3_BLK1_BASE
mdefine_line|#define GT96100_FXTDM3_RDPR3_BLK1_BASE  0x035B00
DECL|macro|GT96100_FXTDM3_RDPR3_BLK2_BASE
mdefine_line|#define GT96100_FXTDM3_RDPR3_BLK2_BASE  0x036B00
DECL|macro|GT96100_FXTDM3_RDPR3_BLK3_BASE
mdefine_line|#define GT96100_FXTDM3_RDPR3_BLK3_BASE  0x037B00
DECL|macro|GT96100_FXTDM3_TX_READ_PTR
mdefine_line|#define GT96100_FXTDM3_TX_READ_PTR      0x038B00
DECL|macro|GT96100_FXTDM3_RX_READ_PTR
mdefine_line|#define GT96100_FXTDM3_RX_READ_PTR      0x038B04
DECL|macro|GT96100_FXTDM3_CONFIG
mdefine_line|#define GT96100_FXTDM3_CONFIG       0x038B08
DECL|macro|GT96100_FXTDM3_AUX_CHANA_TX
mdefine_line|#define GT96100_FXTDM3_AUX_CHANA_TX 0x038B0C
DECL|macro|GT96100_FXTDM3_AUX_CHANA_RX
mdefine_line|#define GT96100_FXTDM3_AUX_CHANA_RX 0x038B10
DECL|macro|GT96100_FXTDM3_AUX_CHANB_TX
mdefine_line|#define GT96100_FXTDM3_AUX_CHANB_TX 0x038B14
DECL|macro|GT96100_FXTDM3_AUX_CHANB_RX
mdefine_line|#define GT96100_FXTDM3_AUX_CHANB_RX 0x038B18
multiline_comment|/*  Baud Rate Generators  */
DECL|macro|GT96100_BRG0_CONFIG
mdefine_line|#define GT96100_BRG0_CONFIG     0x102A00
DECL|macro|GT96100_BRG0_BAUD_TUNE
mdefine_line|#define GT96100_BRG0_BAUD_TUNE  0x102A04
DECL|macro|GT96100_BRG1_CONFIG
mdefine_line|#define GT96100_BRG1_CONFIG     0x102A08
DECL|macro|GT96100_BRG1_BAUD_TUNE
mdefine_line|#define GT96100_BRG1_BAUD_TUNE  0x102A0C
DECL|macro|GT96100_BRG2_CONFIG
mdefine_line|#define GT96100_BRG2_CONFIG     0x102A10
DECL|macro|GT96100_BRG2_BAUD_TUNE
mdefine_line|#define GT96100_BRG2_BAUD_TUNE  0x102A14
DECL|macro|GT96100_BRG3_CONFIG
mdefine_line|#define GT96100_BRG3_CONFIG     0x102A18
DECL|macro|GT96100_BRG3_BAUD_TUNE
mdefine_line|#define GT96100_BRG3_BAUD_TUNE  0x102A1C
DECL|macro|GT96100_BRG4_CONFIG
mdefine_line|#define GT96100_BRG4_CONFIG     0x102A20
DECL|macro|GT96100_BRG4_BAUD_TUNE
mdefine_line|#define GT96100_BRG4_BAUD_TUNE  0x102A24
DECL|macro|GT96100_BRG5_CONFIG
mdefine_line|#define GT96100_BRG5_CONFIG     0x102A28
DECL|macro|GT96100_BRG5_BAUD_TUNE
mdefine_line|#define GT96100_BRG5_BAUD_TUNE  0x102A2C
DECL|macro|GT96100_BRG6_CONFIG
mdefine_line|#define GT96100_BRG6_CONFIG     0x102A30
DECL|macro|GT96100_BRG6_BAUD_TUNE
mdefine_line|#define GT96100_BRG6_BAUD_TUNE  0x102A34
DECL|macro|GT96100_BRG7_CONFIG
mdefine_line|#define GT96100_BRG7_CONFIG     0x102A38
DECL|macro|GT96100_BRG7_BAUD_TUNE
mdefine_line|#define GT96100_BRG7_BAUD_TUNE  0x102A3C
multiline_comment|/*  Routing Registers  */
DECL|macro|GT96100_ROUTE_MAIN
mdefine_line|#define GT96100_ROUTE_MAIN      0x101A00
DECL|macro|GT96100_ROUTE_RX_CLOCK
mdefine_line|#define GT96100_ROUTE_RX_CLOCK  0x101A10
DECL|macro|GT96100_ROUTE_TX_CLOCK
mdefine_line|#define GT96100_ROUTE_TX_CLOCK  0x101A20
multiline_comment|/*  General Purpose Ports  */
DECL|macro|GT96100_GPP_CONFIG0
mdefine_line|#define GT96100_GPP_CONFIG0     0x100A00
DECL|macro|GT96100_GPP_CONFIG1
mdefine_line|#define GT96100_GPP_CONFIG1     0x100A04
DECL|macro|GT96100_GPP_CONFIG2
mdefine_line|#define GT96100_GPP_CONFIG2     0x100A08
DECL|macro|GT96100_GPP_CONFIG3
mdefine_line|#define GT96100_GPP_CONFIG3     0x100A0C
DECL|macro|GT96100_GPP_IO0
mdefine_line|#define GT96100_GPP_IO0         0x100A20
DECL|macro|GT96100_GPP_IO1
mdefine_line|#define GT96100_GPP_IO1         0x100A24
DECL|macro|GT96100_GPP_IO2
mdefine_line|#define GT96100_GPP_IO2         0x100A28
DECL|macro|GT96100_GPP_IO3
mdefine_line|#define GT96100_GPP_IO3         0x100A2C
DECL|macro|GT96100_GPP_DATA0
mdefine_line|#define GT96100_GPP_DATA0       0x100A40
DECL|macro|GT96100_GPP_DATA1
mdefine_line|#define GT96100_GPP_DATA1       0x100A44
DECL|macro|GT96100_GPP_DATA2
mdefine_line|#define GT96100_GPP_DATA2       0x100A48
DECL|macro|GT96100_GPP_DATA3
mdefine_line|#define GT96100_GPP_DATA3       0x100A4C
DECL|macro|GT96100_GPP_LEVEL0
mdefine_line|#define GT96100_GPP_LEVEL0      0x100A60
DECL|macro|GT96100_GPP_LEVEL1
mdefine_line|#define GT96100_GPP_LEVEL1      0x100A64
DECL|macro|GT96100_GPP_LEVEL2
mdefine_line|#define GT96100_GPP_LEVEL2      0x100A68
DECL|macro|GT96100_GPP_LEVEL3
mdefine_line|#define GT96100_GPP_LEVEL3      0x100A6C
multiline_comment|/*  Watchdog  */
DECL|macro|GT96100_WD_CONFIG
mdefine_line|#define GT96100_WD_CONFIG   0x101A80
DECL|macro|GT96100_WD_VALUE
mdefine_line|#define GT96100_WD_VALUE    0x101A84
multiline_comment|/* Communication Unit Arbiter  */
DECL|macro|GT96100_COMM_UNIT_ARBTR_CONFIG
mdefine_line|#define GT96100_COMM_UNIT_ARBTR_CONFIG 0x101AC0
multiline_comment|/*  PCI Arbiters  */
DECL|macro|GT96100_PCI0_ARBTR_CONFIG
mdefine_line|#define GT96100_PCI0_ARBTR_CONFIG 0x101AE0
DECL|macro|GT96100_PCI1_ARBTR_CONFIG
mdefine_line|#define GT96100_PCI1_ARBTR_CONFIG 0x101AE4
multiline_comment|/* CIU Arbiter */
DECL|macro|GT96100_CIU_ARBITER_CONFIG
mdefine_line|#define GT96100_CIU_ARBITER_CONFIG 0x101AC0
multiline_comment|/* Interrupt Controller */
DECL|macro|GT96100_MAIN_CAUSE
mdefine_line|#define GT96100_MAIN_CAUSE     0x000C18
DECL|macro|GT96100_INT0_MAIN_MASK
mdefine_line|#define GT96100_INT0_MAIN_MASK 0x000C1C
DECL|macro|GT96100_INT1_MAIN_MASK
mdefine_line|#define GT96100_INT1_MAIN_MASK 0x000C24
DECL|macro|GT96100_HIGH_CAUSE
mdefine_line|#define GT96100_HIGH_CAUSE     0x000C98
DECL|macro|GT96100_INT0_HIGH_MASK
mdefine_line|#define GT96100_INT0_HIGH_MASK 0x000C9C
DECL|macro|GT96100_INT1_HIGH_MASK
mdefine_line|#define GT96100_INT1_HIGH_MASK 0x000CA4
DECL|macro|GT96100_INT0_SELECT
mdefine_line|#define GT96100_INT0_SELECT    0x000C70
DECL|macro|GT96100_INT1_SELECT
mdefine_line|#define GT96100_INT1_SELECT    0x000C74
DECL|macro|GT96100_SERIAL_CAUSE
mdefine_line|#define GT96100_SERIAL_CAUSE   0x103A00
DECL|macro|GT96100_SERINT0_MASK
mdefine_line|#define GT96100_SERINT0_MASK   0x103A80
DECL|macro|GT96100_SERINT1_MASK
mdefine_line|#define GT96100_SERINT1_MASK   0x103A88
macro_line|#endif /*  _GT96100_H */
eof
