<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v</a>
defines: 
time_elapsed: 0.764s
ram usage: 37916 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpg0vudjr9/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:1</a>: No timescale set for &#34;which_clock&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:1</a>: Compile module &#34;work@which_clock&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:1</a>: Top level module &#34;work@which_clock&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpg0vudjr9/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_which_clock
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpg0vudjr9/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpg0vudjr9/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@which_clock)
 |vpiName:work@which_clock
 |uhdmallPackages:
 \_package: builtin, parent:work@which_clock
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@which_clock, file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v</a>, line:1, parent:work@which_clock
   |vpiDefName:work@which_clock
   |vpiFullName:work@which_clock
   |vpiProcess:
   \_always: , line:6
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:6
       |vpiCondition:
       \_operation: , line:6
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:6
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (x), line:6
             |vpiName:x
         |vpiOperand:
         \_operation: , line:6
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (y), line:6
             |vpiName:y
       |vpiStmt:
       \_if_else: , line:7
         |vpiCondition:
         \_ref_obj: (x), line:7
           |vpiName:x
           |vpiFullName:work@which_clock.x
         |vpiStmt:
         \_assignment: , line:8
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (q), line:8
             |vpiName:q
             |vpiFullName:work@which_clock.q
           |vpiRhs:
           \_constant: , line:8
             |vpiConstType:3
             |vpiDecompile:&#39;b0
             |vpiSize:1
             |BIN:0
         |vpiElseStmt:
         \_assignment: , line:10
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (q), line:10
             |vpiName:q
             |vpiFullName:work@which_clock.q
           |vpiRhs:
           \_ref_obj: (d), line:10
             |vpiName:d
             |vpiFullName:work@which_clock.d
   |vpiPort:
   \_port: (x), line:1
     |vpiName:x
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:1
         |vpiName:x
         |vpiFullName:work@which_clock.x
   |vpiPort:
   \_port: (y), line:1
     |vpiName:y
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:1
         |vpiName:y
         |vpiFullName:work@which_clock.y
   |vpiPort:
   \_port: (q), line:1
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:4
         |vpiName:q
         |vpiFullName:work@which_clock.q
         |vpiNetType:48
   |vpiPort:
   \_port: (d), line:1
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:1
         |vpiName:d
         |vpiFullName:work@which_clock.d
   |vpiNet:
   \_logic_net: (q), line:4
   |vpiNet:
   \_logic_net: (x), line:1
   |vpiNet:
   \_logic_net: (y), line:1
   |vpiNet:
   \_logic_net: (d), line:1
 |uhdmtopModules:
 \_module: work@which_clock (work@which_clock), file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v</a>, line:1
   |vpiDefName:work@which_clock
   |vpiName:work@which_clock
   |vpiPort:
   \_port: (x), line:1, parent:work@which_clock
     |vpiName:x
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:1, parent:work@which_clock
         |vpiName:x
         |vpiFullName:work@which_clock.x
   |vpiPort:
   \_port: (y), line:1, parent:work@which_clock
     |vpiName:y
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:1, parent:work@which_clock
         |vpiName:y
         |vpiFullName:work@which_clock.y
   |vpiPort:
   \_port: (q), line:1, parent:work@which_clock
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:4, parent:work@which_clock
         |vpiName:q
         |vpiFullName:work@which_clock.q
         |vpiNetType:48
   |vpiPort:
   \_port: (d), line:1, parent:work@which_clock
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:1, parent:work@which_clock
         |vpiName:d
         |vpiFullName:work@which_clock.d
   |vpiNet:
   \_logic_net: (q), line:4, parent:work@which_clock
   |vpiNet:
   \_logic_net: (x), line:1, parent:work@which_clock
   |vpiNet:
   \_logic_net: (y), line:1, parent:work@which_clock
   |vpiNet:
   \_logic_net: (d), line:1, parent:work@which_clock
Object: \work_which_clock of type 3000
Object: \work_which_clock of type 32
Object: \x of type 44
Object: \y of type 44
Object: \q of type 44
Object: \d of type 44
Object: \q of type 36
Object: \x of type 36
Object: \y of type 36
Object: \d of type 36
Object: \work_which_clock of type 32
Object: \x of type 44
Object: \y of type 44
Object: \q of type 44
Object: \d of type 44
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object: \x of type 608
Object:  of type 39
Object: \y of type 608
Object:  of type 23
Object: \x of type 608
Object:  of type 3
Object: \q of type 608
Object:  of type 7
Object:  of type 3
Object: \q of type 608
Object: \d of type 608
Object: \q of type 36
Object: \x of type 36
Object: \y of type 36
Object: \d of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_which_clock&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b2dc0] str=&#39;\work_which_clock&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:1</a>.0-1.0&gt; [0x30b3060] str=&#39;\x&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:1</a>.0-1.0&gt; [0x30b3400] str=&#39;\y&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:1</a>.0-1.0&gt; [0x30b35f0] str=&#39;\q&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:1</a>.0-1.0&gt; [0x30b37c0] str=&#39;\d&#39; input port=4
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>.0-6.0&gt; [0x30b3ba0]
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>.0-6.0&gt; [0x30b4230]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>.0-6.0&gt; [0x30b4690] str=&#39;\x&#39;
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>.0-6.0&gt; [0x30b4a40]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>.0-6.0&gt; [0x30b4b80] str=&#39;\y&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>.0-6.0&gt; [0x30b3eb0]
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:7</a>.0-7.0&gt; [0x30b4da0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b4ec0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:7</a>.0-7.0&gt; [0x30b4fe0] str=&#39;\x&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b51e0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b5300] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b5860]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:8</a>.0-8.0&gt; [0x30b5420]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:8</a>.0-8.0&gt; [0x30b5600] str=&#39;\q&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:8</a>.0-8.0&gt; [0x30b59c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b5b90]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b5cb0]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b62c0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:10</a>.0-10.0&gt; [0x30b5dd0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:10</a>.0-10.0&gt; [0x30b5ef0] str=&#39;\q&#39;
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:10</a>.0-10.0&gt; [0x30b6110] str=&#39;\d&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b2dc0] str=&#39;\work_which_clock&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:1</a>.0-1.0&gt; [0x30b3060] str=&#39;\x&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:1</a>.0-1.0&gt; [0x30b3400] str=&#39;\y&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:1</a>.0-1.0&gt; [0x30b35f0] str=&#39;\q&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:1</a>.0-1.0&gt; [0x30b37c0] str=&#39;\d&#39; input basic_prep port=4 range=[0:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>.0-6.0&gt; [0x30b3ba0] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>.0-6.0&gt; [0x30b4230] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>.0-6.0&gt; [0x30b4690 -&gt; 0x30b3060] str=&#39;\x&#39; basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>.0-6.0&gt; [0x30b4a40] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>.0-6.0&gt; [0x30b4b80 -&gt; 0x30b3400] str=&#39;\y&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>.0-6.0&gt; [0x30b3eb0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:7</a>.0-7.0&gt; [0x30b4da0] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b4ec0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:7</a>.0-7.0&gt; [0x30b4fe0 -&gt; 0x30b3060] str=&#39;\x&#39; basic_prep
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b51e0] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b5300] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b5860] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:8</a>.0-8.0&gt; [0x30b5420] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:8</a>.0-8.0&gt; [0x30b5600 -&gt; 0x30b35f0] str=&#39;\q&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:8</a>.0-8.0&gt; [0x30b59c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b5b90] basic_prep
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b5cb0] basic_prep
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30b62c0] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:10</a>.0-10.0&gt; [0x30b5dd0] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:10</a>.0-10.0&gt; [0x30b5ef0 -&gt; 0x30b35f0] str=&#39;\q&#39; basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:10</a>.0-10.0&gt; [0x30b6110 -&gt; 0x30b37c0] str=&#39;\d&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_which_clock

2.2. Analyzing design hierarchy..
Top module:  \work_which_clock
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>$1 in module work_which_clock.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \x in `\work_which_clock.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>$1&#39;.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_which_clock.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>$1&#39;.
     1/1: $1\q[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_which_clock.\q&#39; using process `\work_which_clock.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>$1&#39;.
  created $adff cell `$procdff$2&#39; with positive edge clock and positive level reset.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_which_clock.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>$1&#39;.
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_which_clock..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_which_clock ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $adff                           1

8. Executing CHECK pass (checking for obvious problems).
checking module work_which_clock..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_which_clock&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;x&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;y&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;q&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;d&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$procdff$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$adff&#34;,
          &#34;parameters&#34;: {
            &#34;ARST_POLARITY&#34;: &#34;1&#34;,
            &#34;ARST_VALUE&#34;: &#34;0&#34;,
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>.0-6.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;ARST&#34;: &#34;input&#34;,
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;ARST&#34;: [ 2 ],
            &#34;CLK&#34;: [ 3 ],
            &#34;D&#34;: [ 5 ],
            &#34;Q&#34;: [ 4 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\q[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>.0-6.0&#34;
          }
        },
        &#34;$1\\q[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>.0-6.0&#34;
          }
        },
        &#34;d&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:1</a>.0-1.0&#34;
          }
        },
        &#34;q&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:1</a>.0-1.0&#34;
          }
        },
        &#34;x&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:1</a>.0-1.0&#34;
          }
        },
        &#34;y&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_which_clock&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_which_clock(x, y, q, d);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>.0-6.0&#34; *)
  wire _0_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:6</a>.0-6.0&#34; *)
  wire _1_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:1</a>.0-1.0&#34; *)
  input d;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:1</a>.0-1.0&#34; *)
  output q;
  reg q;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:1</a>.0-1.0&#34; *)
  input x;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v:1</a>.0-1.0&#34; *)
  input y;
  always @(posedge y or posedge x)
    if (x)
      q &lt;= 1&#39;h0;
    else
      q &lt;= d;
  assign _0_ = _1_;
  assign _1_ = d;
endmodule

End of script. Logfile hash: 55b65c4a48, CPU: user 0.01s system 0.00s, MEM: 14.65 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>