<dec f='codebrowser/include/hw/pci/pcie.h' l='121' type='void pcie_cap_arifwd_reset(PCIDevice * dev)'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='49' u='c' c='rp_reset'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='55' u='c' c='xio3130_downstream_reset'/>
<def f='codebrowser/hw/pci/pcie.c' l='622' ll='626' type='void pcie_cap_arifwd_reset(PCIDevice * dev)'/>
