// Seed: 4207392913
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    output supply0 id_2,
    output wire id_3,
    input wire id_4,
    input uwire id_5,
    input supply0 id_6
);
  wire id_8;
  wor  id_9;
  int  id_10;
  assign id_9 = -1 || id_5;
  assign id_2 = 1'h0;
  assign id_1 = id_5;
  wire id_11;
  always_latch id_2 = id_6;
  assign module_1.id_8 = 0;
  event id_12 = -1 == -1;
  wire  id_13;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    output wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    input wor id_7,
    output supply0 id_8,
    input supply0 id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_2,
      id_7,
      id_1,
      id_6
  );
endmodule
