//! MLX-packed → GGML **repack** primitives (sc-9085 spike; the byte-level half of the shared
//! packed-load module, sc-9086, epic 9083). The packed-**detect** loaders that call these to build a
//! [`QLinear`](super::QLinear) / [`QEmbedding`](super::QEmbedding) live in the parent [`super`]
//! module; this file owns only the pure MLX-triple → GGML-`Q4_1` / dequant conversions and their
//! order-sensitivity unit tests.
//!
//! The hosted quant tiers (epic 8506, e.g. `SceneWorks/z-image-turbo-mlx`) store each quantized
//! Linear as the MLX packed triple `{base}.weight` (u32 codes) + `{base}.scales` + `{base}.biases`:
//! **group-wise affine** quantization along the input dimension, dequantized as
//! `w = scale · q + bias` with the codes packed LSB-first (4-bit: element *k* of a row is nibble
//! `k % 8` of u32 `k / 8`; 8-bit: byte `k % 4` of u32 `k / 4`). The **group size** is a per-tier
//! quantizer choice ([`MLX_GROUP_SIZE`] = 64 for the z-image / flux tiers; the boogu tier packs at
//! group 32, sc-9410). It is not recoverable from the packed shapes alone (a `[out, in/8]` /
//! `[out, in/g]` Q4 pair and a `[out, in/4]` / `[out, in/g']` Q8 pair collide for some `g`/`g'`), so
//! the group-size-aware entry points ([`repack_mlx_q4_to_q4_1_gs`] / [`dequant_mlx_q8_gs`], and the
//! `*_gs` inference helpers) take it explicitly — read from the component `config.json`'s
//! `quantization.group_size` ([`super::PackedConfig`]). The group-64 wrappers are the historical
//! default the z-image / flux seams call.
//!
//! GGML's `Q4_1` is the **same affine form** over 32-element blocks (`block_q4_1` = f16 `d` +
//! f16 `m` + 16 nibble bytes; element `j` in the low nibble of `qs[j]`, element `j + 16` in the
//! high nibble — `w = d · q + m`). One MLX group of size `g` (a multiple of 32) therefore splits
//! **losslessly** into `g / 32` `Q4_1` blocks sharing `d = scale`, `m = bias` (a group-64 pack
//! yields two blocks, a group-32 pack one): [`repack_mlx_q4_to_q4_1`] is a pure nibble permutation
//! plus a bf16 → f16 cast of the per-group scale/bias (exact whenever the bf16 value's exponent is
//! in f16 range — its 7-bit mantissa always fits f16's 10; the real-weight spike test censuses the
//! exceptions). The repacked [`QTensor`] feeds the existing `QLinear` dequant-on-forward machinery
//! (sc-7702: the weight is dequantized to a dense matmul; the int8 activation fast path stays off).
//!
//! 8-bit has no affine GGML container (`Q8_0`/`Q8_1` are symmetric, no bias/min), so the MLX Q8
//! tier cannot be repacked losslessly: [`dequant_mlx_q8`] materializes the exact MLX grid values
//! and the caller re-quantizes to `Q8_0` (`QTensor::quantize`), a second 8-bit rounding the spike
//! measured at 0.56 % mean / 0.87 % worst relative RMS on the real z-image Q8 tier (~10× below
//! Q4's inherent error) — the accepted Q8 path per the sc-9085 decision; an exact affine custom
//! dequant path stays an option if a Q8 A/B ever shows the gap.

use std::borrow::Cow;

use candle_core::quantized::{GgmlDType, QStorage, QTensor};
use candle_core::{DType, Device, Result, Tensor};
use half::f16;

/// MLX's default (and the hosted tiers' only) quantization group size along the input dim.
pub const MLX_GROUP_SIZE: usize = 64;

/// GGML `Q4_1` block: 32 elements in 20 bytes (f16 `d`, f16 `m`, 16 nibble bytes).
const Q4_1_BLOCK: usize = 32;
const Q4_1_BLOCK_BYTES: usize = 20;

/// Derive the quant bit-width from an MLX packed pair's shapes at the default group size 64 — the
/// z-image / flux tiers' convention: `scales` is `[out, in/64]` ⇒ `in = cols · 64`; the u32-packed
/// `weight` is `[out, in·bits/32]` ⇒ `bits = wq_cols · 32 / in`. For a non-64 group tier (boogu packs
/// at 32) use [`mlx_packed_bits_gs`] with the `config.json` group size.
pub fn mlx_packed_bits(wq_cols: usize, scales_cols: usize) -> usize {
    mlx_packed_bits_gs(wq_cols, scales_cols, MLX_GROUP_SIZE)
}

/// Derive the quant bit-width from an MLX packed pair's shapes at an explicit `group_size` (sc-9410):
/// `scales` is `[out, in/group_size]` ⇒ `in = scales_cols · group_size`; the u32-packed `weight` is
/// `[out, in·bits/32]` ⇒ `bits = wq_cols · 32 / in`. The group size is the tier's quantizer choice
/// (read from `config.json`), not recoverable from the shapes alone.
pub fn mlx_packed_bits_gs(wq_cols: usize, scales_cols: usize, group_size: usize) -> usize {
    let in_dim = scales_cols * group_size;
    wq_cols * 32 / in_dim
}

/// Whether an f32 value survives the f32 → f16 → f32 round-trip exactly — the only lossy step the
/// Q4 repack can have (bf16 scales/biases whose exponent falls outside f16's range). Used by the
/// spike census; production repack proceeds regardless (the deviation is one f16 ulp of a scale).
pub fn f16_exact(x: f32) -> bool {
    f16::from_f32(x).to_f32() == x
}

/// The exact affine grid values an MLX pack represents, computed the way candle's `Q4_1`/CPU
/// dequant computes them (`f32(scale) · q + f32(bias)` per element, f32 accumulate): the repack's
/// loss-free reference. `codes` are the unpacked per-element quant codes of one row-major
/// `[out, in]` tensor; `scales`/`biases` are the per-group f32 values.
fn affine_grid(
    codes: &[u8],
    scales: &[f32],
    biases: &[f32],
    in_dim: usize,
    group_size: usize,
) -> Vec<f32> {
    let groups_per_row = in_dim / group_size;
    codes
        .iter()
        .enumerate()
        .map(|(i, &q)| {
            let (row, col) = (i / in_dim, i % in_dim);
            let g = row * groups_per_row + col / group_size;
            scales[g] * q as f32 + biases[g]
        })
        .collect()
}

/// Unpack MLX u32-packed 4-bit codes (LSB-first nibbles) into one `u8` code per element.
fn unpack_mlx_q4(wq: &[u32], out_dim: usize, in_dim: usize) -> Vec<u8> {
    let words_per_row = in_dim / 8;
    let mut codes = vec![0u8; out_dim * in_dim];
    for row in 0..out_dim {
        for (w, &word) in wq[row * words_per_row..(row + 1) * words_per_row]
            .iter()
            .enumerate()
        {
            let base = row * in_dim + w * 8;
            for nib in 0..8 {
                codes[base + nib] = ((word >> (4 * nib)) & 0xF) as u8;
            }
        }
    }
    codes
}

/// An MLX packed triple pulled to CPU vectors: u32 code words + f32 scales/biases + the tensor's
/// `[out, in]` dims.
type MlxParts = (Vec<u32>, Vec<f32>, Vec<f32>, usize, usize);

/// Pull an MLX packed triple to CPU vectors, validating the Q4 shape contract at `group_size`
/// (`wq [out, in/8]`, `scales`/`biases` `[out, in/group_size]`).
fn q4_parts(wq: &Tensor, scales: &Tensor, biases: &Tensor, group_size: usize) -> Result<MlxParts> {
    let (out_dim, wq_cols) = wq.dims2()?;
    let (s_rows, s_cols) = scales.dims2()?;
    let in_dim = s_cols * group_size;
    if s_rows != out_dim || biases.dims2()? != (s_rows, s_cols) || wq_cols * 8 != in_dim {
        candle_core::bail!(
            "not an MLX group-{group_size} Q4 pack: wq {:?}, scales {:?}, biases {:?}",
            wq.shape(),
            scales.shape(),
            biases.shape()
        );
    }
    let cpu = Device::Cpu;
    let wq = wq.to_device(&cpu)?.flatten_all()?.to_vec1::<u32>()?;
    let scales = scales
        .to_device(&cpu)?
        .to_dtype(DType::F32)?
        .flatten_all()?
        .to_vec1::<f32>()?;
    let biases = biases
        .to_device(&cpu)?
        .to_dtype(DType::F32)?
        .flatten_all()?
        .to_vec1::<f32>()?;
    Ok((wq, scales, biases, out_dim, in_dim))
}

/// Repack an MLX group-64 affine **Q4** triple into a GGML **`Q4_1`** [`QTensor`] on `device` — the
/// z-image / flux tiers' default group size. See [`repack_mlx_q4_to_q4_1_gs`] for the general form.
pub fn repack_mlx_q4_to_q4_1(
    wq: &Tensor,
    scales: &Tensor,
    biases: &Tensor,
    device: &Device,
) -> Result<QTensor> {
    repack_mlx_q4_to_q4_1_gs(wq, scales, biases, MLX_GROUP_SIZE, device)
}

/// Repack an MLX affine **Q4** triple at an explicit `group_size` (a multiple of 32) into a GGML
/// **`Q4_1`** [`QTensor`] on `device` (sc-9410) — lossless up to the bf16 → f16 scale/bias cast (see
/// the module docs). One MLX group splits into `group_size / 32` consecutive `Q4_1` blocks sharing
/// the group's `d = scale` / `m = bias`. The result plugs straight into the per-crate
/// `QLinear::Quantized` dequant-on-forward path.
pub fn repack_mlx_q4_to_q4_1_gs(
    wq: &Tensor,
    scales: &Tensor,
    biases: &Tensor,
    group_size: usize,
    device: &Device,
) -> Result<QTensor> {
    if !group_size.is_multiple_of(Q4_1_BLOCK) {
        candle_core::bail!(
            "MLX Q4 group_size {group_size} must be a multiple of the Q4_1 block ({Q4_1_BLOCK})"
        );
    }
    let (wq, scales, biases, out_dim, in_dim) = q4_parts(wq, scales, biases, group_size)?;
    let codes = unpack_mlx_q4(&wq, out_dim, in_dim);

    let blocks = out_dim * in_dim / Q4_1_BLOCK;
    let mut bytes = Vec::with_capacity(blocks * Q4_1_BLOCK_BYTES);
    let groups_per_row = in_dim / group_size;
    for row in 0..out_dim {
        for g in 0..groups_per_row {
            let d = f16::from_f32(scales[row * groups_per_row + g]);
            let m = f16::from_f32(biases[row * groups_per_row + g]);
            let group = &codes[row * in_dim + g * group_size..][..group_size];
            // One MLX group of `group_size` = `group_size / 32` consecutive Q4_1 blocks, same d/m.
            for block in group.chunks_exact(Q4_1_BLOCK) {
                bytes.extend_from_slice(&d.to_le_bytes());
                bytes.extend_from_slice(&m.to_le_bytes());
                for j in 0..Q4_1_BLOCK / 2 {
                    bytes.push(block[j] | (block[j + Q4_1_BLOCK / 2] << 4));
                }
            }
        }
    }

    // MUST be `Cow::Borrowed`: candle's `as_t_slice` takes the Cow by value and returns a slice
    // borrowed from it, so an `Owned` cow's backing Vec is dropped before `from_data` copies the
    // blocks out — a use-after-free that reads freed memory (garbage weights, found in the sc-9085
    // spike). Borrowed keeps `bytes` alive across the call; `from_data` clones into its own Vec.
    let storage = QStorage::from_data(Cow::Borrowed(&bytes), device, GgmlDType::Q4_1)?;
    QTensor::new(storage, (out_dim, in_dim))
}

/// The exact f32 grid values of an MLX group-64 Q4 pack — the repack's loss-free reference (spike
/// verification; not a load path). See [`dequant_mlx_q4_reference_gs`] for the general form.
pub fn dequant_mlx_q4_reference(wq: &Tensor, scales: &Tensor, biases: &Tensor) -> Result<Tensor> {
    dequant_mlx_q4_reference_gs(wq, scales, biases, MLX_GROUP_SIZE)
}

/// The exact f32 grid values of an MLX Q4 pack at an explicit `group_size` (sc-9410) — the repack's
/// loss-free reference.
pub fn dequant_mlx_q4_reference_gs(
    wq: &Tensor,
    scales: &Tensor,
    biases: &Tensor,
    group_size: usize,
) -> Result<Tensor> {
    let (wq, scales, biases, out_dim, in_dim) = q4_parts(wq, scales, biases, group_size)?;
    // Reference through the same f16 cast the repack bakes in, so "lossless" is measured against
    // what a Q4_1 block can represent (the f16-exactness census reports the cast's own deviation).
    let scales: Vec<f32> = scales.iter().map(|&s| f16::from_f32(s).to_f32()).collect();
    let biases: Vec<f32> = biases.iter().map(|&b| f16::from_f32(b).to_f32()).collect();
    let codes = unpack_mlx_q4(&wq, out_dim, in_dim);
    Tensor::from_vec(
        affine_grid(&codes, &scales, &biases, in_dim, group_size),
        (out_dim, in_dim),
        &Device::Cpu,
    )
}

/// Materialize an MLX group-64 affine **Q8** triple as its exact f32 grid values — the z-image /
/// flux tiers' default group size. See [`dequant_mlx_q8_gs`] for the general form.
pub fn dequant_mlx_q8(wq: &Tensor, scales: &Tensor, biases: &Tensor) -> Result<Tensor> {
    dequant_mlx_q8_gs(wq, scales, biases, MLX_GROUP_SIZE)
}

/// Materialize an MLX affine **Q8** triple (`wq [out, in/4]` u32, LSB-first bytes) at an explicit
/// `group_size` (sc-9410) as its exact f32 grid values. 8-bit has no affine GGML container, so the
/// Q8 tier path is dequant-then-`QTensor::quantize(…, Q8_0)` — this is the dequant half (and the
/// error reference the spike measures the `Q8_0` re-quantization against).
pub fn dequant_mlx_q8_gs(
    wq: &Tensor,
    scales: &Tensor,
    biases: &Tensor,
    group_size: usize,
) -> Result<Tensor> {
    let (out_dim, wq_cols) = wq.dims2()?;
    let (s_rows, s_cols) = scales.dims2()?;
    let in_dim = s_cols * group_size;
    if s_rows != out_dim || biases.dims2()? != (s_rows, s_cols) || wq_cols * 4 != in_dim {
        candle_core::bail!(
            "not an MLX group-{group_size} Q8 pack: wq {:?}, scales {:?}, biases {:?}",
            wq.shape(),
            scales.shape(),
            biases.shape()
        );
    }
    let cpu = Device::Cpu;
    let words = wq.to_device(&cpu)?.flatten_all()?.to_vec1::<u32>()?;
    let scales = scales
        .to_device(&cpu)?
        .to_dtype(DType::F32)?
        .flatten_all()?
        .to_vec1::<f32>()?;
    let biases = biases
        .to_device(&cpu)?
        .to_dtype(DType::F32)?
        .flatten_all()?
        .to_vec1::<f32>()?;

    let mut codes = vec![0u8; out_dim * in_dim];
    for (w, &word) in words.iter().enumerate() {
        for b in 0..4 {
            codes[w * 4 + b] = ((word >> (8 * b)) & 0xFF) as u8;
        }
    }
    Tensor::from_vec(
        affine_grid(&codes, &scales, &biases, in_dim, group_size),
        (out_dim, in_dim),
        &Device::Cpu,
    )
}

/// **Producer** side of the packed-tier format (sc-10026): quantize a dense `[out, in]` `weight` into
/// the MLX affine packed triple `(wq, scales, biases)` the consume path ([`repack_mlx_q4_to_q4_1_gs`] /
/// [`dequant_mlx_q8_gs`] / [`super::QLinear::from_packed_gs`]) reads — the exact inverse. Lets candle
/// **host** its own diffusers-keyed packed tiers (rather than reverse-remapping the native-keyed MLX
/// tiers), so the packed-detect seam loads them with no key/layout translation.
///
/// Group-wise **affine** along the input dim, matching the dequant `w = scale·q + bias`: for each
/// group of `group_size` consecutive elements of a row, `bias = min`, `scale = (max − min) / (2^bits −
/// 1)`, `q = round((w − bias) / scale)` clamped to `[0, 2^bits − 1]` (a constant group has `scale = 0`
/// and every `q = 0`, so it dequantizes back to `bias = w` exactly). Codes pack LSB-first into u32
/// (`bits = 4`: 8 codes/word, `wq` is `[out, in/8]`; `bits = 8`: 4 codes/word, `wq` is `[out, in/4]`),
/// and `scales`/`biases` are `[out, in/group_size]` f32 — the shapes [`mlx_packed_bits_gs`] and the
/// loaders assume. `bits` must be 4 or 8; `in` must be a multiple of `group_size`, which for `bits = 4`
/// must itself be a multiple of 8 (a u32 word holds 8 nibbles) — group 64 satisfies both.
///
/// Q4 round-trips **losslessly** through the `Q4_1` repack (same affine form); Q8's consume path
/// re-quantizes to `Q8_0` (see the module docs), so a Q8 tier carries that second rounding — packing
/// here is exact either way (the codes reproduce `scale·q + bias`).
pub fn pack_mlx_affine(
    weight: &Tensor,
    bits: usize,
    group_size: usize,
) -> Result<(Tensor, Tensor, Tensor)> {
    if bits != 4 && bits != 8 {
        candle_core::bail!("pack_mlx_affine: bits must be 4 or 8 (got {bits})");
    }
    let (out_dim, in_dim) = weight.dims2()?;
    if !in_dim.is_multiple_of(group_size) {
        candle_core::bail!("pack_mlx_affine: in dim {in_dim} not a multiple of group {group_size}");
    }
    let codes_per_word = 32 / bits; // 8 for Q4, 4 for Q8
    if !group_size.is_multiple_of(codes_per_word) {
        candle_core::bail!(
            "pack_mlx_affine: group {group_size} must be a multiple of {codes_per_word} for {bits}-bit packing"
        );
    }
    let levels = ((1u32 << bits) - 1) as f32; // 15 (Q4) or 255 (Q8)
    let w = weight
        .to_device(&Device::Cpu)?
        .to_dtype(DType::F32)?
        .flatten_all()?
        .to_vec1::<f32>()?;
    let groups_per_row = in_dim / group_size;
    let mut codes = vec![0u8; out_dim * in_dim];
    let mut scales = Vec::with_capacity(out_dim * groups_per_row);
    let mut biases = Vec::with_capacity(out_dim * groups_per_row);
    for row in 0..out_dim {
        for g in 0..groups_per_row {
            let base = row * in_dim + g * group_size;
            let group = &w[base..base + group_size];
            let (mut lo, mut hi) = (group[0], group[0]);
            for &v in &group[1..] {
                lo = lo.min(v);
                hi = hi.max(v);
            }
            let scale = (hi - lo) / levels;
            for (k, &v) in group.iter().enumerate() {
                let q = if scale > 0.0 {
                    ((v - lo) / scale).round().clamp(0.0, levels) as u8
                } else {
                    0
                };
                codes[base + k] = q;
            }
            scales.push(scale);
            biases.push(lo);
        }
    }
    // Pack codes LSB-first into u32 words (nibble/byte `k` of word into bit `bits·k`).
    let words: Vec<u32> = codes
        .chunks_exact(codes_per_word)
        .map(|c| {
            c.iter()
                .enumerate()
                .fold(0u32, |acc, (i, &q)| acc | ((q as u32) << (bits * i)))
        })
        .collect();
    let dev = Device::Cpu;
    let wq = Tensor::from_vec(words, (out_dim, in_dim / codes_per_word), &dev)?;
    let scales = Tensor::from_vec(scales, (out_dim, groups_per_row), &dev)?;
    let biases = Tensor::from_vec(biases, (out_dim, groups_per_row), &dev)?;
    Ok((wq, scales, biases))
}

#[cfg(test)]
mod tests {
    use super::*;

    /// Pack per-element 4-bit codes into MLX u32 words (LSB-first nibbles) — the test-side inverse
    /// of `unpack_mlx_q4`.
    fn pack_mlx_q4(codes: &[u8]) -> Vec<u32> {
        codes
            .chunks_exact(8)
            .map(|c| {
                c.iter()
                    .enumerate()
                    .fold(0u32, |acc, (i, &q)| acc | ((q as u32 & 0xF) << (4 * i)))
            })
            .collect()
    }

    /// Position-dependent codes + per-group-distinct f16-exact scales/biases: dequantizing the
    /// repacked `Q4_1` tensor must reproduce the MLX affine grid EXACTLY. The position-dependence
    /// makes the assertion sensitive to any nibble/block/group ordering mistake on either side of
    /// the permutation.
    #[test]
    fn q4_repack_is_lossless_and_order_sensitive() -> Result<()> {
        let (out_dim, in_dim) = (4, 128); // 2 groups/row, 4 Q4_1 blocks/row
        let codes: Vec<u8> = (0..out_dim * in_dim)
            .map(|i| ((i * 7 + i / 13) % 16) as u8)
            .collect();
        let groups = out_dim * in_dim / MLX_GROUP_SIZE;
        // Exactly f16-representable, distinct per group, including negatives.
        let scales: Vec<f32> = (0..groups).map(|g| 0.0625 * (g as f32 + 1.0)).collect();
        let biases: Vec<f32> = (0..groups).map(|g| -0.5 - 0.25 * g as f32).collect();
        assert!(scales.iter().chain(biases.iter()).all(|&x| f16_exact(x)));

        let wq = Tensor::from_vec(pack_mlx_q4(&codes), (out_dim, in_dim / 8), &Device::Cpu)?;
        let s = Tensor::from_vec(
            scales.clone(),
            (out_dim, in_dim / MLX_GROUP_SIZE),
            &Device::Cpu,
        )?;
        let b = Tensor::from_vec(
            biases.clone(),
            (out_dim, in_dim / MLX_GROUP_SIZE),
            &Device::Cpu,
        )?;
        assert_eq!(mlx_packed_bits(in_dim / 8, in_dim / MLX_GROUP_SIZE), 4);

        let qt = repack_mlx_q4_to_q4_1(&wq, &s, &b, &Device::Cpu)?;
        assert_eq!(qt.dtype(), GgmlDType::Q4_1);
        let got = qt
            .dequantize(&Device::Cpu)?
            .flatten_all()?
            .to_vec1::<f32>()?;
        let want = affine_grid(&codes, &scales, &biases, in_dim, MLX_GROUP_SIZE);
        assert_eq!(got.len(), want.len());
        for (i, (g, w)) in got.iter().zip(want.iter()).enumerate() {
            assert_eq!(g, w, "element {i}: repacked dequant {g} != MLX grid {w}");
        }
        // And the reference helper agrees with the hand-computed grid.
        let reference = dequant_mlx_q4_reference(&wq, &s, &b)?
            .flatten_all()?
            .to_vec1::<f32>()?;
        assert_eq!(reference, want);
        Ok(())
    }

    /// **Group-32 Q4 repack (sc-9410, the boogu tier's group size).** Same lossless-and-order-sensitive
    /// contract as the group-64 case, but one MLX group is exactly one `Q4_1` block (`group_size / 32 =
    /// 1`), and the shapes (`scales [out, in/32]`) collide with a group-64 pack of half the width — so
    /// the group size MUST be threaded explicitly (the `*_gs` API). Pins that the boogu group-32 packs
    /// dequantize bit-exactly.
    #[test]
    fn q4_repack_group32_is_lossless() -> Result<()> {
        const G: usize = 32;
        let (out_dim, in_dim) = (4, 128); // 4 groups/row at group 32, 4 Q4_1 blocks/row
        let codes: Vec<u8> = (0..out_dim * in_dim)
            .map(|i| ((i * 7 + i / 13) % 16) as u8)
            .collect();
        let groups = out_dim * in_dim / G;
        let scales: Vec<f32> = (0..groups).map(|g| 0.0625 * (g as f32 + 1.0)).collect();
        let biases: Vec<f32> = (0..groups).map(|g| -0.5 - 0.25 * g as f32).collect();
        assert!(scales.iter().chain(biases.iter()).all(|&x| f16_exact(x)));

        let wq = Tensor::from_vec(pack_mlx_q4(&codes), (out_dim, in_dim / 8), &Device::Cpu)?;
        let s = Tensor::from_vec(scales.clone(), (out_dim, in_dim / G), &Device::Cpu)?;
        let b = Tensor::from_vec(biases.clone(), (out_dim, in_dim / G), &Device::Cpu)?;
        // With group 32, bits are correctly derived only when the group size is passed.
        assert_eq!(mlx_packed_bits_gs(in_dim / 8, in_dim / G, G), 4);

        let qt = repack_mlx_q4_to_q4_1_gs(&wq, &s, &b, G, &Device::Cpu)?;
        assert_eq!(qt.dtype(), GgmlDType::Q4_1);
        let got = qt
            .dequantize(&Device::Cpu)?
            .flatten_all()?
            .to_vec1::<f32>()?;
        let want = affine_grid(&codes, &scales, &biases, in_dim, G);
        assert_eq!(
            got, want,
            "group-32 repacked dequant deviates from the MLX grid"
        );
        let reference = dequant_mlx_q4_reference_gs(&wq, &s, &b, G)?
            .flatten_all()?
            .to_vec1::<f32>()?;
        assert_eq!(reference, want);
        Ok(())
    }

    /// The Q8 dequant helper reproduces the MLX 8-bit affine grid exactly (byte order + grouping).
    #[test]
    fn q8_dequant_matches_grid() -> Result<()> {
        let (out_dim, in_dim) = (2, 128);
        let codes: Vec<u8> = (0..out_dim * in_dim)
            .map(|i| ((i * 31 + 5) % 256) as u8)
            .collect();
        let words: Vec<u32> = codes
            .chunks_exact(4)
            .map(|c| {
                c.iter()
                    .enumerate()
                    .fold(0u32, |acc, (i, &q)| acc | ((q as u32) << (8 * i)))
            })
            .collect();
        let groups = out_dim * in_dim / MLX_GROUP_SIZE;
        let scales: Vec<f32> = (0..groups).map(|g| 0.03125 * (g as f32 + 1.0)).collect();
        let biases: Vec<f32> = (0..groups).map(|g| -1.0 + 0.125 * g as f32).collect();

        let wq = Tensor::from_vec(words, (out_dim, in_dim / 4), &Device::Cpu)?;
        let s = Tensor::from_vec(
            scales.clone(),
            (out_dim, in_dim / MLX_GROUP_SIZE),
            &Device::Cpu,
        )?;
        let b = Tensor::from_vec(
            biases.clone(),
            (out_dim, in_dim / MLX_GROUP_SIZE),
            &Device::Cpu,
        )?;
        assert_eq!(mlx_packed_bits(in_dim / 4, in_dim / MLX_GROUP_SIZE), 8);

        let got = dequant_mlx_q8(&wq, &s, &b)?
            .flatten_all()?
            .to_vec1::<f32>()?;
        let want = affine_grid(&codes, &scales, &biases, in_dim, MLX_GROUP_SIZE);
        assert_eq!(got, want);
        Ok(())
    }

    /// A deterministic pseudo-random dense weight for the packer round-trips.
    fn dense_weight(out_dim: usize, in_dim: usize) -> Tensor {
        let data: Vec<f32> = (0..out_dim * in_dim)
            .map(|i| {
                let x = (i as f32 * 0.017 + (i / in_dim) as f32 * 0.31).sin();
                x * 1.7 - 0.2
            })
            .collect();
        Tensor::from_vec(data, (out_dim, in_dim), &Device::Cpu).unwrap()
    }

    /// The `pack_mlx_affine` **producer** is the exact inverse of the consume path: packing a dense
    /// weight at Q4 then dequantizing (via `dequant_mlx_q4_reference` AND the real `Q4_1` repack)
    /// reproduces `scale·q + bias` for the codes the pack chose, and stays within the affine group's
    /// quant step of the original weight. Also pins the emitted shapes (`mlx_packed_bits` = 4).
    #[test]
    fn pack_mlx_affine_q4_roundtrips_through_repack() -> Result<()> {
        let (out_dim, in_dim) = (6, 128); // 2 groups/row at group 64
        let w = dense_weight(out_dim, in_dim);
        let (wq, s, b) = pack_mlx_affine(&w, 4, MLX_GROUP_SIZE)?;
        assert_eq!(wq.dims2()?, (out_dim, in_dim / 8));
        assert_eq!(s.dims2()?, (out_dim, in_dim / MLX_GROUP_SIZE));
        assert_eq!(mlx_packed_bits(in_dim / 8, in_dim / MLX_GROUP_SIZE), 4);

        // Dequant reference == the real Q4_1 repack dequant (the pack matches the consume path exactly).
        let reference = dequant_mlx_q4_reference(&wq, &s, &b)?
            .flatten_all()?
            .to_vec1::<f32>()?;
        let repacked = repack_mlx_q4_to_q4_1(&wq, &s, &b, &Device::Cpu)?
            .dequantize(&Device::Cpu)?
            .flatten_all()?
            .to_vec1::<f32>()?;
        assert_eq!(
            reference, repacked,
            "pack → repack dequant != pack → reference grid"
        );

        // The Q4 pack reconstructs the weight faithfully. The affine quant bound is `scale/2`, but the
        // `Q4_1` repack casts each group's scale/bias to f16 (module docs), which can nudge a dequant a
        // hair past `scale/2` — so assert the house cosine-parity metric (> 0.9999), not a per-element
        // half-step (the exact `reference == repacked` check above already pins the pack↔consume match).
        let orig = w.flatten_all()?.to_vec1::<f32>()?;
        let (mut dot, mut no, mut nr) = (0f64, 0f64, 0f64);
        for (&o, &r) in orig.iter().zip(reference.iter()) {
            dot += o as f64 * r as f64;
            no += o as f64 * o as f64;
            nr += r as f64 * r as f64;
        }
        let cos = dot / (no.sqrt() * nr.sqrt() + 1e-12);
        assert!(cos > 0.999, "Q4 pack→dequant cosine {cos:.6} too low");
        Ok(())
    }

    /// `pack_mlx_affine` at Q8 produces a triple the Q8 consume path dequantizes back to within an
    /// 8-bit group step of the weight, with the right shapes (`wq [out, in/4]`, `mlx_packed_bits` = 8).
    #[test]
    fn pack_mlx_affine_q8_roundtrips() -> Result<()> {
        let (out_dim, in_dim) = (4, 128);
        let w = dense_weight(out_dim, in_dim);
        let (wq, s, b) = pack_mlx_affine(&w, 8, MLX_GROUP_SIZE)?;
        assert_eq!(wq.dims2()?, (out_dim, in_dim / 4));
        assert_eq!(mlx_packed_bits(in_dim / 4, in_dim / MLX_GROUP_SIZE), 8);

        let got = dequant_mlx_q8(&wq, &s, &b)?
            .flatten_all()?
            .to_vec1::<f32>()?;
        let scales = s.flatten_all()?.to_vec1::<f32>()?;
        let orig = w.flatten_all()?.to_vec1::<f32>()?;
        let gpr = in_dim / MLX_GROUP_SIZE;
        for (i, (&o, &r)) in orig.iter().zip(got.iter()).enumerate() {
            let (row, col) = (i / in_dim, i % in_dim);
            let step = scales[row * gpr + col / MLX_GROUP_SIZE];
            assert!(
                (o - r).abs() <= step / 2.0 + 1e-6,
                "elem {i}: Q8 exceeds half-step"
            );
        }
        Ok(())
    }

    /// A constant group packs to `scale = 0` / all-zero codes and dequantizes back to the exact value
    /// (`bias`), not NaN — the division-by-zero guard.
    #[test]
    fn pack_mlx_affine_constant_group_is_exact() -> Result<()> {
        let (out_dim, in_dim) = (1, 64); // one group
        let w = Tensor::full(0.75f32, (out_dim, in_dim), &Device::Cpu)?;
        let (wq, s, b) = pack_mlx_affine(&w, 4, MLX_GROUP_SIZE)?;
        assert_eq!(s.flatten_all()?.to_vec1::<f32>()?, vec![0.0]);
        let got = dequant_mlx_q4_reference(&wq, &s, &b)?
            .flatten_all()?
            .to_vec1::<f32>()?;
        assert!(
            got.iter().all(|&v| v == 0.75),
            "constant group must dequant to 0.75 exactly"
        );
        Ok(())
    }
}
