
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _134_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.003812    0.022394    0.012419    2.512419 v rst (in)
                                                         rst (net)
                      0.022394    0.000000    2.512419 v input51/A (sky130_fd_sc_hd__buf_1)
     3    0.016033    0.188954    0.247992    2.760410 v input51/X (sky130_fd_sc_hd__buf_1)
                                                         net51 (net)
                      0.188958    0.001218    2.761628 v fanout133/A (sky130_fd_sc_hd__clkbuf_4)
    15    0.060271    0.221592    0.443765    3.205393 v fanout133/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net133 (net)
                      0.221593    0.001073    3.206466 v fanout132/A (sky130_fd_sc_hd__buf_4)
    21    0.076338    0.187354    0.446643    3.653108 v fanout132/X (sky130_fd_sc_hd__buf_4)
                                                         net132 (net)
                      0.187578    0.005780    3.658889 v fanout131/A (sky130_fd_sc_hd__buf_4)
    10    0.057407    0.148427    0.398553    4.057442 v fanout131/X (sky130_fd_sc_hd__buf_4)
                                                         net131 (net)
                      0.148427    0.000766    4.058208 v _109_/A (sky130_fd_sc_hd__inv_2)
     1    0.004788    0.061649    0.108613    4.166821 ^ _109_/Y (sky130_fd_sc_hd__inv_2)
                                                         _039_ (net)
                      0.061649    0.000118    4.166938 ^ _134_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              4.166938   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.073107    0.527266    0.377957    5.377957 ^ clk (in)
                                                         clk (net)
                      0.529129    0.000000    5.377957 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.072909    0.142554    0.476870    5.854827 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.144551    0.012220    5.867047 ^ clkbuf_2_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.058746    0.174972    0.344847    6.211895 ^ clkbuf_2_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                                         clknet_2_2_0_clk (net)
                      0.175211    0.004153    6.216047 ^ _134_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000    5.966047   clock uncertainty
                                  0.000000    5.966047   clock reconvergence pessimism
                                  0.500685    6.466732   library recovery time
                                              6.466732   data required time
---------------------------------------------------------------------------------------------
                                              6.466732   data required time
                                             -4.166938   data arrival time
---------------------------------------------------------------------------------------------
                                              2.299794   slack (MET)


Startpoint: _125_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.073107    0.527266    0.377957    0.377957 ^ clk (in)
                                                         clk (net)
                      0.529129    0.000000    0.377957 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.072909    0.142554    0.476870    0.854827 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.144570    0.012292    0.867119 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    21    0.164826    0.442020    0.510139    1.377258 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                                         clknet_2_3_0_clk (net)
                      0.444697    0.028530    1.405789 ^ _125_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.019776    0.216979    1.040300    2.446089 v _125_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net56 (net)
                      0.216990    0.001820    2.447909 v output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000928    0.033071    0.210560    2.658469 v output56/X (sky130_fd_sc_hd__buf_1)
                                                         sine_out[13] (net)
                      0.033071    0.000011    2.658480 v sine_out[13] (out)
                                              2.658480   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.500000    2.250000   output external delay
                                              2.250000   data required time
---------------------------------------------------------------------------------------------
                                              2.250000   data required time
                                             -2.658480   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.408480   slack (VIOLATED)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: _125_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.073107    0.527266    0.377957    0.377957 ^ clk (in)
                                                         clk (net)
                      0.529129    0.000000    0.377957 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.072909    0.142554    0.476870    0.854827 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.144570    0.012292    0.867119 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    21    0.164826    0.442020    0.510139    1.377258 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                                         clknet_2_3_0_clk (net)
                      0.444697    0.028530    1.405789 ^ _125_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.019776    0.216979    1.040300    2.446089 v _125_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net56 (net)
                      0.216990    0.001820    2.447909 v output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000928    0.033071    0.210560    2.658469 v output56/X (sky130_fd_sc_hd__buf_1)
                                                         sine_out[13] (net)
                      0.033071    0.000011    2.658480 v sine_out[13] (out)
                                              2.658480   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.500000    2.250000   output external delay
                                              2.250000   data required time
---------------------------------------------------------------------------------------------
                                              2.250000   data required time
                                             -2.658480   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.408480   slack (VIOLATED)




===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
mem_i0/addr0[5]                         0.040000    0.599865   -0.559865 (VIOLATED)
mem_i0/addr0[6]                         0.040000    0.578454   -0.538454 (VIOLATED)
mem_i0/addr0[4]                         0.040000    0.561187   -0.521187 (VIOLATED)
mem_i0/addr0[7]                         0.040000    0.552806   -0.512806 (VIOLATED)
mem_i0/addr0[2]                         0.040000    0.543276   -0.503276 (VIOLATED)
mem_i0/addr1[5]                         0.045000    0.526931   -0.481931 (VIOLATED)
mem_i0/addr0[3]                         0.040000    0.492309   -0.452309 (VIOLATED)
mem_i0/addr1[6]                         0.045000    0.489491   -0.444491 (VIOLATED)
mem_i0/addr0[1]                         0.040000    0.471098   -0.431098 (VIOLATED)
mem_i0/addr1[7]                         0.045000    0.474746   -0.429746 (VIOLATED)
mem_i1/addr0[6]                         0.040000    0.461863   -0.421863 (VIOLATED)
mem_i1/addr0[7]                         0.040000    0.457950   -0.417950 (VIOLATED)
mem_i1/addr0[2]                         0.040000    0.453947   -0.413947 (VIOLATED)
mem_i1/addr0[4]                         0.040000    0.441758   -0.401758 (VIOLATED)
mem_i1/addr0[3]                         0.040000    0.410928   -0.370928 (VIOLATED)
mem_i1/addr0[5]                         0.040000    0.381004   -0.341004 (VIOLATED)
mem_i0/addr0[0]                         0.040000    0.323718   -0.283718 (VIOLATED)
mem_i0/addr1[0]                         0.045000    0.324988   -0.279988 (VIOLATED)
mem_i0/addr1[3]                         0.045000    0.322280   -0.277280 (VIOLATED)
mem_i0/addr1[2]                         0.045000    0.321538   -0.276538 (VIOLATED)
mem_i1/addr0[1]                         0.040000    0.295981   -0.255982 (VIOLATED)
mem_i1/addr0[0]                         0.040000    0.295835   -0.255835 (VIOLATED)
mem_i0/addr1[4]                         0.045000    0.295885   -0.250885 (VIOLATED)
mem_i0/addr1[1]                         0.045000    0.292590   -0.247590 (VIOLATED)
mem_i1/addr1[0]                         0.045000    0.133873   -0.088873 (VIOLATED)
mem_i1/addr1[1]                         0.045000    0.133719   -0.088719 (VIOLATED)
mem_i1/addr1[7]                         0.045000    0.130067   -0.085067 (VIOLATED)
mem_i1/addr1[5]                         0.045000    0.129140   -0.084140 (VIOLATED)
mem_i1/addr1[6]                         0.045000    0.125068   -0.080068 (VIOLATED)
mem_i1/addr1[2]                         0.045000    0.109630   -0.064630 (VIOLATED)
mem_i1/addr1[3]                         0.045000    0.104021   -0.059020 (VIOLATED)
mem_i1/addr1[4]                         0.045000    0.102160   -0.057160 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_3_0_clk/X                       10     21    -11 (VIOLATED)
fanout132/X                              10     21    -11 (VIOLATED)
clkbuf_2_1_0_clk/X                       10     17     -7 (VIOLATED)
clkbuf_2_2_0_clk/X                       10     17     -7 (VIOLATED)
fanout101/X                              10     15     -5 (VIOLATED)
fanout133/X                              10     15     -5 (VIOLATED)
clkbuf_2_0_0_clk/X                       10     13     -3 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
mem_i1/dout1[15]                        0.027560    0.032227   -0.004667 (VIOLATED)
mem_i0/dout1[0]                         0.027560    0.032186   -0.004626 (VIOLATED)
mem_i0/dout1[1]                         0.027560    0.031842   -0.004282 (VIOLATED)
mem_i1/dout1[13]                        0.027560    0.031080   -0.003520 (VIOLATED)
mem_i0/dout1[2]                         0.027560    0.030997   -0.003437 (VIOLATED)
mem_i0/dout1[4]                         0.027560    0.030758   -0.003198 (VIOLATED)
mem_i1/dout1[11]                        0.027560    0.030322   -0.002762 (VIOLATED)
mem_i1/dout1[9]                         0.027560    0.029896   -0.002336 (VIOLATED)
mem_i0/dout1[3]                         0.027560    0.029811   -0.002251 (VIOLATED)
mem_i1/dout1[10]                        0.027560    0.029325   -0.001765 (VIOLATED)
mem_i1/dout1[14]                        0.027560    0.029067   -0.001507 (VIOLATED)
mem_i1/dout1[7]                         0.027560    0.028613   -0.001053 (VIOLATED)
mem_i0/dout1[6]                         0.027560    0.028453   -0.000893 (VIOLATED)
mem_i0/dout1[7]                         0.027560    0.028087   -0.000527 (VIOLATED)
mem_i1/dout1[8]                         0.027560    0.027812   -0.000252 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/Y
 clkload1/Y
 clkload2/Y
 mem_i0_134/HI
 mem_i1_135/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 32
max fanout violation count 7
max cap violation count 15
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
