<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>perf_event.h source code [linux-4.14.y/arch/x86/events/perf_event.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="amd_nb,cpu_hw_events,er_account,event_constraint,extra_reg,extra_reg_type,intel_excl_cntrs,intel_excl_state_type,intel_excl_states,intel_shared_regs,perf_capabilities,x86_perf_task_context,x86_pmu,x86_pmu_config,x86_pmu_quirk "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/arch/x86/events/perf_event.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>arch</a>/<a href='..'>x86</a>/<a href='./'>events</a>/<a href='perf_event.h.html'>perf_event.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Performance events x86 architecture header</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> *  Copyright (C) 2008 Thomas Gleixner &lt;tglx@linutronix.de&gt;</i></td></tr>
<tr><th id="5">5</th><td><i> *  Copyright (C) 2008-2009 Red Hat, Inc., Ingo Molnar</i></td></tr>
<tr><th id="6">6</th><td><i> *  Copyright (C) 2009 Jaswinder Singh Rajput</i></td></tr>
<tr><th id="7">7</th><td><i> *  Copyright (C) 2009 Advanced Micro Devices, Inc., Robert Richter</i></td></tr>
<tr><th id="8">8</th><td><i> *  Copyright (C) 2008-2009 Red Hat, Inc., Peter Zijlstra</i></td></tr>
<tr><th id="9">9</th><td><i> *  Copyright (C) 2009 Intel Corporation, &lt;markus.t.metzger@intel.com&gt;</i></td></tr>
<tr><th id="10">10</th><td><i> *  Copyright (C) 2009 Google, Inc., Stephane Eranian</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> *  For licencing details see kernel-base/COPYING</i></td></tr>
<tr><th id="13">13</th><td><i> */</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/linux/perf_event.h.html">&lt;linux/perf_event.h&gt;</a></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../include/asm/intel_ds.h.html">&lt;asm/intel_ds.h&gt;</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><i>/* To enable MSR tracing please use the generic trace points. */</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><i>/*</i></td></tr>
<tr><th id="22">22</th><td><i> *          |   NHM/WSM    |      SNB     |</i></td></tr>
<tr><th id="23">23</th><td><i> * register -------------------------------</i></td></tr>
<tr><th id="24">24</th><td><i> *          |  HT  | no HT |  HT  | no HT |</i></td></tr>
<tr><th id="25">25</th><td><i> *-----------------------------------------</i></td></tr>
<tr><th id="26">26</th><td><i> * offcore  | core | core  | cpu  | core  |</i></td></tr>
<tr><th id="27">27</th><td><i> * lbr_sel  | core | core  | cpu  | core  |</i></td></tr>
<tr><th id="28">28</th><td><i> * ld_lat   | cpu  | core  | cpu  | core  |</i></td></tr>
<tr><th id="29">29</th><td><i> *-----------------------------------------</i></td></tr>
<tr><th id="30">30</th><td><i> *</i></td></tr>
<tr><th id="31">31</th><td><i> * Given that there is a small number of shared regs,</i></td></tr>
<tr><th id="32">32</th><td><i> * we can pre-allocate their slot in the per-cpu</i></td></tr>
<tr><th id="33">33</th><td><i> * per-core reg tables.</i></td></tr>
<tr><th id="34">34</th><td><i> */</i></td></tr>
<tr><th id="35">35</th><td><b>enum</b> <dfn class="type def" id="extra_reg_type" title='extra_reg_type' data-ref="extra_reg_type">extra_reg_type</dfn> {</td></tr>
<tr><th id="36">36</th><td>	<dfn class="enum" id="EXTRA_REG_NONE" title='EXTRA_REG_NONE' data-ref="EXTRA_REG_NONE">EXTRA_REG_NONE</dfn>  = -<var>1</var>,	<i>/* not used */</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td>	<dfn class="enum" id="EXTRA_REG_RSP_0" title='EXTRA_REG_RSP_0' data-ref="EXTRA_REG_RSP_0">EXTRA_REG_RSP_0</dfn> = <var>0</var>,	<i>/* offcore_response_0 */</i></td></tr>
<tr><th id="39">39</th><td>	<dfn class="enum" id="EXTRA_REG_RSP_1" title='EXTRA_REG_RSP_1' data-ref="EXTRA_REG_RSP_1">EXTRA_REG_RSP_1</dfn> = <var>1</var>,	<i>/* offcore_response_1 */</i></td></tr>
<tr><th id="40">40</th><td>	<dfn class="enum" id="EXTRA_REG_LBR" title='EXTRA_REG_LBR' data-ref="EXTRA_REG_LBR">EXTRA_REG_LBR</dfn>   = <var>2</var>,	<i>/* lbr_select */</i></td></tr>
<tr><th id="41">41</th><td>	<dfn class="enum" id="EXTRA_REG_LDLAT" title='EXTRA_REG_LDLAT' data-ref="EXTRA_REG_LDLAT">EXTRA_REG_LDLAT</dfn> = <var>3</var>,	<i>/* ld_lat_threshold */</i></td></tr>
<tr><th id="42">42</th><td>	<dfn class="enum" id="EXTRA_REG_FE" title='EXTRA_REG_FE' data-ref="EXTRA_REG_FE">EXTRA_REG_FE</dfn>    = <var>4</var>,    <i>/* fe_* */</i></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>	<dfn class="enum" id="EXTRA_REG_MAX" title='EXTRA_REG_MAX' data-ref="EXTRA_REG_MAX">EXTRA_REG_MAX</dfn>		<i>/* number of entries needed */</i></td></tr>
<tr><th id="45">45</th><td>};</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>struct</b> <dfn class="type def" id="event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</dfn> {</td></tr>
<tr><th id="48">48</th><td>	<b>union</b> {</td></tr>
<tr><th id="49">49</th><td>		<em>unsigned</em> <em>long</em>	<dfn class="decl field" id="event_constraint::(anonymous)::idxmsk" title='event_constraint::(anonymous union)::idxmsk' data-ref="event_constraint::(anonymous)::idxmsk">idxmsk</dfn>[<a class="macro" href="../../../include/linux/bitops.h.html#14" title="(((64) + (8 * sizeof(long)) - 1) / (8 * sizeof(long)))" data-ref="_M/BITS_TO_LONGS">BITS_TO_LONGS</a>(<a class="macro" href="../include/asm/perf_event.h.html#13" title="64" data-ref="_M/X86_PMC_IDX_MAX">X86_PMC_IDX_MAX</a>)];</td></tr>
<tr><th id="50">50</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>		<dfn class="decl field" id="event_constraint::(anonymous)::idxmsk64" title='event_constraint::(anonymous union)::idxmsk64' data-ref="event_constraint::(anonymous)::idxmsk64">idxmsk64</dfn>;</td></tr>
<tr><th id="51">51</th><td>	};</td></tr>
<tr><th id="52">52</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>	<dfn class="decl field" id="event_constraint::code" title='event_constraint::code' data-ref="event_constraint::code">code</dfn>;</td></tr>
<tr><th id="53">53</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>	<dfn class="decl field" id="event_constraint::cmask" title='event_constraint::cmask' data-ref="event_constraint::cmask">cmask</dfn>;</td></tr>
<tr><th id="54">54</th><td>	<em>int</em>	<dfn class="decl field" id="event_constraint::weight" title='event_constraint::weight' data-ref="event_constraint::weight">weight</dfn>;</td></tr>
<tr><th id="55">55</th><td>	<em>int</em>	<dfn class="decl field" id="event_constraint::overlap" title='event_constraint::overlap' data-ref="event_constraint::overlap">overlap</dfn>;</td></tr>
<tr><th id="56">56</th><td>	<em>int</em>	<dfn class="decl field" id="event_constraint::flags" title='event_constraint::flags' data-ref="event_constraint::flags">flags</dfn>;</td></tr>
<tr><th id="57">57</th><td>};</td></tr>
<tr><th id="58">58</th><td><i>/*</i></td></tr>
<tr><th id="59">59</th><td><i> * struct hw_perf_event.flags flags</i></td></tr>
<tr><th id="60">60</th><td><i> */</i></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/PERF_X86_EVENT_PEBS_LDLAT" data-ref="_M/PERF_X86_EVENT_PEBS_LDLAT">PERF_X86_EVENT_PEBS_LDLAT</dfn>	0x0001 /* ld+ldlat data address sampling */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/PERF_X86_EVENT_PEBS_ST" data-ref="_M/PERF_X86_EVENT_PEBS_ST">PERF_X86_EVENT_PEBS_ST</dfn>		0x0002 /* st data address sampling */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/PERF_X86_EVENT_PEBS_ST_HSW" data-ref="_M/PERF_X86_EVENT_PEBS_ST_HSW">PERF_X86_EVENT_PEBS_ST_HSW</dfn>	0x0004 /* haswell style datala, store */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/PERF_X86_EVENT_COMMITTED" data-ref="_M/PERF_X86_EVENT_COMMITTED">PERF_X86_EVENT_COMMITTED</dfn>	0x0008 /* event passed commit_txn */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/PERF_X86_EVENT_PEBS_LD_HSW" data-ref="_M/PERF_X86_EVENT_PEBS_LD_HSW">PERF_X86_EVENT_PEBS_LD_HSW</dfn>	0x0010 /* haswell style datala, load */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/PERF_X86_EVENT_PEBS_NA_HSW" data-ref="_M/PERF_X86_EVENT_PEBS_NA_HSW">PERF_X86_EVENT_PEBS_NA_HSW</dfn>	0x0020 /* haswell style datala, unknown */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/PERF_X86_EVENT_EXCL" data-ref="_M/PERF_X86_EVENT_EXCL">PERF_X86_EVENT_EXCL</dfn>		0x0040 /* HT exclusivity on counter */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/PERF_X86_EVENT_DYNAMIC" data-ref="_M/PERF_X86_EVENT_DYNAMIC">PERF_X86_EVENT_DYNAMIC</dfn>		0x0080 /* dynamic alloc'd constraint */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/PERF_X86_EVENT_RDPMC_ALLOWED" data-ref="_M/PERF_X86_EVENT_RDPMC_ALLOWED">PERF_X86_EVENT_RDPMC_ALLOWED</dfn>	0x0100 /* grant rdpmc permission */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/PERF_X86_EVENT_EXCL_ACCT" data-ref="_M/PERF_X86_EVENT_EXCL_ACCT">PERF_X86_EVENT_EXCL_ACCT</dfn>	0x0200 /* accounted EXCL event */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/PERF_X86_EVENT_AUTO_RELOAD" data-ref="_M/PERF_X86_EVENT_AUTO_RELOAD">PERF_X86_EVENT_AUTO_RELOAD</dfn>	0x0400 /* use PEBS auto-reload */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/PERF_X86_EVENT_FREERUNNING" data-ref="_M/PERF_X86_EVENT_FREERUNNING">PERF_X86_EVENT_FREERUNNING</dfn>	0x0800 /* use freerunning PEBS */</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><b>struct</b> <dfn class="type def" id="amd_nb" title='amd_nb' data-ref="amd_nb">amd_nb</dfn> {</td></tr>
<tr><th id="76">76</th><td>	<em>int</em> <dfn class="decl field" id="amd_nb::nb_id" title='amd_nb::nb_id' data-ref="amd_nb::nb_id">nb_id</dfn>;  <i>/* NorthBridge id */</i></td></tr>
<tr><th id="77">77</th><td>	<em>int</em> <dfn class="decl field" id="amd_nb::refcnt" title='amd_nb::refcnt' data-ref="amd_nb::refcnt">refcnt</dfn>; <i>/* reference count */</i></td></tr>
<tr><th id="78">78</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="decl field" id="amd_nb::owners" title='amd_nb::owners' data-ref="amd_nb::owners">owners</dfn>[<a class="macro" href="../include/asm/perf_event.h.html#13" title="64" data-ref="_M/X86_PMC_IDX_MAX">X86_PMC_IDX_MAX</a>];</td></tr>
<tr><th id="79">79</th><td>	<b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="decl field" id="amd_nb::event_constraints" title='amd_nb::event_constraints' data-ref="amd_nb::event_constraints">event_constraints</dfn>[<a class="macro" href="../include/asm/perf_event.h.html#13" title="64" data-ref="_M/X86_PMC_IDX_MAX">X86_PMC_IDX_MAX</a>];</td></tr>
<tr><th id="80">80</th><td>};</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/PEBS_COUNTER_MASK" data-ref="_M/PEBS_COUNTER_MASK">PEBS_COUNTER_MASK</dfn>	((1ULL &lt;&lt; MAX_PEBS_EVENTS) - 1)</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i>/*</i></td></tr>
<tr><th id="85">85</th><td><i> * Flags PEBS can handle without an PMI.</i></td></tr>
<tr><th id="86">86</th><td><i> *</i></td></tr>
<tr><th id="87">87</th><td><i> * TID can only be handled by flushing at context switch.</i></td></tr>
<tr><th id="88">88</th><td><i> * REGS_USER can be handled for events limited to ring 3.</i></td></tr>
<tr><th id="89">89</th><td><i> *</i></td></tr>
<tr><th id="90">90</th><td><i> */</i></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/PEBS_FREERUNNING_FLAGS" data-ref="_M/PEBS_FREERUNNING_FLAGS">PEBS_FREERUNNING_FLAGS</dfn> \</u></td></tr>
<tr><th id="92">92</th><td><u>	(PERF_SAMPLE_IP | PERF_SAMPLE_TID | PERF_SAMPLE_ADDR | \</u></td></tr>
<tr><th id="93">93</th><td><u>	PERF_SAMPLE_ID | PERF_SAMPLE_CPU | PERF_SAMPLE_STREAM_ID | \</u></td></tr>
<tr><th id="94">94</th><td><u>	PERF_SAMPLE_DATA_SRC | PERF_SAMPLE_IDENTIFIER | \</u></td></tr>
<tr><th id="95">95</th><td><u>	PERF_SAMPLE_TRANSACTION | PERF_SAMPLE_PHYS_ADDR | \</u></td></tr>
<tr><th id="96">96</th><td><u>	PERF_SAMPLE_REGS_INTR | PERF_SAMPLE_REGS_USER)</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/PEBS_REGS" data-ref="_M/PEBS_REGS">PEBS_REGS</dfn> \</u></td></tr>
<tr><th id="99">99</th><td><u>	(PERF_REG_X86_AX | \</u></td></tr>
<tr><th id="100">100</th><td><u>	 PERF_REG_X86_BX | \</u></td></tr>
<tr><th id="101">101</th><td><u>	 PERF_REG_X86_CX | \</u></td></tr>
<tr><th id="102">102</th><td><u>	 PERF_REG_X86_DX | \</u></td></tr>
<tr><th id="103">103</th><td><u>	 PERF_REG_X86_DI | \</u></td></tr>
<tr><th id="104">104</th><td><u>	 PERF_REG_X86_SI | \</u></td></tr>
<tr><th id="105">105</th><td><u>	 PERF_REG_X86_SP | \</u></td></tr>
<tr><th id="106">106</th><td><u>	 PERF_REG_X86_BP | \</u></td></tr>
<tr><th id="107">107</th><td><u>	 PERF_REG_X86_IP | \</u></td></tr>
<tr><th id="108">108</th><td><u>	 PERF_REG_X86_FLAGS | \</u></td></tr>
<tr><th id="109">109</th><td><u>	 PERF_REG_X86_R8 | \</u></td></tr>
<tr><th id="110">110</th><td><u>	 PERF_REG_X86_R9 | \</u></td></tr>
<tr><th id="111">111</th><td><u>	 PERF_REG_X86_R10 | \</u></td></tr>
<tr><th id="112">112</th><td><u>	 PERF_REG_X86_R11 | \</u></td></tr>
<tr><th id="113">113</th><td><u>	 PERF_REG_X86_R12 | \</u></td></tr>
<tr><th id="114">114</th><td><u>	 PERF_REG_X86_R13 | \</u></td></tr>
<tr><th id="115">115</th><td><u>	 PERF_REG_X86_R14 | \</u></td></tr>
<tr><th id="116">116</th><td><u>	 PERF_REG_X86_R15)</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><i>/*</i></td></tr>
<tr><th id="119">119</th><td><i> * Per register state.</i></td></tr>
<tr><th id="120">120</th><td><i> */</i></td></tr>
<tr><th id="121">121</th><td><b>struct</b> <dfn class="type def" id="er_account" title='er_account' data-ref="er_account">er_account</dfn> {</td></tr>
<tr><th id="122">122</th><td>	<a class="typedef" href="../../../include/linux/spinlock_types.h.html#raw_spinlock_t" title='raw_spinlock_t' data-type='struct raw_spinlock' data-ref="raw_spinlock_t">raw_spinlock_t</a>      <dfn class="decl field" id="er_account::lock" title='er_account::lock' data-ref="er_account::lock">lock</dfn>;	<i>/* per-core: protect structure */</i></td></tr>
<tr><th id="123">123</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>                 <dfn class="decl field" id="er_account::config" title='er_account::config' data-ref="er_account::config">config</dfn>;	<i>/* extra MSR config */</i></td></tr>
<tr><th id="124">124</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>                 <dfn class="decl field" id="er_account::reg" title='er_account::reg' data-ref="er_account::reg">reg</dfn>;	<i>/* extra MSR number */</i></td></tr>
<tr><th id="125">125</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#atomic_t" title='atomic_t' data-type='struct atomic_t' data-ref="atomic_t">atomic_t</a>            <dfn class="decl field" id="er_account::ref" title='er_account::ref' data-ref="er_account::ref">ref</dfn>;	<i>/* reference count */</i></td></tr>
<tr><th id="126">126</th><td>};</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i>/*</i></td></tr>
<tr><th id="129">129</th><td><i> * Per core/cpu state</i></td></tr>
<tr><th id="130">130</th><td><i> *</i></td></tr>
<tr><th id="131">131</th><td><i> * Used to coordinate shared registers between HT threads or</i></td></tr>
<tr><th id="132">132</th><td><i> * among events on a single PMU.</i></td></tr>
<tr><th id="133">133</th><td><i> */</i></td></tr>
<tr><th id="134">134</th><td><b>struct</b> <dfn class="type def" id="intel_shared_regs" title='intel_shared_regs' data-ref="intel_shared_regs">intel_shared_regs</dfn> {</td></tr>
<tr><th id="135">135</th><td>	<b>struct</b> <a class="type" href="#er_account" title='er_account' data-ref="er_account">er_account</a>       <dfn class="decl field" id="intel_shared_regs::regs" title='intel_shared_regs::regs' data-ref="intel_shared_regs::regs">regs</dfn>[<a class="enum" href="#EXTRA_REG_MAX" title='EXTRA_REG_MAX' data-ref="EXTRA_REG_MAX">EXTRA_REG_MAX</a>];</td></tr>
<tr><th id="136">136</th><td>	<em>int</em>                     <dfn class="decl field" id="intel_shared_regs::refcnt" title='intel_shared_regs::refcnt' data-ref="intel_shared_regs::refcnt">refcnt</dfn>;		<i>/* per-core: #HT threads */</i></td></tr>
<tr><th id="137">137</th><td>	<em>unsigned</em>                <dfn class="decl field" id="intel_shared_regs::core_id" title='intel_shared_regs::core_id' data-ref="intel_shared_regs::core_id">core_id</dfn>;	<i>/* per-core: core id */</i></td></tr>
<tr><th id="138">138</th><td>};</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><b>enum</b> <dfn class="type def" id="intel_excl_state_type" title='intel_excl_state_type' data-ref="intel_excl_state_type">intel_excl_state_type</dfn> {</td></tr>
<tr><th id="141">141</th><td>	<dfn class="enum" id="INTEL_EXCL_UNUSED" title='INTEL_EXCL_UNUSED' data-ref="INTEL_EXCL_UNUSED">INTEL_EXCL_UNUSED</dfn>    = <var>0</var>, <i>/* counter is unused */</i></td></tr>
<tr><th id="142">142</th><td>	<dfn class="enum" id="INTEL_EXCL_SHARED" title='INTEL_EXCL_SHARED' data-ref="INTEL_EXCL_SHARED">INTEL_EXCL_SHARED</dfn>    = <var>1</var>, <i>/* counter can be used by both threads */</i></td></tr>
<tr><th id="143">143</th><td>	<dfn class="enum" id="INTEL_EXCL_EXCLUSIVE" title='INTEL_EXCL_EXCLUSIVE' data-ref="INTEL_EXCL_EXCLUSIVE">INTEL_EXCL_EXCLUSIVE</dfn> = <var>2</var>, <i>/* counter can be used by one thread only */</i></td></tr>
<tr><th id="144">144</th><td>};</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><b>struct</b> <dfn class="type def" id="intel_excl_states" title='intel_excl_states' data-ref="intel_excl_states">intel_excl_states</dfn> {</td></tr>
<tr><th id="147">147</th><td>	<b>enum</b> <a class="type" href="#intel_excl_state_type" title='intel_excl_state_type' data-ref="intel_excl_state_type">intel_excl_state_type</a> <dfn class="decl field" id="intel_excl_states::state" title='intel_excl_states::state' data-ref="intel_excl_states::state">state</dfn>[<a class="macro" href="../include/asm/perf_event.h.html#13" title="64" data-ref="_M/X86_PMC_IDX_MAX">X86_PMC_IDX_MAX</a>];</td></tr>
<tr><th id="148">148</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl field" id="intel_excl_states::sched_started" title='intel_excl_states::sched_started' data-ref="intel_excl_states::sched_started">sched_started</dfn>; <i>/* true if scheduling has started */</i></td></tr>
<tr><th id="149">149</th><td>};</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><b>struct</b> <dfn class="type def" id="intel_excl_cntrs" title='intel_excl_cntrs' data-ref="intel_excl_cntrs">intel_excl_cntrs</dfn> {</td></tr>
<tr><th id="152">152</th><td>	<a class="typedef" href="../../../include/linux/spinlock_types.h.html#raw_spinlock_t" title='raw_spinlock_t' data-type='struct raw_spinlock' data-ref="raw_spinlock_t">raw_spinlock_t</a>	<dfn class="decl field" id="intel_excl_cntrs::lock" title='intel_excl_cntrs::lock' data-ref="intel_excl_cntrs::lock">lock</dfn>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>	<b>struct</b> <a class="type" href="#intel_excl_states" title='intel_excl_states' data-ref="intel_excl_states">intel_excl_states</a> <dfn class="decl field" id="intel_excl_cntrs::states" title='intel_excl_cntrs::states' data-ref="intel_excl_cntrs::states">states</dfn>[<var>2</var>];</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>	<b>union</b> {</td></tr>
<tr><th id="157">157</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a>	<dfn class="decl field" id="intel_excl_cntrs::(anonymous)::has_exclusive" title='intel_excl_cntrs::(anonymous union)::has_exclusive' data-ref="intel_excl_cntrs::(anonymous)::has_exclusive">has_exclusive</dfn>[<var>2</var>];</td></tr>
<tr><th id="158">158</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a>	<dfn class="decl field" id="intel_excl_cntrs::(anonymous)::exclusive_present" title='intel_excl_cntrs::(anonymous union)::exclusive_present' data-ref="intel_excl_cntrs::(anonymous)::exclusive_present">exclusive_present</dfn>;</td></tr>
<tr><th id="159">159</th><td>	};</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>	<em>int</em>		<dfn class="decl field" id="intel_excl_cntrs::refcnt" title='intel_excl_cntrs::refcnt' data-ref="intel_excl_cntrs::refcnt">refcnt</dfn>;		<i>/* per-core: #HT threads */</i></td></tr>
<tr><th id="162">162</th><td>	<em>unsigned</em>	<dfn class="decl field" id="intel_excl_cntrs::core_id" title='intel_excl_cntrs::core_id' data-ref="intel_excl_cntrs::core_id">core_id</dfn>;	<i>/* per-core: core id */</i></td></tr>
<tr><th id="163">163</th><td>};</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/MAX_LBR_ENTRIES" data-ref="_M/MAX_LBR_ENTRIES">MAX_LBR_ENTRIES</dfn>		32</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><b>enum</b> {</td></tr>
<tr><th id="168">168</th><td>	<dfn class="enum" id="X86_PERF_KFREE_SHARED" title='X86_PERF_KFREE_SHARED' data-ref="X86_PERF_KFREE_SHARED">X86_PERF_KFREE_SHARED</dfn> = <var>0</var>,</td></tr>
<tr><th id="169">169</th><td>	<dfn class="enum" id="X86_PERF_KFREE_EXCL" title='X86_PERF_KFREE_EXCL' data-ref="X86_PERF_KFREE_EXCL">X86_PERF_KFREE_EXCL</dfn>   = <var>1</var>,</td></tr>
<tr><th id="170">170</th><td>	<dfn class="enum" id="X86_PERF_KFREE_MAX" title='X86_PERF_KFREE_MAX' data-ref="X86_PERF_KFREE_MAX">X86_PERF_KFREE_MAX</dfn></td></tr>
<tr><th id="171">171</th><td>};</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><b>struct</b> <dfn class="type def" id="cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</dfn> {</td></tr>
<tr><th id="174">174</th><td>	<i>/*</i></td></tr>
<tr><th id="175">175</th><td><i>	 * Generic x86 PMC bits</i></td></tr>
<tr><th id="176">176</th><td><i>	 */</i></td></tr>
<tr><th id="177">177</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a>	*<dfn class="decl field" id="cpu_hw_events::events" title='cpu_hw_events::events' data-ref="cpu_hw_events::events">events</dfn>[<a class="macro" href="../include/asm/perf_event.h.html#13" title="64" data-ref="_M/X86_PMC_IDX_MAX">X86_PMC_IDX_MAX</a>]; <i>/* in counter order */</i></td></tr>
<tr><th id="178">178</th><td>	<em>unsigned</em> <em>long</em>		<dfn class="decl field" id="cpu_hw_events::active_mask" title='cpu_hw_events::active_mask' data-ref="cpu_hw_events::active_mask">active_mask</dfn>[<a class="macro" href="../../../include/linux/bitops.h.html#14" title="(((64) + (8 * sizeof(long)) - 1) / (8 * sizeof(long)))" data-ref="_M/BITS_TO_LONGS">BITS_TO_LONGS</a>(<a class="macro" href="../include/asm/perf_event.h.html#13" title="64" data-ref="_M/X86_PMC_IDX_MAX">X86_PMC_IDX_MAX</a>)];</td></tr>
<tr><th id="179">179</th><td>	<em>unsigned</em> <em>long</em>		<dfn class="decl field" id="cpu_hw_events::running" title='cpu_hw_events::running' data-ref="cpu_hw_events::running">running</dfn>[<a class="macro" href="../../../include/linux/bitops.h.html#14" title="(((64) + (8 * sizeof(long)) - 1) / (8 * sizeof(long)))" data-ref="_M/BITS_TO_LONGS">BITS_TO_LONGS</a>(<a class="macro" href="../include/asm/perf_event.h.html#13" title="64" data-ref="_M/X86_PMC_IDX_MAX">X86_PMC_IDX_MAX</a>)];</td></tr>
<tr><th id="180">180</th><td>	<em>int</em>			<dfn class="decl field" id="cpu_hw_events::enabled" title='cpu_hw_events::enabled' data-ref="cpu_hw_events::enabled">enabled</dfn>;</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>	<em>int</em>			<dfn class="decl field" id="cpu_hw_events::n_events" title='cpu_hw_events::n_events' data-ref="cpu_hw_events::n_events">n_events</dfn>; <i>/* the # of events in the below arrays */</i></td></tr>
<tr><th id="183">183</th><td>	<em>int</em>			<dfn class="decl field" id="cpu_hw_events::n_added" title='cpu_hw_events::n_added' data-ref="cpu_hw_events::n_added">n_added</dfn>;  <i>/* the # last events in the below arrays;</i></td></tr>
<tr><th id="184">184</th><td><i>					     they've never been enabled yet */</i></td></tr>
<tr><th id="185">185</th><td>	<em>int</em>			<dfn class="decl field" id="cpu_hw_events::n_txn" title='cpu_hw_events::n_txn' data-ref="cpu_hw_events::n_txn">n_txn</dfn>;    <i>/* the # last events in the below arrays;</i></td></tr>
<tr><th id="186">186</th><td><i>					     added in the current transaction */</i></td></tr>
<tr><th id="187">187</th><td>	<em>int</em>			<dfn class="decl field" id="cpu_hw_events::assign" title='cpu_hw_events::assign' data-ref="cpu_hw_events::assign">assign</dfn>[<a class="macro" href="../include/asm/perf_event.h.html#13" title="64" data-ref="_M/X86_PMC_IDX_MAX">X86_PMC_IDX_MAX</a>]; <i>/* event to counter assignment */</i></td></tr>
<tr><th id="188">188</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>			<dfn class="decl field" id="cpu_hw_events::tags" title='cpu_hw_events::tags' data-ref="cpu_hw_events::tags">tags</dfn>[<a class="macro" href="../include/asm/perf_event.h.html#13" title="64" data-ref="_M/X86_PMC_IDX_MAX">X86_PMC_IDX_MAX</a>];</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a>	*<dfn class="decl field" id="cpu_hw_events::event_list" title='cpu_hw_events::event_list' data-ref="cpu_hw_events::event_list">event_list</dfn>[<a class="macro" href="../include/asm/perf_event.h.html#13" title="64" data-ref="_M/X86_PMC_IDX_MAX">X86_PMC_IDX_MAX</a>]; <i>/* in enabled order */</i></td></tr>
<tr><th id="191">191</th><td>	<b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a>	*<dfn class="decl field" id="cpu_hw_events::event_constraint" title='cpu_hw_events::event_constraint' data-ref="cpu_hw_events::event_constraint">event_constraint</dfn>[<a class="macro" href="../include/asm/perf_event.h.html#13" title="64" data-ref="_M/X86_PMC_IDX_MAX">X86_PMC_IDX_MAX</a>];</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>	<em>int</em>			<dfn class="decl field" id="cpu_hw_events::n_excl" title='cpu_hw_events::n_excl' data-ref="cpu_hw_events::n_excl">n_excl</dfn>; <i>/* the number of exclusive events */</i></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>	<em>unsigned</em> <em>int</em>		<dfn class="decl field" id="cpu_hw_events::txn_flags" title='cpu_hw_events::txn_flags' data-ref="cpu_hw_events::txn_flags">txn_flags</dfn>;</td></tr>
<tr><th id="196">196</th><td>	<em>int</em>			<dfn class="decl field" id="cpu_hw_events::is_fake" title='cpu_hw_events::is_fake' data-ref="cpu_hw_events::is_fake">is_fake</dfn>;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>	<i>/*</i></td></tr>
<tr><th id="199">199</th><td><i>	 * Intel DebugStore bits</i></td></tr>
<tr><th id="200">200</th><td><i>	 */</i></td></tr>
<tr><th id="201">201</th><td>	<b>struct</b> <a class="type" href="../include/asm/intel_ds.h.html#debug_store" title='debug_store' data-ref="debug_store">debug_store</a>	*<dfn class="decl field" id="cpu_hw_events::ds" title='cpu_hw_events::ds' data-ref="cpu_hw_events::ds">ds</dfn>;</td></tr>
<tr><th id="202">202</th><td>	<em>void</em>			*<dfn class="decl field" id="cpu_hw_events::ds_pebs_vaddr" title='cpu_hw_events::ds_pebs_vaddr' data-ref="cpu_hw_events::ds_pebs_vaddr">ds_pebs_vaddr</dfn>;</td></tr>
<tr><th id="203">203</th><td>	<em>void</em>			*<dfn class="decl field" id="cpu_hw_events::ds_bts_vaddr" title='cpu_hw_events::ds_bts_vaddr' data-ref="cpu_hw_events::ds_bts_vaddr">ds_bts_vaddr</dfn>;</td></tr>
<tr><th id="204">204</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>			<dfn class="decl field" id="cpu_hw_events::pebs_enabled" title='cpu_hw_events::pebs_enabled' data-ref="cpu_hw_events::pebs_enabled">pebs_enabled</dfn>;</td></tr>
<tr><th id="205">205</th><td>	<em>int</em>			<dfn class="decl field" id="cpu_hw_events::n_pebs" title='cpu_hw_events::n_pebs' data-ref="cpu_hw_events::n_pebs">n_pebs</dfn>;</td></tr>
<tr><th id="206">206</th><td>	<em>int</em>			<dfn class="decl field" id="cpu_hw_events::n_large_pebs" title='cpu_hw_events::n_large_pebs' data-ref="cpu_hw_events::n_large_pebs">n_large_pebs</dfn>;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>	<i>/*</i></td></tr>
<tr><th id="209">209</th><td><i>	 * Intel LBR bits</i></td></tr>
<tr><th id="210">210</th><td><i>	 */</i></td></tr>
<tr><th id="211">211</th><td>	<em>int</em>				<dfn class="decl field" id="cpu_hw_events::lbr_users" title='cpu_hw_events::lbr_users' data-ref="cpu_hw_events::lbr_users">lbr_users</dfn>;</td></tr>
<tr><th id="212">212</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_branch_stack" title='perf_branch_stack' data-ref="perf_branch_stack">perf_branch_stack</a>	<dfn class="decl field" id="cpu_hw_events::lbr_stack" title='cpu_hw_events::lbr_stack' data-ref="cpu_hw_events::lbr_stack">lbr_stack</dfn>;</td></tr>
<tr><th id="213">213</th><td>	<b>struct</b> <a class="type" href="../../../include/uapi/linux/perf_event.h.html#perf_branch_entry" title='perf_branch_entry' data-ref="perf_branch_entry">perf_branch_entry</a>	<dfn class="decl field" id="cpu_hw_events::lbr_entries" title='cpu_hw_events::lbr_entries' data-ref="cpu_hw_events::lbr_entries">lbr_entries</dfn>[<a class="macro" href="#165" title="32" data-ref="_M/MAX_LBR_ENTRIES">MAX_LBR_ENTRIES</a>];</td></tr>
<tr><th id="214">214</th><td>	<b>struct</b> <a class="type" href="#er_account" title='er_account' data-ref="er_account">er_account</a>		*<dfn class="decl field" id="cpu_hw_events::lbr_sel" title='cpu_hw_events::lbr_sel' data-ref="cpu_hw_events::lbr_sel">lbr_sel</dfn>;</td></tr>
<tr><th id="215">215</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>				<dfn class="decl field" id="cpu_hw_events::br_sel" title='cpu_hw_events::br_sel' data-ref="cpu_hw_events::br_sel">br_sel</dfn>;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>	<i>/*</i></td></tr>
<tr><th id="218">218</th><td><i>	 * Intel host/guest exclude bits</i></td></tr>
<tr><th id="219">219</th><td><i>	 */</i></td></tr>
<tr><th id="220">220</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>				<dfn class="decl field" id="cpu_hw_events::intel_ctrl_guest_mask" title='cpu_hw_events::intel_ctrl_guest_mask' data-ref="cpu_hw_events::intel_ctrl_guest_mask">intel_ctrl_guest_mask</dfn>;</td></tr>
<tr><th id="221">221</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>				<dfn class="decl field" id="cpu_hw_events::intel_ctrl_host_mask" title='cpu_hw_events::intel_ctrl_host_mask' data-ref="cpu_hw_events::intel_ctrl_host_mask">intel_ctrl_host_mask</dfn>;</td></tr>
<tr><th id="222">222</th><td>	<b>struct</b> <a class="type" href="../include/asm/perf_event.h.html#perf_guest_switch_msr" title='perf_guest_switch_msr' data-ref="perf_guest_switch_msr">perf_guest_switch_msr</a>	<dfn class="decl field" id="cpu_hw_events::guest_switch_msrs" title='cpu_hw_events::guest_switch_msrs' data-ref="cpu_hw_events::guest_switch_msrs">guest_switch_msrs</dfn>[<a class="macro" href="../include/asm/perf_event.h.html#13" title="64" data-ref="_M/X86_PMC_IDX_MAX">X86_PMC_IDX_MAX</a>];</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>	<i>/*</i></td></tr>
<tr><th id="225">225</th><td><i>	 * Intel checkpoint mask</i></td></tr>
<tr><th id="226">226</th><td><i>	 */</i></td></tr>
<tr><th id="227">227</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>				<dfn class="decl field" id="cpu_hw_events::intel_cp_status" title='cpu_hw_events::intel_cp_status' data-ref="cpu_hw_events::intel_cp_status">intel_cp_status</dfn>;</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>	<i>/*</i></td></tr>
<tr><th id="230">230</th><td><i>	 * manage shared (per-core, per-cpu) registers</i></td></tr>
<tr><th id="231">231</th><td><i>	 * used on Intel NHM/WSM/SNB</i></td></tr>
<tr><th id="232">232</th><td><i>	 */</i></td></tr>
<tr><th id="233">233</th><td>	<b>struct</b> <a class="type" href="#intel_shared_regs" title='intel_shared_regs' data-ref="intel_shared_regs">intel_shared_regs</a>	*<dfn class="decl field" id="cpu_hw_events::shared_regs" title='cpu_hw_events::shared_regs' data-ref="cpu_hw_events::shared_regs">shared_regs</dfn>;</td></tr>
<tr><th id="234">234</th><td>	<i>/*</i></td></tr>
<tr><th id="235">235</th><td><i>	 * manage exclusive counter access between hyperthread</i></td></tr>
<tr><th id="236">236</th><td><i>	 */</i></td></tr>
<tr><th id="237">237</th><td>	<b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> *<dfn class="decl field" id="cpu_hw_events::constraint_list" title='cpu_hw_events::constraint_list' data-ref="cpu_hw_events::constraint_list">constraint_list</dfn>; <i>/* in enable order */</i></td></tr>
<tr><th id="238">238</th><td>	<b>struct</b> <a class="type" href="#intel_excl_cntrs" title='intel_excl_cntrs' data-ref="intel_excl_cntrs">intel_excl_cntrs</a>		*<dfn class="decl field" id="cpu_hw_events::excl_cntrs" title='cpu_hw_events::excl_cntrs' data-ref="cpu_hw_events::excl_cntrs">excl_cntrs</dfn>;</td></tr>
<tr><th id="239">239</th><td>	<em>int</em> <dfn class="decl field" id="cpu_hw_events::excl_thread_id" title='cpu_hw_events::excl_thread_id' data-ref="cpu_hw_events::excl_thread_id">excl_thread_id</dfn>; <i>/* 0 or 1 */</i></td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>	<i>/*</i></td></tr>
<tr><th id="242">242</th><td><i>	 * AMD specific bits</i></td></tr>
<tr><th id="243">243</th><td><i>	 */</i></td></tr>
<tr><th id="244">244</th><td>	<b>struct</b> <a class="type" href="#amd_nb" title='amd_nb' data-ref="amd_nb">amd_nb</a>			*<dfn class="decl field" id="cpu_hw_events::amd_nb" title='cpu_hw_events::amd_nb' data-ref="cpu_hw_events::amd_nb">amd_nb</dfn>;</td></tr>
<tr><th id="245">245</th><td>	<i>/* Inverted mask of bits to clear in the perf_ctr ctrl registers */</i></td></tr>
<tr><th id="246">246</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>				<dfn class="decl field" id="cpu_hw_events::perf_ctr_virt_mask" title='cpu_hw_events::perf_ctr_virt_mask' data-ref="cpu_hw_events::perf_ctr_virt_mask">perf_ctr_virt_mask</dfn>;</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>	<em>void</em>				*<dfn class="decl field" id="cpu_hw_events::kfree_on_online" title='cpu_hw_events::kfree_on_online' data-ref="cpu_hw_events::kfree_on_online">kfree_on_online</dfn>[<a class="enum" href="#X86_PERF_KFREE_MAX" title='X86_PERF_KFREE_MAX' data-ref="X86_PERF_KFREE_MAX">X86_PERF_KFREE_MAX</a>];</td></tr>
<tr><th id="249">249</th><td>};</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/__EVENT_CONSTRAINT" data-ref="_M/__EVENT_CONSTRAINT">__EVENT_CONSTRAINT</dfn>(c, n, m, w, o, f) {\</u></td></tr>
<tr><th id="252">252</th><td><u>	{ .idxmsk64 = (n) },		\</u></td></tr>
<tr><th id="253">253</th><td><u>	.code = (c),			\</u></td></tr>
<tr><th id="254">254</th><td><u>	.cmask = (m),			\</u></td></tr>
<tr><th id="255">255</th><td><u>	.weight = (w),			\</u></td></tr>
<tr><th id="256">256</th><td><u>	.overlap = (o),			\</u></td></tr>
<tr><th id="257">257</th><td><u>	.flags = f,			\</u></td></tr>
<tr><th id="258">258</th><td><u>}</u></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/EVENT_CONSTRAINT" data-ref="_M/EVENT_CONSTRAINT">EVENT_CONSTRAINT</dfn>(c, n, m)	\</u></td></tr>
<tr><th id="261">261</th><td><u>	__EVENT_CONSTRAINT(c, n, m, HWEIGHT(n), 0, 0)</u></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/INTEL_EXCLEVT_CONSTRAINT" data-ref="_M/INTEL_EXCLEVT_CONSTRAINT">INTEL_EXCLEVT_CONSTRAINT</dfn>(c, n)	\</u></td></tr>
<tr><th id="264">264</th><td><u>	__EVENT_CONSTRAINT(c, n, ARCH_PERFMON_EVENTSEL_EVENT, HWEIGHT(n),\</u></td></tr>
<tr><th id="265">265</th><td><u>			   0, PERF_X86_EVENT_EXCL)</u></td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><i>/*</i></td></tr>
<tr><th id="268">268</th><td><i> * The overlap flag marks event constraints with overlapping counter</i></td></tr>
<tr><th id="269">269</th><td><i> * masks. This is the case if the counter mask of such an event is not</i></td></tr>
<tr><th id="270">270</th><td><i> * a subset of any other counter mask of a constraint with an equal or</i></td></tr>
<tr><th id="271">271</th><td><i> * higher weight, e.g.:</i></td></tr>
<tr><th id="272">272</th><td><i> *</i></td></tr>
<tr><th id="273">273</th><td><i> *  c_overlaps = EVENT_CONSTRAINT_OVERLAP(0, 0x09, 0);</i></td></tr>
<tr><th id="274">274</th><td><i> *  c_another1 = EVENT_CONSTRAINT(0, 0x07, 0);</i></td></tr>
<tr><th id="275">275</th><td><i> *  c_another2 = EVENT_CONSTRAINT(0, 0x38, 0);</i></td></tr>
<tr><th id="276">276</th><td><i> *</i></td></tr>
<tr><th id="277">277</th><td><i> * The event scheduler may not select the correct counter in the first</i></td></tr>
<tr><th id="278">278</th><td><i> * cycle because it needs to know which subsequent events will be</i></td></tr>
<tr><th id="279">279</th><td><i> * scheduled. It may fail to schedule the events then. So we set the</i></td></tr>
<tr><th id="280">280</th><td><i> * overlap flag for such constraints to give the scheduler a hint which</i></td></tr>
<tr><th id="281">281</th><td><i> * events to select for counter rescheduling.</i></td></tr>
<tr><th id="282">282</th><td><i> *</i></td></tr>
<tr><th id="283">283</th><td><i> * Care must be taken as the rescheduling algorithm is O(n!) which</i></td></tr>
<tr><th id="284">284</th><td><i> * will increase scheduling cycles for an over-committed system</i></td></tr>
<tr><th id="285">285</th><td><i> * dramatically.  The number of such EVENT_CONSTRAINT_OVERLAP() macros</i></td></tr>
<tr><th id="286">286</th><td><i> * and its counter masks must be kept at a minimum.</i></td></tr>
<tr><th id="287">287</th><td><i> */</i></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/EVENT_CONSTRAINT_OVERLAP" data-ref="_M/EVENT_CONSTRAINT_OVERLAP">EVENT_CONSTRAINT_OVERLAP</dfn>(c, n, m)	\</u></td></tr>
<tr><th id="289">289</th><td><u>	__EVENT_CONSTRAINT(c, n, m, HWEIGHT(n), 1, 0)</u></td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><i>/*</i></td></tr>
<tr><th id="292">292</th><td><i> * Constraint on the Event code.</i></td></tr>
<tr><th id="293">293</th><td><i> */</i></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/INTEL_EVENT_CONSTRAINT" data-ref="_M/INTEL_EVENT_CONSTRAINT">INTEL_EVENT_CONSTRAINT</dfn>(c, n)	\</u></td></tr>
<tr><th id="295">295</th><td><u>	EVENT_CONSTRAINT(c, n, ARCH_PERFMON_EVENTSEL_EVENT)</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><i>/*</i></td></tr>
<tr><th id="298">298</th><td><i> * Constraint on the Event code + UMask + fixed-mask</i></td></tr>
<tr><th id="299">299</th><td><i> *</i></td></tr>
<tr><th id="300">300</th><td><i> * filter mask to validate fixed counter events.</i></td></tr>
<tr><th id="301">301</th><td><i> * the following filters disqualify for fixed counters:</i></td></tr>
<tr><th id="302">302</th><td><i> *  - inv</i></td></tr>
<tr><th id="303">303</th><td><i> *  - edge</i></td></tr>
<tr><th id="304">304</th><td><i> *  - cnt-mask</i></td></tr>
<tr><th id="305">305</th><td><i> *  - in_tx</i></td></tr>
<tr><th id="306">306</th><td><i> *  - in_tx_checkpointed</i></td></tr>
<tr><th id="307">307</th><td><i> *  The other filters are supported by fixed counters.</i></td></tr>
<tr><th id="308">308</th><td><i> *  The any-thread option is supported starting with v3.</i></td></tr>
<tr><th id="309">309</th><td><i> */</i></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/FIXED_EVENT_FLAGS" data-ref="_M/FIXED_EVENT_FLAGS">FIXED_EVENT_FLAGS</dfn> (X86_RAW_EVENT_MASK|HSW_IN_TX|HSW_IN_TX_CHECKPOINTED)</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/FIXED_EVENT_CONSTRAINT" data-ref="_M/FIXED_EVENT_CONSTRAINT">FIXED_EVENT_CONSTRAINT</dfn>(c, n)	\</u></td></tr>
<tr><th id="312">312</th><td><u>	EVENT_CONSTRAINT(c, (1ULL &lt;&lt; (32+n)), FIXED_EVENT_FLAGS)</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><i>/*</i></td></tr>
<tr><th id="315">315</th><td><i> * Constraint on the Event code + UMask</i></td></tr>
<tr><th id="316">316</th><td><i> */</i></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/INTEL_UEVENT_CONSTRAINT" data-ref="_M/INTEL_UEVENT_CONSTRAINT">INTEL_UEVENT_CONSTRAINT</dfn>(c, n)	\</u></td></tr>
<tr><th id="318">318</th><td><u>	EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK)</u></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><i>/* Constraint on specific umask bit only + event */</i></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/INTEL_UBIT_EVENT_CONSTRAINT" data-ref="_M/INTEL_UBIT_EVENT_CONSTRAINT">INTEL_UBIT_EVENT_CONSTRAINT</dfn>(c, n)	\</u></td></tr>
<tr><th id="322">322</th><td><u>	EVENT_CONSTRAINT(c, n, ARCH_PERFMON_EVENTSEL_EVENT|(c))</u></td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><i>/* Like UEVENT_CONSTRAINT, but match flags too */</i></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/INTEL_FLAGS_UEVENT_CONSTRAINT" data-ref="_M/INTEL_FLAGS_UEVENT_CONSTRAINT">INTEL_FLAGS_UEVENT_CONSTRAINT</dfn>(c, n)	\</u></td></tr>
<tr><th id="326">326</th><td><u>	EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS)</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/INTEL_EXCLUEVT_CONSTRAINT" data-ref="_M/INTEL_EXCLUEVT_CONSTRAINT">INTEL_EXCLUEVT_CONSTRAINT</dfn>(c, n)	\</u></td></tr>
<tr><th id="329">329</th><td><u>	__EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK, \</u></td></tr>
<tr><th id="330">330</th><td><u>			   HWEIGHT(n), 0, PERF_X86_EVENT_EXCL)</u></td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/INTEL_PLD_CONSTRAINT" data-ref="_M/INTEL_PLD_CONSTRAINT">INTEL_PLD_CONSTRAINT</dfn>(c, n)	\</u></td></tr>
<tr><th id="333">333</th><td><u>	__EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \</u></td></tr>
<tr><th id="334">334</th><td><u>			   HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_LDLAT)</u></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/INTEL_PST_CONSTRAINT" data-ref="_M/INTEL_PST_CONSTRAINT">INTEL_PST_CONSTRAINT</dfn>(c, n)	\</u></td></tr>
<tr><th id="337">337</th><td><u>	__EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \</u></td></tr>
<tr><th id="338">338</th><td><u>			  HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_ST)</u></td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><i>/* Event constraint, but match on all event flags too. */</i></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/INTEL_FLAGS_EVENT_CONSTRAINT" data-ref="_M/INTEL_FLAGS_EVENT_CONSTRAINT">INTEL_FLAGS_EVENT_CONSTRAINT</dfn>(c, n) \</u></td></tr>
<tr><th id="342">342</th><td><u>	EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS)</u></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><i>/* Check only flags, but allow all event/umask */</i></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/INTEL_ALL_EVENT_CONSTRAINT" data-ref="_M/INTEL_ALL_EVENT_CONSTRAINT">INTEL_ALL_EVENT_CONSTRAINT</dfn>(code, n)	\</u></td></tr>
<tr><th id="346">346</th><td><u>	EVENT_CONSTRAINT(code, n, X86_ALL_EVENT_FLAGS)</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><i>/* Check flags and event code, and set the HSW store flag */</i></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/INTEL_FLAGS_EVENT_CONSTRAINT_DATALA_ST" data-ref="_M/INTEL_FLAGS_EVENT_CONSTRAINT_DATALA_ST">INTEL_FLAGS_EVENT_CONSTRAINT_DATALA_ST</dfn>(code, n) \</u></td></tr>
<tr><th id="350">350</th><td><u>	__EVENT_CONSTRAINT(code, n, 			\</u></td></tr>
<tr><th id="351">351</th><td><u>			  ARCH_PERFMON_EVENTSEL_EVENT|X86_ALL_EVENT_FLAGS, \</u></td></tr>
<tr><th id="352">352</th><td><u>			  HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_ST_HSW)</u></td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><i>/* Check flags and event code, and set the HSW load flag */</i></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/INTEL_FLAGS_EVENT_CONSTRAINT_DATALA_LD" data-ref="_M/INTEL_FLAGS_EVENT_CONSTRAINT_DATALA_LD">INTEL_FLAGS_EVENT_CONSTRAINT_DATALA_LD</dfn>(code, n) \</u></td></tr>
<tr><th id="356">356</th><td><u>	__EVENT_CONSTRAINT(code, n,			\</u></td></tr>
<tr><th id="357">357</th><td><u>			  ARCH_PERFMON_EVENTSEL_EVENT|X86_ALL_EVENT_FLAGS, \</u></td></tr>
<tr><th id="358">358</th><td><u>			  HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_LD_HSW)</u></td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/INTEL_FLAGS_EVENT_CONSTRAINT_DATALA_XLD" data-ref="_M/INTEL_FLAGS_EVENT_CONSTRAINT_DATALA_XLD">INTEL_FLAGS_EVENT_CONSTRAINT_DATALA_XLD</dfn>(code, n) \</u></td></tr>
<tr><th id="361">361</th><td><u>	__EVENT_CONSTRAINT(code, n,			\</u></td></tr>
<tr><th id="362">362</th><td><u>			  ARCH_PERFMON_EVENTSEL_EVENT|X86_ALL_EVENT_FLAGS, \</u></td></tr>
<tr><th id="363">363</th><td><u>			  HWEIGHT(n), 0, \</u></td></tr>
<tr><th id="364">364</th><td><u>			  PERF_X86_EVENT_PEBS_LD_HSW|PERF_X86_EVENT_EXCL)</u></td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><i>/* Check flags and event code/umask, and set the HSW store flag */</i></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_ST" data-ref="_M/INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_ST">INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_ST</dfn>(code, n) \</u></td></tr>
<tr><th id="368">368</th><td><u>	__EVENT_CONSTRAINT(code, n, 			\</u></td></tr>
<tr><th id="369">369</th><td><u>			  INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \</u></td></tr>
<tr><th id="370">370</th><td><u>			  HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_ST_HSW)</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_XST" data-ref="_M/INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_XST">INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_XST</dfn>(code, n) \</u></td></tr>
<tr><th id="373">373</th><td><u>	__EVENT_CONSTRAINT(code, n,			\</u></td></tr>
<tr><th id="374">374</th><td><u>			  INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \</u></td></tr>
<tr><th id="375">375</th><td><u>			  HWEIGHT(n), 0, \</u></td></tr>
<tr><th id="376">376</th><td><u>			  PERF_X86_EVENT_PEBS_ST_HSW|PERF_X86_EVENT_EXCL)</u></td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><i>/* Check flags and event code/umask, and set the HSW load flag */</i></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_LD" data-ref="_M/INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_LD">INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_LD</dfn>(code, n) \</u></td></tr>
<tr><th id="380">380</th><td><u>	__EVENT_CONSTRAINT(code, n, 			\</u></td></tr>
<tr><th id="381">381</th><td><u>			  INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \</u></td></tr>
<tr><th id="382">382</th><td><u>			  HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_LD_HSW)</u></td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_XLD" data-ref="_M/INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_XLD">INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_XLD</dfn>(code, n) \</u></td></tr>
<tr><th id="385">385</th><td><u>	__EVENT_CONSTRAINT(code, n,			\</u></td></tr>
<tr><th id="386">386</th><td><u>			  INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \</u></td></tr>
<tr><th id="387">387</th><td><u>			  HWEIGHT(n), 0, \</u></td></tr>
<tr><th id="388">388</th><td><u>			  PERF_X86_EVENT_PEBS_LD_HSW|PERF_X86_EVENT_EXCL)</u></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><i>/* Check flags and event code/umask, and set the HSW N/A flag */</i></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_NA" data-ref="_M/INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_NA">INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_NA</dfn>(code, n) \</u></td></tr>
<tr><th id="392">392</th><td><u>	__EVENT_CONSTRAINT(code, n, 			\</u></td></tr>
<tr><th id="393">393</th><td><u>			  INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \</u></td></tr>
<tr><th id="394">394</th><td><u>			  HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_NA_HSW)</u></td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><i>/*</i></td></tr>
<tr><th id="398">398</th><td><i> * We define the end marker as having a weight of -1</i></td></tr>
<tr><th id="399">399</th><td><i> * to enable blacklisting of events using a counter bitmask</i></td></tr>
<tr><th id="400">400</th><td><i> * of zero and thus a weight of zero.</i></td></tr>
<tr><th id="401">401</th><td><i> * The end marker has a weight that cannot possibly be</i></td></tr>
<tr><th id="402">402</th><td><i> * obtained from counting the bits in the bitmask.</i></td></tr>
<tr><th id="403">403</th><td><i> */</i></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/EVENT_CONSTRAINT_END" data-ref="_M/EVENT_CONSTRAINT_END">EVENT_CONSTRAINT_END</dfn> { .weight = -1 }</u></td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><i>/*</i></td></tr>
<tr><th id="407">407</th><td><i> * Check for end marker with weight == -1</i></td></tr>
<tr><th id="408">408</th><td><i> */</i></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/for_each_event_constraint" data-ref="_M/for_each_event_constraint">for_each_event_constraint</dfn>(e, c)	\</u></td></tr>
<tr><th id="410">410</th><td><u>	for ((e) = (c); (e)-&gt;weight != -1; (e)++)</u></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><i>/*</i></td></tr>
<tr><th id="413">413</th><td><i> * Extra registers for specific events.</i></td></tr>
<tr><th id="414">414</th><td><i> *</i></td></tr>
<tr><th id="415">415</th><td><i> * Some events need large masks and require external MSRs.</i></td></tr>
<tr><th id="416">416</th><td><i> * Those extra MSRs end up being shared for all events on</i></td></tr>
<tr><th id="417">417</th><td><i> * a PMU and sometimes between PMU of sibling HT threads.</i></td></tr>
<tr><th id="418">418</th><td><i> * In either case, the kernel needs to handle conflicting</i></td></tr>
<tr><th id="419">419</th><td><i> * accesses to those extra, shared, regs. The data structure</i></td></tr>
<tr><th id="420">420</th><td><i> * to manage those registers is stored in cpu_hw_event.</i></td></tr>
<tr><th id="421">421</th><td><i> */</i></td></tr>
<tr><th id="422">422</th><td><b>struct</b> <dfn class="type def" id="extra_reg" title='extra_reg' data-ref="extra_reg">extra_reg</dfn> {</td></tr>
<tr><th id="423">423</th><td>	<em>unsigned</em> <em>int</em>		<dfn class="decl field" id="extra_reg::event" title='extra_reg::event' data-ref="extra_reg::event">event</dfn>;</td></tr>
<tr><th id="424">424</th><td>	<em>unsigned</em> <em>int</em>		<dfn class="decl field" id="extra_reg::msr" title='extra_reg::msr' data-ref="extra_reg::msr">msr</dfn>;</td></tr>
<tr><th id="425">425</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>			<dfn class="decl field" id="extra_reg::config_mask" title='extra_reg::config_mask' data-ref="extra_reg::config_mask">config_mask</dfn>;</td></tr>
<tr><th id="426">426</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>			<dfn class="decl field" id="extra_reg::valid_mask" title='extra_reg::valid_mask' data-ref="extra_reg::valid_mask">valid_mask</dfn>;</td></tr>
<tr><th id="427">427</th><td>	<em>int</em>			<dfn class="decl field" id="extra_reg::idx" title='extra_reg::idx' data-ref="extra_reg::idx">idx</dfn>;  <i>/* per_xxx-&gt;regs[] reg index */</i></td></tr>
<tr><th id="428">428</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a>			<dfn class="decl field" id="extra_reg::extra_msr_access" title='extra_reg::extra_msr_access' data-ref="extra_reg::extra_msr_access">extra_msr_access</dfn>;</td></tr>
<tr><th id="429">429</th><td>};</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/EVENT_EXTRA_REG" data-ref="_M/EVENT_EXTRA_REG">EVENT_EXTRA_REG</dfn>(e, ms, m, vm, i) {	\</u></td></tr>
<tr><th id="432">432</th><td><u>	.event = (e),			\</u></td></tr>
<tr><th id="433">433</th><td><u>	.msr = (ms),			\</u></td></tr>
<tr><th id="434">434</th><td><u>	.config_mask = (m),		\</u></td></tr>
<tr><th id="435">435</th><td><u>	.valid_mask = (vm),		\</u></td></tr>
<tr><th id="436">436</th><td><u>	.idx = EXTRA_REG_##i,		\</u></td></tr>
<tr><th id="437">437</th><td><u>	.extra_msr_access = true,	\</u></td></tr>
<tr><th id="438">438</th><td><u>	}</u></td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/INTEL_EVENT_EXTRA_REG" data-ref="_M/INTEL_EVENT_EXTRA_REG">INTEL_EVENT_EXTRA_REG</dfn>(event, msr, vm, idx)	\</u></td></tr>
<tr><th id="441">441</th><td><u>	EVENT_EXTRA_REG(event, msr, ARCH_PERFMON_EVENTSEL_EVENT, vm, idx)</u></td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/INTEL_UEVENT_EXTRA_REG" data-ref="_M/INTEL_UEVENT_EXTRA_REG">INTEL_UEVENT_EXTRA_REG</dfn>(event, msr, vm, idx) \</u></td></tr>
<tr><th id="444">444</th><td><u>	EVENT_EXTRA_REG(event, msr, ARCH_PERFMON_EVENTSEL_EVENT | \</u></td></tr>
<tr><th id="445">445</th><td><u>			ARCH_PERFMON_EVENTSEL_UMASK, vm, idx)</u></td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG" data-ref="_M/INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG">INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG</dfn>(c) \</u></td></tr>
<tr><th id="448">448</th><td><u>	INTEL_UEVENT_EXTRA_REG(c, \</u></td></tr>
<tr><th id="449">449</th><td><u>			       MSR_PEBS_LD_LAT_THRESHOLD, \</u></td></tr>
<tr><th id="450">450</th><td><u>			       0xffff, \</u></td></tr>
<tr><th id="451">451</th><td><u>			       LDLAT)</u></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/EVENT_EXTRA_END" data-ref="_M/EVENT_EXTRA_END">EVENT_EXTRA_END</dfn> EVENT_EXTRA_REG(0, 0, 0, 0, RSP_0)</u></td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td><b>union</b> <dfn class="type def" id="perf_capabilities" title='perf_capabilities' data-ref="perf_capabilities">perf_capabilities</dfn> {</td></tr>
<tr><th id="456">456</th><td>	<b>struct</b> {</td></tr>
<tr><th id="457">457</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>	<dfn class="decl field" id="perf_capabilities::(anonymous)::lbr_format" title='perf_capabilities::(anonymous struct)::lbr_format' data-ref="perf_capabilities::(anonymous)::lbr_format">lbr_format</dfn>:<var>6</var>;</td></tr>
<tr><th id="458">458</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>	<dfn class="decl field" id="perf_capabilities::(anonymous)::pebs_trap" title='perf_capabilities::(anonymous struct)::pebs_trap' data-ref="perf_capabilities::(anonymous)::pebs_trap">pebs_trap</dfn>:<var>1</var>;</td></tr>
<tr><th id="459">459</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>	<dfn class="decl field" id="perf_capabilities::(anonymous)::pebs_arch_reg" title='perf_capabilities::(anonymous struct)::pebs_arch_reg' data-ref="perf_capabilities::(anonymous)::pebs_arch_reg">pebs_arch_reg</dfn>:<var>1</var>;</td></tr>
<tr><th id="460">460</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>	<dfn class="decl field" id="perf_capabilities::(anonymous)::pebs_format" title='perf_capabilities::(anonymous struct)::pebs_format' data-ref="perf_capabilities::(anonymous)::pebs_format">pebs_format</dfn>:<var>4</var>;</td></tr>
<tr><th id="461">461</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>	<dfn class="decl field" id="perf_capabilities::(anonymous)::smm_freeze" title='perf_capabilities::(anonymous struct)::smm_freeze' data-ref="perf_capabilities::(anonymous)::smm_freeze">smm_freeze</dfn>:<var>1</var>;</td></tr>
<tr><th id="462">462</th><td>		<i>/*</i></td></tr>
<tr><th id="463">463</th><td><i>		 * PMU supports separate counter range for writing</i></td></tr>
<tr><th id="464">464</th><td><i>		 * values &gt; 32bit.</i></td></tr>
<tr><th id="465">465</th><td><i>		 */</i></td></tr>
<tr><th id="466">466</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>	<dfn class="decl field" id="perf_capabilities::(anonymous)::full_width_write" title='perf_capabilities::(anonymous struct)::full_width_write' data-ref="perf_capabilities::(anonymous)::full_width_write">full_width_write</dfn>:<var>1</var>;</td></tr>
<tr><th id="467">467</th><td>	};</td></tr>
<tr><th id="468">468</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>	<dfn class="decl field" id="perf_capabilities::capabilities" title='perf_capabilities::capabilities' data-ref="perf_capabilities::capabilities">capabilities</dfn>;</td></tr>
<tr><th id="469">469</th><td>};</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><b>struct</b> <dfn class="type def" id="x86_pmu_quirk" title='x86_pmu_quirk' data-ref="x86_pmu_quirk">x86_pmu_quirk</dfn> {</td></tr>
<tr><th id="472">472</th><td>	<b>struct</b> <a class="type" href="#x86_pmu_quirk" title='x86_pmu_quirk' data-ref="x86_pmu_quirk">x86_pmu_quirk</a> *<dfn class="decl field" id="x86_pmu_quirk::next" title='x86_pmu_quirk::next' data-ref="x86_pmu_quirk::next">next</dfn>;</td></tr>
<tr><th id="473">473</th><td>	<em>void</em> (*<dfn class="decl field" id="x86_pmu_quirk::func" title='x86_pmu_quirk::func' data-ref="x86_pmu_quirk::func">func</dfn>)(<em>void</em>);</td></tr>
<tr><th id="474">474</th><td>};</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><b>union</b> <dfn class="type def" id="x86_pmu_config" title='x86_pmu_config' data-ref="x86_pmu_config">x86_pmu_config</dfn> {</td></tr>
<tr><th id="477">477</th><td>	<b>struct</b> {</td></tr>
<tr><th id="478">478</th><td>		<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="x86_pmu_config::(anonymous)::event" title='x86_pmu_config::(anonymous struct)::event' data-ref="x86_pmu_config::(anonymous)::event">event</dfn>:<var>8</var>,</td></tr>
<tr><th id="479">479</th><td>		    <dfn class="decl field" id="x86_pmu_config::(anonymous)::umask" title='x86_pmu_config::(anonymous struct)::umask' data-ref="x86_pmu_config::(anonymous)::umask">umask</dfn>:<var>8</var>,</td></tr>
<tr><th id="480">480</th><td>		    <dfn class="decl field" id="x86_pmu_config::(anonymous)::usr" title='x86_pmu_config::(anonymous struct)::usr' data-ref="x86_pmu_config::(anonymous)::usr">usr</dfn>:<var>1</var>,</td></tr>
<tr><th id="481">481</th><td>		    <dfn class="decl field" id="x86_pmu_config::(anonymous)::os" title='x86_pmu_config::(anonymous struct)::os' data-ref="x86_pmu_config::(anonymous)::os">os</dfn>:<var>1</var>,</td></tr>
<tr><th id="482">482</th><td>		    <dfn class="decl field" id="x86_pmu_config::(anonymous)::edge" title='x86_pmu_config::(anonymous struct)::edge' data-ref="x86_pmu_config::(anonymous)::edge">edge</dfn>:<var>1</var>,</td></tr>
<tr><th id="483">483</th><td>		    <dfn class="decl field" id="x86_pmu_config::(anonymous)::pc" title='x86_pmu_config::(anonymous struct)::pc' data-ref="x86_pmu_config::(anonymous)::pc">pc</dfn>:<var>1</var>,</td></tr>
<tr><th id="484">484</th><td>		    <dfn class="decl field" id="x86_pmu_config::(anonymous)::interrupt" title='x86_pmu_config::(anonymous struct)::interrupt' data-ref="x86_pmu_config::(anonymous)::interrupt">interrupt</dfn>:<var>1</var>,</td></tr>
<tr><th id="485">485</th><td>		    <dfn class="decl field" id="x86_pmu_config::(anonymous)::__reserved1" title='x86_pmu_config::(anonymous struct)::__reserved1' data-ref="x86_pmu_config::(anonymous)::__reserved1">__reserved1</dfn>:<var>1</var>,</td></tr>
<tr><th id="486">486</th><td>		    <dfn class="decl field" id="x86_pmu_config::(anonymous)::en" title='x86_pmu_config::(anonymous struct)::en' data-ref="x86_pmu_config::(anonymous)::en">en</dfn>:<var>1</var>,</td></tr>
<tr><th id="487">487</th><td>		    <dfn class="decl field" id="x86_pmu_config::(anonymous)::inv" title='x86_pmu_config::(anonymous struct)::inv' data-ref="x86_pmu_config::(anonymous)::inv">inv</dfn>:<var>1</var>,</td></tr>
<tr><th id="488">488</th><td>		    <dfn class="decl field" id="x86_pmu_config::(anonymous)::cmask" title='x86_pmu_config::(anonymous struct)::cmask' data-ref="x86_pmu_config::(anonymous)::cmask">cmask</dfn>:<var>8</var>,</td></tr>
<tr><th id="489">489</th><td>		    <dfn class="decl field" id="x86_pmu_config::(anonymous)::event2" title='x86_pmu_config::(anonymous struct)::event2' data-ref="x86_pmu_config::(anonymous)::event2">event2</dfn>:<var>4</var>,</td></tr>
<tr><th id="490">490</th><td>		    <dfn class="decl field" id="x86_pmu_config::(anonymous)::__reserved2" title='x86_pmu_config::(anonymous struct)::__reserved2' data-ref="x86_pmu_config::(anonymous)::__reserved2">__reserved2</dfn>:<var>4</var>,</td></tr>
<tr><th id="491">491</th><td>		    <dfn class="decl field" id="x86_pmu_config::(anonymous)::go" title='x86_pmu_config::(anonymous struct)::go' data-ref="x86_pmu_config::(anonymous)::go">go</dfn>:<var>1</var>,</td></tr>
<tr><th id="492">492</th><td>		    <dfn class="decl field" id="x86_pmu_config::(anonymous)::ho" title='x86_pmu_config::(anonymous struct)::ho' data-ref="x86_pmu_config::(anonymous)::ho">ho</dfn>:<var>1</var>;</td></tr>
<tr><th id="493">493</th><td>	} <dfn class="decl field" id="x86_pmu_config::bits" title='x86_pmu_config::bits' data-ref="x86_pmu_config::bits">bits</dfn>;</td></tr>
<tr><th id="494">494</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="x86_pmu_config::value" title='x86_pmu_config::value' data-ref="x86_pmu_config::value">value</dfn>;</td></tr>
<tr><th id="495">495</th><td>};</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/X86_CONFIG" data-ref="_M/X86_CONFIG">X86_CONFIG</dfn>(args...) ((union x86_pmu_config){.bits = {args}}).value</u></td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><b>enum</b> {</td></tr>
<tr><th id="500">500</th><td>	<dfn class="enum" id="x86_lbr_exclusive_lbr" title='x86_lbr_exclusive_lbr' data-ref="x86_lbr_exclusive_lbr">x86_lbr_exclusive_lbr</dfn>,</td></tr>
<tr><th id="501">501</th><td>	<dfn class="enum" id="x86_lbr_exclusive_bts" title='x86_lbr_exclusive_bts' data-ref="x86_lbr_exclusive_bts">x86_lbr_exclusive_bts</dfn>,</td></tr>
<tr><th id="502">502</th><td>	<dfn class="enum" id="x86_lbr_exclusive_pt" title='x86_lbr_exclusive_pt' data-ref="x86_lbr_exclusive_pt">x86_lbr_exclusive_pt</dfn>,</td></tr>
<tr><th id="503">503</th><td>	<dfn class="enum" id="x86_lbr_exclusive_max" title='x86_lbr_exclusive_max' data-ref="x86_lbr_exclusive_max">x86_lbr_exclusive_max</dfn>,</td></tr>
<tr><th id="504">504</th><td>};</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td><i>/*</i></td></tr>
<tr><th id="507">507</th><td><i> * struct x86_pmu - generic x86 pmu</i></td></tr>
<tr><th id="508">508</th><td><i> */</i></td></tr>
<tr><th id="509">509</th><td><b>struct</b> <dfn class="type def" id="x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</dfn> {</td></tr>
<tr><th id="510">510</th><td>	<i>/*</i></td></tr>
<tr><th id="511">511</th><td><i>	 * Generic x86 PMC bits</i></td></tr>
<tr><th id="512">512</th><td><i>	 */</i></td></tr>
<tr><th id="513">513</th><td>	<em>const</em> <em>char</em>	*<dfn class="decl field" id="x86_pmu::name" title='x86_pmu::name' data-ref="x86_pmu::name">name</dfn>;</td></tr>
<tr><th id="514">514</th><td>	<em>int</em>		<dfn class="decl field" id="x86_pmu::version" title='x86_pmu::version' data-ref="x86_pmu::version">version</dfn>;</td></tr>
<tr><th id="515">515</th><td>	<em>int</em>		(*<dfn class="decl field" id="x86_pmu::handle_irq" title='x86_pmu::handle_irq' data-ref="x86_pmu::handle_irq">handle_irq</dfn>)(<b>struct</b> <a class="type" href="../include/asm/ptrace.h.html#pt_regs" title='pt_regs' data-ref="pt_regs">pt_regs</a> *);</td></tr>
<tr><th id="516">516</th><td>	<em>void</em>		(*<dfn class="decl field" id="x86_pmu::disable_all" title='x86_pmu::disable_all' data-ref="x86_pmu::disable_all">disable_all</dfn>)(<em>void</em>);</td></tr>
<tr><th id="517">517</th><td>	<em>void</em>		(*<dfn class="decl field" id="x86_pmu::enable_all" title='x86_pmu::enable_all' data-ref="x86_pmu::enable_all">enable_all</dfn>)(<em>int</em> <dfn class="local col1 decl" id="1added" title='added' data-type='int' data-ref="1added">added</dfn>);</td></tr>
<tr><th id="518">518</th><td>	<em>void</em>		(*<dfn class="decl field" id="x86_pmu::enable" title='x86_pmu::enable' data-ref="x86_pmu::enable">enable</dfn>)(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *);</td></tr>
<tr><th id="519">519</th><td>	<em>void</em>		(*<dfn class="decl field" id="x86_pmu::disable" title='x86_pmu::disable' data-ref="x86_pmu::disable">disable</dfn>)(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *);</td></tr>
<tr><th id="520">520</th><td>	<em>void</em>		(*<dfn class="decl field" id="x86_pmu::add" title='x86_pmu::add' data-ref="x86_pmu::add">add</dfn>)(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *);</td></tr>
<tr><th id="521">521</th><td>	<em>void</em>		(*<dfn class="decl field" id="x86_pmu::del" title='x86_pmu::del' data-ref="x86_pmu::del">del</dfn>)(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *);</td></tr>
<tr><th id="522">522</th><td>	<em>int</em>		(*<dfn class="decl field" id="x86_pmu::hw_config" title='x86_pmu::hw_config' data-ref="x86_pmu::hw_config">hw_config</dfn>)(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col2 decl" id="2event" title='event' data-type='struct perf_event *' data-ref="2event">event</dfn>);</td></tr>
<tr><th id="523">523</th><td>	<em>int</em>		(*<dfn class="decl field" id="x86_pmu::schedule_events" title='x86_pmu::schedule_events' data-ref="x86_pmu::schedule_events">schedule_events</dfn>)(<b>struct</b> <a class="type" href="#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col3 decl" id="3cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="3cpuc">cpuc</dfn>, <em>int</em> <dfn class="local col4 decl" id="4n" title='n' data-type='int' data-ref="4n">n</dfn>, <em>int</em> *<dfn class="local col5 decl" id="5assign" title='assign' data-type='int *' data-ref="5assign">assign</dfn>);</td></tr>
<tr><th id="524">524</th><td>	<em>unsigned</em>	<dfn class="decl field" id="x86_pmu::eventsel" title='x86_pmu::eventsel' data-ref="x86_pmu::eventsel">eventsel</dfn>;</td></tr>
<tr><th id="525">525</th><td>	<em>unsigned</em>	<dfn class="decl field" id="x86_pmu::perfctr" title='x86_pmu::perfctr' data-ref="x86_pmu::perfctr">perfctr</dfn>;</td></tr>
<tr><th id="526">526</th><td>	<em>int</em>		(*<dfn class="decl field" id="x86_pmu::addr_offset" title='x86_pmu::addr_offset' data-ref="x86_pmu::addr_offset">addr_offset</dfn>)(<em>int</em> <dfn class="local col6 decl" id="6index" title='index' data-type='int' data-ref="6index">index</dfn>, <a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col7 decl" id="7eventsel" title='eventsel' data-type='bool' data-ref="7eventsel">eventsel</dfn>);</td></tr>
<tr><th id="527">527</th><td>	<em>int</em>		(*<dfn class="decl field" id="x86_pmu::rdpmc_index" title='x86_pmu::rdpmc_index' data-ref="x86_pmu::rdpmc_index">rdpmc_index</dfn>)(<em>int</em> <dfn class="local col8 decl" id="8index" title='index' data-type='int' data-ref="8index">index</dfn>);</td></tr>
<tr><th id="528">528</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>		(*<dfn class="decl field" id="x86_pmu::event_map" title='x86_pmu::event_map' data-ref="x86_pmu::event_map">event_map</dfn>)(<em>int</em>);</td></tr>
<tr><th id="529">529</th><td>	<em>int</em>		<dfn class="decl field" id="x86_pmu::max_events" title='x86_pmu::max_events' data-ref="x86_pmu::max_events">max_events</dfn>;</td></tr>
<tr><th id="530">530</th><td>	<em>int</em>		<dfn class="decl field" id="x86_pmu::num_counters" title='x86_pmu::num_counters' data-ref="x86_pmu::num_counters">num_counters</dfn>;</td></tr>
<tr><th id="531">531</th><td>	<em>int</em>		<dfn class="decl field" id="x86_pmu::num_counters_fixed" title='x86_pmu::num_counters_fixed' data-ref="x86_pmu::num_counters_fixed">num_counters_fixed</dfn>;</td></tr>
<tr><th id="532">532</th><td>	<em>int</em>		<dfn class="decl field" id="x86_pmu::cntval_bits" title='x86_pmu::cntval_bits' data-ref="x86_pmu::cntval_bits">cntval_bits</dfn>;</td></tr>
<tr><th id="533">533</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>		<dfn class="decl field" id="x86_pmu::cntval_mask" title='x86_pmu::cntval_mask' data-ref="x86_pmu::cntval_mask">cntval_mask</dfn>;</td></tr>
<tr><th id="534">534</th><td>	<b>union</b> {</td></tr>
<tr><th id="535">535</th><td>			<em>unsigned</em> <em>long</em> <dfn class="decl field" id="x86_pmu::(anonymous)::events_maskl" title='x86_pmu::(anonymous union)::events_maskl' data-ref="x86_pmu::(anonymous)::events_maskl">events_maskl</dfn>;</td></tr>
<tr><th id="536">536</th><td>			<em>unsigned</em> <em>long</em> <dfn class="decl field" id="x86_pmu::(anonymous)::events_mask" title='x86_pmu::(anonymous union)::events_mask' data-ref="x86_pmu::(anonymous)::events_mask">events_mask</dfn>[<a class="macro" href="../../../include/linux/bitops.h.html#14" title="(((7) + (8 * sizeof(long)) - 1) / (8 * sizeof(long)))" data-ref="_M/BITS_TO_LONGS">BITS_TO_LONGS</a>(<a class="macro" href="../include/asm/perf_event.h.html#80" title="7" data-ref="_M/ARCH_PERFMON_EVENTS_COUNT">ARCH_PERFMON_EVENTS_COUNT</a>)];</td></tr>
<tr><th id="537">537</th><td>	};</td></tr>
<tr><th id="538">538</th><td>	<em>int</em>		<dfn class="decl field" id="x86_pmu::events_mask_len" title='x86_pmu::events_mask_len' data-ref="x86_pmu::events_mask_len">events_mask_len</dfn>;</td></tr>
<tr><th id="539">539</th><td>	<em>int</em>		<dfn class="decl field" id="x86_pmu::apic" title='x86_pmu::apic' data-ref="x86_pmu::apic">apic</dfn>;</td></tr>
<tr><th id="540">540</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>		<dfn class="decl field" id="x86_pmu::max_period" title='x86_pmu::max_period' data-ref="x86_pmu::max_period">max_period</dfn>;</td></tr>
<tr><th id="541">541</th><td>	<b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> *</td></tr>
<tr><th id="542">542</th><td>			(*<dfn class="decl field" id="x86_pmu::get_event_constraints" title='x86_pmu::get_event_constraints' data-ref="x86_pmu::get_event_constraints">get_event_constraints</dfn>)(<b>struct</b> <a class="type" href="#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col9 decl" id="9cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="9cpuc">cpuc</dfn>,</td></tr>
<tr><th id="543">543</th><td>						 <em>int</em> <dfn class="local col0 decl" id="10idx" title='idx' data-type='int' data-ref="10idx">idx</dfn>,</td></tr>
<tr><th id="544">544</th><td>						 <b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col1 decl" id="11event" title='event' data-type='struct perf_event *' data-ref="11event">event</dfn>);</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>	<em>void</em>		(*<dfn class="decl field" id="x86_pmu::put_event_constraints" title='x86_pmu::put_event_constraints' data-ref="x86_pmu::put_event_constraints">put_event_constraints</dfn>)(<b>struct</b> <a class="type" href="#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col2 decl" id="12cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="12cpuc">cpuc</dfn>,</td></tr>
<tr><th id="547">547</th><td>						 <b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col3 decl" id="13event" title='event' data-type='struct perf_event *' data-ref="13event">event</dfn>);</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>	<em>void</em>		(*<dfn class="decl field" id="x86_pmu::start_scheduling" title='x86_pmu::start_scheduling' data-ref="x86_pmu::start_scheduling">start_scheduling</dfn>)(<b>struct</b> <a class="type" href="#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col4 decl" id="14cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="14cpuc">cpuc</dfn>);</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>	<em>void</em>		(*<dfn class="decl field" id="x86_pmu::commit_scheduling" title='x86_pmu::commit_scheduling' data-ref="x86_pmu::commit_scheduling">commit_scheduling</dfn>)(<b>struct</b> <a class="type" href="#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col5 decl" id="15cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="15cpuc">cpuc</dfn>, <em>int</em> <dfn class="local col6 decl" id="16idx" title='idx' data-type='int' data-ref="16idx">idx</dfn>, <em>int</em> <dfn class="local col7 decl" id="17cntr" title='cntr' data-type='int' data-ref="17cntr">cntr</dfn>);</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>	<em>void</em>		(*<dfn class="decl field" id="x86_pmu::stop_scheduling" title='x86_pmu::stop_scheduling' data-ref="x86_pmu::stop_scheduling">stop_scheduling</dfn>)(<b>struct</b> <a class="type" href="#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col8 decl" id="18cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="18cpuc">cpuc</dfn>);</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>	<b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> *<dfn class="decl field" id="x86_pmu::event_constraints" title='x86_pmu::event_constraints' data-ref="x86_pmu::event_constraints">event_constraints</dfn>;</td></tr>
<tr><th id="556">556</th><td>	<b>struct</b> <a class="type" href="#x86_pmu_quirk" title='x86_pmu_quirk' data-ref="x86_pmu_quirk">x86_pmu_quirk</a> *<dfn class="decl field" id="x86_pmu::quirks" title='x86_pmu::quirks' data-ref="x86_pmu::quirks">quirks</dfn>;</td></tr>
<tr><th id="557">557</th><td>	<em>int</em>		<dfn class="decl field" id="x86_pmu::perfctr_second_write" title='x86_pmu::perfctr_second_write' data-ref="x86_pmu::perfctr_second_write">perfctr_second_write</dfn>;</td></tr>
<tr><th id="558">558</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a>		<dfn class="decl field" id="x86_pmu::late_ack" title='x86_pmu::late_ack' data-ref="x86_pmu::late_ack">late_ack</dfn>;</td></tr>
<tr><th id="559">559</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>		(*<dfn class="decl field" id="x86_pmu::limit_period" title='x86_pmu::limit_period' data-ref="x86_pmu::limit_period">limit_period</dfn>)(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col9 decl" id="19event" title='event' data-type='struct perf_event *' data-ref="19event">event</dfn>, <a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col0 decl" id="20l" title='l' data-type='u64' data-ref="20l">l</dfn>);</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>	<i>/*</i></td></tr>
<tr><th id="562">562</th><td><i>	 * sysfs attrs</i></td></tr>
<tr><th id="563">563</th><td><i>	 */</i></td></tr>
<tr><th id="564">564</th><td>	<em>int</em>		<dfn class="decl field" id="x86_pmu::attr_rdpmc_broken" title='x86_pmu::attr_rdpmc_broken' data-ref="x86_pmu::attr_rdpmc_broken">attr_rdpmc_broken</dfn>;</td></tr>
<tr><th id="565">565</th><td>	<em>int</em>		<dfn class="decl field" id="x86_pmu::attr_rdpmc" title='x86_pmu::attr_rdpmc' data-ref="x86_pmu::attr_rdpmc">attr_rdpmc</dfn>;</td></tr>
<tr><th id="566">566</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/sysfs.h.html#attribute" title='attribute' data-ref="attribute">attribute</a> **<dfn class="decl field" id="x86_pmu::format_attrs" title='x86_pmu::format_attrs' data-ref="x86_pmu::format_attrs">format_attrs</dfn>;</td></tr>
<tr><th id="567">567</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/sysfs.h.html#attribute" title='attribute' data-ref="attribute">attribute</a> **<dfn class="decl field" id="x86_pmu::event_attrs" title='x86_pmu::event_attrs' data-ref="x86_pmu::event_attrs">event_attrs</dfn>;</td></tr>
<tr><th id="568">568</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/sysfs.h.html#attribute" title='attribute' data-ref="attribute">attribute</a> **<dfn class="decl field" id="x86_pmu::caps_attrs" title='x86_pmu::caps_attrs' data-ref="x86_pmu::caps_attrs">caps_attrs</dfn>;</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#ssize_t" title='ssize_t' data-type='__kernel_ssize_t' data-ref="ssize_t">ssize_t</a>		(*<dfn class="decl field" id="x86_pmu::events_sysfs_show" title='x86_pmu::events_sysfs_show' data-ref="x86_pmu::events_sysfs_show">events_sysfs_show</dfn>)(<em>char</em> *<dfn class="local col1 decl" id="21page" title='page' data-type='char *' data-ref="21page">page</dfn>, <a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col2 decl" id="22config" title='config' data-type='u64' data-ref="22config">config</dfn>);</td></tr>
<tr><th id="571">571</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/sysfs.h.html#attribute" title='attribute' data-ref="attribute">attribute</a> **<dfn class="decl field" id="x86_pmu::cpu_events" title='x86_pmu::cpu_events' data-ref="x86_pmu::cpu_events">cpu_events</dfn>;</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>	<em>unsigned</em> <em>long</em>	<dfn class="decl field" id="x86_pmu::attr_freeze_on_smi" title='x86_pmu::attr_freeze_on_smi' data-ref="x86_pmu::attr_freeze_on_smi">attr_freeze_on_smi</dfn>;</td></tr>
<tr><th id="574">574</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/sysfs.h.html#attribute" title='attribute' data-ref="attribute">attribute</a> **<dfn class="decl field" id="x86_pmu::attrs" title='x86_pmu::attrs' data-ref="x86_pmu::attrs">attrs</dfn>;</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>	<i>/*</i></td></tr>
<tr><th id="577">577</th><td><i>	 * CPU Hotplug hooks</i></td></tr>
<tr><th id="578">578</th><td><i>	 */</i></td></tr>
<tr><th id="579">579</th><td>	<em>int</em>		(*<dfn class="decl field" id="x86_pmu::cpu_prepare" title='x86_pmu::cpu_prepare' data-ref="x86_pmu::cpu_prepare">cpu_prepare</dfn>)(<em>int</em> <dfn class="local col3 decl" id="23cpu" title='cpu' data-type='int' data-ref="23cpu">cpu</dfn>);</td></tr>
<tr><th id="580">580</th><td>	<em>void</em>		(*<dfn class="decl field" id="x86_pmu::cpu_starting" title='x86_pmu::cpu_starting' data-ref="x86_pmu::cpu_starting">cpu_starting</dfn>)(<em>int</em> <dfn class="local col4 decl" id="24cpu" title='cpu' data-type='int' data-ref="24cpu">cpu</dfn>);</td></tr>
<tr><th id="581">581</th><td>	<em>void</em>		(*<dfn class="decl field" id="x86_pmu::cpu_dying" title='x86_pmu::cpu_dying' data-ref="x86_pmu::cpu_dying">cpu_dying</dfn>)(<em>int</em> <dfn class="local col5 decl" id="25cpu" title='cpu' data-type='int' data-ref="25cpu">cpu</dfn>);</td></tr>
<tr><th id="582">582</th><td>	<em>void</em>		(*<dfn class="decl field" id="x86_pmu::cpu_dead" title='x86_pmu::cpu_dead' data-ref="x86_pmu::cpu_dead">cpu_dead</dfn>)(<em>int</em> <dfn class="local col6 decl" id="26cpu" title='cpu' data-type='int' data-ref="26cpu">cpu</dfn>);</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>	<em>void</em>		(*<dfn class="decl field" id="x86_pmu::check_microcode" title='x86_pmu::check_microcode' data-ref="x86_pmu::check_microcode">check_microcode</dfn>)(<em>void</em>);</td></tr>
<tr><th id="585">585</th><td>	<em>void</em>		(*<dfn class="decl field" id="x86_pmu::sched_task" title='x86_pmu::sched_task' data-ref="x86_pmu::sched_task">sched_task</dfn>)(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event_context" title='perf_event_context' data-ref="perf_event_context">perf_event_context</a> *<dfn class="local col7 decl" id="27ctx" title='ctx' data-type='struct perf_event_context *' data-ref="27ctx">ctx</dfn>,</td></tr>
<tr><th id="586">586</th><td>				      <a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col8 decl" id="28sched_in" title='sched_in' data-type='bool' data-ref="28sched_in">sched_in</dfn>);</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>	<i>/*</i></td></tr>
<tr><th id="589">589</th><td><i>	 * Intel Arch Perfmon v2+</i></td></tr>
<tr><th id="590">590</th><td><i>	 */</i></td></tr>
<tr><th id="591">591</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>			<dfn class="decl field" id="x86_pmu::intel_ctrl" title='x86_pmu::intel_ctrl' data-ref="x86_pmu::intel_ctrl">intel_ctrl</dfn>;</td></tr>
<tr><th id="592">592</th><td>	<b>union</b> <a class="type" href="#perf_capabilities" title='perf_capabilities' data-ref="perf_capabilities">perf_capabilities</a> <dfn class="decl field" id="x86_pmu::intel_cap" title='x86_pmu::intel_cap' data-ref="x86_pmu::intel_cap">intel_cap</dfn>;</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>	<i>/*</i></td></tr>
<tr><th id="595">595</th><td><i>	 * Intel DebugStore bits</i></td></tr>
<tr><th id="596">596</th><td><i>	 */</i></td></tr>
<tr><th id="597">597</th><td>	<em>unsigned</em> <em>int</em>	<dfn class="decl field" id="x86_pmu::bts" title='x86_pmu::bts' data-ref="x86_pmu::bts">bts</dfn>		:<var>1</var>,</td></tr>
<tr><th id="598">598</th><td>			<dfn class="decl field" id="x86_pmu::bts_active" title='x86_pmu::bts_active' data-ref="x86_pmu::bts_active">bts_active</dfn>	:<var>1</var>,</td></tr>
<tr><th id="599">599</th><td>			<dfn class="decl field" id="x86_pmu::pebs" title='x86_pmu::pebs' data-ref="x86_pmu::pebs">pebs</dfn>		:<var>1</var>,</td></tr>
<tr><th id="600">600</th><td>			<dfn class="decl field" id="x86_pmu::pebs_active" title='x86_pmu::pebs_active' data-ref="x86_pmu::pebs_active">pebs_active</dfn>	:<var>1</var>,</td></tr>
<tr><th id="601">601</th><td>			<dfn class="decl field" id="x86_pmu::pebs_broken" title='x86_pmu::pebs_broken' data-ref="x86_pmu::pebs_broken">pebs_broken</dfn>	:<var>1</var>,</td></tr>
<tr><th id="602">602</th><td>			<dfn class="decl field" id="x86_pmu::pebs_prec_dist" title='x86_pmu::pebs_prec_dist' data-ref="x86_pmu::pebs_prec_dist">pebs_prec_dist</dfn>	:<var>1</var>,</td></tr>
<tr><th id="603">603</th><td>			<dfn class="decl field" id="x86_pmu::pebs_no_tlb" title='x86_pmu::pebs_no_tlb' data-ref="x86_pmu::pebs_no_tlb">pebs_no_tlb</dfn>	:<var>1</var>;</td></tr>
<tr><th id="604">604</th><td>	<em>int</em>		<dfn class="decl field" id="x86_pmu::pebs_record_size" title='x86_pmu::pebs_record_size' data-ref="x86_pmu::pebs_record_size">pebs_record_size</dfn>;</td></tr>
<tr><th id="605">605</th><td>	<em>int</em>		<dfn class="decl field" id="x86_pmu::pebs_buffer_size" title='x86_pmu::pebs_buffer_size' data-ref="x86_pmu::pebs_buffer_size">pebs_buffer_size</dfn>;</td></tr>
<tr><th id="606">606</th><td>	<em>void</em>		(*<dfn class="decl field" id="x86_pmu::drain_pebs" title='x86_pmu::drain_pebs' data-ref="x86_pmu::drain_pebs">drain_pebs</dfn>)(<b>struct</b> <a class="type" href="../include/asm/ptrace.h.html#pt_regs" title='pt_regs' data-ref="pt_regs">pt_regs</a> *<dfn class="local col9 decl" id="29regs" title='regs' data-type='struct pt_regs *' data-ref="29regs">regs</dfn>);</td></tr>
<tr><th id="607">607</th><td>	<b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> *<dfn class="decl field" id="x86_pmu::pebs_constraints" title='x86_pmu::pebs_constraints' data-ref="x86_pmu::pebs_constraints">pebs_constraints</dfn>;</td></tr>
<tr><th id="608">608</th><td>	<em>void</em>		(*<dfn class="decl field" id="x86_pmu::pebs_aliases" title='x86_pmu::pebs_aliases' data-ref="x86_pmu::pebs_aliases">pebs_aliases</dfn>)(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col0 decl" id="30event" title='event' data-type='struct perf_event *' data-ref="30event">event</dfn>);</td></tr>
<tr><th id="609">609</th><td>	<em>int</em> 		<dfn class="decl field" id="x86_pmu::max_pebs_events" title='x86_pmu::max_pebs_events' data-ref="x86_pmu::max_pebs_events">max_pebs_events</dfn>;</td></tr>
<tr><th id="610">610</th><td>	<em>unsigned</em> <em>long</em>	<dfn class="decl field" id="x86_pmu::free_running_flags" title='x86_pmu::free_running_flags' data-ref="x86_pmu::free_running_flags">free_running_flags</dfn>;</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>	<i>/*</i></td></tr>
<tr><th id="613">613</th><td><i>	 * Intel LBR</i></td></tr>
<tr><th id="614">614</th><td><i>	 */</i></td></tr>
<tr><th id="615">615</th><td>	<em>unsigned</em> <em>long</em>	<dfn class="decl field" id="x86_pmu::lbr_tos" title='x86_pmu::lbr_tos' data-ref="x86_pmu::lbr_tos">lbr_tos</dfn>, <dfn class="decl field" id="x86_pmu::lbr_from" title='x86_pmu::lbr_from' data-ref="x86_pmu::lbr_from">lbr_from</dfn>, <dfn class="decl field" id="x86_pmu::lbr_to" title='x86_pmu::lbr_to' data-ref="x86_pmu::lbr_to">lbr_to</dfn>; <i>/* MSR base regs       */</i></td></tr>
<tr><th id="616">616</th><td>	<em>int</em>		<dfn class="decl field" id="x86_pmu::lbr_nr" title='x86_pmu::lbr_nr' data-ref="x86_pmu::lbr_nr">lbr_nr</dfn>;			   <i>/* hardware stack size */</i></td></tr>
<tr><th id="617">617</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>		<dfn class="decl field" id="x86_pmu::lbr_sel_mask" title='x86_pmu::lbr_sel_mask' data-ref="x86_pmu::lbr_sel_mask">lbr_sel_mask</dfn>;		   <i>/* LBR_SELECT valid bits */</i></td></tr>
<tr><th id="618">618</th><td>	<em>const</em> <em>int</em>	*<dfn class="decl field" id="x86_pmu::lbr_sel_map" title='x86_pmu::lbr_sel_map' data-ref="x86_pmu::lbr_sel_map">lbr_sel_map</dfn>;		   <i>/* lbr_select mappings */</i></td></tr>
<tr><th id="619">619</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a>		<dfn class="decl field" id="x86_pmu::lbr_double_abort" title='x86_pmu::lbr_double_abort' data-ref="x86_pmu::lbr_double_abort">lbr_double_abort</dfn>;	   <i>/* duplicated lbr aborts */</i></td></tr>
<tr><th id="620">620</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a>		<dfn class="decl field" id="x86_pmu::lbr_pt_coexist" title='x86_pmu::lbr_pt_coexist' data-ref="x86_pmu::lbr_pt_coexist">lbr_pt_coexist</dfn>;		   <i>/* (LBR|BTS) may coexist with PT */</i></td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>	<i>/*</i></td></tr>
<tr><th id="623">623</th><td><i>	 * Intel PT/LBR/BTS are exclusive</i></td></tr>
<tr><th id="624">624</th><td><i>	 */</i></td></tr>
<tr><th id="625">625</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#atomic_t" title='atomic_t' data-type='struct atomic_t' data-ref="atomic_t">atomic_t</a>	<dfn class="decl field" id="x86_pmu::lbr_exclusive" title='x86_pmu::lbr_exclusive' data-ref="x86_pmu::lbr_exclusive">lbr_exclusive</dfn>[<a class="enum" href="#x86_lbr_exclusive_max" title='x86_lbr_exclusive_max' data-ref="x86_lbr_exclusive_max">x86_lbr_exclusive_max</a>];</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td>	<i>/*</i></td></tr>
<tr><th id="628">628</th><td><i>	 * AMD bits</i></td></tr>
<tr><th id="629">629</th><td><i>	 */</i></td></tr>
<tr><th id="630">630</th><td>	<em>unsigned</em> <em>int</em>	<dfn class="decl field" id="x86_pmu::amd_nb_constraints" title='x86_pmu::amd_nb_constraints' data-ref="x86_pmu::amd_nb_constraints">amd_nb_constraints</dfn> : <var>1</var>;</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>	<i>/*</i></td></tr>
<tr><th id="633">633</th><td><i>	 * Extra registers for events</i></td></tr>
<tr><th id="634">634</th><td><i>	 */</i></td></tr>
<tr><th id="635">635</th><td>	<b>struct</b> <a class="type" href="#extra_reg" title='extra_reg' data-ref="extra_reg">extra_reg</a> *<dfn class="decl field" id="x86_pmu::extra_regs" title='x86_pmu::extra_regs' data-ref="x86_pmu::extra_regs">extra_regs</dfn>;</td></tr>
<tr><th id="636">636</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="x86_pmu::flags" title='x86_pmu::flags' data-ref="x86_pmu::flags">flags</dfn>;</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>	<i>/*</i></td></tr>
<tr><th id="639">639</th><td><i>	 * Intel host/guest support (KVM)</i></td></tr>
<tr><th id="640">640</th><td><i>	 */</i></td></tr>
<tr><th id="641">641</th><td>	<b>struct</b> <a class="type" href="../include/asm/perf_event.h.html#perf_guest_switch_msr" title='perf_guest_switch_msr' data-ref="perf_guest_switch_msr">perf_guest_switch_msr</a> *(*<dfn class="decl field" id="x86_pmu::guest_get_msrs" title='x86_pmu::guest_get_msrs' data-ref="x86_pmu::guest_get_msrs">guest_get_msrs</dfn>)(<em>int</em> *<dfn class="local col1 decl" id="31nr" title='nr' data-type='int *' data-ref="31nr">nr</dfn>);</td></tr>
<tr><th id="642">642</th><td>};</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td><b>struct</b> <dfn class="type def" id="x86_perf_task_context" title='x86_perf_task_context' data-ref="x86_perf_task_context">x86_perf_task_context</dfn> {</td></tr>
<tr><th id="645">645</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="x86_perf_task_context::lbr_from" title='x86_perf_task_context::lbr_from' data-ref="x86_perf_task_context::lbr_from">lbr_from</dfn>[<a class="macro" href="#165" title="32" data-ref="_M/MAX_LBR_ENTRIES">MAX_LBR_ENTRIES</a>];</td></tr>
<tr><th id="646">646</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="x86_perf_task_context::lbr_to" title='x86_perf_task_context::lbr_to' data-ref="x86_perf_task_context::lbr_to">lbr_to</dfn>[<a class="macro" href="#165" title="32" data-ref="_M/MAX_LBR_ENTRIES">MAX_LBR_ENTRIES</a>];</td></tr>
<tr><th id="647">647</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl field" id="x86_perf_task_context::lbr_info" title='x86_perf_task_context::lbr_info' data-ref="x86_perf_task_context::lbr_info">lbr_info</dfn>[<a class="macro" href="#165" title="32" data-ref="_M/MAX_LBR_ENTRIES">MAX_LBR_ENTRIES</a>];</td></tr>
<tr><th id="648">648</th><td>	<em>int</em> <dfn class="decl field" id="x86_perf_task_context::tos" title='x86_perf_task_context::tos' data-ref="x86_perf_task_context::tos">tos</dfn>;</td></tr>
<tr><th id="649">649</th><td>	<em>int</em> <dfn class="decl field" id="x86_perf_task_context::lbr_callstack_users" title='x86_perf_task_context::lbr_callstack_users' data-ref="x86_perf_task_context::lbr_callstack_users">lbr_callstack_users</dfn>;</td></tr>
<tr><th id="650">650</th><td>	<em>int</em> <dfn class="decl field" id="x86_perf_task_context::lbr_stack_state" title='x86_perf_task_context::lbr_stack_state' data-ref="x86_perf_task_context::lbr_stack_state">lbr_stack_state</dfn>;</td></tr>
<tr><th id="651">651</th><td>};</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/x86_add_quirk" data-ref="_M/x86_add_quirk">x86_add_quirk</dfn>(func_)						\</u></td></tr>
<tr><th id="654">654</th><td><u>do {									\</u></td></tr>
<tr><th id="655">655</th><td><u>	static struct x86_pmu_quirk __quirk __initdata = {		\</u></td></tr>
<tr><th id="656">656</th><td><u>		.func = func_,						\</u></td></tr>
<tr><th id="657">657</th><td><u>	};								\</u></td></tr>
<tr><th id="658">658</th><td><u>	__quirk.next = x86_pmu.quirks;					\</u></td></tr>
<tr><th id="659">659</th><td><u>	x86_pmu.quirks = &amp;__quirk;					\</u></td></tr>
<tr><th id="660">660</th><td><u>} while (0)</u></td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td><i>/*</i></td></tr>
<tr><th id="663">663</th><td><i> * x86_pmu flags</i></td></tr>
<tr><th id="664">664</th><td><i> */</i></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/PMU_FL_NO_HT_SHARING" data-ref="_M/PMU_FL_NO_HT_SHARING">PMU_FL_NO_HT_SHARING</dfn>	0x1 /* no hyper-threading resource sharing */</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/PMU_FL_HAS_RSP_1" data-ref="_M/PMU_FL_HAS_RSP_1">PMU_FL_HAS_RSP_1</dfn>	0x2 /* has 2 equivalent offcore_rsp regs   */</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/PMU_FL_EXCL_CNTRS" data-ref="_M/PMU_FL_EXCL_CNTRS">PMU_FL_EXCL_CNTRS</dfn>	0x4 /* has exclusive counter requirements  */</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/PMU_FL_EXCL_ENABLED" data-ref="_M/PMU_FL_EXCL_ENABLED">PMU_FL_EXCL_ENABLED</dfn>	0x8 /* exclusive counter active */</u></td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/EVENT_VAR" data-ref="_M/EVENT_VAR">EVENT_VAR</dfn>(_id)  event_attr_##_id</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/EVENT_PTR" data-ref="_M/EVENT_PTR">EVENT_PTR</dfn>(_id) &amp;event_attr_##_id.attr.attr</u></td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/EVENT_ATTR" data-ref="_M/EVENT_ATTR">EVENT_ATTR</dfn>(_name, _id)						\</u></td></tr>
<tr><th id="674">674</th><td><u>static struct perf_pmu_events_attr EVENT_VAR(_id) = {			\</u></td></tr>
<tr><th id="675">675</th><td><u>	.attr		= __ATTR(_name, 0444, events_sysfs_show, NULL),	\</u></td></tr>
<tr><th id="676">676</th><td><u>	.id		= PERF_COUNT_HW_##_id,				\</u></td></tr>
<tr><th id="677">677</th><td><u>	.event_str	= NULL,						\</u></td></tr>
<tr><th id="678">678</th><td><u>};</u></td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/EVENT_ATTR_STR" data-ref="_M/EVENT_ATTR_STR">EVENT_ATTR_STR</dfn>(_name, v, str)					\</u></td></tr>
<tr><th id="681">681</th><td><u>static struct perf_pmu_events_attr event_attr_##v = {			\</u></td></tr>
<tr><th id="682">682</th><td><u>	.attr		= __ATTR(_name, 0444, events_sysfs_show, NULL),	\</u></td></tr>
<tr><th id="683">683</th><td><u>	.id		= 0,						\</u></td></tr>
<tr><th id="684">684</th><td><u>	.event_str	= str,						\</u></td></tr>
<tr><th id="685">685</th><td><u>};</u></td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/EVENT_ATTR_STR_HT" data-ref="_M/EVENT_ATTR_STR_HT">EVENT_ATTR_STR_HT</dfn>(_name, v, noht, ht)				\</u></td></tr>
<tr><th id="688">688</th><td><u>static struct perf_pmu_events_ht_attr event_attr_##v = {		\</u></td></tr>
<tr><th id="689">689</th><td><u>	.attr		= __ATTR(_name, 0444, events_ht_sysfs_show, NULL),\</u></td></tr>
<tr><th id="690">690</th><td><u>	.id		= 0,						\</u></td></tr>
<tr><th id="691">691</th><td><u>	.event_str_noht	= noht,						\</u></td></tr>
<tr><th id="692">692</th><td><u>	.event_str_ht	= ht,						\</u></td></tr>
<tr><th id="693">693</th><td><u>}</u></td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td><b>extern</b> <b>struct</b> <a class="type" href="#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a> <dfn class="decl" id="x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</dfn> <a class="macro" href="../include/asm/cache.h.html#11" title="__attribute__((__section__(&quot;.data..read_mostly&quot;)))" data-ref="_M/__read_mostly">__read_mostly</a>;</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td><em>static</em> <a class="macro" href="../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl def fn" id="x86_pmu_has_lbr_callstack" title='x86_pmu_has_lbr_callstack' data-ref="x86_pmu_has_lbr_callstack">x86_pmu_has_lbr_callstack</dfn>(<em>void</em>)</td></tr>
<tr><th id="698">698</th><td>{</td></tr>
<tr><th id="699">699</th><td>	<b>return</b>  <a class="ref" href="#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="#x86_pmu::lbr_sel_map" title='x86_pmu::lbr_sel_map' data-ref="x86_pmu::lbr_sel_map">lbr_sel_map</a> &amp;&amp;</td></tr>
<tr><th id="700">700</th><td>		<a class="ref" href="#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="#x86_pmu::lbr_sel_map" title='x86_pmu::lbr_sel_map' data-ref="x86_pmu::lbr_sel_map">lbr_sel_map</a>[<a class="enum" href="../../../include/uapi/linux/perf_event.h.html#PERF_SAMPLE_BRANCH_CALL_STACK_SHIFT" title='PERF_SAMPLE_BRANCH_CALL_STACK_SHIFT' data-ref="PERF_SAMPLE_BRANCH_CALL_STACK_SHIFT">PERF_SAMPLE_BRANCH_CALL_STACK_SHIFT</a>] &gt; <var>0</var>;</td></tr>
<tr><th id="701">701</th><td>}</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td><a class="macro" href="../../../include/linux/percpu-defs.h.html#112" title="extern __attribute__((section(&quot;.data..percpu&quot; &quot;&quot;))) __typeof__(struct cpu_hw_events) cpu_hw_events" data-ref="_M/DECLARE_PER_CPU">DECLARE_PER_CPU</a>(<b>struct</b> <a class="type" href="#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a>, <dfn class="decl" id="cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</dfn>);</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td><em>int</em> <dfn class="decl fn" id="x86_perf_event_set_period" title='x86_perf_event_set_period' data-ref="x86_perf_event_set_period">x86_perf_event_set_period</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col2 decl" id="32event" title='event' data-type='struct perf_event *' data-ref="32event">event</dfn>);</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td><i>/*</i></td></tr>
<tr><th id="708">708</th><td><i> * Generalized hw caching related hw_event table, filled</i></td></tr>
<tr><th id="709">709</th><td><i> * in on a per model basis. A value of 0 means</i></td></tr>
<tr><th id="710">710</th><td><i> * 'not supported', -1 means 'hw_event makes no sense on</i></td></tr>
<tr><th id="711">711</th><td><i> * this CPU', any other value means the raw hw_event</i></td></tr>
<tr><th id="712">712</th><td><i> * ID.</i></td></tr>
<tr><th id="713">713</th><td><i> */</i></td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/C" data-ref="_M/C">C</dfn>(x) PERF_COUNT_HW_CACHE_##x</u></td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td><b>extern</b> <a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <a class="macro" href="../include/asm/cache.h.html#11" title="__attribute__((__section__(&quot;.data..read_mostly&quot;)))" data-ref="_M/__read_mostly">__read_mostly</a> <dfn class="decl" id="hw_cache_event_ids" title='hw_cache_event_ids' data-ref="hw_cache_event_ids">hw_cache_event_ids</dfn></td></tr>
<tr><th id="718">718</th><td>				[<a class="enum" href="../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_CACHE_MAX" title='PERF_COUNT_HW_CACHE_MAX' data-ref="PERF_COUNT_HW_CACHE_MAX">PERF_COUNT_HW_CACHE_MAX</a>]</td></tr>
<tr><th id="719">719</th><td>				[<a class="enum" href="../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_CACHE_OP_MAX" title='PERF_COUNT_HW_CACHE_OP_MAX' data-ref="PERF_COUNT_HW_CACHE_OP_MAX">PERF_COUNT_HW_CACHE_OP_MAX</a>]</td></tr>
<tr><th id="720">720</th><td>				[<a class="enum" href="../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_CACHE_RESULT_MAX" title='PERF_COUNT_HW_CACHE_RESULT_MAX' data-ref="PERF_COUNT_HW_CACHE_RESULT_MAX">PERF_COUNT_HW_CACHE_RESULT_MAX</a>];</td></tr>
<tr><th id="721">721</th><td><b>extern</b> <a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <a class="macro" href="../include/asm/cache.h.html#11" title="__attribute__((__section__(&quot;.data..read_mostly&quot;)))" data-ref="_M/__read_mostly">__read_mostly</a> <dfn class="decl" id="hw_cache_extra_regs" title='hw_cache_extra_regs' data-ref="hw_cache_extra_regs">hw_cache_extra_regs</dfn></td></tr>
<tr><th id="722">722</th><td>				[<a class="enum" href="../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_CACHE_MAX" title='PERF_COUNT_HW_CACHE_MAX' data-ref="PERF_COUNT_HW_CACHE_MAX">PERF_COUNT_HW_CACHE_MAX</a>]</td></tr>
<tr><th id="723">723</th><td>				[<a class="enum" href="../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_CACHE_OP_MAX" title='PERF_COUNT_HW_CACHE_OP_MAX' data-ref="PERF_COUNT_HW_CACHE_OP_MAX">PERF_COUNT_HW_CACHE_OP_MAX</a>]</td></tr>
<tr><th id="724">724</th><td>				[<a class="enum" href="../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_CACHE_RESULT_MAX" title='PERF_COUNT_HW_CACHE_RESULT_MAX' data-ref="PERF_COUNT_HW_CACHE_RESULT_MAX">PERF_COUNT_HW_CACHE_RESULT_MAX</a>];</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td><a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl fn" id="x86_perf_event_update" title='x86_perf_event_update' data-ref="x86_perf_event_update">x86_perf_event_update</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col3 decl" id="33event" title='event' data-type='struct perf_event *' data-ref="33event">event</dfn>);</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td><em>static</em> <a class="macro" href="../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>unsigned</em> <em>int</em> <dfn class="decl def fn" id="x86_pmu_config_addr" title='x86_pmu_config_addr' data-ref="x86_pmu_config_addr">x86_pmu_config_addr</dfn>(<em>int</em> <dfn class="local col4 decl" id="34index" title='index' data-type='int' data-ref="34index">index</dfn>)</td></tr>
<tr><th id="729">729</th><td>{</td></tr>
<tr><th id="730">730</th><td>	<b>return</b> <a class="ref" href="#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="#x86_pmu::eventsel" title='x86_pmu::eventsel' data-ref="x86_pmu::eventsel">eventsel</a> + (<a class="ref" href="#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="#x86_pmu::addr_offset" title='x86_pmu::addr_offset' data-ref="x86_pmu::addr_offset">addr_offset</a> ?</td></tr>
<tr><th id="731">731</th><td>				   <a class="ref" href="#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="#x86_pmu::addr_offset" title='x86_pmu::addr_offset' data-ref="x86_pmu::addr_offset">addr_offset</a>(<a class="local col4 ref" href="#34index" title='index' data-ref="34index">index</a>, <a class="enum" href="../../../include/linux/stddef.h.html#true" title='true' data-ref="true">true</a>) : <a class="local col4 ref" href="#34index" title='index' data-ref="34index">index</a>);</td></tr>
<tr><th id="732">732</th><td>}</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td><em>static</em> <a class="macro" href="../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>unsigned</em> <em>int</em> <dfn class="decl def fn" id="x86_pmu_event_addr" title='x86_pmu_event_addr' data-ref="x86_pmu_event_addr">x86_pmu_event_addr</dfn>(<em>int</em> <dfn class="local col5 decl" id="35index" title='index' data-type='int' data-ref="35index">index</dfn>)</td></tr>
<tr><th id="735">735</th><td>{</td></tr>
<tr><th id="736">736</th><td>	<b>return</b> <a class="ref" href="#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="#x86_pmu::perfctr" title='x86_pmu::perfctr' data-ref="x86_pmu::perfctr">perfctr</a> + (<a class="ref" href="#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="#x86_pmu::addr_offset" title='x86_pmu::addr_offset' data-ref="x86_pmu::addr_offset">addr_offset</a> ?</td></tr>
<tr><th id="737">737</th><td>				  <a class="ref" href="#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="#x86_pmu::addr_offset" title='x86_pmu::addr_offset' data-ref="x86_pmu::addr_offset">addr_offset</a>(<a class="local col5 ref" href="#35index" title='index' data-ref="35index">index</a>, <a class="enum" href="../../../include/linux/stddef.h.html#false" title='false' data-ref="false">false</a>) : <a class="local col5 ref" href="#35index" title='index' data-ref="35index">index</a>);</td></tr>
<tr><th id="738">738</th><td>}</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td><em>static</em> <a class="macro" href="../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="x86_pmu_rdpmc_index" title='x86_pmu_rdpmc_index' data-ref="x86_pmu_rdpmc_index">x86_pmu_rdpmc_index</dfn>(<em>int</em> <dfn class="local col6 decl" id="36index" title='index' data-type='int' data-ref="36index">index</dfn>)</td></tr>
<tr><th id="741">741</th><td>{</td></tr>
<tr><th id="742">742</th><td>	<b>return</b> <a class="ref" href="#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="#x86_pmu::rdpmc_index" title='x86_pmu::rdpmc_index' data-ref="x86_pmu::rdpmc_index">rdpmc_index</a> ? <a class="ref" href="#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="#x86_pmu::rdpmc_index" title='x86_pmu::rdpmc_index' data-ref="x86_pmu::rdpmc_index">rdpmc_index</a>(<a class="local col6 ref" href="#36index" title='index' data-ref="36index">index</a>) : <a class="local col6 ref" href="#36index" title='index' data-ref="36index">index</a>;</td></tr>
<tr><th id="743">743</th><td>}</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td><em>int</em> <dfn class="decl fn" id="x86_add_exclusive" title='x86_add_exclusive' data-ref="x86_add_exclusive">x86_add_exclusive</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="37what" title='what' data-type='unsigned int' data-ref="37what">what</dfn>);</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td><em>void</em> <dfn class="decl fn" id="x86_del_exclusive" title='x86_del_exclusive' data-ref="x86_del_exclusive">x86_del_exclusive</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="38what" title='what' data-type='unsigned int' data-ref="38what">what</dfn>);</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td><em>int</em> <dfn class="decl fn" id="x86_reserve_hardware" title='x86_reserve_hardware' data-ref="x86_reserve_hardware">x86_reserve_hardware</dfn>(<em>void</em>);</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td><em>void</em> <dfn class="decl fn" id="x86_release_hardware" title='x86_release_hardware' data-ref="x86_release_hardware">x86_release_hardware</dfn>(<em>void</em>);</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td><em>int</em> <dfn class="decl fn" id="x86_pmu_max_precise" title='x86_pmu_max_precise' data-ref="x86_pmu_max_precise">x86_pmu_max_precise</dfn>(<em>void</em>);</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td><em>void</em> <dfn class="decl fn" id="hw_perf_lbr_event_destroy" title='hw_perf_lbr_event_destroy' data-ref="hw_perf_lbr_event_destroy">hw_perf_lbr_event_destroy</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col9 decl" id="39event" title='event' data-type='struct perf_event *' data-ref="39event">event</dfn>);</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><em>int</em> <dfn class="decl fn" id="x86_setup_perfctr" title='x86_setup_perfctr' data-ref="x86_setup_perfctr">x86_setup_perfctr</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col0 decl" id="40event" title='event' data-type='struct perf_event *' data-ref="40event">event</dfn>);</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td><em>int</em> <dfn class="decl fn" id="x86_pmu_hw_config" title='x86_pmu_hw_config' data-ref="x86_pmu_hw_config">x86_pmu_hw_config</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col1 decl" id="41event" title='event' data-type='struct perf_event *' data-ref="41event">event</dfn>);</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td><em>void</em> <dfn class="decl fn" id="x86_pmu_disable_all" title='x86_pmu_disable_all' data-ref="x86_pmu_disable_all">x86_pmu_disable_all</dfn>(<em>void</em>);</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td><em>static</em> <a class="macro" href="../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="__x86_pmu_enable_event" title='__x86_pmu_enable_event' data-ref="__x86_pmu_enable_event">__x86_pmu_enable_event</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#hw_perf_event" title='hw_perf_event' data-ref="hw_perf_event">hw_perf_event</a> *<dfn class="local col2 decl" id="42hwc" title='hwc' data-type='struct hw_perf_event *' data-ref="42hwc">hwc</dfn>,</td></tr>
<tr><th id="764">764</th><td>					  <a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col3 decl" id="43enable_mask" title='enable_mask' data-type='u64' data-ref="43enable_mask">enable_mask</dfn>)</td></tr>
<tr><th id="765">765</th><td>{</td></tr>
<tr><th id="766">766</th><td>	<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col4 decl" id="44disable_mask" title='disable_mask' data-type='u64' data-ref="44disable_mask">disable_mask</dfn> = <a class="macro" href="../../../include/linux/percpu-defs.h.html#430" title="({ __this_cpu_preempt_check(&quot;read&quot;); ({ typeof(cpu_hw_events.perf_ctr_virt_mask) pscr_ret__; do { const void *__vpp_verify = (typeof((&amp;(cpu_hw_events.perf_ctr_virt_mask)) + 0))((void *)0); (void)__vpp_verify; } while (0); switch(sizeof(cpu_hw_events.perf_ctr_virt_mask)) { case 1: pscr_ret__ = ({ typeof(cpu_hw_events.perf_ctr_virt_mask) pfo_ret__; switch (sizeof(cpu_hw_events.perf_ctr_virt_mask)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_hw_events.perf_ctr_virt_mask)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_hw_events.perf_ctr_virt_mask)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_hw_events.perf_ctr_virt_mask)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_hw_events.perf_ctr_virt_mask)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 2: pscr_ret__ = ({ typeof(cpu_hw_events.perf_ctr_virt_mask) pfo_ret__; switch (sizeof(cpu_hw_events.perf_ctr_virt_mask)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_hw_events.perf_ctr_virt_mask)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_hw_events.perf_ctr_virt_mask)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_hw_events.perf_ctr_virt_mask)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_hw_events.perf_ctr_virt_mask)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 4: pscr_ret__ = ({ typeof(cpu_hw_events.perf_ctr_virt_mask) pfo_ret__; switch (sizeof(cpu_hw_events.perf_ctr_virt_mask)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_hw_events.perf_ctr_virt_mask)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_hw_events.perf_ctr_virt_mask)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_hw_events.perf_ctr_virt_mask)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_hw_events.perf_ctr_virt_mask)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; case 8: pscr_ret__ = ({ typeof(cpu_hw_events.perf_ctr_virt_mask) pfo_ret__; switch (sizeof(cpu_hw_events.perf_ctr_virt_mask)) { case 1: asm(&quot;mov&quot; &quot;b &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=q&quot; (pfo_ret__) : &quot;m&quot; (cpu_hw_events.perf_ctr_virt_mask)); break; case 2: asm(&quot;mov&quot; &quot;w &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_hw_events.perf_ctr_virt_mask)); break; case 4: asm(&quot;mov&quot; &quot;l &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_hw_events.perf_ctr_virt_mask)); break; case 8: asm(&quot;mov&quot; &quot;q &quot;&quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot;&quot;,%0&quot; : &quot;=r&quot; (pfo_ret__) : &quot;m&quot; (cpu_hw_events.perf_ctr_virt_mask)); break; default: __bad_percpu_size(); } pfo_ret__; }); break; default: __bad_size_call_parameter(); break; } pscr_ret__; }); })" data-ref="_M/__this_cpu_read">__this_cpu_read</a>(<a class="ref" href="#703" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a>.<a class="ref field" href="#cpu_hw_events::perf_ctr_virt_mask" title='cpu_hw_events::perf_ctr_virt_mask' data-ref="cpu_hw_events::perf_ctr_virt_mask">perf_ctr_virt_mask</a>);</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>	<b>if</b> (<a class="local col2 ref" href="#42hwc" title='hwc' data-ref="42hwc">hwc</a>-&gt;<a class="ref field" href="../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::extra_reg" title='hw_perf_event::(anonymous union)::(anonymous struct)::extra_reg' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::extra_reg">extra_reg</a>.<a class="ref field" href="../../../include/linux/perf_event.h.html#hw_perf_event_extra::reg" title='hw_perf_event_extra::reg' data-ref="hw_perf_event_extra::reg">reg</a>)</td></tr>
<tr><th id="769">769</th><td>		<a class="ref fn" href="../include/asm/msr.h.html#wrmsrl" title='wrmsrl' data-ref="wrmsrl">wrmsrl</a>(<a class="local col2 ref" href="#42hwc" title='hwc' data-ref="42hwc">hwc</a>-&gt;<a class="ref field" href="../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::extra_reg" title='hw_perf_event::(anonymous union)::(anonymous struct)::extra_reg' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::extra_reg">extra_reg</a>.<a class="ref field" href="../../../include/linux/perf_event.h.html#hw_perf_event_extra::reg" title='hw_perf_event_extra::reg' data-ref="hw_perf_event_extra::reg">reg</a>, <a class="local col2 ref" href="#42hwc" title='hwc' data-ref="42hwc">hwc</a>-&gt;<a class="ref field" href="../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::extra_reg" title='hw_perf_event::(anonymous union)::(anonymous struct)::extra_reg' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::extra_reg">extra_reg</a>.<a class="ref field" href="../../../include/linux/perf_event.h.html#hw_perf_event_extra::config" title='hw_perf_event_extra::config' data-ref="hw_perf_event_extra::config">config</a>);</td></tr>
<tr><th id="770">770</th><td>	<a class="ref fn" href="../include/asm/msr.h.html#wrmsrl" title='wrmsrl' data-ref="wrmsrl">wrmsrl</a>(<a class="local col2 ref" href="#42hwc" title='hwc' data-ref="42hwc">hwc</a>-&gt;<a class="ref field" href="../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::config_base" title='hw_perf_event::(anonymous union)::(anonymous struct)::config_base' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::config_base">config_base</a>, (<a class="local col2 ref" href="#42hwc" title='hwc' data-ref="42hwc">hwc</a>-&gt;<a class="ref field" href="../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::config" title='hw_perf_event::(anonymous union)::(anonymous struct)::config' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::config">config</a> | <a class="local col3 ref" href="#43enable_mask" title='enable_mask' data-ref="43enable_mask">enable_mask</a>) &amp; ~<a class="local col4 ref" href="#44disable_mask" title='disable_mask' data-ref="44disable_mask">disable_mask</a>);</td></tr>
<tr><th id="771">771</th><td>}</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td><em>void</em> <dfn class="decl fn" id="x86_pmu_enable_all" title='x86_pmu_enable_all' data-ref="x86_pmu_enable_all">x86_pmu_enable_all</dfn>(<em>int</em> <dfn class="local col5 decl" id="45added" title='added' data-type='int' data-ref="45added">added</dfn>);</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td><em>int</em> <dfn class="decl fn" id="perf_assign_events" title='perf_assign_events' data-ref="perf_assign_events">perf_assign_events</dfn>(<b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> **<dfn class="local col6 decl" id="46constraints" title='constraints' data-type='struct event_constraint **' data-ref="46constraints">constraints</dfn>, <em>int</em> <dfn class="local col7 decl" id="47n" title='n' data-type='int' data-ref="47n">n</dfn>,</td></tr>
<tr><th id="776">776</th><td>			<em>int</em> <dfn class="local col8 decl" id="48wmin" title='wmin' data-type='int' data-ref="48wmin">wmin</dfn>, <em>int</em> <dfn class="local col9 decl" id="49wmax" title='wmax' data-type='int' data-ref="49wmax">wmax</dfn>, <em>int</em> <dfn class="local col0 decl" id="50gpmax" title='gpmax' data-type='int' data-ref="50gpmax">gpmax</dfn>, <em>int</em> *<dfn class="local col1 decl" id="51assign" title='assign' data-type='int *' data-ref="51assign">assign</dfn>);</td></tr>
<tr><th id="777">777</th><td><em>int</em> <dfn class="decl fn" id="x86_schedule_events" title='x86_schedule_events' data-ref="x86_schedule_events">x86_schedule_events</dfn>(<b>struct</b> <a class="type" href="#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col2 decl" id="52cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="52cpuc">cpuc</dfn>, <em>int</em> <dfn class="local col3 decl" id="53n" title='n' data-type='int' data-ref="53n">n</dfn>, <em>int</em> *<dfn class="local col4 decl" id="54assign" title='assign' data-type='int *' data-ref="54assign">assign</dfn>);</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td><em>void</em> <dfn class="decl fn" id="x86_pmu_stop" title='x86_pmu_stop' data-ref="x86_pmu_stop">x86_pmu_stop</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col5 decl" id="55event" title='event' data-type='struct perf_event *' data-ref="55event">event</dfn>, <em>int</em> <dfn class="local col6 decl" id="56flags" title='flags' data-type='int' data-ref="56flags">flags</dfn>);</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td><em>static</em> <a class="macro" href="../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="x86_pmu_disable_event" title='x86_pmu_disable_event' data-ref="x86_pmu_disable_event">x86_pmu_disable_event</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col7 decl" id="57event" title='event' data-type='struct perf_event *' data-ref="57event">event</dfn>)</td></tr>
<tr><th id="782">782</th><td>{</td></tr>
<tr><th id="783">783</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#hw_perf_event" title='hw_perf_event' data-ref="hw_perf_event">hw_perf_event</a> *<dfn class="local col8 decl" id="58hwc" title='hwc' data-type='struct hw_perf_event *' data-ref="58hwc">hwc</dfn> = &amp;<a class="local col7 ref" href="#57event" title='event' data-ref="57event">event</a>-&gt;<a class="ref field" href="../../../include/linux/perf_event.h.html#perf_event::hw" title='perf_event::hw' data-ref="perf_event::hw">hw</a>;</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>	<a class="ref fn" href="../include/asm/msr.h.html#wrmsrl" title='wrmsrl' data-ref="wrmsrl">wrmsrl</a>(<a class="local col8 ref" href="#58hwc" title='hwc' data-ref="58hwc">hwc</a>-&gt;<a class="ref field" href="../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::config_base" title='hw_perf_event::(anonymous union)::(anonymous struct)::config_base' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::config_base">config_base</a>, <a class="local col8 ref" href="#58hwc" title='hwc' data-ref="58hwc">hwc</a>-&gt;<a class="ref field" href="../../../include/linux/perf_event.h.html#hw_perf_event::(anonymousunion)::(anonymous)::config" title='hw_perf_event::(anonymous union)::(anonymous struct)::config' data-ref="hw_perf_event::(anonymousunion)::(anonymous)::config">config</a>);</td></tr>
<tr><th id="786">786</th><td>}</td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td><em>void</em> <dfn class="decl fn" id="x86_pmu_enable_event" title='x86_pmu_enable_event' data-ref="x86_pmu_enable_event">x86_pmu_enable_event</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col9 decl" id="59event" title='event' data-type='struct perf_event *' data-ref="59event">event</dfn>);</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td><em>int</em> <dfn class="decl fn" id="x86_pmu_handle_irq" title='x86_pmu_handle_irq' data-ref="x86_pmu_handle_irq">x86_pmu_handle_irq</dfn>(<b>struct</b> <a class="type" href="../include/asm/ptrace.h.html#pt_regs" title='pt_regs' data-ref="pt_regs">pt_regs</a> *<dfn class="local col0 decl" id="60regs" title='regs' data-type='struct pt_regs *' data-ref="60regs">regs</dfn>);</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td><b>extern</b> <b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="decl" id="emptyconstraint" title='emptyconstraint' data-ref="emptyconstraint">emptyconstraint</dfn>;</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td><b>extern</b> <b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="decl" id="unconstrained" title='unconstrained' data-ref="unconstrained">unconstrained</dfn>;</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td><em>static</em> <a class="macro" href="../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl def fn" id="kernel_ip" title='kernel_ip' data-ref="kernel_ip">kernel_ip</dfn>(<em>unsigned</em> <em>long</em> <dfn class="local col1 decl" id="61ip" title='ip' data-type='unsigned long' data-ref="61ip">ip</dfn>)</td></tr>
<tr><th id="797">797</th><td>{</td></tr>
<tr><th id="798">798</th><td><u>#<span data-ppcond="798">ifdef</span> <span class="macro" data-ref="_M/CONFIG_X86_32">CONFIG_X86_32</span></u></td></tr>
<tr><th id="799">799</th><td>	<b>return</b> ip &gt; PAGE_OFFSET;</td></tr>
<tr><th id="800">800</th><td><u>#<span data-ppcond="798">else</span></u></td></tr>
<tr><th id="801">801</th><td>	<b>return</b> (<em>long</em>)<a class="local col1 ref" href="#61ip" title='ip' data-ref="61ip">ip</a> &lt; <var>0</var>;</td></tr>
<tr><th id="802">802</th><td><u>#<span data-ppcond="798">endif</span></u></td></tr>
<tr><th id="803">803</th><td>}</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td><i>/*</i></td></tr>
<tr><th id="806">806</th><td><i> * Not all PMUs provide the right context information to place the reported IP</i></td></tr>
<tr><th id="807">807</th><td><i> * into full context. Specifically segment registers are typically not</i></td></tr>
<tr><th id="808">808</th><td><i> * supplied.</i></td></tr>
<tr><th id="809">809</th><td><i> *</i></td></tr>
<tr><th id="810">810</th><td><i> * Assuming the address is a linear address (it is for IBS), we fake the CS and</i></td></tr>
<tr><th id="811">811</th><td><i> * vm86 mode using the known zero-based code segment and 'fix up' the registers</i></td></tr>
<tr><th id="812">812</th><td><i> * to reflect this.</i></td></tr>
<tr><th id="813">813</th><td><i> *</i></td></tr>
<tr><th id="814">814</th><td><i> * Intel PEBS/LBR appear to typically provide the effective address, nothing</i></td></tr>
<tr><th id="815">815</th><td><i> * much we can do about that but pray and treat it like a linear address.</i></td></tr>
<tr><th id="816">816</th><td><i> */</i></td></tr>
<tr><th id="817">817</th><td><em>static</em> <a class="macro" href="../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="set_linear_ip" title='set_linear_ip' data-ref="set_linear_ip">set_linear_ip</dfn>(<b>struct</b> <a class="type" href="../include/asm/ptrace.h.html#pt_regs" title='pt_regs' data-ref="pt_regs">pt_regs</a> *<dfn class="local col2 decl" id="62regs" title='regs' data-type='struct pt_regs *' data-ref="62regs">regs</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col3 decl" id="63ip" title='ip' data-type='unsigned long' data-ref="63ip">ip</dfn>)</td></tr>
<tr><th id="818">818</th><td>{</td></tr>
<tr><th id="819">819</th><td>	<a class="local col2 ref" href="#62regs" title='regs' data-ref="62regs">regs</a>-&gt;<a class="ref field" href="../include/asm/ptrace.h.html#pt_regs::cs" title='pt_regs::cs' data-ref="pt_regs::cs">cs</a> = <a class="ref fn" href="#kernel_ip" title='kernel_ip' data-ref="kernel_ip">kernel_ip</a>(<a class="local col3 ref" href="#63ip" title='ip' data-ref="63ip">ip</a>) ? <a class="macro" href="../include/asm/segment.h.html#204" title="(2*8)" data-ref="_M/__KERNEL_CS">__KERNEL_CS</a> : <a class="macro" href="../include/asm/segment.h.html#209" title="(6*8 + 3)" data-ref="_M/__USER_CS">__USER_CS</a>;</td></tr>
<tr><th id="820">820</th><td>	<b>if</b> (<a class="local col2 ref" href="#62regs" title='regs' data-ref="62regs">regs</a>-&gt;<a class="ref field" href="../include/asm/ptrace.h.html#pt_regs::flags" title='pt_regs::flags' data-ref="pt_regs::flags">flags</a> &amp; <a class="macro" href="../include/asm/processor-flags.h.html#11" title="0" data-ref="_M/X86_VM_MASK">X86_VM_MASK</a>)</td></tr>
<tr><th id="821">821</th><td>		<a class="local col2 ref" href="#62regs" title='regs' data-ref="62regs">regs</a>-&gt;<a class="ref field" href="../include/asm/ptrace.h.html#pt_regs::flags" title='pt_regs::flags' data-ref="pt_regs::flags">flags</a> ^= (<a class="macro" href="../include/asm/perf_event.h.html#240" title="(1UL &lt;&lt; 5)" data-ref="_M/PERF_EFLAGS_VM">PERF_EFLAGS_VM</a> | <a class="macro" href="../include/asm/processor-flags.h.html#11" title="0" data-ref="_M/X86_VM_MASK">X86_VM_MASK</a>);</td></tr>
<tr><th id="822">822</th><td>	<a class="local col2 ref" href="#62regs" title='regs' data-ref="62regs">regs</a>-&gt;<a class="ref field" href="../include/asm/ptrace.h.html#pt_regs::ip" title='pt_regs::ip' data-ref="pt_regs::ip">ip</a> = <a class="local col3 ref" href="#63ip" title='ip' data-ref="63ip">ip</a>;</td></tr>
<tr><th id="823">823</th><td>}</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td><a class="typedef" href="../../../include/linux/types.h.html#ssize_t" title='ssize_t' data-type='__kernel_ssize_t' data-ref="ssize_t">ssize_t</a> <dfn class="decl fn" id="x86_event_sysfs_show" title='x86_event_sysfs_show' data-ref="x86_event_sysfs_show">x86_event_sysfs_show</dfn>(<em>char</em> *<dfn class="local col4 decl" id="64page" title='page' data-type='char *' data-ref="64page">page</dfn>, <a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col5 decl" id="65config" title='config' data-type='u64' data-ref="65config">config</dfn>, <a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col6 decl" id="66event" title='event' data-type='u64' data-ref="66event">event</dfn>);</td></tr>
<tr><th id="826">826</th><td><a class="typedef" href="../../../include/linux/types.h.html#ssize_t" title='ssize_t' data-type='__kernel_ssize_t' data-ref="ssize_t">ssize_t</a> <dfn class="decl fn" id="intel_event_sysfs_show" title='intel_event_sysfs_show' data-ref="intel_event_sysfs_show">intel_event_sysfs_show</dfn>(<em>char</em> *<dfn class="local col7 decl" id="67page" title='page' data-type='char *' data-ref="67page">page</dfn>, <a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col8 decl" id="68config" title='config' data-type='u64' data-ref="68config">config</dfn>);</td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td><b>struct</b> <a class="type" href="../../../include/linux/sysfs.h.html#attribute" title='attribute' data-ref="attribute">attribute</a> **<dfn class="decl fn" id="merge_attr" title='merge_attr' data-ref="merge_attr">merge_attr</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/sysfs.h.html#attribute" title='attribute' data-ref="attribute">attribute</a> **<dfn class="local col9 decl" id="69a" title='a' data-type='struct attribute **' data-ref="69a">a</dfn>, <b>struct</b> <a class="type" href="../../../include/linux/sysfs.h.html#attribute" title='attribute' data-ref="attribute">attribute</a> **<dfn class="local col0 decl" id="70b" title='b' data-type='struct attribute **' data-ref="70b">b</dfn>);</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td><a class="typedef" href="../../../include/linux/types.h.html#ssize_t" title='ssize_t' data-type='__kernel_ssize_t' data-ref="ssize_t">ssize_t</a> <dfn class="decl fn" id="events_sysfs_show" title='events_sysfs_show' data-ref="events_sysfs_show">events_sysfs_show</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col1 decl" id="71dev" title='dev' data-type='struct device *' data-ref="71dev">dev</dfn>, <b>struct</b> <a class="type" href="../../../include/linux/device.h.html#device_attribute" title='device_attribute' data-ref="device_attribute">device_attribute</a> *<dfn class="local col2 decl" id="72attr" title='attr' data-type='struct device_attribute *' data-ref="72attr">attr</dfn>,</td></tr>
<tr><th id="831">831</th><td>			  <em>char</em> *<dfn class="local col3 decl" id="73page" title='page' data-type='char *' data-ref="73page">page</dfn>);</td></tr>
<tr><th id="832">832</th><td><a class="typedef" href="../../../include/linux/types.h.html#ssize_t" title='ssize_t' data-type='__kernel_ssize_t' data-ref="ssize_t">ssize_t</a> <dfn class="decl fn" id="events_ht_sysfs_show" title='events_ht_sysfs_show' data-ref="events_ht_sysfs_show">events_ht_sysfs_show</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="local col4 decl" id="74dev" title='dev' data-type='struct device *' data-ref="74dev">dev</dfn>, <b>struct</b> <a class="type" href="../../../include/linux/device.h.html#device_attribute" title='device_attribute' data-ref="device_attribute">device_attribute</a> *<dfn class="local col5 decl" id="75attr" title='attr' data-type='struct device_attribute *' data-ref="75attr">attr</dfn>,</td></tr>
<tr><th id="833">833</th><td>			  <em>char</em> *<dfn class="local col6 decl" id="76page" title='page' data-type='char *' data-ref="76page">page</dfn>);</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td><u>#<span data-ppcond="835">ifdef</span> <a class="macro" href="../../../include/generated/autoconf.h.html#367" data-ref="_M/CONFIG_CPU_SUP_AMD">CONFIG_CPU_SUP_AMD</a></u></td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td><em>int</em> <a class="decl fn" href="amd/core.c.html#amd_pmu_init" title='amd_pmu_init' data-ref="amd_pmu_init" id="amd_pmu_init">amd_pmu_init</a>(<em>void</em>);</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td><u>#<span data-ppcond="835">else</span> /* CONFIG_CPU_SUP_AMD */</u></td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td><em>static</em> <b>inline</b> <em>int</em> amd_pmu_init(<em>void</em>)</td></tr>
<tr><th id="842">842</th><td>{</td></tr>
<tr><th id="843">843</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="844">844</th><td>}</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td><u>#<span data-ppcond="835">endif</span> /* CONFIG_CPU_SUP_AMD */</u></td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td><u>#<span data-ppcond="848">ifdef</span> <a class="macro" href="../../../include/generated/autoconf.h.html#246" data-ref="_M/CONFIG_CPU_SUP_INTEL">CONFIG_CPU_SUP_INTEL</a></u></td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td><em>static</em> <a class="macro" href="../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl def fn" id="intel_pmu_has_bts" title='intel_pmu_has_bts' data-ref="intel_pmu_has_bts">intel_pmu_has_bts</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col7 decl" id="77event" title='event' data-type='struct perf_event *' data-ref="77event">event</dfn>)</td></tr>
<tr><th id="851">851</th><td>{</td></tr>
<tr><th id="852">852</th><td>	<b>if</b> (<a class="local col7 ref" href="#77event" title='event' data-ref="77event">event</a>-&gt;<a class="ref field" href="../../../include/linux/perf_event.h.html#perf_event::attr" title='perf_event::attr' data-ref="perf_event::attr">attr</a>.<a class="ref field" href="../../../include/uapi/linux/perf_event.h.html#perf_event_attr::config" title='perf_event_attr::config' data-ref="perf_event_attr::config">config</a> == <a class="enum" href="../../../include/uapi/linux/perf_event.h.html#PERF_COUNT_HW_BRANCH_INSTRUCTIONS" title='PERF_COUNT_HW_BRANCH_INSTRUCTIONS' data-ref="PERF_COUNT_HW_BRANCH_INSTRUCTIONS">PERF_COUNT_HW_BRANCH_INSTRUCTIONS</a> &amp;&amp;</td></tr>
<tr><th id="853">853</th><td>	    !<a class="local col7 ref" href="#77event" title='event' data-ref="77event">event</a>-&gt;<a class="ref field" href="../../../include/linux/perf_event.h.html#perf_event::attr" title='perf_event::attr' data-ref="perf_event::attr">attr</a>.<a class="ref field" href="../../../include/uapi/linux/perf_event.h.html#perf_event_attr::freq" title='perf_event_attr::freq' data-ref="perf_event_attr::freq">freq</a> &amp;&amp; <a class="local col7 ref" href="#77event" title='event' data-ref="77event">event</a>-&gt;<a class="ref field" href="../../../include/linux/perf_event.h.html#perf_event::hw" title='perf_event::hw' data-ref="perf_event::hw">hw</a>.<a class="ref field" href="../../../include/linux/perf_event.h.html#hw_perf_event::sample_period" title='hw_perf_event::sample_period' data-ref="hw_perf_event::sample_period">sample_period</a> == <var>1</var>)</td></tr>
<tr><th id="854">854</th><td>		<b>return</b> <a class="enum" href="../../../include/linux/stddef.h.html#true" title='true' data-ref="true">true</a>;</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td>	<b>return</b> <a class="enum" href="../../../include/linux/stddef.h.html#false" title='false' data-ref="false">false</a>;</td></tr>
<tr><th id="857">857</th><td>}</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td><em>int</em> <dfn class="decl fn" id="intel_pmu_save_and_restart" title='intel_pmu_save_and_restart' data-ref="intel_pmu_save_and_restart">intel_pmu_save_and_restart</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col8 decl" id="78event" title='event' data-type='struct perf_event *' data-ref="78event">event</dfn>);</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td><b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> *</td></tr>
<tr><th id="862">862</th><td><dfn class="decl fn" id="x86_get_event_constraints" title='x86_get_event_constraints' data-ref="x86_get_event_constraints">x86_get_event_constraints</dfn>(<b>struct</b> <a class="type" href="#cpu_hw_events" title='cpu_hw_events' data-ref="cpu_hw_events">cpu_hw_events</a> *<dfn class="local col9 decl" id="79cpuc" title='cpuc' data-type='struct cpu_hw_events *' data-ref="79cpuc">cpuc</dfn>, <em>int</em> <dfn class="local col0 decl" id="80idx" title='idx' data-type='int' data-ref="80idx">idx</dfn>,</td></tr>
<tr><th id="863">863</th><td>			  <b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col1 decl" id="81event" title='event' data-type='struct perf_event *' data-ref="81event">event</dfn>);</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td><b>struct</b> <a class="type" href="#intel_shared_regs" title='intel_shared_regs' data-ref="intel_shared_regs">intel_shared_regs</a> *<dfn class="decl fn" id="allocate_shared_regs" title='allocate_shared_regs' data-ref="allocate_shared_regs">allocate_shared_regs</dfn>(<em>int</em> <dfn class="local col2 decl" id="82cpu" title='cpu' data-type='int' data-ref="82cpu">cpu</dfn>);</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td><em>int</em> <dfn class="decl fn" id="intel_pmu_init" title='intel_pmu_init' data-ref="intel_pmu_init">intel_pmu_init</dfn>(<em>void</em>);</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td><em>void</em> <dfn class="decl fn" id="init_debug_store_on_cpu" title='init_debug_store_on_cpu' data-ref="init_debug_store_on_cpu">init_debug_store_on_cpu</dfn>(<em>int</em> <dfn class="local col3 decl" id="83cpu" title='cpu' data-type='int' data-ref="83cpu">cpu</dfn>);</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td><em>void</em> <dfn class="decl fn" id="fini_debug_store_on_cpu" title='fini_debug_store_on_cpu' data-ref="fini_debug_store_on_cpu">fini_debug_store_on_cpu</dfn>(<em>int</em> <dfn class="local col4 decl" id="84cpu" title='cpu' data-type='int' data-ref="84cpu">cpu</dfn>);</td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td><em>void</em> <dfn class="decl fn" id="release_ds_buffers" title='release_ds_buffers' data-ref="release_ds_buffers">release_ds_buffers</dfn>(<em>void</em>);</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td><em>void</em> <dfn class="decl fn" id="reserve_ds_buffers" title='reserve_ds_buffers' data-ref="reserve_ds_buffers">reserve_ds_buffers</dfn>(<em>void</em>);</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td><b>extern</b> <b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="decl" id="bts_constraint" title='bts_constraint' data-ref="bts_constraint">bts_constraint</dfn>;</td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_enable_bts" title='intel_pmu_enable_bts' data-ref="intel_pmu_enable_bts">intel_pmu_enable_bts</dfn>(<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col5 decl" id="85config" title='config' data-type='u64' data-ref="85config">config</dfn>);</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_disable_bts" title='intel_pmu_disable_bts' data-ref="intel_pmu_disable_bts">intel_pmu_disable_bts</dfn>(<em>void</em>);</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td><em>int</em> <dfn class="decl fn" id="intel_pmu_drain_bts_buffer" title='intel_pmu_drain_bts_buffer' data-ref="intel_pmu_drain_bts_buffer">intel_pmu_drain_bts_buffer</dfn>(<em>void</em>);</td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td><b>extern</b> <b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="decl" id="intel_core2_pebs_event_constraints" title='intel_core2_pebs_event_constraints' data-ref="intel_core2_pebs_event_constraints">intel_core2_pebs_event_constraints</dfn>[];</td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td><b>extern</b> <b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="decl" id="intel_atom_pebs_event_constraints" title='intel_atom_pebs_event_constraints' data-ref="intel_atom_pebs_event_constraints">intel_atom_pebs_event_constraints</dfn>[];</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td><b>extern</b> <b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="decl" id="intel_slm_pebs_event_constraints" title='intel_slm_pebs_event_constraints' data-ref="intel_slm_pebs_event_constraints">intel_slm_pebs_event_constraints</dfn>[];</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td><b>extern</b> <b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="decl" id="intel_glm_pebs_event_constraints" title='intel_glm_pebs_event_constraints' data-ref="intel_glm_pebs_event_constraints">intel_glm_pebs_event_constraints</dfn>[];</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td><b>extern</b> <b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="decl" id="intel_glp_pebs_event_constraints" title='intel_glp_pebs_event_constraints' data-ref="intel_glp_pebs_event_constraints">intel_glp_pebs_event_constraints</dfn>[];</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td><b>extern</b> <b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="decl" id="intel_nehalem_pebs_event_constraints" title='intel_nehalem_pebs_event_constraints' data-ref="intel_nehalem_pebs_event_constraints">intel_nehalem_pebs_event_constraints</dfn>[];</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td><b>extern</b> <b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="decl" id="intel_westmere_pebs_event_constraints" title='intel_westmere_pebs_event_constraints' data-ref="intel_westmere_pebs_event_constraints">intel_westmere_pebs_event_constraints</dfn>[];</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td><b>extern</b> <b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="decl" id="intel_snb_pebs_event_constraints" title='intel_snb_pebs_event_constraints' data-ref="intel_snb_pebs_event_constraints">intel_snb_pebs_event_constraints</dfn>[];</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td><b>extern</b> <b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="decl" id="intel_ivb_pebs_event_constraints" title='intel_ivb_pebs_event_constraints' data-ref="intel_ivb_pebs_event_constraints">intel_ivb_pebs_event_constraints</dfn>[];</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td><b>extern</b> <b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="decl" id="intel_hsw_pebs_event_constraints" title='intel_hsw_pebs_event_constraints' data-ref="intel_hsw_pebs_event_constraints">intel_hsw_pebs_event_constraints</dfn>[];</td></tr>
<tr><th id="904">904</th><td></td></tr>
<tr><th id="905">905</th><td><b>extern</b> <b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="decl" id="intel_bdw_pebs_event_constraints" title='intel_bdw_pebs_event_constraints' data-ref="intel_bdw_pebs_event_constraints">intel_bdw_pebs_event_constraints</dfn>[];</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td><b>extern</b> <b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> <dfn class="decl" id="intel_skl_pebs_event_constraints" title='intel_skl_pebs_event_constraints' data-ref="intel_skl_pebs_event_constraints">intel_skl_pebs_event_constraints</dfn>[];</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td><b>struct</b> <a class="type" href="#event_constraint" title='event_constraint' data-ref="event_constraint">event_constraint</a> *<dfn class="decl fn" id="intel_pebs_constraints" title='intel_pebs_constraints' data-ref="intel_pebs_constraints">intel_pebs_constraints</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col6 decl" id="86event" title='event' data-type='struct perf_event *' data-ref="86event">event</dfn>);</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_pebs_add" title='intel_pmu_pebs_add' data-ref="intel_pmu_pebs_add">intel_pmu_pebs_add</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col7 decl" id="87event" title='event' data-type='struct perf_event *' data-ref="87event">event</dfn>);</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_pebs_del" title='intel_pmu_pebs_del' data-ref="intel_pmu_pebs_del">intel_pmu_pebs_del</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col8 decl" id="88event" title='event' data-type='struct perf_event *' data-ref="88event">event</dfn>);</td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_pebs_enable" title='intel_pmu_pebs_enable' data-ref="intel_pmu_pebs_enable">intel_pmu_pebs_enable</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col9 decl" id="89event" title='event' data-type='struct perf_event *' data-ref="89event">event</dfn>);</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_pebs_disable" title='intel_pmu_pebs_disable' data-ref="intel_pmu_pebs_disable">intel_pmu_pebs_disable</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col0 decl" id="90event" title='event' data-type='struct perf_event *' data-ref="90event">event</dfn>);</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_pebs_enable_all" title='intel_pmu_pebs_enable_all' data-ref="intel_pmu_pebs_enable_all">intel_pmu_pebs_enable_all</dfn>(<em>void</em>);</td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_pebs_disable_all" title='intel_pmu_pebs_disable_all' data-ref="intel_pmu_pebs_disable_all">intel_pmu_pebs_disable_all</dfn>(<em>void</em>);</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_pebs_sched_task" title='intel_pmu_pebs_sched_task' data-ref="intel_pmu_pebs_sched_task">intel_pmu_pebs_sched_task</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event_context" title='perf_event_context' data-ref="perf_event_context">perf_event_context</a> *<dfn class="local col1 decl" id="91ctx" title='ctx' data-type='struct perf_event_context *' data-ref="91ctx">ctx</dfn>, <a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col2 decl" id="92sched_in" title='sched_in' data-type='bool' data-ref="92sched_in">sched_in</dfn>);</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td><em>void</em> <dfn class="decl fn" id="intel_ds_init" title='intel_ds_init' data-ref="intel_ds_init">intel_ds_init</dfn>(<em>void</em>);</td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_lbr_sched_task" title='intel_pmu_lbr_sched_task' data-ref="intel_pmu_lbr_sched_task">intel_pmu_lbr_sched_task</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event_context" title='perf_event_context' data-ref="perf_event_context">perf_event_context</a> *<dfn class="local col3 decl" id="93ctx" title='ctx' data-type='struct perf_event_context *' data-ref="93ctx">ctx</dfn>, <a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col4 decl" id="94sched_in" title='sched_in' data-type='bool' data-ref="94sched_in">sched_in</dfn>);</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td><a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl fn" id="lbr_from_signext_quirk_wr" title='lbr_from_signext_quirk_wr' data-ref="lbr_from_signext_quirk_wr">lbr_from_signext_quirk_wr</dfn>(<a class="typedef" href="../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col5 decl" id="95val" title='val' data-type='u64' data-ref="95val">val</dfn>);</td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_lbr_reset" title='intel_pmu_lbr_reset' data-ref="intel_pmu_lbr_reset">intel_pmu_lbr_reset</dfn>(<em>void</em>);</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_lbr_add" title='intel_pmu_lbr_add' data-ref="intel_pmu_lbr_add">intel_pmu_lbr_add</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col6 decl" id="96event" title='event' data-type='struct perf_event *' data-ref="96event">event</dfn>);</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_lbr_del" title='intel_pmu_lbr_del' data-ref="intel_pmu_lbr_del">intel_pmu_lbr_del</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col7 decl" id="97event" title='event' data-type='struct perf_event *' data-ref="97event">event</dfn>);</td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_lbr_enable_all" title='intel_pmu_lbr_enable_all' data-ref="intel_pmu_lbr_enable_all">intel_pmu_lbr_enable_all</dfn>(<a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col8 decl" id="98pmi" title='pmi' data-type='bool' data-ref="98pmi">pmi</dfn>);</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_lbr_disable_all" title='intel_pmu_lbr_disable_all' data-ref="intel_pmu_lbr_disable_all">intel_pmu_lbr_disable_all</dfn>(<em>void</em>);</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_lbr_read" title='intel_pmu_lbr_read' data-ref="intel_pmu_lbr_read">intel_pmu_lbr_read</dfn>(<em>void</em>);</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_lbr_init_core" title='intel_pmu_lbr_init_core' data-ref="intel_pmu_lbr_init_core">intel_pmu_lbr_init_core</dfn>(<em>void</em>);</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_lbr_init_nhm" title='intel_pmu_lbr_init_nhm' data-ref="intel_pmu_lbr_init_nhm">intel_pmu_lbr_init_nhm</dfn>(<em>void</em>);</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_lbr_init_atom" title='intel_pmu_lbr_init_atom' data-ref="intel_pmu_lbr_init_atom">intel_pmu_lbr_init_atom</dfn>(<em>void</em>);</td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_lbr_init_slm" title='intel_pmu_lbr_init_slm' data-ref="intel_pmu_lbr_init_slm">intel_pmu_lbr_init_slm</dfn>(<em>void</em>);</td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_lbr_init_snb" title='intel_pmu_lbr_init_snb' data-ref="intel_pmu_lbr_init_snb">intel_pmu_lbr_init_snb</dfn>(<em>void</em>);</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_lbr_init_hsw" title='intel_pmu_lbr_init_hsw' data-ref="intel_pmu_lbr_init_hsw">intel_pmu_lbr_init_hsw</dfn>(<em>void</em>);</td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_lbr_init_skl" title='intel_pmu_lbr_init_skl' data-ref="intel_pmu_lbr_init_skl">intel_pmu_lbr_init_skl</dfn>(<em>void</em>);</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_lbr_init_knl" title='intel_pmu_lbr_init_knl' data-ref="intel_pmu_lbr_init_knl">intel_pmu_lbr_init_knl</dfn>(<em>void</em>);</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_pebs_data_source_nhm" title='intel_pmu_pebs_data_source_nhm' data-ref="intel_pmu_pebs_data_source_nhm">intel_pmu_pebs_data_source_nhm</dfn>(<em>void</em>);</td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td><em>void</em> <dfn class="decl fn" id="intel_pmu_pebs_data_source_skl" title='intel_pmu_pebs_data_source_skl' data-ref="intel_pmu_pebs_data_source_skl">intel_pmu_pebs_data_source_skl</dfn>(<a class="typedef" href="../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col9 decl" id="99pmem" title='pmem' data-type='bool' data-ref="99pmem">pmem</dfn>);</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td><em>int</em> <dfn class="decl fn" id="intel_pmu_setup_lbr_filter" title='intel_pmu_setup_lbr_filter' data-ref="intel_pmu_setup_lbr_filter">intel_pmu_setup_lbr_filter</dfn>(<b>struct</b> <a class="type" href="../../../include/linux/perf_event.h.html#perf_event" title='perf_event' data-ref="perf_event">perf_event</a> *<dfn class="local col0 decl" id="100event" title='event' data-type='struct perf_event *' data-ref="100event">event</dfn>);</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td><em>void</em> <dfn class="decl fn" id="intel_pt_interrupt" title='intel_pt_interrupt' data-ref="intel_pt_interrupt">intel_pt_interrupt</dfn>(<em>void</em>);</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td><em>int</em> <dfn class="decl fn" id="intel_bts_interrupt" title='intel_bts_interrupt' data-ref="intel_bts_interrupt">intel_bts_interrupt</dfn>(<em>void</em>);</td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td><em>void</em> <dfn class="decl fn" id="intel_bts_enable_local" title='intel_bts_enable_local' data-ref="intel_bts_enable_local">intel_bts_enable_local</dfn>(<em>void</em>);</td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td><em>void</em> <dfn class="decl fn" id="intel_bts_disable_local" title='intel_bts_disable_local' data-ref="intel_bts_disable_local">intel_bts_disable_local</dfn>(<em>void</em>);</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td><em>int</em> <dfn class="decl fn" id="p4_pmu_init" title='p4_pmu_init' data-ref="p4_pmu_init">p4_pmu_init</dfn>(<em>void</em>);</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td><em>int</em> <dfn class="decl fn" id="p6_pmu_init" title='p6_pmu_init' data-ref="p6_pmu_init">p6_pmu_init</dfn>(<em>void</em>);</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td><em>int</em> <dfn class="decl fn" id="knc_pmu_init" title='knc_pmu_init' data-ref="knc_pmu_init">knc_pmu_init</dfn>(<em>void</em>);</td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td><em>static</em> <a class="macro" href="../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="is_ht_workaround_enabled" title='is_ht_workaround_enabled' data-ref="is_ht_workaround_enabled">is_ht_workaround_enabled</dfn>(<em>void</em>)</td></tr>
<tr><th id="980">980</th><td>{</td></tr>
<tr><th id="981">981</th><td>	<b>return</b> !!(<a class="ref" href="#x86_pmu" title='x86_pmu' data-ref="x86_pmu">x86_pmu</a>.<a class="ref field" href="#x86_pmu::flags" title='x86_pmu::flags' data-ref="x86_pmu::flags">flags</a> &amp; <a class="macro" href="#668" title="0x8" data-ref="_M/PMU_FL_EXCL_ENABLED">PMU_FL_EXCL_ENABLED</a>);</td></tr>
<tr><th id="982">982</th><td>}</td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td><u>#<span data-ppcond="848">else</span> /* CONFIG_CPU_SUP_INTEL */</u></td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td><em>static</em> <b>inline</b> <em>void</em> reserve_ds_buffers(<em>void</em>)</td></tr>
<tr><th id="987">987</th><td>{</td></tr>
<tr><th id="988">988</th><td>}</td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td><em>static</em> <b>inline</b> <em>void</em> release_ds_buffers(<em>void</em>)</td></tr>
<tr><th id="991">991</th><td>{</td></tr>
<tr><th id="992">992</th><td>}</td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td><em>static</em> <b>inline</b> <em>int</em> intel_pmu_init(<em>void</em>)</td></tr>
<tr><th id="995">995</th><td>{</td></tr>
<tr><th id="996">996</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="997">997</th><td>}</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td><em>static</em> <b>inline</b> <b>struct</b> intel_shared_regs *allocate_shared_regs(<em>int</em> cpu)</td></tr>
<tr><th id="1000">1000</th><td>{</td></tr>
<tr><th id="1001">1001</th><td>	<b>return</b> NULL;</td></tr>
<tr><th id="1002">1002</th><td>}</td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td><em>static</em> <b>inline</b> <em>int</em> is_ht_workaround_enabled(<em>void</em>)</td></tr>
<tr><th id="1005">1005</th><td>{</td></tr>
<tr><th id="1006">1006</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="1007">1007</th><td>}</td></tr>
<tr><th id="1008">1008</th><td><u>#<span data-ppcond="848">endif</span> /* CONFIG_CPU_SUP_INTEL */</u></td></tr>
<tr><th id="1009">1009</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='amd/core.c.html'>linux-4.14.y/arch/x86/events/amd/core.c</a><br/>Generated on <em>2018-Aug-01</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
