Analysis & Synthesis report for DE2_CCD
Fri Dec 09 15:15:01 2011
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_CCD|state_sound
 11. State Machine - |DE2_CCD|I2C_CCD_Config:u7|mSetup_ST
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2
 20. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 21. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
 22. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
 23. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 24. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
 25. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
 26. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 27. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
 28. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
 29. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
 30. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 31. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 32. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
 33. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
 34. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 35. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 36. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 37. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
 38. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
 39. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 40. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
 41. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
 42. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 43. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
 44. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
 45. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
 46. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 47. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 48. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
 49. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
 50. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 51. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 52. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 53. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
 54. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
 55. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 56. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
 57. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
 58. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 59. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
 60. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
 61. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
 62. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 63. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 64. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
 65. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
 66. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 67. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 68. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 69. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated
 70. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p
 71. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 72. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp
 73. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram
 74. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 75. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr
 76. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp
 77. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp
 78. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 79. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 80. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp
 81. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp
 82. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 83. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 84. Source assignments for Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_9cn1:auto_generated
 85. Source assignments for Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_9cn1:auto_generated
 86. Source assignments for Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_9cn1:auto_generated
 87. Source assignments for m4k:m4k_block|altsyncram:altsyncram_component|altsyncram_0ud1:auto_generated
 88. Parameter Settings for User Entity Instance: Top-level Entity: |DE2_CCD
 89. Parameter Settings for User Entity Instance: VGA_Controller:u1
 90. Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component
 91. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6
 92. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component
 93. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1
 94. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1
 95. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1
 96. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 97. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 98. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 99. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
100. Parameter Settings for User Entity Instance: I2C_CCD_Config:u7
101. Parameter Settings for User Entity Instance: Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component
102. Parameter Settings for User Entity Instance: Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component
103. Parameter Settings for User Entity Instance: Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component
104. Parameter Settings for User Entity Instance: AUDIO_DAC_ADC:audio
105. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
106. Parameter Settings for User Entity Instance: rgb:rgb_control
107. Parameter Settings for User Entity Instance: m4k:m4k_block|altsyncram:altsyncram_component
108. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
109. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
110. altshift_taps Parameter Settings by Entity Instance
111. altpll Parameter Settings by Entity Instance
112. dcfifo Parameter Settings by Entity Instance
113. altsyncram Parameter Settings by Entity Instance
114. Port Connectivity Checks: "m4k:m4k_block"
115. Port Connectivity Checks: "ball_position_control:ball_position"
116. Port Connectivity Checks: "VGA_Audio_PLL:p1"
117. Port Connectivity Checks: "AUDIO_DAC_ADC:audio"
118. Port Connectivity Checks: "Mirror_Col:u8|Stack_RAM:comb_130"
119. Port Connectivity Checks: "Mirror_Col:u8|Stack_RAM:comb_96"
120. Port Connectivity Checks: "Mirror_Col:u8|Stack_RAM:comb_62"
121. Port Connectivity Checks: "I2C_CCD_Config:u7|I2C_Controller:u0"
122. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2"
123. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1"
124. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2"
125. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1"
126. Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
127. Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"
128. Port Connectivity Checks: "Sdram_Control_4Port:u6"
129. Port Connectivity Checks: "SEG7_LUT_8:u5"
130. Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:u0"
131. Port Connectivity Checks: "VGA_Controller:u1"
132. Elapsed Time Per Partition
133. Analysis & Synthesis Messages
134. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 09 15:15:00 2011     ;
; Quartus II 64-Bit Version          ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name                      ; DE2_CCD                                   ;
; Top-level Entity Name              ; DE2_CCD                                   ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 3,769                                     ;
;     Total combinational functions  ; 3,256                                     ;
;     Dedicated logic registers      ; 1,500                                     ;
; Total registers                    ; 1500                                      ;
; Total pins                         ; 425                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 386,504                                   ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 2                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE2_CCD            ; DE2_CCD            ;
; Family name                                                                ; Cyclone II         ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; Maximum DSP Block Usage                                                    ; -1                 ; -1                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Maximum Number of M4K/M9K/M20K Memory Blocks                               ; -1                 ; -1                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+-------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                      ;
+-------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+
; rgb.v                                     ; yes             ; User Verilog HDL File                  ; C:/Users/Lab User/Desktop/final_project/rgb.v                                     ;
; ball_position_control.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/Lab User/Desktop/final_project/ball_position_control.v                   ;
; VGA_Audio_PLL.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/Lab User/Desktop/final_project/VGA_Audio_PLL.v                           ;
; match_the_block.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/Lab User/Desktop/final_project/match_the_block.v                         ;
; VGA_Param.h                               ; yes             ; User Unspecified File                  ; C:/Users/Lab User/Desktop/final_project/VGA_Param.h                               ;
; VGA_Controller.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/Lab User/Desktop/final_project/VGA_Controller.v                          ;
; DE2_CCD.v                                 ; yes             ; User Verilog HDL File                  ; C:/Users/Lab User/Desktop/final_project/DE2_CCD.v                                 ;
; I2C_CCD_Config.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/Lab User/Desktop/final_project/I2C_CCD_Config.v                          ;
; I2C_Controller.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/Lab User/Desktop/final_project/I2C_Controller.v                          ;
; Line_Buffer.v                             ; yes             ; User Wizard-Generated File             ; C:/Users/Lab User/Desktop/final_project/Line_Buffer.v                             ;
; Reset_Delay.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/Lab User/Desktop/final_project/Reset_Delay.v                             ;
; SEG7_LUT.v                                ; yes             ; User Verilog HDL File                  ; C:/Users/Lab User/Desktop/final_project/SEG7_LUT.v                                ;
; SEG7_LUT_8.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/Lab User/Desktop/final_project/SEG7_LUT_8.v                              ;
; Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Lab User/Desktop/final_project/Sdram_Control_4Port/command.v             ;
; Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File                  ; C:/Users/Lab User/Desktop/final_project/Sdram_Control_4Port/control_interface.v   ;
; Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File                  ; C:/Users/Lab User/Desktop/final_project/Sdram_Control_4Port/sdr_data_path.v       ;
; Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File                  ; C:/Users/Lab User/Desktop/final_project/Sdram_Control_4Port/Sdram_Control_4Port.v ;
; Sdram_Control_4Port/Sdram_FIFO.v          ; yes             ; User Wizard-Generated File             ; C:/Users/Lab User/Desktop/final_project/Sdram_Control_4Port/Sdram_FIFO.v          ;
; Sdram_Control_4Port/Sdram_PLL.v           ; yes             ; User Wizard-Generated File             ; C:/Users/Lab User/Desktop/final_project/Sdram_Control_4Port/Sdram_PLL.v           ;
; RAW2RGB.v                                 ; yes             ; User Verilog HDL File                  ; C:/Users/Lab User/Desktop/final_project/RAW2RGB.v                                 ;
; CCD_Capture.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/Lab User/Desktop/final_project/CCD_Capture.v                             ;
; Mirror_Col.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/Lab User/Desktop/final_project/Mirror_Col.v                              ;
; m4k.v                                     ; yes             ; User Wizard-Generated File             ; C:/Users/Lab User/Desktop/final_project/m4k.v                                     ;
; sdram_control_4port/sdram_params.h        ; yes             ; Auto-Found Unspecified File            ; C:/Users/Lab User/Desktop/final_project/sdram_control_4port/sdram_params.h        ;
; altshift_taps.tdf                         ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altshift_taps.tdf                  ;
; altdpram.inc                              ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc                       ;
; lpm_counter.inc                           ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.inc                    ;
; lpm_compare.inc                           ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_compare.inc                    ;
; lpm_constant.inc                          ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_constant.inc                   ;
; db/shift_taps_gkn.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/shift_taps_gkn.tdf                     ;
; db/altsyncram_4m81.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/altsyncram_4m81.tdf                    ;
; db/cntr_3rf.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/cntr_3rf.tdf                           ;
; db/cmpr_mdc.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/cmpr_mdc.tdf                           ;
; altpll.tdf                                ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf                         ;
; aglobal110.inc                            ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc                     ;
; stratix_pll.inc                           ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_pll.inc                    ;
; stratixii_pll.inc                         ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratixii_pll.inc                  ;
; cycloneii_pll.inc                         ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/cycloneii_pll.inc                  ;
; dcfifo.tdf                                ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf                         ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;
; a_graycounter.inc                         ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_graycounter.inc                  ;
; a_fefifo.inc                              ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_fefifo.inc                       ;
; a_gray2bin.inc                            ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_gray2bin.inc                     ;
; dffpipe.inc                               ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/dffpipe.inc                        ;
; alt_sync_fifo.inc                         ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                  ;
; altsyncram_fifo.inc                       ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                ;
; db/dcfifo_m2o1.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/dcfifo_m2o1.tdf                        ;
; db/a_gray2bin_kdb.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/a_gray2bin_kdb.tdf                     ;
; db/a_graycounter_o96.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/a_graycounter_o96.tdf                  ;
; db/a_graycounter_fgc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/a_graycounter_fgc.tdf                  ;
; db/a_graycounter_egc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/a_graycounter_egc.tdf                  ;
; db/altsyncram_1l81.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/altsyncram_1l81.tdf                    ;
; db/altsyncram_drg1.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/altsyncram_drg1.tdf                    ;
; db/dffpipe_ngh.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/dffpipe_ngh.tdf                        ;
; db/dffpipe_kec.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/dffpipe_kec.tdf                        ;
; db/alt_synch_pipe_rdb.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/alt_synch_pipe_rdb.tdf                 ;
; db/dffpipe_pe9.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/dffpipe_pe9.tdf                        ;
; db/dffpipe_oe9.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/dffpipe_oe9.tdf                        ;
; db/alt_synch_pipe_vd8.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/alt_synch_pipe_vd8.tdf                 ;
; db/dffpipe_qe9.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/dffpipe_qe9.tdf                        ;
; db/cmpr_536.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/cmpr_536.tdf                           ;
; stack_ram.v                               ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/Lab User/Desktop/final_project/stack_ram.v                               ;
; altsyncram.tdf                            ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf                     ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc              ;
; lpm_mux.inc                               ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc                        ;
; lpm_decode.inc                            ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc                     ;
; a_rdenreg.inc                             ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc                      ;
; altrom.inc                                ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altrom.inc                         ;
; altram.inc                                ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altram.inc                         ;
; db/altsyncram_9cn1.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/altsyncram_9cn1.tdf                    ;
; audio_dac_adc.v                           ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Lab User/Desktop/final_project/audio_dac_adc.v                           ;
; dxdy_control.v                            ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Lab User/Desktop/final_project/dxdy_control.v                            ;
; db/altsyncram_0ud1.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/altsyncram_0ud1.tdf                    ;
; img.mif                                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Lab User/Desktop/final_project/img.mif                                   ;
; db/decode_2qa.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/decode_2qa.tdf                         ;
; db/mux_bkb.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/mux_bkb.tdf                            ;
; lpm_divide.tdf                            ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_divide.tdf                     ;
; abs_divider.inc                           ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/abs_divider.inc                    ;
; sign_div_unsign.inc                       ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/sign_div_unsign.inc                ;
; db/lpm_divide_qfm.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/lpm_divide_qfm.tdf                     ;
; db/sign_div_unsign_4nh.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/sign_div_unsign_4nh.tdf                ;
; db/alt_u_div_a5f.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/alt_u_div_a5f.tdf                      ;
; db/add_sub_lkc.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/add_sub_lkc.tdf                        ;
; db/add_sub_mkc.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Lab User/Desktop/final_project/db/add_sub_mkc.tdf                        ;
+-------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 3,769    ;
;                                             ;          ;
; Total combinational functions               ; 3256     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 1396     ;
;     -- 3 input functions                    ; 1070     ;
;     -- <=2 input functions                  ; 790      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 2251     ;
;     -- arithmetic mode                      ; 1005     ;
;                                             ;          ;
; Total registers                             ; 1500     ;
;     -- Dedicated logic registers            ; 1500     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 425      ;
; Total memory bits                           ; 386504   ;
; Total PLLs                                  ; 2        ;
;     -- PLLs                                 ; 2        ;
;                                             ;          ;
; Maximum fan-out node                        ; CCD_MCLK ;
; Maximum fan-out                             ; 571      ;
; Total fan-out                               ; 18841    ;
; Average fan-out                             ; 3.51     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                             ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_CCD                                         ; 3256 (858)        ; 1500 (496)   ; 386504      ; 0            ; 0       ; 0         ; 425  ; 0            ; |DE2_CCD                                                                                                                                                        ;              ;
;    |AUDIO_DAC_ADC:audio|                         ; 31 (31)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|AUDIO_DAC_ADC:audio                                                                                                                                    ;              ;
;    |CCD_Capture:u3|                              ; 46 (46)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|CCD_Capture:u3                                                                                                                                         ;              ;
;    |I2C_CCD_Config:u7|                           ; 118 (74)          ; 67 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|I2C_CCD_Config:u7                                                                                                                                      ;              ;
;       |I2C_Controller:u0|                        ; 44 (44)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0                                                                                                                    ;              ;
;    |Mirror_Col:u8|                               ; 20 (20)           ; 11 (11)      ; 19200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8                                                                                                                                          ;              ;
;       |Stack_RAM:comb_130|                       ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130                                                                                                                       ;              ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component                                                                                       ;              ;
;             |altsyncram_9cn1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_9cn1:auto_generated                                                        ;              ;
;       |Stack_RAM:comb_62|                        ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62                                                                                                                        ;              ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component                                                                                        ;              ;
;             |altsyncram_9cn1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_9cn1:auto_generated                                                         ;              ;
;       |Stack_RAM:comb_96|                        ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96                                                                                                                        ;              ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component                                                                                        ;              ;
;             |altsyncram_9cn1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_9cn1:auto_generated                                                         ;              ;
;    |RAW2RGB:u4|                                  ; 88 (72)           ; 62 (51)      ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4                                                                                                                                             ;              ;
;       |Line_Buffer:u0|                           ; 16 (0)            ; 11 (0)       ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|Line_Buffer:u0                                                                                                                              ;              ;
;          |altshift_taps:altshift_taps_component| ; 16 (0)            ; 11 (0)       ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component                                                                                        ;              ;
;             |shift_taps_gkn:auto_generated|      ; 16 (0)            ; 11 (0)       ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated                                                          ;              ;
;                |altsyncram_4m81:altsyncram2|     ; 0 (0)             ; 0 (0)        ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2                              ;              ;
;                |cntr_3rf:cntr1|                  ; 16 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1                                           ;              ;
;                   |cmpr_mdc:cmpr5|               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5                            ;              ;
;    |Reset_Delay:u2|                              ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Reset_Delay:u2                                                                                                                                         ;              ;
;    |SEG7_LUT:display0|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT:display0                                                                                                                                      ;              ;
;    |SEG7_LUT:display1|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT:display1                                                                                                                                      ;              ;
;    |SEG7_LUT_8:u5|                               ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5                                                                                                                                          ;              ;
;       |SEG7_LUT:u0|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u0                                                                                                                              ;              ;
;       |SEG7_LUT:u1|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u1                                                                                                                              ;              ;
;       |SEG7_LUT:u2|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u2                                                                                                                              ;              ;
;       |SEG7_LUT:u3|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u3                                                                                                                              ;              ;
;    |Sdram_Control_4Port:u6|                      ; 655 (212)         ; 672 (137)    ; 31744       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6                                                                                                                                 ;              ;
;       |Sdram_FIFO:read_fifo1|                    ; 79 (0)            ; 108 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1                                                                                                           ;              ;
;          |dcfifo:dcfifo_component|               ; 79 (0)            ; 108 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                   ;              ;
;             |dcfifo_m2o1:auto_generated|         ; 79 (13)           ; 108 (21)     ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                        ;              ;
;                |a_gray2bin_kdb:wrptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                        ;              ;
;                |a_gray2bin_kdb:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                        ;              ;
;                |a_graycounter_egc:wrptr_gp|      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                             ;              ;
;                |a_graycounter_o96:rdptr_g1p|     ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                            ;              ;
;                |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                             ;              ;
;                   |dffpipe_pe9:dffpipe18|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18       ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                             ;              ;
;                   |dffpipe_qe9:dffpipe22|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22       ;              ;
;                |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                               ;              ;
;                   |altsyncram_drg1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14  ;              ;
;                |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                               ;              ;
;                |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                                ;              ;
;                |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                     ;              ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp                                     ;              ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp                                     ;              ;
;       |Sdram_FIFO:read_fifo2|                    ; 80 (0)            ; 108 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2                                                                                                           ;              ;
;          |dcfifo:dcfifo_component|               ; 80 (0)            ; 108 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                   ;              ;
;             |dcfifo_m2o1:auto_generated|         ; 80 (14)           ; 108 (21)     ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                        ;              ;
;                |a_gray2bin_kdb:wrptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                        ;              ;
;                |a_gray2bin_kdb:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                        ;              ;
;                |a_graycounter_egc:wrptr_gp|      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                             ;              ;
;                |a_graycounter_o96:rdptr_g1p|     ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                            ;              ;
;                |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                             ;              ;
;                   |dffpipe_pe9:dffpipe18|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18       ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                             ;              ;
;                   |dffpipe_qe9:dffpipe22|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22       ;              ;
;                |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                               ;              ;
;                   |altsyncram_drg1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14  ;              ;
;                |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                               ;              ;
;                |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                                ;              ;
;                |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                     ;              ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp                                     ;              ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp                                     ;              ;
;       |Sdram_FIFO:write_fifo1|                   ; 80 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1                                                                                                          ;              ;
;          |dcfifo:dcfifo_component|               ; 80 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                  ;              ;
;             |dcfifo_m2o1:auto_generated|         ; 80 (14)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                       ;              ;
;                |a_gray2bin_kdb:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                       ;              ;
;                |a_gray2bin_kdb:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                       ;              ;
;                |a_graycounter_egc:wrptr_gp|      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                            ;              ;
;                |a_graycounter_o96:rdptr_g1p|     ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                           ;              ;
;                |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                            ;              ;
;                   |dffpipe_pe9:dffpipe18|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18      ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                            ;              ;
;                   |dffpipe_qe9:dffpipe22|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22      ;              ;
;                |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                              ;              ;
;                   |altsyncram_drg1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;              ;
;                |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                              ;              ;
;                |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                               ;              ;
;                |dffpipe_kec:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp                                    ;              ;
;                |dffpipe_kec:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp                                    ;              ;
;                |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                    ;              ;
;       |Sdram_FIFO:write_fifo2|                   ; 80 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2                                                                                                          ;              ;
;          |dcfifo:dcfifo_component|               ; 80 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                  ;              ;
;             |dcfifo_m2o1:auto_generated|         ; 80 (14)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                       ;              ;
;                |a_gray2bin_kdb:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                       ;              ;
;                |a_gray2bin_kdb:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                       ;              ;
;                |a_graycounter_egc:wrptr_gp|      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                            ;              ;
;                |a_graycounter_o96:rdptr_g1p|     ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                           ;              ;
;                |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                            ;              ;
;                   |dffpipe_pe9:dffpipe18|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18      ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                            ;              ;
;                   |dffpipe_qe9:dffpipe22|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22      ;              ;
;                |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                              ;              ;
;                   |altsyncram_drg1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;              ;
;                |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                              ;              ;
;                |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                               ;              ;
;                |dffpipe_kec:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp                                    ;              ;
;                |dffpipe_kec:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp                                    ;              ;
;                |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                    ;              ;
;       |Sdram_PLL:sdram_pll1|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1                                                                                                            ;              ;
;          |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                                    ;              ;
;       |command:command1|                         ; 60 (60)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1                                                                                                                ;              ;
;       |control_interface:control1|               ; 64 (64)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1                                                                                                      ;              ;
;    |VGA_Audio_PLL:p1|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|VGA_Audio_PLL:p1                                                                                                                                       ;              ;
;       |altpll:altpll_component|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                                               ;              ;
;    |VGA_Controller:u1|                           ; 82 (82)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|VGA_Controller:u1                                                                                                                                      ;              ;
;    |ball_position_control:ball_position|         ; 92 (92)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|ball_position_control:ball_position                                                                                                                    ;              ;
;    |lpm_divide:Div0|                             ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|lpm_divide:Div0                                                                                                                                        ;              ;
;       |lpm_divide_qfm:auto_generated|            ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|lpm_divide:Div0|lpm_divide_qfm:auto_generated                                                                                                          ;              ;
;          |sign_div_unsign_4nh:divider|           ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider                                                                              ;              ;
;             |alt_u_div_a5f:divider|              ; 323 (322)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider                                                        ;              ;
;                |add_sub_mkc:add_sub_1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|lpm_divide:Div0|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_mkc:add_sub_1                                  ;              ;
;    |lpm_divide:Div1|                             ; 304 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|lpm_divide:Div1                                                                                                                                        ;              ;
;       |lpm_divide_qfm:auto_generated|            ; 304 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|lpm_divide:Div1|lpm_divide_qfm:auto_generated                                                                                                          ;              ;
;          |sign_div_unsign_4nh:divider|           ; 304 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider                                                                              ;              ;
;             |alt_u_div_a5f:divider|              ; 304 (303)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider                                                        ;              ;
;                |add_sub_mkc:add_sub_1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|lpm_divide:Div1|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_mkc:add_sub_1                                  ;              ;
;    |m4k:m4k_block|                               ; 148 (0)           ; 14 (0)       ; 310000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|m4k:m4k_block                                                                                                                                          ;              ;
;       |altsyncram:altsyncram_component|          ; 148 (0)           ; 14 (0)       ; 310000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|m4k:m4k_block|altsyncram:altsyncram_component                                                                                                          ;              ;
;          |altsyncram_0ud1:auto_generated|        ; 148 (0)           ; 14 (14)      ; 310000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|m4k:m4k_block|altsyncram:altsyncram_component|altsyncram_0ud1:auto_generated                                                                           ;              ;
;             |decode_2qa:deep_decode|             ; 89 (89)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|m4k:m4k_block|altsyncram:altsyncram_component|altsyncram_0ud1:auto_generated|decode_2qa:deep_decode                                                    ;              ;
;             |mux_bkb:mux2|                       ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|m4k:m4k_block|altsyncram:altsyncram_component|altsyncram_0ud1:auto_generated|mux_bkb:mux2                                                              ;              ;
;    |match_the_brick:match|                       ; 52 (52)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|match_the_brick:match                                                                                                                                  ;              ;
;    |rgb:rgb_control|                             ; 364 (364)         ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|rgb:rgb_control                                                                                                                                        ;              ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------+
; Name                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------+
; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_9cn1:auto_generated|ALTSYNCRAM                                                        ; M4K  ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400   ; None    ;
; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_9cn1:auto_generated|ALTSYNCRAM                                                         ; M4K  ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400   ; None    ;
; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_9cn1:auto_generated|ALTSYNCRAM                                                         ; M4K  ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400   ; None    ;
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 1278         ; 20           ; 1278         ; 20           ; 25560  ; None    ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM  ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192   ; None    ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM  ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192   ; None    ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192   ; None    ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192   ; None    ;
; m4k:m4k_block|altsyncram:altsyncram_component|altsyncram_0ud1:auto_generated|ALTSYNCRAM                                                                           ; M4K  ; Single Port      ; 310000       ; 1            ; --           ; --           ; 310000 ; img.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                           ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------+--------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                        ; IP Include File                                                          ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------+--------------------------------------------------------------------------+
; Altera ; RAM: 2-PORT                ; N/A     ; N/A          ; N/A          ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62               ; C:/Users/Lab User/Desktop/final_project/stack_ram.v                      ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |DE2_CCD|RAW2RGB:u4|Line_Buffer:u0                     ; C:/Users/Lab User/Desktop/final_project/Line_Buffer.v                    ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1  ; C:/Users/Lab User/Desktop/final_project/Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1 ; C:/Users/Lab User/Desktop/final_project/Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; ALTCLKLOCK                 ; N/A     ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1   ; C:/Users/Lab User/Desktop/final_project/Sdram_Control_4Port/Sdram_PLL.v  ;
; Altera ; ALTPLL                     ; N/A     ; N/A          ; N/A          ; |DE2_CCD|VGA_Audio_PLL:p1                              ; C:/Users/Lab User/Desktop/final_project/VGA_Audio_PLL.v                  ;
; Altera ; RAM: 1-PORT                ; 11.0    ; N/A          ; N/A          ; |DE2_CCD|m4k:m4k_block                                 ; C:/Users/Lab User/Desktop/final_project/m4k.v                            ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------+--------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |DE2_CCD|state_sound                                  ;
+-----------------+-----------------+-----------------+-----------------+
; Name            ; state_sound.000 ; state_sound.010 ; state_sound.001 ;
+-----------------+-----------------+-----------------+-----------------+
; state_sound.000 ; 0               ; 0               ; 0               ;
; state_sound.001 ; 1               ; 0               ; 1               ;
; state_sound.010 ; 1               ; 1               ; 0               ;
+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_CCD|I2C_CCD_Config:u7|mSetup_ST              ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; freq[0]                                             ; Mux0                ; yes                    ;
; freq[1]                                             ; Mux0                ; yes                    ;
; freq[2]                                             ; Mux0                ; yes                    ;
; freq[3]                                             ; Mux0                ; yes                    ;
; freq[4]                                             ; Mux0                ; yes                    ;
; freq[5]                                             ; Mux0                ; yes                    ;
; freq[6]                                             ; Mux0                ; yes                    ;
; freq[7]                                             ; Mux0                ; yes                    ;
; freq[8]                                             ; Mux0                ; yes                    ;
; freq[9]                                             ; Mux0                ; yes                    ;
; freq[10]                                            ; Mux0                ; yes                    ;
; freq[11]                                            ; Mux0                ; yes                    ;
; freq[12]                                            ; Mux0                ; yes                    ;
; freq[13]                                            ; Mux0                ; yes                    ;
; Number of user-specified and inferred latches = 14  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                                                                                  ; Reason for Removal                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Sdram_Control_4Port:u6|mDATAOUT[15]                                                                                            ; Lost fanout                                                            ;
; paddle_y[9]                                                                                                                    ; Stuck at GND due to stuck port data_in                                 ;
; dxdy_control:dxdy|dx                                                                                                           ; Stuck at VCC due to stuck port data_in                                 ;
; dxdy_control:dxdy|dy                                                                                                           ; Stuck at VCC due to stuck port data_in                                 ;
; match_the_brick:match|i[2]                                                                                                     ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR1_LENGTH[8]                                                                                          ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR1_LENGTH[0..7]                                                                                       ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR2_LENGTH[8]                                                                                          ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR2_LENGTH[0..7]                                                                                       ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD1_LENGTH[8]                                                                                          ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD1_LENGTH[0..7]                                                                                       ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD2_LENGTH[8]                                                                                          ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD2_LENGTH[0..7]                                                                                       ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|command:command1|CKE                                                                                    ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|CKE                                                                                                     ; Stuck at VCC due to stuck port data_in                                 ;
; dxdy_control:dxdy|i[0..31]                                                                                                     ; Lost fanout                                                            ;
; paddle_l_display[0..3]                                                                                                         ; Stuck at GND due to stuck port data_in                                 ;
; paddle_l_display[4]                                                                                                            ; Stuck at VCC due to stuck port data_in                                 ;
; paddle_l_display[5]                                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; paddle_l_display[6]                                                                                                            ; Stuck at VCC due to stuck port data_in                                 ;
; paddle_l_display[7..9]                                                                                                         ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[23]                                                                                                ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[22]                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[19..21]                                                                                            ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[18]                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[17]                                                                                                ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[16]                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[23]                                                                                     ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[22]                                                                                     ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[19..21]                                                                                 ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[18]                                                                                     ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[17]                                                                                     ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[16]                                                                                     ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9] ; Lost fanout                                                            ;
; color[0][0][3]                                                                                                                 ; Merged with color[0][0][7]                                             ;
; color[0][0][2]                                                                                                                 ; Merged with color[0][0][7]                                             ;
; color[0][0][1]                                                                                                                 ; Merged with color[0][0][7]                                             ;
; color[0][0][0]                                                                                                                 ; Merged with color[0][0][7]                                             ;
; color[0][1][2]                                                                                                                 ; Merged with color[0][1][1]                                             ;
; color[0][1][3]                                                                                                                 ; Merged with color[0][1][1]                                             ;
; color[0][1][7]                                                                                                                 ; Merged with color[0][1][1]                                             ;
; color[0][2][1]                                                                                                                 ; Merged with color[0][2][0]                                             ;
; color[0][2][2]                                                                                                                 ; Merged with color[0][2][0]                                             ;
; color[0][2][3]                                                                                                                 ; Merged with color[0][2][0]                                             ;
; color[0][2][7]                                                                                                                 ; Merged with color[0][2][0]                                             ;
; color[0][3][3]                                                                                                                 ; Merged with color[0][3][0]                                             ;
; color[0][3][1]                                                                                                                 ; Merged with color[0][3][0]                                             ;
; color[0][3][7]                                                                                                                 ; Merged with color[0][3][2]                                             ;
; color[0][4][7]                                                                                                                 ; Merged with color[0][4][0]                                             ;
; color[0][4][2]                                                                                                                 ; Merged with color[0][4][0]                                             ;
; color[0][4][3]                                                                                                                 ; Merged with color[0][4][0]                                             ;
; color[0][4][1]                                                                                                                 ; Merged with color[0][4][0]                                             ;
; color[0][5][1]                                                                                                                 ; Merged with color[0][5][0]                                             ;
; color[0][5][2]                                                                                                                 ; Merged with color[0][5][0]                                             ;
; color[0][5][3]                                                                                                                 ; Merged with color[0][5][0]                                             ;
; color[0][5][7]                                                                                                                 ; Merged with color[0][5][0]                                             ;
; color[1][0][1]                                                                                                                 ; Merged with color[1][0][0]                                             ;
; color[1][0][2]                                                                                                                 ; Merged with color[1][0][0]                                             ;
; color[1][0][3]                                                                                                                 ; Merged with color[1][0][0]                                             ;
; color[1][0][7]                                                                                                                 ; Merged with color[1][0][0]                                             ;
; color[1][1][1]                                                                                                                 ; Merged with color[1][1][0]                                             ;
; color[1][1][2]                                                                                                                 ; Merged with color[1][1][0]                                             ;
; color[1][1][3]                                                                                                                 ; Merged with color[1][1][0]                                             ;
; color[1][1][7]                                                                                                                 ; Merged with color[1][1][0]                                             ;
; color[1][2][1]                                                                                                                 ; Merged with color[1][2][0]                                             ;
; color[1][2][2]                                                                                                                 ; Merged with color[1][2][0]                                             ;
; color[1][2][3]                                                                                                                 ; Merged with color[1][2][0]                                             ;
; color[1][2][7]                                                                                                                 ; Merged with color[1][2][0]                                             ;
; color[1][3][7]                                                                                                                 ; Merged with color[1][3][0]                                             ;
; color[1][3][2]                                                                                                                 ; Merged with color[1][3][1]                                             ;
; color[1][3][3]                                                                                                                 ; Merged with color[1][3][1]                                             ;
; color[1][4][1]                                                                                                                 ; Merged with color[1][4][0]                                             ;
; color[1][4][3]                                                                                                                 ; Merged with color[1][4][2]                                             ;
; color[1][4][7]                                                                                                                 ; Merged with color[1][4][2]                                             ;
; color[1][5][2]                                                                                                                 ; Merged with color[1][5][0]                                             ;
; color[1][5][7]                                                                                                                 ; Merged with color[1][5][0]                                             ;
; color[1][5][1]                                                                                                                 ; Merged with color[1][5][0]                                             ;
; color[1][5][3]                                                                                                                 ; Merged with color[1][5][0]                                             ;
; color[2][0][1]                                                                                                                 ; Merged with color[2][0][0]                                             ;
; color[2][0][2]                                                                                                                 ; Merged with color[2][0][0]                                             ;
; color[2][0][3]                                                                                                                 ; Merged with color[2][0][0]                                             ;
; color[2][0][7]                                                                                                                 ; Merged with color[2][0][0]                                             ;
; color[2][1][1]                                                                                                                 ; Merged with color[2][1][0]                                             ;
; color[2][1][2]                                                                                                                 ; Merged with color[2][1][0]                                             ;
; color[2][1][3]                                                                                                                 ; Merged with color[2][1][0]                                             ;
; color[2][1][7]                                                                                                                 ; Merged with color[2][1][0]                                             ;
; color[2][2][1]                                                                                                                 ; Merged with color[2][2][0]                                             ;
; color[2][2][2]                                                                                                                 ; Merged with color[2][2][0]                                             ;
; color[2][2][3]                                                                                                                 ; Merged with color[2][2][0]                                             ;
; color[2][2][7]                                                                                                                 ; Merged with color[2][2][0]                                             ;
; color[2][3][1]                                                                                                                 ; Merged with color[2][3][0]                                             ;
; color[2][3][2]                                                                                                                 ; Merged with color[2][3][0]                                             ;
; color[2][3][3]                                                                                                                 ; Merged with color[2][3][0]                                             ;
; color[2][3][7]                                                                                                                 ; Merged with color[2][3][0]                                             ;
; color[2][4][1]                                                                                                                 ; Merged with color[2][4][0]                                             ;
; color[2][4][2]                                                                                                                 ; Merged with color[2][4][0]                                             ;
; color[2][4][3]                                                                                                                 ; Merged with color[2][4][0]                                             ;
; color[2][4][7]                                                                                                                 ; Merged with color[2][4][0]                                             ;
; color[2][5][1]                                                                                                                 ; Merged with color[2][5][0]                                             ;
; color[2][5][2]                                                                                                                 ; Merged with color[2][5][0]                                             ;
; color[2][5][3]                                                                                                                 ; Merged with color[2][5][0]                                             ;
; color[2][5][7]                                                                                                                 ; Merged with color[2][5][0]                                             ;
; color[3][0][1]                                                                                                                 ; Merged with color[3][0][0]                                             ;
; color[3][0][2]                                                                                                                 ; Merged with color[3][0][0]                                             ;
; color[3][0][3]                                                                                                                 ; Merged with color[3][0][0]                                             ;
; color[3][0][7]                                                                                                                 ; Merged with color[3][0][0]                                             ;
; color[3][1][1]                                                                                                                 ; Merged with color[3][1][0]                                             ;
; color[3][1][2]                                                                                                                 ; Merged with color[3][1][0]                                             ;
; color[3][1][3]                                                                                                                 ; Merged with color[3][1][0]                                             ;
; color[3][1][7]                                                                                                                 ; Merged with color[3][1][0]                                             ;
; color[3][2][7]                                                                                                                 ; Merged with color[3][2][0]                                             ;
; color[3][2][1]                                                                                                                 ; Merged with color[3][2][0]                                             ;
; color[3][2][2]                                                                                                                 ; Merged with color[3][2][0]                                             ;
; color[3][2][3]                                                                                                                 ; Merged with color[3][2][0]                                             ;
; color[3][3][7]                                                                                                                 ; Merged with color[3][3][0]                                             ;
; color[3][3][3]                                                                                                                 ; Merged with color[3][3][1]                                             ;
; color[3][3][2]                                                                                                                 ; Merged with color[3][3][1]                                             ;
; color[3][4][2]                                                                                                                 ; Merged with color[3][4][0]                                             ;
; color[3][4][3]                                                                                                                 ; Merged with color[3][4][0]                                             ;
; color[3][4][1]                                                                                                                 ; Merged with color[3][4][0]                                             ;
; color[3][4][7]                                                                                                                 ; Merged with color[3][4][0]                                             ;
; color[3][5][2]                                                                                                                 ; Merged with color[3][5][1]                                             ;
; color[3][5][3]                                                                                                                 ; Merged with color[3][5][1]                                             ;
; color[3][5][7]                                                                                                                 ; Merged with color[3][5][1]                                             ;
; AUDIO_DAC_ADC:audio|AUD_outL[15]                                                                                               ; Merged with AUDIO_DAC_ADC:audio|AUD_outR[15]                           ;
; AUDIO_DAC_ADC:audio|AUD_outL[14]                                                                                               ; Merged with AUDIO_DAC_ADC:audio|AUD_outR[14]                           ;
; AUDIO_DAC_ADC:audio|AUD_outL[13]                                                                                               ; Merged with AUDIO_DAC_ADC:audio|AUD_outR[13]                           ;
; AUDIO_DAC_ADC:audio|AUD_outL[12]                                                                                               ; Merged with AUDIO_DAC_ADC:audio|AUD_outR[12]                           ;
; AUDIO_DAC_ADC:audio|AUD_outL[11]                                                                                               ; Merged with AUDIO_DAC_ADC:audio|AUD_outR[11]                           ;
; AUDIO_DAC_ADC:audio|AUD_outL[10]                                                                                               ; Merged with AUDIO_DAC_ADC:audio|AUD_outR[10]                           ;
; AUDIO_DAC_ADC:audio|AUD_outL[9]                                                                                                ; Merged with AUDIO_DAC_ADC:audio|AUD_outR[9]                            ;
; AUDIO_DAC_ADC:audio|AUD_outL[8]                                                                                                ; Merged with AUDIO_DAC_ADC:audio|AUD_outR[8]                            ;
; AUDIO_DAC_ADC:audio|AUD_outL[7]                                                                                                ; Merged with AUDIO_DAC_ADC:audio|AUD_outR[7]                            ;
; AUDIO_DAC_ADC:audio|AUD_outL[6]                                                                                                ; Merged with AUDIO_DAC_ADC:audio|AUD_outR[6]                            ;
; AUDIO_DAC_ADC:audio|AUD_outL[5]                                                                                                ; Merged with AUDIO_DAC_ADC:audio|AUD_outR[5]                            ;
; AUDIO_DAC_ADC:audio|AUD_outL[4]                                                                                                ; Merged with AUDIO_DAC_ADC:audio|AUD_outR[4]                            ;
; AUDIO_DAC_ADC:audio|AUD_outL[3]                                                                                                ; Merged with AUDIO_DAC_ADC:audio|AUD_outR[3]                            ;
; AUDIO_DAC_ADC:audio|AUD_outL[2]                                                                                                ; Merged with AUDIO_DAC_ADC:audio|AUD_outR[2]                            ;
; AUDIO_DAC_ADC:audio|AUD_outL[1]                                                                                                ; Merged with AUDIO_DAC_ADC:audio|AUD_outR[1]                            ;
; AUDIO_DAC_ADC:audio|AUD_outL[0]                                                                                                ; Merged with AUDIO_DAC_ADC:audio|AUD_outR[0]                            ;
; Sdram_Control_4Port:u6|rWR1_ADDR[0..6]                                                                                         ; Merged with Sdram_Control_4Port:u6|rWR1_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rWR2_ADDR[0..6]                                                                                         ; Merged with Sdram_Control_4Port:u6|rWR2_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rRD1_ADDR[0..6]                                                                                         ; Merged with Sdram_Control_4Port:u6|rRD1_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rRD2_ADDR[0..6]                                                                                         ; Merged with Sdram_Control_4Port:u6|rRD2_ADDR[7]                        ;
; Sdram_Control_4Port:u6|mLENGTH[0..6]                                                                                           ; Merged with Sdram_Control_4Port:u6|mLENGTH[7]                          ;
; color[0][1][1]                                                                                                                 ; Merged with color[0][1][0]                                             ;
; color[0][3][2]                                                                                                                 ; Merged with color[0][3][0]                                             ;
; color[1][3][1]                                                                                                                 ; Merged with color[1][3][0]                                             ;
; color[1][4][2]                                                                                                                 ; Merged with color[1][4][0]                                             ;
; color[3][3][1]                                                                                                                 ; Merged with color[3][3][0]                                             ;
; color[3][5][1]                                                                                                                 ; Merged with color[3][5][0]                                             ;
; Sdram_Control_4Port:u6|mADDR[0..6]                                                                                             ; Merged with Sdram_Control_4Port:u6|mADDR[7]                            ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[0..6]                                                                  ; Merged with Sdram_Control_4Port:u6|control_interface:control1|SADDR[7] ;
; rgb:rgb_control|vga_b[1..3]                                                                                                    ; Merged with rgb:rgb_control|vga_b[0]                                   ;
; rgb:rgb_control|vga_r[1..3]                                                                                                    ; Merged with rgb:rgb_control|vga_r[0]                                   ;
; rgb:rgb_control|vga_g[1..3]                                                                                                    ; Merged with rgb:rgb_control|vga_g[0]                                   ;
; I2C_CCD_Config:u7|mI2C_DATA[14,15]                                                                                             ; Merged with I2C_CCD_Config:u7|mI2C_DATA[12]                            ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[14,15]                                                                                  ; Merged with I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]                 ;
; Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR2_ADDR[7]                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD1_ADDR[7]                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD2_ADDR[7]                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                              ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|mADDR[7]                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7]                                                                     ; Stuck at GND due to stuck port data_in                                 ;
; Xaddr_center[0..2]                                                                                                             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|mLENGTH[8]                                                                                              ; Stuck at VCC due to stuck port data_in                                 ;
; score2[0,2]                                                                                                                    ; Stuck at GND due to stuck port data_in                                 ;
; score2[3]                                                                                                                      ; Merged with score2[1]                                                  ;
; state_sound~4                                                                                                                  ; Lost fanout                                                            ;
; I2C_CCD_Config:u7|mSetup_ST~9                                                                                                  ; Lost fanout                                                            ;
; I2C_CCD_Config:u7|mSetup_ST~10                                                                                                 ; Lost fanout                                                            ;
; CCD_Capture:u3|Frame_Cont[16..31]                                                                                              ; Lost fanout                                                            ;
; CCD_Capture:u3|Y_Cont[9,10]                                                                                                    ; Lost fanout                                                            ;
; AUDIO_DAC_ADC:audio|BCK_DIV[3]                                                                                                 ; Stuck at GND due to stuck port data_in                                 ;
; Total Number of Removed Registers = 319                                                                                        ;                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                          ;
+---------------------------------------------+---------------------------+------------------------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register                     ;
+---------------------------------------------+---------------------------+------------------------------------------------------------+
; Sdram_Control_4Port:u6|rWR1_ADDR[7]         ; Stuck at GND              ; Sdram_Control_4Port:u6|mADDR[7],                           ;
;                                             ; due to stuck port data_in ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7] ;
; Sdram_Control_4Port:u6|rWR1_LENGTH[8]       ; Stuck at VCC              ; Sdram_Control_4Port:u6|mLENGTH[8]                          ;
;                                             ; due to stuck port data_in ;                                                            ;
; Sdram_Control_4Port:u6|command:command1|CKE ; Stuck at VCC              ; Sdram_Control_4Port:u6|CKE                                 ;
;                                             ; due to stuck port data_in ;                                                            ;
; I2C_CCD_Config:u7|mI2C_DATA[23]             ; Stuck at VCC              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[23]                 ;
;                                             ; due to stuck port data_in ;                                                            ;
; I2C_CCD_Config:u7|mI2C_DATA[22]             ; Stuck at GND              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[22]                 ;
;                                             ; due to stuck port data_in ;                                                            ;
; I2C_CCD_Config:u7|mI2C_DATA[21]             ; Stuck at VCC              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[21]                 ;
;                                             ; due to stuck port data_in ;                                                            ;
; I2C_CCD_Config:u7|mI2C_DATA[20]             ; Stuck at VCC              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[20]                 ;
;                                             ; due to stuck port data_in ;                                                            ;
; I2C_CCD_Config:u7|mI2C_DATA[19]             ; Stuck at VCC              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[19]                 ;
;                                             ; due to stuck port data_in ;                                                            ;
; I2C_CCD_Config:u7|mI2C_DATA[18]             ; Stuck at GND              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[18]                 ;
;                                             ; due to stuck port data_in ;                                                            ;
; I2C_CCD_Config:u7|mI2C_DATA[17]             ; Stuck at VCC              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[17]                 ;
;                                             ; due to stuck port data_in ;                                                            ;
; I2C_CCD_Config:u7|mI2C_DATA[16]             ; Stuck at GND              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[16]                 ;
;                                             ; due to stuck port data_in ;                                                            ;
+---------------------------------------------+---------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1500  ;
; Number of registers using Synchronous Clear  ; 292   ;
; Number of registers using Synchronous Load   ; 163   ;
; Number of registers using Asynchronous Clear ; 699   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 608   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                          ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]                                                                                          ; 12      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]                                                                                          ; 19      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]                                                                                          ; 12      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]                                                                                          ; 15      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]                                                                                          ; 17      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]                                                                                          ; 10      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                   ; 3       ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SDO                                                                                                    ; 8       ;
; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                    ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0  ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0  ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0  ; 1       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0  ; 1       ;
; Total number of inverted registers = 17                                                                                                    ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                          ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------+----------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE2_CCD|score1[0]                                                  ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE2_CCD|score0[0]                                                  ;                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; |DE2_CCD|CCD_Capture:u3|Y_Cont[0]                                   ;                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|SA[3]              ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |DE2_CCD|paddle_y_out[8]                                            ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; |DE2_CCD|divider2[14]                                               ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; |DE2_CCD|divider1[5]                                                ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1|timer[1] ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|command_delay[0]   ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |DE2_CCD|paddle_x[7]                                                ;                            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |DE2_CCD|ct[1]                                                      ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE2_CCD|rgb:rgb_control|vga_r[7]                                   ;                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; |DE2_CCD|CCD_Capture:u3|X_Cont[4]                                   ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |DE2_CCD|Sdram_Control_4Port:u6|rRD2_ADDR[9]                        ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |DE2_CCD|Sdram_Control_4Port:u6|rRD1_ADDR[18]                       ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |DE2_CCD|Sdram_Control_4Port:u6|rWR2_ADDR[19]                       ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |DE2_CCD|Sdram_Control_4Port:u6|rWR1_ADDR[21]                       ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE2_CCD|rgb:rgb_control|vga_g[7]                                   ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE2_CCD|match_the_brick:match|i[1]                                 ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |DE2_CCD|rgb:rgb_control|vga_b[7]                                   ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|rp_shift[2]        ;                            ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; |DE2_CCD|Yaddr_center[8]                                            ;                            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; |DE2_CCD|paddle_x_out[9]                                            ;                            ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; |DE2_CCD|Sdram_Control_4Port:u6|mADDR[12]                           ;                            ;
; 5:1                ; 42 bits   ; 126 LEs       ; 42 LEs               ; 84 LEs                 ; |DE2_CCD|now[3]                                                     ;                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; |DE2_CCD|p[2]                                                       ;                            ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; |DE2_CCD|counter[0]                                                 ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |DE2_CCD|match_the_brick:match|j[0]                                 ;                            ;
; 64:1               ; 8 bits    ; 336 LEs       ; 80 LEs               ; 256 LEs                ; |DE2_CCD|I2C_CCD_Config:u7|mI2C_DATA[5]                             ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE2_CCD|Sdram_Control_4Port:u6|CMD[0]                              ;                            ;
; 7:1                ; 44 bits   ; 176 LEs       ; 44 LEs               ; 132 LEs                ; |DE2_CCD|Xaddr_sum[14]                                              ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |DE2_CCD|Sdram_Control_4Port:u6|WR_MASK[0]                          ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; |DE2_CCD|Sdram_Control_4Port:u6|RD_MASK[1]                          ;                            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; |DE2_CCD|Sdram_Control_4Port:u6|ST[5]                               ;                            ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |DE2_CCD|rgb:rgb_control|vga_r[9]                                   ;                            ;
; 10:1               ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; |DE2_CCD|rgb:rgb_control|vga_g[4]                                   ;                            ;
; 11:1               ; 5 bits    ; 35 LEs        ; 25 LEs               ; 10 LEs                 ; |DE2_CCD|rgb:rgb_control|vga_b[8]                                   ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[1][5][0]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[1][4][0]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[1][3][0]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[1][2][2]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[1][1][1]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[1][0][2]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[3][5][2]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[3][4][2]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[3][3][2]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[3][2][1]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[3][1][1]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[3][0][1]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[2][5][2]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[2][4][2]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[2][3][0]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[2][2][1]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[2][1][0]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[2][0][0]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[0][5][0]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[0][4][0]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[0][3][0]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[0][2][0]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[0][1][0]                                                 ;                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; |DE2_CCD|m[0][0][2]                                                 ;                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; |DE2_CCD|ball_position_control:ball_position|ball_y[7]              ;                            ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; |DE2_CCD|VGA_Controller:u1|oVGA_G[6]                                ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE2_CCD|rgb:rgb_control|vga_r                                      ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE2_CCD|rgb:rgb_control|vga_r                                      ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |DE2_CCD|paddle_y_display[2]                                        ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |DE2_CCD|paddle_x_display[1]                                        ;                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; |DE2_CCD|ball_position_control:ball_position|Add4                   ;                            ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |DE2_CCD|rgb:rgb_control|vga_g                                      ;                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; |DE2_CCD|rgb:rgb_control|vga_r                                      ;                            ;
; 24:1               ; 3 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; |DE2_CCD|Mux104                                                     ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                     ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                     ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_9cn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_9cn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_9cn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for m4k:m4k_block|altsyncram:altsyncram_component|altsyncram_0ud1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE2_CCD ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; radius         ; 3     ; Signed Integer                                 ;
; value          ; 7     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 32    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 34    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                    ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                             ;
; TAP_DISTANCE   ; 1280           ; Signed Integer                                                             ;
; WIDTH          ; 10             ; Signed Integer                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                    ;
; CBXI_PARAMETER ; shift_taps_gkn ; Untyped                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                             ;
; REF_PER        ; 1024  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 7     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                         ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                      ;
; PLL_TYPE                      ; FAST              ; Untyped                                                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                                               ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                               ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                      ;
; M                             ; 0                 ; Untyped                                                      ;
; N                             ; 1                 ; Untyped                                                      ;
; M2                            ; 1                 ; Untyped                                                      ;
; N2                            ; 1                 ; Untyped                                                      ;
; SS                            ; 1                 ; Untyped                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                      ;
; M_PH                          ; 0                 ; Untyped                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                      ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_m2o1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_m2o1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_m2o1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_m2o1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u7 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                     ;
; I2C_Freq       ; 20000    ; Signed Integer                     ;
; LUT_SIZE       ; 17       ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 10                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 10                   ; Signed Integer                                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_9cn1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 10                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 10                   ; Signed Integer                                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_9cn1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 10                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 10                   ; Signed Integer                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_9cn1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_DAC_ADC:audio ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; REF_CLK        ; 18432000 ; Signed Integer                       ;
; SAMPLE_RATE    ; 48000    ; Signed Integer                       ;
; DATA_WIDTH     ; 16       ; Signed Integer                       ;
; CHANNEL_NUM    ; 2        ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; FAST              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rgb:rgb_control ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; radius         ; 3     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m4k:m4k_block|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                        ;
; WIDTH_A                            ; 1                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 310000               ; Signed Integer                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; img.mif              ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_0ud1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 22             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_qfm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 22             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_qfm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                          ;
+----------------------------+-----------------------------------------------------------------+
; Name                       ; Value                                                           ;
+----------------------------+-----------------------------------------------------------------+
; Number of entity instances ; 1                                                               ;
; Entity Instance            ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                               ;
;     -- TAP_DISTANCE        ; 1280                                                            ;
;     -- WIDTH               ; 10                                                              ;
+----------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                        ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; Value                                                               ;
+-------------------------------+---------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                   ;
; Entity Instance               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; FAST                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component                            ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; FAST                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
+-------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                       ;
+----------------------------+-----------------------------------------------------------------------+
; Name                       ; Value                                                                 ;
+----------------------------+-----------------------------------------------------------------------+
; Number of entity instances ; 4                                                                     ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
+----------------------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                ;
; Entity Instance                           ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 10                                                               ;
;     -- NUMWORDS_A                         ; 640                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 10                                                               ;
;     -- NUMWORDS_B                         ; 640                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 10                                                               ;
;     -- NUMWORDS_A                         ; 640                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 10                                                               ;
;     -- NUMWORDS_B                         ; 640                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 10                                                               ;
;     -- NUMWORDS_A                         ; 640                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 10                                                               ;
;     -- NUMWORDS_B                         ; 640                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; m4k:m4k_block|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                      ;
;     -- WIDTH_A                            ; 1                                                                ;
;     -- NUMWORDS_A                         ; 310000                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "m4k:m4k_block"                                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ball_position_control:ball_position"                                                                                                          ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; state ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "state[3..3]" will be connected to GND. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c0   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_DAC_ADC:audio"                                                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; oAUD_inL ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "oAUD_inL[15..1]" have no fanouts ;
; oAUD_inL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; oAUD_inR ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "oAUD_inR[15..1]" have no fanouts ;
; oAUD_inR ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u8|Stack_RAM:comb_130"                                                                                                                                                       ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u8|Stack_RAM:comb_96"                                                                                                                                                        ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u8|Stack_RAM:comb_62"                                                                                                                                                        ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u7|I2C_Controller:u0"                                                                                                               ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2"                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1"                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2"                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1"                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6"                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_DATA             ; Input  ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR1_DATA[15..15]" will be connected to GND.                               ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[15..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA             ; Input  ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR2_DATA[15..15]" will be connected to GND.                               ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "WR2_ADDR[22..22]" will be connected to GND.                               ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[15..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[10..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR[12]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[11]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[10..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[12]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[11]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; WR1_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_8:u5"                                                                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oSEG4 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oSEG5 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oSEG6 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oSEG7 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:u0"                                                                                   ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                                                                                 ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                            ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; iCursor_RGB_EN[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; iCursor_Y            ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "iCursor_Y[9..9]" will be connected to GND. ;
; iCursor_R[5..3]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; iCursor_R[9..8]      ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; iCursor_R[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; iCursor_R[6]         ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; iCursor_R[2]         ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; iCursor_R[1]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; iCursor_R[0]         ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; iCursor_G[9..7]      ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; iCursor_G[6]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; iCursor_G[5]         ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; iCursor_G[4]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; iCursor_G[3]         ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; iCursor_G[2]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; iCursor_G[1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; iCursor_G[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; iCursor_B[7..6]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; iCursor_B[1..0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; iCursor_B[9..8]      ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; iCursor_B[3..2]      ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; iCursor_B[5]         ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; iCursor_B[4]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; oVGA_CLOCK           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:28     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Fri Dec 09 15:14:31 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD
Critical Warning: Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file rgb.v
    Info: Found entity 1: rgb
Info: Found 1 design units, including 1 entities, in source file ball_position_control.v
    Info: Found entity 1: ball_position_control
Info: Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info: Found entity 1: VGA_Audio_PLL
Info: Found 1 design units, including 1 entities, in source file match_the_block.v
    Info: Found entity 1: match_the_brick
Info: Found 1 design units, including 1 entities, in source file vga_controller.v
    Info: Found entity 1: VGA_Controller
Info: Found 1 design units, including 1 entities, in source file de2_ccd.v
    Info: Found entity 1: DE2_CCD
Info: Found 1 design units, including 1 entities, in source file i2c_ccd_config.v
    Info: Found entity 1: I2C_CCD_Config
Info: Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file line_buffer.v
    Info: Found entity 1: Line_Buffer
Info: Found 1 design units, including 1 entities, in source file reset_delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info: Found entity 1: SEG7_LUT
Info: Found 1 design units, including 1 entities, in source file seg7_lut_8.v
    Info: Found entity 1: SEG7_LUT_8
Info: Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info: Found entity 1: command
Info: Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info: Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits
Info: Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info: Found entity 1: sdr_data_path
Info: Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info: Found entity 1: Sdram_Control_4Port
Info: Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v
    Info: Found entity 1: Sdram_FIFO
Info: Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v
    Info: Found entity 1: Sdram_PLL
Info: Found 1 design units, including 1 entities, in source file raw2rgb.v
    Info: Found entity 1: RAW2RGB
Info: Found 1 design units, including 1 entities, in source file ccd_capture.v
    Info: Found entity 1: CCD_Capture
Warning: Can't analyze file -- file VGA_DATA_REQ.v is missing
Info: Found 1 design units, including 1 entities, in source file mirror_col.v
    Info: Found entity 1: Mirror_Col
Info: Found 1 design units, including 1 entities, in source file m4k.v
    Info: Found entity 1: m4k
Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(690): created implicit net for "audio_inL"
Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(691): created implicit net for "audio_inR"
Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(703): created implicit net for "reset"
Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(1033): created implicit net for "m4k_out"
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(57): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(65): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(73): instance has no name
Info: Elaborating entity "DE2_CCD" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(381): object "VGA_iRed" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(381): object "VGA_iGreen" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(381): object "VGA_iBlue" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(708): object "touch" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(372): truncated value with size 11 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(424): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(449): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(450): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(458): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(477): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(517): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(522): truncated value with size 22 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(523): truncated value with size 22 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(710): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(711): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(741): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(767): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(768): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(769): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(770): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(794): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(800): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(818): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(824): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(841): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(847): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(868): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(874): truncated value with size 32 to match size of target (3)
Warning (10235): Verilog HDL Always Construct warning at DE2_CCD.v(928): variable "i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DE2_CCD.v(928): variable "j" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DE2_CCD.v(936): variable "freq" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at DE2_CCD.v(926): inferring latch(es) for variable "freq", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(949): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(983): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(1009): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(1011): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(1012): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(1028): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(1035): truncated value with size 32 to match size of target (10)
Warning (10034): Output port "LEDR[17..16]" at DE2_CCD.v(194) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_CCD.v(216) has no driver
Warning (10034): Output port "SRAM_ADDR" at DE2_CCD.v(223) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_CCD.v(231) has no driver
Warning (10034): Output port "UART_TXD" at DE2_CCD.v(196) has no driver
Warning (10034): Output port "IRDA_TXD" at DE2_CCD.v(199) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_CCD.v(217) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_CCD.v(218) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_CCD.v(219) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_CCD.v(220) has no driver
Warning (10034): Output port "SRAM_UB_N" at DE2_CCD.v(224) has no driver
Warning (10034): Output port "SRAM_LB_N" at DE2_CCD.v(225) has no driver
Warning (10034): Output port "SRAM_WE_N" at DE2_CCD.v(226) has no driver
Warning (10034): Output port "SRAM_CE_N" at DE2_CCD.v(227) has no driver
Warning (10034): Output port "SRAM_OE_N" at DE2_CCD.v(228) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_CCD.v(232) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_CCD.v(233) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_CCD.v(234) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_CCD.v(235) has no driver
Warning (10034): Output port "OTG_FSPEED" at DE2_CCD.v(236) has no driver
Warning (10034): Output port "OTG_LSPEED" at DE2_CCD.v(237) has no driver
Warning (10034): Output port "OTG_DACK0_N" at DE2_CCD.v(242) has no driver
Warning (10034): Output port "OTG_DACK1_N" at DE2_CCD.v(243) has no driver
Warning (10034): Output port "LCD_RW" at DE2_CCD.v(248) has no driver
Warning (10034): Output port "LCD_EN" at DE2_CCD.v(249) has no driver
Warning (10034): Output port "LCD_RS" at DE2_CCD.v(250) has no driver
Warning (10034): Output port "SD_CLK" at DE2_CCD.v(255) has no driver
Warning (10034): Output port "TDO" at DE2_CCD.v(266) has no driver
Warning (10034): Output port "I2C_SCLK" at DE2_CCD.v(258) has no driver
Warning (10034): Output port "ENET_CMD" at DE2_CCD.v(278) has no driver
Warning (10034): Output port "ENET_CS_N" at DE2_CCD.v(279) has no driver
Warning (10034): Output port "ENET_WR_N" at DE2_CCD.v(280) has no driver
Warning (10034): Output port "ENET_RD_N" at DE2_CCD.v(281) has no driver
Warning (10034): Output port "ENET_RST_N" at DE2_CCD.v(282) has no driver
Warning (10034): Output port "ENET_CLK" at DE2_CCD.v(284) has no driver
Info (10041): Inferred latch for "freq[0]" at DE2_CCD.v(926)
Info (10041): Inferred latch for "freq[1]" at DE2_CCD.v(926)
Info (10041): Inferred latch for "freq[2]" at DE2_CCD.v(926)
Info (10041): Inferred latch for "freq[3]" at DE2_CCD.v(926)
Info (10041): Inferred latch for "freq[4]" at DE2_CCD.v(926)
Info (10041): Inferred latch for "freq[5]" at DE2_CCD.v(926)
Info (10041): Inferred latch for "freq[6]" at DE2_CCD.v(926)
Info (10041): Inferred latch for "freq[7]" at DE2_CCD.v(926)
Info (10041): Inferred latch for "freq[8]" at DE2_CCD.v(926)
Info (10041): Inferred latch for "freq[9]" at DE2_CCD.v(926)
Info (10041): Inferred latch for "freq[10]" at DE2_CCD.v(926)
Info (10041): Inferred latch for "freq[11]" at DE2_CCD.v(926)
Info (10041): Inferred latch for "freq[12]" at DE2_CCD.v(926)
Info (10041): Inferred latch for "freq[13]" at DE2_CCD.v(926)
Info (10041): Inferred latch for "freq[14]" at DE2_CCD.v(926)
Info (10041): Inferred latch for "freq[15]" at DE2_CCD.v(926)
Info (10041): Inferred latch for "freq[16]" at DE2_CCD.v(926)
Info (10041): Inferred latch for "freq[17]" at DE2_CCD.v(926)
Warning (10665): Bidirectional port "AUD_DACLRCK" at DE2_CCD.v(288) has a one-way connection to bidirectional port "AUD_ADCLRCK"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "m" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "color" into its bus
Info: Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10036): Verilog HDL or VHDL warning at VGA_Controller.v(58): object "Cur_Color_R" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VGA_Controller.v(59): object "Cur_Color_G" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VGA_Controller.v(60): object "Cur_Color_B" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VGA_Controller.v(62): object "mRed_EN" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VGA_Controller.v(63): object "mGreen_EN" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VGA_Controller.v(64): object "mBlue_EN" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(66): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(67): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(77): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(80): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(83): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(173): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(199): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)
Info: Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3"
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(79): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(83): truncated value with size 32 to match size of target (11)
Info: Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4"
Info: Elaborating entity "Line_Buffer" for hierarchy "RAW2RGB:u4|Line_Buffer:u0"
Info: Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component"
Info: Elaborated megafunction instantiation "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component"
Info: Instantiated megafunction "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component" with the following parameter:
    Info: Parameter "lpm_type" = "altshift_taps"
    Info: Parameter "number_of_taps" = "2"
    Info: Parameter "tap_distance" = "1280"
    Info: Parameter "width" = "10"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_gkn.tdf
    Info: Found entity 1: shift_taps_gkn
Info: Elaborating entity "shift_taps_gkn" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4m81.tdf
    Info: Found entity 1: altsyncram_4m81
Info: Elaborating entity "altsyncram_4m81" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|altsyncram_4m81:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_3rf.tdf
    Info: Found entity 1: cntr_3rf
Info: Elaborating entity "cntr_3rf" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf
    Info: Found entity 1: cmpr_mdc
Info: Elaborating entity "cmpr_mdc" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_gkn:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5"
Info: Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u5"
Info: Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u5|SEG7_LUT:u0"
Info: Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u6"
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(368): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(412): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(413): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(414): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(415): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(416): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(417): truncated value with size 32 to match size of target (23)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(406)
Info: Elaborating entity "Sdram_PLL" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1"
Info: Elaborating entity "altpll" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info: Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "-3000"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "FAST"
Info: Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u6|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u6|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info: Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "Sdram_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1"
Info: Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "clocks_are_synchronized" = "FALSE"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_numwords" = "512"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Warning: Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_m2o1.tdf
    Info: Found entity 1: dcfifo_m2o1
Info: Elaborating entity "dcfifo_m2o1" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf
    Info: Found entity 1: a_gray2bin_kdb
Info: Elaborating entity "a_gray2bin_kdb" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf
    Info: Found entity 1: a_graycounter_o96
Info: Elaborating entity "a_graycounter_o96" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf
    Info: Found entity 1: a_graycounter_fgc
Info: Elaborating entity "a_graycounter_fgc" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_fgc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf
    Info: Found entity 1: a_graycounter_egc
Info: Elaborating entity "a_graycounter_egc" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf
    Info: Found entity 1: altsyncram_1l81
Info: Elaborating entity "altsyncram_1l81" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf
    Info: Found entity 1: altsyncram_drg1
Info: Elaborating entity "altsyncram_drg1" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info: Found entity 1: dffpipe_ngh
Info: Elaborating entity "dffpipe_ngh" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf
    Info: Found entity 1: dffpipe_kec
Info: Elaborating entity "dffpipe_kec" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf
    Info: Found entity 1: alt_synch_pipe_rdb
Info: Elaborating entity "alt_synch_pipe_rdb" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info: Found entity 1: dffpipe_pe9
Info: Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info: Found entity 1: dffpipe_oe9
Info: Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info: Found entity 1: alt_synch_pipe_vd8
Info: Elaborating entity "alt_synch_pipe_vd8" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf
    Info: Found entity 1: cmpr_536
Info: Elaborating entity "cmpr_536" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp"
Info: Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u7"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(43): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(91): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u7|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "Mirror_Col" for hierarchy "Mirror_Col:u8"
Warning: Using design file stack_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Stack_RAM
Info: Elaborating entity "Stack_RAM" for hierarchy "Mirror_Col:u8|Stack_RAM:comb_62"
Info: Elaborating entity "altsyncram" for hierarchy "Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component"
Info: Instantiated megafunction "Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "640"
    Info: Parameter "numwords_b" = "640"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
    Info: Parameter "width_a" = "10"
    Info: Parameter "width_b" = "10"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9cn1.tdf
    Info: Found entity 1: altsyncram_9cn1
Info: Elaborating entity "altsyncram_9cn1" for hierarchy "Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_9cn1:auto_generated"
Warning: Using design file audio_dac_adc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: AUDIO_DAC_ADC
Info: Elaborating entity "AUDIO_DAC_ADC" for hierarchy "AUDIO_DAC_ADC:audio"
Warning (10230): Verilog HDL assignment warning at audio_dac_adc.v(77): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at audio_dac_adc.v(105): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at audio_dac_adc.v(113): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at audio_dac_adc.v(121): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at audio_dac_adc.v(140): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1"
Info: Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component"
Info: Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "15"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "14"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "3"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "15"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "14"
    Info: Parameter "clk2_phase_shift" = "-9921"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "37037"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "FAST"
Info: Elaborating entity "match_the_brick" for hierarchy "match_the_brick:match"
Info: Elaborating entity "rgb" for hierarchy "rgb:rgb_control"
Warning (10036): Verilog HDL or VHDL warning at rgb.v(18): object "i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at rgb.v(19): object "j" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at rgb.v(21): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at rgb.v(22): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "ball_position_control" for hierarchy "ball_position_control:ball_position"
Warning (10230): Verilog HDL assignment warning at ball_position_control.v(14): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at ball_position_control.v(21): truncated value with size 32 to match size of target (10)
Warning: Using design file dxdy_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dxdy_control
Info: Elaborating entity "dxdy_control" for hierarchy "dxdy_control:dxdy"
Warning (10240): Verilog HDL Always Construct warning at dxdy_control.v(9): inferring latch(es) for variable "a12", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at dxdy_control.v(9): inferring latch(es) for variable "a6", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at dxdy_control.v(9): inferring latch(es) for variable "a4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at dxdy_control.v(9): inferring latch(es) for variable "a3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at dxdy_control.v(9): inferring latch(es) for variable "a2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at dxdy_control.v(9): inferring latch(es) for variable "a1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at dxdy_control.v(9): inferring latch(es) for variable "b", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "b[0]" at dxdy_control.v(9)
Info (10041): Inferred latch for "b[1]" at dxdy_control.v(9)
Info (10041): Inferred latch for "b[2]" at dxdy_control.v(9)
Info (10041): Inferred latch for "b[3]" at dxdy_control.v(9)
Info (10041): Inferred latch for "b[4]" at dxdy_control.v(9)
Info (10041): Inferred latch for "b[5]" at dxdy_control.v(9)
Info (10041): Inferred latch for "b[6]" at dxdy_control.v(9)
Info (10041): Inferred latch for "b[7]" at dxdy_control.v(9)
Info (10041): Inferred latch for "b[8]" at dxdy_control.v(9)
Info (10041): Inferred latch for "b[9]" at dxdy_control.v(9)
Info (10041): Inferred latch for "b[10]" at dxdy_control.v(9)
Info (10041): Inferred latch for "b[11]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a1[0]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a1[1]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a1[2]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a1[3]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a1[4]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a1[5]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a1[6]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a1[7]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a1[8]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a1[9]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a1[10]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a1[11]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a2[0]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a2[1]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a2[2]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a2[3]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a2[4]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a2[5]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a2[6]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a2[7]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a2[8]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a2[9]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a2[10]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a2[11]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a3[0]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a3[1]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a3[2]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a3[3]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a3[4]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a3[5]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a3[6]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a3[7]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a3[8]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a3[9]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a3[10]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a3[11]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a4[0]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a4[1]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a4[2]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a4[3]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a4[4]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a4[5]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a4[6]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a4[7]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a4[8]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a4[9]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a4[10]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a4[11]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a6[0]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a6[1]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a6[2]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a6[3]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a6[4]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a6[5]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a6[6]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a6[7]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a6[8]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a6[9]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a6[10]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a6[11]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a12[0]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a12[1]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a12[2]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a12[3]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a12[4]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a12[5]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a12[6]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a12[7]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a12[8]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a12[9]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a12[10]" at dxdy_control.v(9)
Info (10041): Inferred latch for "a12[11]" at dxdy_control.v(9)
Info: Elaborating entity "m4k" for hierarchy "m4k:m4k_block"
Info: Elaborating entity "altsyncram" for hierarchy "m4k:m4k_block|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "m4k:m4k_block|altsyncram:altsyncram_component"
Info: Instantiated megafunction "m4k:m4k_block|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "img.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "310000"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "widthad_a" = "19"
    Info: Parameter "width_a" = "1"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0ud1.tdf
    Info: Found entity 1: altsyncram_0ud1
Info: Elaborating entity "altsyncram_0ud1" for hierarchy "m4k:m4k_block|altsyncram:altsyncram_component|altsyncram_0ud1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_2qa.tdf
    Info: Found entity 1: decode_2qa
Info: Elaborating entity "decode_2qa" for hierarchy "m4k:m4k_block|altsyncram:altsyncram_component|altsyncram_0ud1:auto_generated|decode_2qa:decode3"
Info: Elaborating entity "decode_2qa" for hierarchy "m4k:m4k_block|altsyncram:altsyncram_component|altsyncram_0ud1:auto_generated|decode_2qa:deep_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_bkb.tdf
    Info: Found entity 1: mux_bkb
Info: Elaborating entity "mux_bkb" for hierarchy "m4k:m4k_block|altsyncram:altsyncram_component|altsyncram_0ud1:auto_generated|mux_bkb:mux2"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]"
Info: Inferred 2 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
Info: Elaborated megafunction instantiation "lpm_divide:Div1"
Info: Instantiated megafunction "lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "22"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_qfm.tdf
    Info: Found entity 1: lpm_divide_qfm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf
    Info: Found entity 1: sign_div_unsign_4nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_a5f.tdf
    Info: Found entity 1: alt_u_div_a5f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "lpm_divide:Div0"
Info: Instantiated megafunction "lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "22"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning: 17 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_1[11]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_1[14]" and its non-tri-state driver.
Warning: The following bidir pins have no drivers
    Warning: Bidir "SD_DAT3" has no driver
    Warning: Bidir "SD_CMD" has no driver
    Warning: Bidir "GPIO_0[0]" has no driver
    Warning: Bidir "GPIO_0[1]" has no driver
    Warning: Bidir "GPIO_0[2]" has no driver
    Warning: Bidir "GPIO_0[3]" has no driver
    Warning: Bidir "GPIO_0[4]" has no driver
    Warning: Bidir "GPIO_0[5]" has no driver
    Warning: Bidir "GPIO_0[6]" has no driver
    Warning: Bidir "GPIO_0[7]" has no driver
    Warning: Bidir "GPIO_0[8]" has no driver
    Warning: Bidir "GPIO_0[9]" has no driver
    Warning: Bidir "GPIO_0[10]" has no driver
    Warning: Bidir "GPIO_0[11]" has no driver
    Warning: Bidir "GPIO_0[12]" has no driver
    Warning: Bidir "GPIO_0[13]" has no driver
    Warning: Bidir "GPIO_0[14]" has no driver
    Warning: Bidir "GPIO_0[15]" has no driver
    Warning: Bidir "GPIO_0[16]" has no driver
    Warning: Bidir "GPIO_0[17]" has no driver
    Warning: Bidir "GPIO_0[18]" has no driver
    Warning: Bidir "GPIO_0[19]" has no driver
    Warning: Bidir "GPIO_0[20]" has no driver
    Warning: Bidir "GPIO_0[21]" has no driver
    Warning: Bidir "GPIO_0[22]" has no driver
    Warning: Bidir "GPIO_0[23]" has no driver
    Warning: Bidir "GPIO_0[24]" has no driver
    Warning: Bidir "GPIO_0[25]" has no driver
    Warning: Bidir "GPIO_0[26]" has no driver
    Warning: Bidir "GPIO_0[27]" has no driver
    Warning: Bidir "GPIO_0[28]" has no driver
    Warning: Bidir "GPIO_0[29]" has no driver
    Warning: Bidir "GPIO_0[30]" has no driver
    Warning: Bidir "GPIO_0[31]" has no driver
    Warning: Bidir "GPIO_0[32]" has no driver
    Warning: Bidir "GPIO_0[33]" has no driver
    Warning: Bidir "GPIO_0[34]" has no driver
    Warning: Bidir "GPIO_0[35]" has no driver
    Warning: Bidir "GPIO_1[16]" has no driver
    Warning: Bidir "GPIO_1[17]" has no driver
    Warning: Bidir "GPIO_1[18]" has no driver
    Warning: Bidir "GPIO_1[19]" has no driver
    Warning: Bidir "GPIO_1[20]" has no driver
    Warning: Bidir "GPIO_1[21]" has no driver
    Warning: Bidir "GPIO_1[22]" has no driver
    Warning: Bidir "GPIO_1[23]" has no driver
    Warning: Bidir "GPIO_1[24]" has no driver
    Warning: Bidir "GPIO_1[25]" has no driver
    Warning: Bidir "GPIO_1[26]" has no driver
    Warning: Bidir "GPIO_1[27]" has no driver
    Warning: Bidir "GPIO_1[28]" has no driver
    Warning: Bidir "GPIO_1[29]" has no driver
    Warning: Bidir "GPIO_1[30]" has no driver
    Warning: Bidir "GPIO_1[31]" has no driver
    Warning: Bidir "GPIO_1[32]" has no driver
    Warning: Bidir "GPIO_1[33]" has no driver
    Warning: Bidir "GPIO_1[34]" has no driver
    Warning: Bidir "GPIO_1[35]" has no driver
    Warning: Bidir "GPIO_1[0]" has no driver
    Warning: Bidir "GPIO_1[1]" has no driver
    Warning: Bidir "GPIO_1[2]" has no driver
    Warning: Bidir "GPIO_1[3]" has no driver
    Warning: Bidir "GPIO_1[4]" has no driver
    Warning: Bidir "GPIO_1[5]" has no driver
    Warning: Bidir "GPIO_1[6]" has no driver
    Warning: Bidir "GPIO_1[7]" has no driver
    Warning: Bidir "GPIO_1[8]" has no driver
    Warning: Bidir "GPIO_1[9]" has no driver
    Warning: Bidir "GPIO_1[10]" has no driver
    Warning: Bidir "GPIO_1[12]" has no driver
    Warning: Bidir "GPIO_1[13]" has no driver
Warning: Removed fan-outs from the following always-disabled I/O buffers
    Warning: Removed fan-out from the always-disabled I/O buffer "AUD_ADCLRCK" to the node "AUD_ADCLRCK"
    Warning: Removed fan-out from the always-disabled I/O buffer "AUD_DACLRCK" to the node "AUD_DACLRCK"
    Warning: Removed fan-out from the always-disabled I/O buffer "AUD_BCLK" to the node "AUD_BCLK"
Warning: Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning: Converted the fanout from the open-drain buffer "I2C_CCD_Config:u7|I2C_Controller:u0|I2C_SDAT" to the node "I2C_CCD_Config:u7|I2C_Controller:u0|Selector4" into a wire
Info: One or more bidirs are fed by always enabled tri-state buffers
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_DACLRCK" is moved to its source
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "freq[9]" merged with LATCH primitive "freq[5]"
Warning: Latch freq[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal m[2][5][0]
Warning: Latch freq[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal m[2][5][0]
Warning: Latch freq[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal m[2][5][0]
Warning: Latch freq[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal m[2][4][2]
Warning: Latch freq[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal m[2][5][1]
Warning: Latch freq[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal m[2][5][1]
Warning: Latch freq[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal m[2][5][1]
Warning: Latch freq[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal m[2][5][0]
Warning: Latch freq[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal m[2][5][0]
Warning: Latch freq[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal m[2][5][1]
Warning: Latch freq[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal m[2][5][1]
Warning: Latch freq[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal m[2][4][2]
Warning: Latch freq[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal m[2][4][2]
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "ball_position_control:ball_position|ball_x[9]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_x[9]~_emulated" and latch "ball_position_control:ball_position|ball_x[9]~latch"
    Warning (13310): Register "ball_position_control:ball_position|ball_x[8]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_x[8]~_emulated" and latch "ball_position_control:ball_position|ball_x[8]~latch"
    Warning (13310): Register "ball_position_control:ball_position|ball_x[7]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_x[7]~_emulated" and latch "ball_position_control:ball_position|ball_x[7]~latch"
    Warning (13310): Register "ball_position_control:ball_position|ball_x[6]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_x[6]~_emulated" and latch "ball_position_control:ball_position|ball_x[6]~latch"
    Warning (13310): Register "ball_position_control:ball_position|ball_x[5]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_x[5]~_emulated" and latch "ball_position_control:ball_position|ball_x[5]~latch"
    Warning (13310): Register "ball_position_control:ball_position|ball_x[4]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_x[4]~_emulated" and latch "ball_position_control:ball_position|ball_x[4]~latch"
    Warning (13310): Register "ball_position_control:ball_position|ball_x[3]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_x[3]~_emulated" and latch "ball_position_control:ball_position|ball_x[3]~latch"
    Warning (13310): Register "ball_position_control:ball_position|ball_x[2]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_x[2]~_emulated" and latch "ball_position_control:ball_position|ball_x[2]~latch"
    Warning (13310): Register "ball_position_control:ball_position|ball_x[1]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_x[1]~_emulated" and latch "ball_position_control:ball_position|ball_x[1]~latch"
    Warning (13310): Register "ball_position_control:ball_position|ball_x[0]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_x[0]~_emulated" and latch "ball_position_control:ball_position|ball_x[0]~latch"
    Warning (13310): Register "ball_position_control:ball_position|ball_y[9]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_y[9]~_emulated" and latch "ball_position_control:ball_position|ball_y[9]~latch"
    Warning (13310): Register "ball_position_control:ball_position|ball_y[8]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_y[8]~_emulated" and latch "ball_position_control:ball_position|ball_y[8]~latch"
    Warning (13310): Register "ball_position_control:ball_position|ball_y[7]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_y[7]~_emulated" and latch "ball_position_control:ball_position|ball_y[7]~latch"
    Warning (13310): Register "ball_position_control:ball_position|ball_y[6]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_y[6]~_emulated" and latch "ball_position_control:ball_position|ball_y[6]~latch"
    Warning (13310): Register "ball_position_control:ball_position|ball_y[5]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_y[5]~_emulated" and latch "ball_position_control:ball_position|ball_y[5]~latch"
    Warning (13310): Register "ball_position_control:ball_position|ball_y[4]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_y[4]~_emulated" and latch "ball_position_control:ball_position|ball_y[4]~latch"
    Warning (13310): Register "ball_position_control:ball_position|ball_y[3]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_y[3]~_emulated" and latch "ball_position_control:ball_position|ball_y[3]~latch"
    Warning (13310): Register "ball_position_control:ball_position|ball_y[2]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_y[2]~_emulated" and latch "ball_position_control:ball_position|ball_y[2]~latch"
    Warning (13310): Register "ball_position_control:ball_position|ball_y[1]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_y[1]~_emulated" and latch "ball_position_control:ball_position|ball_y[1]~latch"
    Warning (13310): Register "ball_position_control:ball_position|ball_y[0]" is converted into an equivalent circuit using register "ball_position_control:ball_position|ball_y[0]~_emulated" and latch "ball_position_control:ball_position|ball_y[0]~latch"
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "AUD_ADCLRCK~synth"
    Warning: Node "AUD_DACLRCK~synth"
    Warning: Node "AUD_BCLK~synth"
    Warning: Node "GPIO_1[11]~synth"
    Warning: Node "GPIO_1[14]~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX4[0]" is stuck at VCC
    Warning (13410): Pin "HEX4[1]" is stuck at VCC
    Warning (13410): Pin "HEX4[2]" is stuck at VCC
    Warning (13410): Pin "HEX4[3]" is stuck at VCC
    Warning (13410): Pin "HEX4[4]" is stuck at VCC
    Warning (13410): Pin "HEX4[5]" is stuck at VCC
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_FSPEED" is stuck at GND
    Warning (13410): Pin "OTG_LSPEED" is stuck at GND
    Warning (13410): Pin "OTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at GND
    Warning (13410): Pin "ENET_WR_N" is stuck at GND
    Warning (13410): Pin "ENET_RD_N" is stuck at GND
    Warning (13410): Pin "ENET_RST_N" is stuck at GND
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at VCC
Info: 65 registers lost all their fanouts during netlist optimizations. The first 65 are displayed below.
    Info: Register "Sdram_Control_4Port:u6|mDATAOUT[15]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[31]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[30]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[29]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[28]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[27]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[26]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[25]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[24]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[23]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[22]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[21]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[20]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[19]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[18]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[17]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[16]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[15]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[14]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[13]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[12]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[11]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[10]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[9]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[8]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[7]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[6]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[5]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[4]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[3]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[2]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[1]" lost all its fanouts during netlist optimizations.
    Info: Register "dxdy_control:dxdy|i[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Xaddr_center[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Xaddr_center[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Xaddr_center[0]" lost all its fanouts during netlist optimizations.
    Info: Register "state_sound~4" lost all its fanouts during netlist optimizations.
    Info: Register "I2C_CCD_Config:u7|mSetup_ST~9" lost all its fanouts during netlist optimizations.
    Info: Register "I2C_CCD_Config:u7|mSetup_ST~10" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_Capture:u3|Frame_Cont[16]" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_Capture:u3|Frame_Cont[17]" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_Capture:u3|Frame_Cont[18]" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_Capture:u3|Frame_Cont[19]" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_Capture:u3|Frame_Cont[20]" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_Capture:u3|Frame_Cont[21]" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_Capture:u3|Frame_Cont[22]" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_Capture:u3|Frame_Cont[23]" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_Capture:u3|Frame_Cont[24]" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_Capture:u3|Frame_Cont[25]" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_Capture:u3|Frame_Cont[26]" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_Capture:u3|Frame_Cont[27]" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_Capture:u3|Frame_Cont[28]" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_Capture:u3|Frame_Cont[29]" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_Capture:u3|Frame_Cont[30]" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_Capture:u3|Frame_Cont[31]" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_Capture:u3|Y_Cont[9]" lost all its fanouts during netlist optimizations.
    Info: Register "CCD_Capture:u3|Y_Cont[10]" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/Lab User/Desktop/final_project/DE2_CCD.map.smsg
Critical Warning: Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|pll"
    Info: Adding node "VGA_Audio_PLL:p1|altpll:altpll_component|pll"
Warning: Design contains 26 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
Info: Implemented 4425 device resources after synthesis - the final resource count might be different
    Info: Implemented 48 input pins
    Info: Implemented 218 output pins
    Info: Implemented 159 bidirectional pins
    Info: Implemented 3810 logic cells
    Info: Implemented 188 RAM segments
    Info: Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 408 warnings
    Info: Peak virtual memory: 407 megabytes
    Info: Processing ended: Fri Dec 09 15:15:01 2011
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Lab User/Desktop/final_project/DE2_CCD.map.smsg.


