# compile vhdl design source files
vhdl xil_defaultlib  "../../../Cordic.srcs/sources_1/new/CORDIC_DIV.vhd"
vhdl xil_defaultlib  "../../../Cordic.srcs/sim_1/new/CORDIC_DIV_TB.vhd"

# Do not sort compile order
nosort
