{"top":"global.strided_conv",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U5":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U6":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U7":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2.out","add_all__U5.in0"],
          ["mul_d1__U3.out","add_all__U5.in1"],
          ["add_all__U6.in0","add_all__U5.out"],
          ["mul_d2__U4.out","add_all__U6.in1"],
          ["add_all__U7.in0","add_all__U6.out"],
          ["const_term.out","add_all__U7.in1"],
          ["self.out","add_all__U7.out"],
          ["mul_d0__U2.in0","coeff_0.out"],
          ["mul_d1__U3.in0","coeff_1.out"],
          ["mul_d2__U4.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U2.in1"],
          ["self.d.1","mul_d1__U3.in1"],
          ["self.d.2","mul_d2__U4.in1"]
        ]
      },
      "aff__U106":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U110":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U111":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U112":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U107.out","add_all__U110.in0"],
          ["mul_d1__U108.out","add_all__U110.in1"],
          ["add_all__U111.in0","add_all__U110.out"],
          ["mul_d2__U109.out","add_all__U111.in1"],
          ["add_all__U112.in0","add_all__U111.out"],
          ["const_term.out","add_all__U112.in1"],
          ["self.out","add_all__U112.out"],
          ["mul_d0__U107.in0","coeff_0.out"],
          ["mul_d1__U108.in0","coeff_1.out"],
          ["mul_d2__U109.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U107.in1"],
          ["self.d.1","mul_d1__U108.in1"],
          ["self.d.2","mul_d2__U109.in1"]
        ]
      },
      "aff__U114":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U118":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U119":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007e"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "mul_d0__U115":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U117":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U115.out","add_all__U118.in0"],
          ["mul_d1__U116.out","add_all__U118.in1"],
          ["add_all__U119.in0","add_all__U118.out"],
          ["mul_d2__U117.out","add_all__U119.in1"],
          ["add_all__U120.in0","add_all__U119.out"],
          ["const_term.out","add_all__U120.in1"],
          ["self.out","add_all__U120.out"],
          ["mul_d0__U115.in0","coeff_0.out"],
          ["mul_d1__U116.in0","coeff_1.out"],
          ["mul_d2__U117.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U115.in1"],
          ["self.d.1","mul_d1__U116.in1"],
          ["self.d.2","mul_d2__U117.in1"]
        ]
      },
      "aff__U121":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U123":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U124":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U122.out","add_all__U125.in0"],
          ["mul_d1__U123.out","add_all__U125.in1"],
          ["add_all__U126.in0","add_all__U125.out"],
          ["mul_d2__U124.out","add_all__U126.in1"],
          ["add_all__U127.in0","add_all__U126.out"],
          ["const_term.out","add_all__U127.in1"],
          ["self.out","add_all__U127.out"],
          ["mul_d0__U122.in0","coeff_0.out"],
          ["mul_d1__U123.in0","coeff_1.out"],
          ["mul_d2__U124.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U122.in1"],
          ["self.d.1","mul_d1__U123.in1"],
          ["self.d.2","mul_d2__U124.in1"]
        ]
      },
      "aff__U129":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U133":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U134":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U135":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007e"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007f"]}
          },
          "mul_d0__U130":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U131":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U130.out","add_all__U133.in0"],
          ["mul_d1__U131.out","add_all__U133.in1"],
          ["add_all__U134.in0","add_all__U133.out"],
          ["mul_d2__U132.out","add_all__U134.in1"],
          ["add_all__U135.in0","add_all__U134.out"],
          ["const_term.out","add_all__U135.in1"],
          ["self.out","add_all__U135.out"],
          ["mul_d0__U130.in0","coeff_0.out"],
          ["mul_d1__U131.in0","coeff_1.out"],
          ["mul_d2__U132.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U130.in1"],
          ["self.d.1","mul_d1__U131.in1"],
          ["self.d.2","mul_d2__U132.in1"]
        ]
      },
      "aff__U136":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U140":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U141":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U138":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U139":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U137.out","add_all__U140.in0"],
          ["mul_d1__U138.out","add_all__U140.in1"],
          ["add_all__U141.in0","add_all__U140.out"],
          ["mul_d2__U139.out","add_all__U141.in1"],
          ["add_all__U142.in0","add_all__U141.out"],
          ["const_term.out","add_all__U142.in1"],
          ["self.out","add_all__U142.out"],
          ["mul_d0__U137.in0","coeff_0.out"],
          ["mul_d1__U138.in0","coeff_1.out"],
          ["mul_d2__U139.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U137.in1"],
          ["self.d.1","mul_d1__U138.in1"],
          ["self.d.2","mul_d2__U139.in1"]
        ]
      },
      "aff__U144":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U148":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U149":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U150":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007e"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U145":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U146":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U147":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U145.out","add_all__U148.in0"],
          ["mul_d1__U146.out","add_all__U148.in1"],
          ["add_all__U149.in0","add_all__U148.out"],
          ["mul_d2__U147.out","add_all__U149.in1"],
          ["add_all__U150.in0","add_all__U149.out"],
          ["const_term.out","add_all__U150.in1"],
          ["self.out","add_all__U150.out"],
          ["mul_d0__U145.in0","coeff_0.out"],
          ["mul_d1__U146.in0","coeff_1.out"],
          ["mul_d2__U147.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U145.in1"],
          ["self.d.1","mul_d1__U146.in1"],
          ["self.d.2","mul_d2__U147.in1"]
        ]
      },
      "aff__U151":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U155":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U156":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U157":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U152":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U154":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U152.out","add_all__U155.in0"],
          ["mul_d1__U153.out","add_all__U155.in1"],
          ["add_all__U156.in0","add_all__U155.out"],
          ["mul_d2__U154.out","add_all__U156.in1"],
          ["add_all__U157.in0","add_all__U156.out"],
          ["const_term.out","add_all__U157.in1"],
          ["self.out","add_all__U157.out"],
          ["mul_d0__U152.in0","coeff_0.out"],
          ["mul_d1__U153.in0","coeff_1.out"],
          ["mul_d2__U154.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U152.in1"],
          ["self.d.1","mul_d1__U153.in1"],
          ["self.d.2","mul_d2__U154.in1"]
        ]
      },
      "aff__U159":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U163":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U164":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U165":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007e"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U160":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U161":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U162":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U160.out","add_all__U163.in0"],
          ["mul_d1__U161.out","add_all__U163.in1"],
          ["add_all__U164.in0","add_all__U163.out"],
          ["mul_d2__U162.out","add_all__U164.in1"],
          ["add_all__U165.in0","add_all__U164.out"],
          ["const_term.out","add_all__U165.in1"],
          ["self.out","add_all__U165.out"],
          ["mul_d0__U160.in0","coeff_0.out"],
          ["mul_d1__U161.in0","coeff_1.out"],
          ["mul_d2__U162.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U160.in1"],
          ["self.d.1","mul_d1__U161.in1"],
          ["self.d.2","mul_d2__U162.in1"]
        ]
      },
      "aff__U166":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U170":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U171":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U172":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U167":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U169":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U167.out","add_all__U170.in0"],
          ["mul_d1__U168.out","add_all__U170.in1"],
          ["add_all__U171.in0","add_all__U170.out"],
          ["mul_d2__U169.out","add_all__U171.in1"],
          ["add_all__U172.in0","add_all__U171.out"],
          ["const_term.out","add_all__U172.in1"],
          ["self.out","add_all__U172.out"],
          ["mul_d0__U167.in0","coeff_0.out"],
          ["mul_d1__U168.in0","coeff_1.out"],
          ["mul_d2__U169.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U167.in1"],
          ["self.d.1","mul_d1__U168.in1"],
          ["self.d.2","mul_d2__U169.in1"]
        ]
      },
      "aff__U174":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U178":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U179":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U180":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007e"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U175":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U176":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U177":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U175.out","add_all__U178.in0"],
          ["mul_d1__U176.out","add_all__U178.in1"],
          ["add_all__U179.in0","add_all__U178.out"],
          ["mul_d2__U177.out","add_all__U179.in1"],
          ["add_all__U180.in0","add_all__U179.out"],
          ["const_term.out","add_all__U180.in1"],
          ["self.out","add_all__U180.out"],
          ["mul_d0__U175.in0","coeff_0.out"],
          ["mul_d1__U176.in0","coeff_1.out"],
          ["mul_d2__U177.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U175.in1"],
          ["self.d.1","mul_d1__U176.in1"],
          ["self.d.2","mul_d2__U177.in1"]
        ]
      },
      "aff__U18":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U22":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U23":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U24":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0f81"]}
          },
          "mul_d0__U19":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U20":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U21":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U19.out","add_all__U22.in0"],
          ["mul_d1__U20.out","add_all__U22.in1"],
          ["add_all__U23.in0","add_all__U22.out"],
          ["mul_d2__U21.out","add_all__U23.in1"],
          ["add_all__U24.in0","add_all__U23.out"],
          ["const_term.out","add_all__U24.in1"],
          ["self.out","add_all__U24.out"],
          ["mul_d0__U19.in0","coeff_0.out"],
          ["mul_d1__U20.in0","coeff_1.out"],
          ["mul_d2__U21.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U19.in1"],
          ["self.d.1","mul_d1__U20.in1"],
          ["self.d.2","mul_d2__U21.in1"]
        ]
      },
      "aff__U181":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U185":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U187":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U183":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U182.out","add_all__U185.in0"],
          ["mul_d1__U183.out","add_all__U185.in1"],
          ["add_all__U186.in0","add_all__U185.out"],
          ["mul_d2__U184.out","add_all__U186.in1"],
          ["add_all__U187.in0","add_all__U186.out"],
          ["const_term.out","add_all__U187.in1"],
          ["self.out","add_all__U187.out"],
          ["mul_d0__U182.in0","coeff_0.out"],
          ["mul_d1__U183.in0","coeff_1.out"],
          ["mul_d2__U184.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U182.in1"],
          ["self.d.1","mul_d1__U183.in1"],
          ["self.d.2","mul_d2__U184.in1"]
        ]
      },
      "aff__U189":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U193":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U194":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007e"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "mul_d0__U190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U192":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U190.out","add_all__U193.in0"],
          ["mul_d1__U191.out","add_all__U193.in1"],
          ["add_all__U194.in0","add_all__U193.out"],
          ["mul_d2__U192.out","add_all__U194.in1"],
          ["add_all__U195.in0","add_all__U194.out"],
          ["const_term.out","add_all__U195.in1"],
          ["self.out","add_all__U195.out"],
          ["mul_d0__U190.in0","coeff_0.out"],
          ["mul_d1__U191.in0","coeff_1.out"],
          ["mul_d2__U192.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U190.in1"],
          ["self.d.1","mul_d1__U191.in1"],
          ["self.d.2","mul_d2__U192.in1"]
        ]
      },
      "aff__U196":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U197":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U198":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U199":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U197.out","add_all__U200.in0"],
          ["mul_d1__U198.out","add_all__U200.in1"],
          ["add_all__U201.in0","add_all__U200.out"],
          ["mul_d2__U199.out","add_all__U201.in1"],
          ["add_all__U202.in0","add_all__U201.out"],
          ["const_term.out","add_all__U202.in1"],
          ["self.out","add_all__U202.out"],
          ["mul_d0__U197.in0","coeff_0.out"],
          ["mul_d1__U198.in0","coeff_1.out"],
          ["mul_d2__U199.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U197.in1"],
          ["self.d.1","mul_d1__U198.in1"],
          ["self.d.2","mul_d2__U199.in1"]
        ]
      },
      "aff__U204":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U208":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007e"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0041"]}
          },
          "mul_d0__U205":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U206":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U207":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U205.out","add_all__U208.in0"],
          ["mul_d1__U206.out","add_all__U208.in1"],
          ["add_all__U209.in0","add_all__U208.out"],
          ["mul_d2__U207.out","add_all__U209.in1"],
          ["add_all__U210.in0","add_all__U209.out"],
          ["const_term.out","add_all__U210.in1"],
          ["self.out","add_all__U210.out"],
          ["mul_d0__U205.in0","coeff_0.out"],
          ["mul_d1__U206.in0","coeff_1.out"],
          ["mul_d2__U207.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U205.in1"],
          ["self.d.1","mul_d1__U206.in1"],
          ["self.d.2","mul_d2__U207.in1"]
        ]
      },
      "aff__U211":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U215":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U216":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U217":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U212":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U213":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U214":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U212.out","add_all__U215.in0"],
          ["mul_d1__U213.out","add_all__U215.in1"],
          ["add_all__U216.in0","add_all__U215.out"],
          ["mul_d2__U214.out","add_all__U216.in1"],
          ["add_all__U217.in0","add_all__U216.out"],
          ["const_term.out","add_all__U217.in1"],
          ["self.out","add_all__U217.out"],
          ["mul_d0__U212.in0","coeff_0.out"],
          ["mul_d1__U213.in0","coeff_1.out"],
          ["mul_d2__U214.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U212.in1"],
          ["self.d.1","mul_d1__U213.in1"],
          ["self.d.2","mul_d2__U214.in1"]
        ]
      },
      "aff__U35":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U39":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U40":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U41":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1342"]}
          },
          "mul_d0__U36":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U37":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U38":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U36.out","add_all__U39.in0"],
          ["mul_d1__U37.out","add_all__U39.in1"],
          ["add_all__U40.in0","add_all__U39.out"],
          ["mul_d2__U38.out","add_all__U40.in1"],
          ["add_all__U41.in0","add_all__U40.out"],
          ["const_term.out","add_all__U41.in1"],
          ["self.out","add_all__U41.out"],
          ["mul_d0__U36.in0","coeff_0.out"],
          ["mul_d1__U37.in0","coeff_1.out"],
          ["mul_d2__U38.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U36.in1"],
          ["self.d.1","mul_d1__U37.in1"],
          ["self.d.2","mul_d2__U38.in1"]
        ]
      },
      "aff__U52":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U56":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U57":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U58":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1ac4"]}
          },
          "mul_d0__U53":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U54":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U55":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U53.out","add_all__U56.in0"],
          ["mul_d1__U54.out","add_all__U56.in1"],
          ["add_all__U57.in0","add_all__U56.out"],
          ["mul_d2__U55.out","add_all__U57.in1"],
          ["add_all__U58.in0","add_all__U57.out"],
          ["const_term.out","add_all__U58.in1"],
          ["self.out","add_all__U58.out"],
          ["mul_d0__U53.in0","coeff_0.out"],
          ["mul_d1__U54.in0","coeff_1.out"],
          ["mul_d2__U55.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U53.in1"],
          ["self.d.1","mul_d1__U54.in1"],
          ["self.d.2","mul_d2__U55.in1"]
        ]
      },
      "aff__U69":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U73":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U74":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U75":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U70":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U71":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U72":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U70.out","add_all__U73.in0"],
          ["mul_d1__U71.out","add_all__U73.in1"],
          ["add_all__U74.in0","add_all__U73.out"],
          ["mul_d2__U72.out","add_all__U74.in1"],
          ["add_all__U75.in0","add_all__U74.out"],
          ["const_term.out","add_all__U75.in1"],
          ["self.out","add_all__U75.out"],
          ["mul_d0__U70.in0","coeff_0.out"],
          ["mul_d1__U71.in0","coeff_1.out"],
          ["mul_d2__U72.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U70.in1"],
          ["self.d.1","mul_d1__U71.in1"],
          ["self.d.2","mul_d2__U72.in1"]
        ]
      },
      "aff__U76":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U80":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U81":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U82":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U77":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U78":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U79":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U77.out","add_all__U80.in0"],
          ["mul_d1__U78.out","add_all__U80.in1"],
          ["add_all__U81.in0","add_all__U80.out"],
          ["mul_d2__U79.out","add_all__U81.in1"],
          ["add_all__U82.in0","add_all__U81.out"],
          ["const_term.out","add_all__U82.in1"],
          ["self.out","add_all__U82.out"],
          ["mul_d0__U77.in0","coeff_0.out"],
          ["mul_d1__U78.in0","coeff_1.out"],
          ["mul_d2__U79.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U77.in1"],
          ["self.d.1","mul_d1__U78.in1"],
          ["self.d.2","mul_d2__U79.in1"]
        ]
      },
      "aff__U84":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U88":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U89":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U90":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U85":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U86":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U87":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U85.out","add_all__U88.in0"],
          ["mul_d1__U86.out","add_all__U88.in1"],
          ["add_all__U89.in0","add_all__U88.out"],
          ["mul_d2__U87.out","add_all__U89.in1"],
          ["add_all__U90.in0","add_all__U89.out"],
          ["const_term.out","add_all__U90.in1"],
          ["self.out","add_all__U90.out"],
          ["mul_d0__U85.in0","coeff_0.out"],
          ["mul_d1__U86.in0","coeff_1.out"],
          ["mul_d2__U87.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U85.in1"],
          ["self.d.1","mul_d1__U86.in1"],
          ["self.d.2","mul_d2__U87.in1"]
        ]
      },
      "aff__U91":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U95":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U96":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U97":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U92":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U93":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U94":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U92.out","add_all__U95.in0"],
          ["mul_d1__U93.out","add_all__U95.in1"],
          ["add_all__U96.in0","add_all__U95.out"],
          ["mul_d2__U94.out","add_all__U96.in1"],
          ["add_all__U97.in0","add_all__U96.out"],
          ["const_term.out","add_all__U97.in1"],
          ["self.out","add_all__U97.out"],
          ["mul_d0__U92.in0","coeff_0.out"],
          ["mul_d1__U93.in0","coeff_1.out"],
          ["mul_d2__U94.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U92.in1"],
          ["self.d.1","mul_d1__U93.in1"],
          ["self.d.2","mul_d2__U94.in1"]
        ]
      },
      "aff__U99":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U103":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U104":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U105":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007e"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h007e"]}
          },
          "mul_d0__U100":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U101":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U102":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U100.out","add_all__U103.in0"],
          ["mul_d1__U101.out","add_all__U103.in1"],
          ["add_all__U104.in0","add_all__U103.out"],
          ["mul_d2__U102.out","add_all__U104.in1"],
          ["add_all__U105.in0","add_all__U104.out"],
          ["const_term.out","add_all__U105.in1"],
          ["self.out","add_all__U105.out"],
          ["mul_d0__U100.in0","coeff_0.out"],
          ["mul_d1__U101.in0","coeff_1.out"],
          ["mul_d2__U102.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U100.in1"],
          ["self.d.1","mul_d1__U101.in1"],
          ["self.d.2","mul_d2__U102.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U10":{
            "modref":"corebit.and"
          },
          "d_0_am__U11":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U12":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U8.out"],
          ["d_1_inc.in1","_U8.out"],
          ["d_2_inc.in1","_U8.out"],
          ["inc_time.in1","_U8.out"],
          ["cmp_time.in1","_U9.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U10.in0"],
          ["d_1_at_max.out","d_0_am__U10.in1"],
          ["d_0_am__U11.in0","d_0_am__U10.out"],
          ["d_2_at_max.out","d_0_am__U11.in1"],
          ["d_0_next_value.sel","d_0_am__U11.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U12.in0"],
          ["d_2_at_max.out","d_1_am__U12.in1"],
          ["d_1_next_value.sel","d_1_am__U12.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U18"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U27":{
            "modref":"corebit.and"
          },
          "d_0_am__U28":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U29":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U25.out"],
          ["d_1_inc.in1","_U25.out"],
          ["d_2_inc.in1","_U25.out"],
          ["inc_time.in1","_U25.out"],
          ["cmp_time.in1","_U26.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U27.in0"],
          ["d_1_at_max.out","d_0_am__U27.in1"],
          ["d_0_am__U28.in0","d_0_am__U27.out"],
          ["d_2_at_max.out","d_0_am__U28.in1"],
          ["d_0_next_value.sel","d_0_am__U28.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U29.in0"],
          ["d_2_at_max.out","d_1_am__U29.in1"],
          ["d_1_next_value.sel","d_1_am__U29.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U34":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U42":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U43":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U35"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U44":{
            "modref":"corebit.and"
          },
          "d_0_am__U45":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U46":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U42.out"],
          ["d_1_inc.in1","_U42.out"],
          ["d_2_inc.in1","_U42.out"],
          ["inc_time.in1","_U42.out"],
          ["cmp_time.in1","_U43.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U44.in0"],
          ["d_1_at_max.out","d_0_am__U44.in1"],
          ["d_0_am__U45.in0","d_0_am__U44.out"],
          ["d_2_at_max.out","d_0_am__U45.in1"],
          ["d_0_next_value.sel","d_0_am__U45.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U46.in0"],
          ["d_2_at_max.out","d_1_am__U46.in1"],
          ["d_1_next_value.sel","d_1_am__U46.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U51":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U59":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U60":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U52"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U61":{
            "modref":"corebit.and"
          },
          "d_0_am__U62":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U63":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U59.out"],
          ["d_1_inc.in1","_U59.out"],
          ["d_2_inc.in1","_U59.out"],
          ["inc_time.in1","_U59.out"],
          ["cmp_time.in1","_U60.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U61.in0"],
          ["d_1_at_max.out","d_0_am__U61.in1"],
          ["d_0_am__U62.in0","d_0_am__U61.out"],
          ["d_2_at_max.out","d_0_am__U62.in1"],
          ["d_0_next_value.sel","d_0_am__U62.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U63.in0"],
          ["d_2_at_max.out","d_1_am__U63.in1"],
          ["d_1_next_value.sel","d_1_am__U63.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "array_delay_U13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U14":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U15":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U16":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U14.clk"],
          ["self.in.0","_U14.in"],
          ["self.out.0","_U14.out"],
          ["self.clk","_U15.clk"],
          ["self.in.1","_U15.in"],
          ["self.out.1","_U15.out"],
          ["self.clk","_U16.clk"],
          ["self.in.2","_U16.in"],
          ["self.out.2","_U16.out"]
        ]
      },
      "array_delay_U30":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U31":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U32":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U33":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U31.clk"],
          ["self.in.0","_U31.in"],
          ["self.out.0","_U31.out"],
          ["self.clk","_U32.clk"],
          ["self.in.1","_U32.in"],
          ["self.out.1","_U32.out"],
          ["self.clk","_U33.clk"],
          ["self.in.2","_U33.in"],
          ["self.out.2","_U33.out"]
        ]
      },
      "array_delay_U47":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U48":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U49":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U50":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U48.clk"],
          ["self.in.0","_U48.in"],
          ["self.out.0","_U48.out"],
          ["self.clk","_U49.clk"],
          ["self.in.1","_U49.in"],
          ["self.out.1","_U49.out"],
          ["self.clk","_U50.clk"],
          ["self.in.2","_U50.in"],
          ["self.out.2","_U50.out"]
        ]
      },
      "array_delay_U64":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U65":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U66":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U67":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U65.clk"],
          ["self.in.0","_U65.in"],
          ["self.out.0","_U65.out"],
          ["self.clk","_U66.clk"],
          ["self.in.1","_U66.in"],
          ["self.out.1","_U66.out"],
          ["self.clk","_U67.clk"],
          ["self.in.2","_U67.in"],
          ["self.out.2","_U67.out"]
        ]
      },
      "conv_stencil_op_hcompute_conv_stencil_1_3_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14"],
          ["self.valid","self.en"]
        ]
      },
      "conv_stencil_op_hcompute_conv_stencil_1_4_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4"]
        ]
      },
      "conv_stencil_op_hcompute_conv_stencil_2_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4"],
          ["self.valid","self.en"]
        ]
      },
      "conv_stencil_op_hcompute_hw_output_stencil_14_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_conv_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "conv_stencil_op_hcompute_conv_stencil_1_3_broadcast":{
            "modref":"global.conv_stencil_op_hcompute_conv_stencil_1_3_broadcast"
          },
          "conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14":{
            "modref":"global.ram__U83"
          },
          "conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14_read_addrgen":{
            "modref":"global.aff__U84"
          },
          "conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14_write_addrgen":{
            "modref":"global.aff__U91"
          },
          "conv_stencil_op_hcompute_conv_stencil_1_4_select":{
            "modref":"global.conv_stencil_op_hcompute_conv_stencil_1_4_select"
          },
          "conv_stencil_op_hcompute_conv_stencil_2_broadcast":{
            "modref":"global.conv_stencil_op_hcompute_conv_stencil_2_broadcast"
          },
          "conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4":{
            "modref":"global.ram__U68"
          },
          "conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4_read_addrgen":{
            "modref":"global.aff__U69"
          },
          "conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4_write_addrgen":{
            "modref":"global.aff__U76"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_14_select":{
            "modref":"global.conv_stencil_op_hcompute_hw_output_stencil_14_select"
          }
        },
        "connections":[
          ["conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14.wdata","conv_stencil_op_hcompute_conv_stencil_1_3_broadcast.conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14"],
          ["self.op_hcompute_conv_stencil_1_write_wen","conv_stencil_op_hcompute_conv_stencil_1_3_broadcast.en"],
          ["self.op_hcompute_conv_stencil_1_write.0","conv_stencil_op_hcompute_conv_stencil_1_3_broadcast.in"],
          ["conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14.wen","conv_stencil_op_hcompute_conv_stencil_1_3_broadcast.valid"],
          ["self.clk","conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14.clk"],
          ["conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14_read_addrgen.out","conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14.raddr"],
          ["conv_stencil_op_hcompute_hw_output_stencil_14_select.conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14","conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14.rdata"],
          ["self.op_hcompute_hw_output_stencil_read_ren","conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14.ren"],
          ["conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14_write_addrgen.out","conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14.waddr"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14_read_addrgen.d"],
          ["self.op_hcompute_conv_stencil_1_write_ctrl_vars","conv_stencil_op_hcompute_conv_stencil_1_3_to_conv_stencil_op_hcompute_hw_output_stencil_14_write_addrgen.d"],
          ["self.clk","conv_stencil_op_hcompute_conv_stencil_1_4_select.clk"],
          ["conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4.rdata","conv_stencil_op_hcompute_conv_stencil_1_4_select.conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","conv_stencil_op_hcompute_conv_stencil_1_4_select.d"],
          ["self.op_hcompute_conv_stencil_1_read.0","conv_stencil_op_hcompute_conv_stencil_1_4_select.out"],
          ["conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4.wdata","conv_stencil_op_hcompute_conv_stencil_2_broadcast.conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4"],
          ["self.op_hcompute_conv_stencil_write_wen","conv_stencil_op_hcompute_conv_stencil_2_broadcast.en"],
          ["self.op_hcompute_conv_stencil_write.0","conv_stencil_op_hcompute_conv_stencil_2_broadcast.in"],
          ["conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4.wen","conv_stencil_op_hcompute_conv_stencil_2_broadcast.valid"],
          ["self.clk","conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4.clk"],
          ["conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4_read_addrgen.out","conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4.raddr"],
          ["self.op_hcompute_conv_stencil_1_read_ren","conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4.ren"],
          ["conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4_write_addrgen.out","conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4.waddr"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4_read_addrgen.d"],
          ["self.op_hcompute_conv_stencil_write_ctrl_vars","conv_stencil_op_hcompute_conv_stencil_2_to_conv_stencil_op_hcompute_conv_stencil_1_4_write_addrgen.d"],
          ["self.clk","conv_stencil_op_hcompute_hw_output_stencil_14_select.clk"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","conv_stencil_op_hcompute_hw_output_stencil_14_select.d"],
          ["self.op_hcompute_hw_output_stencil_read.0","conv_stencil_op_hcompute_hw_output_stencil_14_select.out"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_conv_stencil_1_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_1"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_1_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.0","inner_compute.in1_hw_input_stencil.0"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.1","inner_compute.in1_hw_input_stencil.1"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.2","inner_compute.in1_hw_input_stencil.2"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.3","inner_compute.in1_hw_input_stencil.3"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.4","inner_compute.in1_hw_input_stencil.4"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.5","inner_compute.in1_hw_input_stencil.5"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.6","inner_compute.in1_hw_input_stencil.6"],
          ["self.hw_input_stencil_op_hcompute_conv_stencil_1_read.7","inner_compute.in1_hw_input_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_stencil"
          }
        },
        "connections":[
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","inner_compute.in0_input_copy_stencil.0"],
          ["self.hw_input_stencil_op_hcompute_hw_input_stencil_write.0","inner_compute.out_hw_input_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const0__258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const0__258.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_285_306_307":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_287_304_305":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_289_303_304":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_291_302_303":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_293_301_302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_295_300_301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_297_299_300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_305_306":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const11__284":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "const12__290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "const13__294":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "const14__286":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "const16__298":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
          },
          "const17__288":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "const18__292":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
          },
          "const19__296":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "mul_hw_input_stencil_1_284_285":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_stencil_2_286_287":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_stencil_3_288_289":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_stencil_4_290_291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_stencil_5_292_293":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_stencil_6_294_295":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_stencil_7_296_297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_stencil_8_298_299":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_input_stencil_1_284_285.out","add_285_306_307.in0"],
          ["add_conv_stencil_1_305_306.out","add_285_306_307.in1"],
          ["self.out_conv_stencil","add_285_306_307.out"],
          ["mul_hw_input_stencil_2_286_287.out","add_287_304_305.in0"],
          ["add_289_303_304.out","add_287_304_305.in1"],
          ["add_conv_stencil_1_305_306.in1","add_287_304_305.out"],
          ["mul_hw_input_stencil_3_288_289.out","add_289_303_304.in0"],
          ["add_291_302_303.out","add_289_303_304.in1"],
          ["mul_hw_input_stencil_4_290_291.out","add_291_302_303.in0"],
          ["add_293_301_302.out","add_291_302_303.in1"],
          ["mul_hw_input_stencil_5_292_293.out","add_293_301_302.in0"],
          ["add_295_300_301.out","add_293_301_302.in1"],
          ["mul_hw_input_stencil_6_294_295.out","add_295_300_301.in0"],
          ["add_297_299_300.out","add_295_300_301.in1"],
          ["mul_hw_input_stencil_7_296_297.out","add_297_299_300.in0"],
          ["mul_hw_input_stencil_8_298_299.out","add_297_299_300.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_1_305_306.in0"],
          ["mul_hw_input_stencil_1_284_285.in1","const11__284.out"],
          ["mul_hw_input_stencil_4_290_291.in1","const12__290.out"],
          ["mul_hw_input_stencil_6_294_295.in1","const13__294.out"],
          ["mul_hw_input_stencil_2_286_287.in1","const14__286.out"],
          ["mul_hw_input_stencil_8_298_299.in1","const16__298.out"],
          ["mul_hw_input_stencil_3_288_289.in1","const17__288.out"],
          ["mul_hw_input_stencil_5_292_293.in1","const18__292.out"],
          ["mul_hw_input_stencil_7_296_297.in1","const19__296.out"],
          ["self.in1_hw_input_stencil.0","mul_hw_input_stencil_1_284_285.in0"],
          ["self.in1_hw_input_stencil.1","mul_hw_input_stencil_2_286_287.in0"],
          ["self.in1_hw_input_stencil.2","mul_hw_input_stencil_3_288_289.in0"],
          ["self.in1_hw_input_stencil.3","mul_hw_input_stencil_4_290_291.in0"],
          ["self.in1_hw_input_stencil.4","mul_hw_input_stencil_5_292_293.in0"],
          ["self.in1_hw_input_stencil.5","mul_hw_input_stencil_6_294_295.in0"],
          ["self.in1_hw_input_stencil.6","mul_hw_input_stencil_7_296_297.in0"],
          ["self.in1_hw_input_stencil.7","mul_hw_input_stencil_8_298_299.in0"]
        ]
      },
      "hcompute_hw_input_stencil":{
        "type":["Record",[
          ["out_hw_input_stencil",["Array",16,"Bit"]],
          ["in0_input_copy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_stencil","self.in0_input_copy_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hw_input_stencil_op_hcompute_conv_stencil_1_10_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10"]
        ]
      },
      "hw_input_stencil_op_hcompute_conv_stencil_1_11_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11"]
        ]
      },
      "hw_input_stencil_op_hcompute_conv_stencil_1_12_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12"]
        ]
      },
      "hw_input_stencil_op_hcompute_conv_stencil_1_5_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5"]
        ]
      },
      "hw_input_stencil_op_hcompute_conv_stencil_1_6_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6"]
        ]
      },
      "hw_input_stencil_op_hcompute_conv_stencil_1_7_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7"]
        ]
      },
      "hw_input_stencil_op_hcompute_conv_stencil_1_8_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8"]
        ]
      },
      "hw_input_stencil_op_hcompute_conv_stencil_1_9_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9"]
        ]
      },
      "hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.valid","self.en"],
          ["self.in","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10"],
          ["self.in","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11"],
          ["self.in","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12"],
          ["self.in","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5"],
          ["self.in","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6"],
          ["self.in","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7"],
          ["self.in","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8"],
          ["self.in","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9"]
        ]
      },
      "hw_input_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_conv_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "hw_input_stencil_op_hcompute_conv_stencil_1_10_select":{
            "modref":"global.hw_input_stencil_op_hcompute_conv_stencil_1_10_select"
          },
          "hw_input_stencil_op_hcompute_conv_stencil_1_11_select":{
            "modref":"global.hw_input_stencil_op_hcompute_conv_stencil_1_11_select"
          },
          "hw_input_stencil_op_hcompute_conv_stencil_1_12_select":{
            "modref":"global.hw_input_stencil_op_hcompute_conv_stencil_1_12_select"
          },
          "hw_input_stencil_op_hcompute_conv_stencil_1_5_select":{
            "modref":"global.hw_input_stencil_op_hcompute_conv_stencil_1_5_select"
          },
          "hw_input_stencil_op_hcompute_conv_stencil_1_6_select":{
            "modref":"global.hw_input_stencil_op_hcompute_conv_stencil_1_6_select"
          },
          "hw_input_stencil_op_hcompute_conv_stencil_1_7_select":{
            "modref":"global.hw_input_stencil_op_hcompute_conv_stencil_1_7_select"
          },
          "hw_input_stencil_op_hcompute_conv_stencil_1_8_select":{
            "modref":"global.hw_input_stencil_op_hcompute_conv_stencil_1_8_select"
          },
          "hw_input_stencil_op_hcompute_conv_stencil_1_9_select":{
            "modref":"global.hw_input_stencil_op_hcompute_conv_stencil_1_9_select"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast":{
            "modref":"global.hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10":{
            "modref":"global.ram__U98"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10_read_addrgen":{
            "modref":"global.aff__U99"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10_write_addrgen":{
            "modref":"global.aff__U106"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11":{
            "modref":"global.ram__U113"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11_read_addrgen":{
            "modref":"global.aff__U114"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11_write_addrgen":{
            "modref":"global.aff__U121"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12":{
            "modref":"global.ram__U128"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12_read_addrgen":{
            "modref":"global.aff__U129"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12_write_addrgen":{
            "modref":"global.aff__U136"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5":{
            "modref":"global.ram__U143"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5_read_addrgen":{
            "modref":"global.aff__U144"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5_write_addrgen":{
            "modref":"global.aff__U151"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6":{
            "modref":"global.ram__U158"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6_read_addrgen":{
            "modref":"global.aff__U159"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6_write_addrgen":{
            "modref":"global.aff__U166"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7":{
            "modref":"global.ram__U173"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7_read_addrgen":{
            "modref":"global.aff__U174"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7_write_addrgen":{
            "modref":"global.aff__U181"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8":{
            "modref":"global.ram__U188"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8_read_addrgen":{
            "modref":"global.aff__U189"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8_write_addrgen":{
            "modref":"global.aff__U196"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9":{
            "modref":"global.ram__U203"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9_read_addrgen":{
            "modref":"global.aff__U204"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9_write_addrgen":{
            "modref":"global.aff__U211"
          }
        },
        "connections":[
          ["self.clk","hw_input_stencil_op_hcompute_conv_stencil_1_10_select.clk"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_conv_stencil_1_10_select.d"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10.rdata","hw_input_stencil_op_hcompute_conv_stencil_1_10_select.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10"],
          ["self.op_hcompute_conv_stencil_1_read.5","hw_input_stencil_op_hcompute_conv_stencil_1_10_select.out"],
          ["self.clk","hw_input_stencil_op_hcompute_conv_stencil_1_11_select.clk"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_conv_stencil_1_11_select.d"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11.rdata","hw_input_stencil_op_hcompute_conv_stencil_1_11_select.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11"],
          ["self.op_hcompute_conv_stencil_1_read.6","hw_input_stencil_op_hcompute_conv_stencil_1_11_select.out"],
          ["self.clk","hw_input_stencil_op_hcompute_conv_stencil_1_12_select.clk"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_conv_stencil_1_12_select.d"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12.rdata","hw_input_stencil_op_hcompute_conv_stencil_1_12_select.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12"],
          ["self.op_hcompute_conv_stencil_1_read.7","hw_input_stencil_op_hcompute_conv_stencil_1_12_select.out"],
          ["self.clk","hw_input_stencil_op_hcompute_conv_stencil_1_5_select.clk"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_conv_stencil_1_5_select.d"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5.rdata","hw_input_stencil_op_hcompute_conv_stencil_1_5_select.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5"],
          ["self.op_hcompute_conv_stencil_1_read.0","hw_input_stencil_op_hcompute_conv_stencil_1_5_select.out"],
          ["self.clk","hw_input_stencil_op_hcompute_conv_stencil_1_6_select.clk"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_conv_stencil_1_6_select.d"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6.rdata","hw_input_stencil_op_hcompute_conv_stencil_1_6_select.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6"],
          ["self.op_hcompute_conv_stencil_1_read.1","hw_input_stencil_op_hcompute_conv_stencil_1_6_select.out"],
          ["self.clk","hw_input_stencil_op_hcompute_conv_stencil_1_7_select.clk"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_conv_stencil_1_7_select.d"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7.rdata","hw_input_stencil_op_hcompute_conv_stencil_1_7_select.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7"],
          ["self.op_hcompute_conv_stencil_1_read.2","hw_input_stencil_op_hcompute_conv_stencil_1_7_select.out"],
          ["self.clk","hw_input_stencil_op_hcompute_conv_stencil_1_8_select.clk"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_conv_stencil_1_8_select.d"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8.rdata","hw_input_stencil_op_hcompute_conv_stencil_1_8_select.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8"],
          ["self.op_hcompute_conv_stencil_1_read.3","hw_input_stencil_op_hcompute_conv_stencil_1_8_select.out"],
          ["self.clk","hw_input_stencil_op_hcompute_conv_stencil_1_9_select.clk"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_conv_stencil_1_9_select.d"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9.rdata","hw_input_stencil_op_hcompute_conv_stencil_1_9_select.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9"],
          ["self.op_hcompute_conv_stencil_1_read.4","hw_input_stencil_op_hcompute_conv_stencil_1_9_select.out"],
          ["self.op_hcompute_hw_input_stencil_write_wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.en"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10.wdata","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11.wdata","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12.wdata","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5.wdata","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6.wdata","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7.wdata","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8.wdata","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9.wdata","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9"],
          ["self.op_hcompute_hw_input_stencil_write.0","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.in"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10.wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.valid"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11.wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.valid"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12.wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.valid"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5.wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.valid"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6.wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.valid"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7.wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.valid"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8.wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.valid"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9.wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.valid"],
          ["self.clk","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10.clk"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10_read_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10.raddr"],
          ["self.op_hcompute_conv_stencil_1_read_ren","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10.ren"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10_write_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10.waddr"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10_read_addrgen.d"],
          ["self.op_hcompute_hw_input_stencil_write_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_10_write_addrgen.d"],
          ["self.clk","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11.clk"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11_read_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11.raddr"],
          ["self.op_hcompute_conv_stencil_1_read_ren","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11.ren"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11_write_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11.waddr"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11_read_addrgen.d"],
          ["self.op_hcompute_hw_input_stencil_write_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_11_write_addrgen.d"],
          ["self.clk","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12.clk"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12_read_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12.raddr"],
          ["self.op_hcompute_conv_stencil_1_read_ren","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12.ren"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12_write_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12.waddr"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12_read_addrgen.d"],
          ["self.op_hcompute_hw_input_stencil_write_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_12_write_addrgen.d"],
          ["self.clk","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5.clk"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5_read_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5.raddr"],
          ["self.op_hcompute_conv_stencil_1_read_ren","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5.ren"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5_write_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5.waddr"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5_read_addrgen.d"],
          ["self.op_hcompute_hw_input_stencil_write_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_5_write_addrgen.d"],
          ["self.clk","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6.clk"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6_read_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6.raddr"],
          ["self.op_hcompute_conv_stencil_1_read_ren","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6.ren"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6_write_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6.waddr"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6_read_addrgen.d"],
          ["self.op_hcompute_hw_input_stencil_write_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_6_write_addrgen.d"],
          ["self.clk","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7.clk"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7_read_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7.raddr"],
          ["self.op_hcompute_conv_stencil_1_read_ren","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7.ren"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7_write_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7.waddr"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7_read_addrgen.d"],
          ["self.op_hcompute_hw_input_stencil_write_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_7_write_addrgen.d"],
          ["self.clk","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8.clk"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8_read_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8.raddr"],
          ["self.op_hcompute_conv_stencil_1_read_ren","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8.ren"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8_write_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8.waddr"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8_read_addrgen.d"],
          ["self.op_hcompute_hw_input_stencil_write_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_8_write_addrgen.d"],
          ["self.clk","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9.clk"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9_read_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9.raddr"],
          ["self.op_hcompute_conv_stencil_1_read_ren","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9.ren"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9_write_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9.waddr"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9_read_addrgen.d"],
          ["self.op_hcompute_hw_input_stencil_write_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_conv_stencil_1_9_write_addrgen.d"]
        ]
      },
      "ram__U113":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3969], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U128":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3969], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U143":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3969], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U158":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3969], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U173":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3969], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U188":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3969], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U203":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3969], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U68":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",961], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",10], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",10], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U83":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",961], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",10], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",10], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U98":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",3969], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "strided_conv":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_en","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read_valid","Bit"],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U218":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "hw_input_stencil":{
            "modref":"global.hw_input_stencil_ub"
          },
          "op_hcompute_conv_stencil":{
            "modref":"global.cu_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_conv_stencil_1_port_controller":{
            "modref":"global.affine_controller__U34"
          },
          "op_hcompute_conv_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_conv_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_conv_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U47"
          },
          "op_hcompute_conv_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_conv_stencil_port_controller":{
            "modref":"global.affine_controller__U17"
          },
          "op_hcompute_conv_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_conv_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_conv_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U30"
          },
          "op_hcompute_hw_input_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_stencil"
          },
          "op_hcompute_hw_input_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "op_hcompute_hw_input_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U13"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U51"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U64"
          }
        },
        "connections":[
          ["self.clk","_U218.clk"],
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","_U218.in"],
          ["op_hcompute_hw_input_stencil.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","_U218.out"],
          ["self.clk","conv_stencil.clk"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_read","conv_stencil.op_hcompute_conv_stencil_1_read"],
          ["op_hcompute_conv_stencil_1_port_controller.d","conv_stencil.op_hcompute_conv_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_1_read_start.out","conv_stencil.op_hcompute_conv_stencil_1_read_ren"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write","conv_stencil.op_hcompute_conv_stencil_1_write"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_1_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_1_write_start.out","conv_stencil.op_hcompute_conv_stencil_1_write_wen"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write","conv_stencil.op_hcompute_conv_stencil_write"],
          ["op_hcompute_conv_stencil_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_write_start.out","conv_stencil.op_hcompute_conv_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read","conv_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["self.clk","hw_input_stencil.clk"],
          ["op_hcompute_conv_stencil_1.hw_input_stencil_op_hcompute_conv_stencil_1_read","hw_input_stencil.op_hcompute_conv_stencil_1_read"],
          ["op_hcompute_conv_stencil_1_port_controller.d","hw_input_stencil.op_hcompute_conv_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_1_read_start.out","hw_input_stencil.op_hcompute_conv_stencil_1_read_ren"],
          ["op_hcompute_hw_input_stencil.hw_input_stencil_op_hcompute_hw_input_stencil_write","hw_input_stencil.op_hcompute_hw_input_stencil_write"],
          ["op_hcompute_hw_input_stencil_write_start_control_vars.out","hw_input_stencil.op_hcompute_hw_input_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_stencil_write_start.out","hw_input_stencil.op_hcompute_hw_input_stencil_write_wen"],
          ["self.clk","op_hcompute_conv_stencil.clk"],
          ["self.clk","op_hcompute_conv_stencil_1.clk"],
          ["self.clk","op_hcompute_conv_stencil_1_exe_start.clk"],
          ["op_hcompute_conv_stencil_1_port_controller.valid","op_hcompute_conv_stencil_1_exe_start.in"],
          ["op_hcompute_conv_stencil_1_write_start.in","op_hcompute_conv_stencil_1_exe_start.out"],
          ["self.clk","op_hcompute_conv_stencil_1_port_controller.clk"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_read_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_conv_stencil_1_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_conv_stencil_exe_start.clk"],
          ["op_hcompute_conv_stencil_port_controller.valid","op_hcompute_conv_stencil_exe_start.in"],
          ["op_hcompute_conv_stencil_write_start.in","op_hcompute_conv_stencil_exe_start.out"],
          ["self.clk","op_hcompute_conv_stencil_port_controller.clk"],
          ["op_hcompute_conv_stencil_write_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_read_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_conv_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_input_stencil.clk"],
          ["self.clk","op_hcompute_hw_input_stencil_exe_start.clk"],
          ["op_hcompute_hw_input_stencil_port_controller.valid","op_hcompute_hw_input_stencil_exe_start.in"],
          ["op_hcompute_hw_input_stencil_write_start.in","op_hcompute_hw_input_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_input_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_stencil_write_start_control_vars.in","op_hcompute_hw_input_stencil_port_controller.d"],
          ["op_hcompute_hw_input_stencil_read_start.in","op_hcompute_hw_input_stencil_port_controller.valid"],
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read_valid","op_hcompute_hw_input_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_input_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_en","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_write_start_control_vars.clk"]
        ]
      }
    }
  }
}
}
