// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
// Date        : Fri Feb 28 12:37:30 2020
// Host        : xsjcda1 running 64-bit Red Hat Enterprise Linux Workstation release 7.5 (Maipo)
// Command     : write_verilog -force -mode synth_stub
//               /home/sanjayr/projects/Illumina/U200_Eclipse/ENCRYPTED_BISTREAM_DEBUG/u200_hlx_v12_ICAP_DLY_EXT_ICAP_WITH_CRC_CMC_2019_2/hlx/BD/PCIe_Bridge_ICAP_complex/ip/PCIe_Bridge_ICAP_complex_cms_subsystem_0_0/bd_1/ip/ip_24/bd_deec_msp432_bsl_crc_gen_0_stub.v
// Design      : bd_deec_msp432_bsl_crc_gen_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xcu200-fsgd2104-2-e
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "shell_utils_msp432_bsl_crc_gen_v1_0_0,Vivado 2019.2" *)
module bd_deec_msp432_bsl_crc_gen_0(clk, reset_n, s0_axis_tdata, s0_axis_tready, 
  s0_axis_tvalid, s0_axis_tlast, m0_axis_tdata, m0_axis_tready, m0_axis_tvalid, 
  m0_axis_tlast)
/* synthesis syn_black_box black_box_pad_pin="clk,reset_n,s0_axis_tdata[31:0],s0_axis_tready,s0_axis_tvalid,s0_axis_tlast,m0_axis_tdata[31:0],m0_axis_tready,m0_axis_tvalid,m0_axis_tlast" */;
  input clk;
  input reset_n;
  input [31:0]s0_axis_tdata;
  output s0_axis_tready;
  input s0_axis_tvalid;
  input s0_axis_tlast;
  output [31:0]m0_axis_tdata;
  input m0_axis_tready;
  output m0_axis_tvalid;
  output m0_axis_tlast;
endmodule
