#-----------------------------------------------------------
# PlanAhead v14.1 (64-bit)
# Build 179419 by xbuild on Thu Apr 26 11:43:29 MDT 2012
# Start of session at: Mon Mar 31 14:08:19 2014
# Process ID: 2172
# Log file: H:/Documents/SAP/sequence2/planAhead_run_2/planAhead.log
# Journal file: H:/Documents/SAP/sequence2/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Device-36] Loading parts and site information from C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source H:/Documents/SAP/sequence2/pa.fromHdl.tcl
# create_project -name sequence -dir "H:/Documents/SAP/sequence2/planAhead_run_2" -part xc3s100ecp132-4
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "schema.ucf" [current_fileset -constrset]
Adding file 'H:\Documents\SAP\sequence2\schema.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {l2_algebra_4b.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {l2_algebra_4a.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {l2_algebra_4.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {debounce.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {schema.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top schema $srcset
# add_files [list {schema.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s100ecp132-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing VHDL file "H:\Documents\SAP\sequence2\l2_algebra_4b.vhd" into library work
Parsing VHDL file "H:\Documents\SAP\sequence2\l2_algebra_4a.vhd" into library work
Parsing VHDL file "H:\Documents\SAP\sequence2\l2_algebra_4.vhd" into library work
Parsing VHDL file "H:\Documents\SAP\sequence2\debounce.vhd" into library work
Parsing VHDL file "H:\Documents\SAP\sequence2\schema.vhf" into library work
INFO: [Project-86] Reading macro library C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device-19] Loading pkg sso from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing-77] Reading timing library C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing-34] Done reading timing library C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [H:\Documents\SAP\sequence2\schema.ucf]
CRITICAL WARNING: [Constraints-5] Cannot loc instance 'XLXI_8' at site M5, Illegal site, cannot place FF/Latch on IO site [H:\Documents\SAP\sequence2\schema.ucf:6]
CRITICAL WARNING: [Constraints-5] Cannot loc instance 'XLXI_9' at site M11, Illegal site, cannot place FF/Latch on IO site [H:\Documents\SAP\sequence2\schema.ucf:7]
CRITICAL WARNING: [Constraints-5] Cannot loc instance 'XLXI_10' at site P7, Illegal site, cannot place FF/Latch on IO site [H:\Documents\SAP\sequence2\schema.ucf:8]
CRITICAL WARNING: [Constraints-5] Cannot loc instance 'XLXI_1/q0_en_OR_1' at site N5, Unknown instance type 'RTL_OR' [H:\Documents\SAP\sequence2\schema.ucf:9]
CRITICAL WARNING: [Constraints-5] Cannot loc instance 'XLXI_2/q1_q0_OR_3' at site N4, Unknown instance type 'RTL_OR' [H:\Documents\SAP\sequence2\schema.ucf:10]
CRITICAL WARNING: [Constraints-5] Cannot loc instance 'XLXI_3/q2_q0_OR_6' at site P4, Unknown instance type 'RTL_OR' [H:\Documents\SAP\sequence2\schema.ucf:11]
Finished Parsing UCF File [H:\Documents\SAP\sequence2\schema.ucf]
INFO: [Designutils-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project-176] Phase 0 Netlist Checksum: b3445c06 
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 493.820 ; gain = 138.215
