// Seed: 3564573702
module module_0 (
    input uwire id_0,
    input wire  id_1
);
  tri0 id_3;
  assign id_3 = 1;
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input supply1 id_2,
    input supply0 id_3,
    output uwire id_4
);
  assign id_4 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
  wire id_6;
  wire id_7;
  wire id_8;
  integer id_9 (
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(1)
  );
  wire id_10;
  wire id_11;
endmodule
