// Seed: 3450075014
module module_0 (
    input  tri1 id_0,
    output wand id_1
);
  wire id_3;
  assign module_1.type_58 = 0;
endmodule
module module_0 (
    output wand id_0,
    output tri1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output supply1 id_4,
    input uwire id_5,
    input tri id_6,
    output wand id_7,
    output supply0 id_8,
    output uwire id_9,
    input wand id_10,
    output tri1 id_11,
    output tri1 id_12,
    input wor id_13,
    input wor id_14,
    input uwire id_15,
    input tri0 id_16,
    output supply0 id_17,
    input supply1 id_18,
    output wand id_19,
    input wire id_20,
    input uwire id_21,
    input tri1 id_22,
    output supply0 id_23,
    input supply1 id_24,
    input wire id_25,
    input supply1 id_26,
    input supply0 id_27,
    input wor id_28,
    input tri1 id_29,
    input supply0 id_30,
    input wand id_31,
    output wand id_32,
    input wor id_33,
    input tri0 id_34,
    output uwire id_35,
    output wor id_36,
    input uwire id_37,
    output wor module_1
);
  assign id_0 = id_2;
  xor primCall (
      id_9,
      id_28,
      id_2,
      id_29,
      id_24,
      id_26,
      id_33,
      id_27,
      id_21,
      id_3,
      id_16,
      id_22,
      id_31,
      id_15,
      id_37,
      id_5,
      id_18,
      id_20,
      id_10,
      id_14,
      id_34,
      id_13,
      id_30,
      id_6,
      id_25
  );
  module_0 modCall_1 (
      id_6,
      id_9
  );
endmodule
