Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student/VGA/TOP.vhd" in Library work.
Entity <top> compiled.
Entity <TOP> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP> in library <work> (Architecture <Behavioral>).
INFO:Xst:2679 - Register <go> in unit <TOP> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bo> in unit <TOP> has a constant value of 0000 during circuit operation. The register is replaced by logic.
Entity <TOP> analyzed. Unit <TOP> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <TOP>.
    Related source file is "/home/student/VGA/TOP.vhd".
WARNING:Xst:1780 - Signal <offscreen> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <hso>.
    Found 1-bit register for signal <vso>.
    Found 4-bit register for signal <ro>.
    Found 1-bit register for signal <clkdiv2>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <hscreen>.
    Found 32-bit comparator greater for signal <hscreen$cmp_gt0000> created at line 64.
    Found 32-bit comparator less for signal <hscreen$cmp_lt0000> created at line 64.
    Found 32-bit comparator less for signal <hso$cmp_lt0000> created at line 59.
    Found 1-bit register for signal <vscreen>.
    Found 32-bit comparator greater for signal <vscreen$cmp_gt0000> created at line 92.
    Found 32-bit comparator less for signal <vscreen$cmp_lt0000> created at line 92.
    Found 32-bit comparator less for signal <vso$cmp_lt0000> created at line 86.
    Found 32-bit register for signal <x>.
    Found 32-bit adder for signal <x$addsub0000> created at line 55.
    Found 32-bit register for signal <x0>.
    Found 32-bit adder for signal <x0$addsub0000> created at line 82.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <TOP> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 9
 1-bit register                                        : 6
 32-bit register                                       : 2
 4-bit register                                        : 1
# Comparators                                          : 6
 32-bit comparator greater                             : 2
 32-bit comparator less                                : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 74
 Flip-Flops                                            : 74
# Comparators                                          : 6
 32-bit comparator greater                             : 2
 32-bit comparator less                                : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <ro_0> in Unit <TOP> is equivalent to the following 3 FFs/Latches, which will be removed : <ro_1> <ro_2> <ro_3> 

Optimizing unit <TOP> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP.ngr
Top Level Output File Name         : TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 369
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 61
#      LUT2                        : 15
#      LUT3                        : 7
#      LUT4                        : 63
#      MULT_AND                    : 2
#      MUXCY                       : 143
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 71
#      FD                          : 32
#      FDE                         : 34
#      FDR                         : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700afg484-4 

 Number of Slices:                      114  out of   5888     1%  
 Number of Slice Flip Flops:             71  out of  11776     0%  
 Number of 4 input LUTs:                158  out of  11776     1%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    372     4%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1     |
clkdiv21                           | BUFG                   | 70    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.346ns (Maximum Frequency: 74.929MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.698ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.907ns (frequency: 524.384MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.907ns (Levels of Logic = 0)
  Source:            clkdiv2 (FF)
  Destination:       clkdiv2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clkdiv2 to clkdiv2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  clkdiv2 (clkdiv21)
     FDR:R                     0.869          clkdiv2
    ----------------------------------------
    Total                      1.907ns (1.460ns logic, 0.447ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv21'
  Clock period: 13.346ns (frequency: 74.929MHz)
  Total number of paths / destination ports: 19079 / 104
-------------------------------------------------------------------------
Delay:               13.346ns (Levels of Logic = 38)
  Source:            x_1 (FF)
  Destination:       hscreen (FF)
  Source Clock:      clkdiv21 rising
  Destination Clock: clkdiv21 rising

  Data Path: x_1 to hscreen
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.563  x_1 (x_1)
     LUT1:I0->O            1   0.648   0.000  Madd_x_addsub0000_cy<1>_rt (Madd_x_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.632   0.000  Madd_x_addsub0000_cy<1> (Madd_x_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<2> (Madd_x_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<3> (Madd_x_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<4> (Madd_x_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<5> (Madd_x_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<6> (Madd_x_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<7> (Madd_x_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<8> (Madd_x_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<9> (Madd_x_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<10> (Madd_x_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<11> (Madd_x_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<12> (Madd_x_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<13> (Madd_x_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<14> (Madd_x_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<15> (Madd_x_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<16> (Madd_x_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<17> (Madd_x_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<18> (Madd_x_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<19> (Madd_x_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<20> (Madd_x_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<21> (Madd_x_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<22> (Madd_x_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<23> (Madd_x_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<24> (Madd_x_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<25> (Madd_x_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<26> (Madd_x_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<27> (Madd_x_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<28> (Madd_x_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  Madd_x_addsub0000_cy<29> (Madd_x_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  Madd_x_addsub0000_cy<30> (Madd_x_addsub0000_cy<30>)
     XORCY:CI->O           6   0.844   0.672  Madd_x_addsub0000_xor<31> (x_addsub0000<31>)
     LUT4:I3->O            1   0.648   0.000  x_cmp_eq0000_wg_lut<7> (x_cmp_eq0000_wg_lut<7>)
     MUXCY:S->O           10   0.836   0.882  x_cmp_eq0000_wg_cy<7> (x_cmp_eq0000)
     INV:I->O              1   0.648   0.420  x_mux0000<31>11_INV_0 (x_mux0000<31>_mand)
     MULT_AND:I1->LO       0   0.654   0.000  x_mux0000<31>_mand (x_mux0000<31>_mand1)
     MUXCY:DI->O           1   0.991   0.500  Mcompar_hscreen_cmp_gt0000_cy<8> (Mcompar_hscreen_cmp_gt0000_cy<8>)
     LUT2:I1->O            1   0.643   0.420  hscreen_not00011 (hscreen_not0001)
     FDR:R                     0.869          hscreen
    ----------------------------------------
    Total                     13.346ns (9.889ns logic, 3.457ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv21'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              5.698ns (Levels of Logic = 1)
  Source:            ro_0 (FF)
  Destination:       ro<3> (PAD)
  Source Clock:      clkdiv21 rising

  Data Path: ro_0 to ro<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.591   0.587  ro_0 (ro_0)
     OBUF:I->O                 4.520          ro_3_OBUF (ro<3>)
    ----------------------------------------
    Total                      5.698ns (5.111ns logic, 0.587ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.07 secs
 
--> 


Total memory usage is 167912 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    3 (   0 filtered)

