[connectivity]
sp=gp_fpga_2_opt_accel_1.gp_fpga_2_update_0_write_pipe0:DDR[0]
sp=gp_fpga_2_opt_accel_1.in_update_0_read_pipe0:DDR[1]
