{
    "case_endcase/case/no_arch": {
        "test_name": "case_endcase/case/no_arch",
        "verilog": "case.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.4,
        "synthesis_time(ms)": 2.1,
        "Pi": 11,
        "Po": 3,
        "logic element": 15,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 15
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
