{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636964145302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636964145303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 02:15:45 2021 " "Processing started: Mon Nov 15 02:15:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636964145303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1636964145303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1636964145303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1636964145621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1636964145621 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.sv(86) " "Verilog HDL information at spi.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "../components/accelerometer/spi.sv" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/spi.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1636964155704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "active ACTIVE spi.sv(19) " "Verilog HDL Declaration information at spi.sv(19): object \"active\" differs only in case from object \"ACTIVE\" in the same scope" {  } { { "../components/accelerometer/spi.sv" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/spi.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1636964155704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/accelerometer/spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/accelerometer/spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "../components/accelerometer/spi.sv" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/spi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964155707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636964155707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/accelerometer/gsensor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/accelerometer/gsensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gsensor " "Found entity 1: gsensor" {  } { { "../components/accelerometer/gsensor.sv" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/gsensor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964155709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636964155709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/accelerometer/ADXL345_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/accelerometer/ADXL345_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADXL345_controller-ADXL345_controller_structural " "Found design unit 1: ADXL345_controller-ADXL345_controller_structural" {  } { { "../components/accelerometer/ADXL345_controller.vhd" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/ADXL345_controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156274 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADXL345_controller " "Found entity 1: ADXL345_controller" {  } { { "../components/accelerometer/ADXL345_controller.vhd" "" { Text "/home/jon/github/FPGADefender/components/accelerometer/ADXL345_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636964156274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/ship.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/ship.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ship_movement-arch " "Found design unit 1: ship_movement-arch" {  } { { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156276 ""} { "Info" "ISGN_ENTITY_NAME" "1 ship_movement " "Found entity 1: ship_movement" {  } { { "../components/ship.vhdl" "" { Text "/home/jon/github/FPGADefender/components/ship.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636964156276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/objDisp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/objDisp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 objDisp-arch " "Found design unit 1: objDisp-arch" {  } { { "../components/objDisp.vhdl" "" { Text "/home/jon/github/FPGADefender/components/objDisp.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156277 ""} { "Info" "ISGN_ENTITY_NAME" "1 objDisp " "Found entity 1: objDisp" {  } { { "../components/objDisp.vhdl" "" { Text "/home/jon/github/FPGADefender/components/objDisp.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636964156277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/clk_div.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/clk_div.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-rtl " "Found design unit 1: clk_div-rtl" {  } { { "../components/clk_div.vhdl" "" { Text "/home/jon/github/FPGADefender/components/clk_div.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156278 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../components/clk_div.vhdl" "" { Text "/home/jon/github/FPGADefender/components/clk_div.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636964156278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/my_data_types.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file /home/jon/github/FPGADefender/components/my_data_types.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_data_types " "Found design unit 1: my_data_types" {  } { { "../components/my_data_types.vhdl" "" { Text "/home/jon/github/FPGADefender/components/my_data_types.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156279 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_data_types-body " "Found design unit 2: my_data_types-body" {  } { { "../components/my_data_types.vhdl" "" { Text "/home/jon/github/FPGADefender/components/my_data_types.vhdl" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636964156279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/bitmaps.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /home/jon/github/FPGADefender/components/bitmaps.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitmaps " "Found design unit 1: bitmaps" {  } { { "../components/bitmaps.vhdl" "" { Text "/home/jon/github/FPGADefender/components/bitmaps.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636964156280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/project_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/project_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project_top_level-rtl " "Found design unit 1: project_top_level-rtl" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156282 ""} { "Info" "ISGN_ENTITY_NAME" "1 project_top_level " "Found entity 1: project_top_level" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636964156282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/rng/pseudorandom_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/rng/pseudorandom_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pseudorandom_8-behavior " "Found design unit 1: pseudorandom_8-behavior" {  } { { "../components/rng/pseudorandom_8.vhdl" "" { Text "/home/jon/github/FPGADefender/components/rng/pseudorandom_8.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156284 ""} { "Info" "ISGN_ENTITY_NAME" "1 pseudorandom_8 " "Found entity 1: pseudorandom_8" {  } { { "../components/rng/pseudorandom_8.vhdl" "" { Text "/home/jon/github/FPGADefender/components/rng/pseudorandom_8.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636964156284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/rng/lsfr_base.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/rng/lsfr_base.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsfr_base-behavior " "Found design unit 1: lsfr_base-behavior" {  } { { "../components/rng/lsfr_base.vhdl" "" { Text "/home/jon/github/FPGADefender/components/rng/lsfr_base.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156285 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsfr_base " "Found entity 1: lsfr_base" {  } { { "../components/rng/lsfr_base.vhdl" "" { Text "/home/jon/github/FPGADefender/components/rng/lsfr_base.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636964156285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/vga/vga_pll_25_175.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/vga/vga_pll_25_175.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll_25_175-SYN " "Found design unit 1: vga_pll_25_175-SYN" {  } { { "../components/vga/vga_pll_25_175.vhd" "" { Text "/home/jon/github/FPGADefender/components/vga/vga_pll_25_175.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156287 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175 " "Found entity 1: vga_pll_25_175" {  } { { "../components/vga/vga_pll_25_175.vhd" "" { Text "/home/jon/github/FPGADefender/components/vga/vga_pll_25_175.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636964156287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/vga/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/vga/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "../components/vga/vga_controller.vhd" "" { Text "/home/jon/github/FPGADefender/components/vga/vga_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156288 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../components/vga/vga_controller.vhd" "" { Text "/home/jon/github/FPGADefender/components/vga/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636964156288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/score.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/score.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-rtl " "Found design unit 1: score-rtl" {  } { { "../components/score.vhdl" "" { Text "/home/jon/github/FPGADefender/components/score.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156289 ""} { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../components/score.vhdl" "" { Text "/home/jon/github/FPGADefender/components/score.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636964156289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "../components/counter.vhdl" "" { Text "/home/jon/github/FPGADefender/components/counter.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156290 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../components/counter.vhdl" "" { Text "/home/jon/github/FPGADefender/components/counter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636964156290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jon/github/FPGADefender/components/bin2seg7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/jon/github/FPGADefender/components/bin2seg7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2seg7-behavior " "Found design unit 1: bin2seg7-behavior" {  } { { "../components/bin2seg7.vhdl" "" { Text "/home/jon/github/FPGADefender/components/bin2seg7.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156291 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2seg7 " "Found entity 1: bin2seg7" {  } { { "../components/bin2seg7.vhdl" "" { Text "/home/jon/github/FPGADefender/components/bin2seg7.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636964156291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_Golden_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/jon/github/FPGADefender/quartus/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636964156292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636964156292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project_top_level " "Elaborating entity \"project_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1636964156370 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 project_top_level.vhd(20) " "VHDL Signal Declaration warning at project_top_level.vhd(20): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1636964156378 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 project_top_level.vhd(20) " "VHDL Signal Declaration warning at project_top_level.vhd(20): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1636964156378 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 project_top_level.vhd(20) " "VHDL Signal Declaration warning at project_top_level.vhd(20): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1636964156378 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 project_top_level.vhd(20) " "VHDL Signal Declaration warning at project_top_level.vhd(20): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1636964156378 "|project_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_display_en project_top_level.vhd(129) " "Verilog HDL or VHDL warning at project_top_level.vhd(129): object \"global_display_en\" assigned a value but never read" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1636964156379 "|project_top_level"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ship_collision project_top_level.vhd(150) " "VHDL Signal Declaration warning at project_top_level.vhd(150): used explicit default value for signal \"ship_collision\" because signal was never assigned a value" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 150 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1636964156380 "|project_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_over project_top_level.vhd(156) " "Verilog HDL or VHDL warning at project_top_level.vhd(156): object \"game_over\" assigned a value but never read" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1636964156380 "|project_top_level"}
{ "Error" "EVRFX_VHDL_PARTIAL_ASSOC_OVERLAPS" "bit_map project_top_level.vhd(205) " "VHDL Partial Association error at project_top_level.vhd(205): partial association of formal \"bit_map\" overlaps with a previous association" {  } { { "../project_top_level.vhd" "" { Text "/home/jon/github/FPGADefender/project_top_level.vhd" 205 0 0 } }  } 0 10974 "VHDL Partial Association error at %2!s!: partial association of formal \"%1!s!\" overlaps with a previous association" 0 0 "Design Software" 0 -1 1636964156660 ""}
