`default_nettype none
module thinpad_top(
    input wire clk_50M,           //50MHz æ—¶é’Ÿè¾“å…¥
    input wire clk_11M0592,       //11.0592MHz æ—¶é’Ÿè¾“å…¥ï¼ˆå¤‡ç”¨ï¼Œå¯ä¸ç”¨ï¼‰

    input wire clock_btn,         //BTN5æ‰‹åŠ¨æ—¶é’ŸæŒ‰é’®å¼?å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input wire reset_btn,         //BTN6æ‰‹åŠ¨å¤ä½æŒ‰é’®å¼?å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1

    input  wire[3:0]  touch_btn,  //BTN1~BTN4ï¼ŒæŒ‰é’®å¼€å…³ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input  wire[31:0] dip_sw,     //32ä½æ‹¨ç å¼€å…³ï¼Œæ‹¨åˆ°â€œONâ€æ—¶ä¸?1
    output wire[15:0] leds,       //16ä½LEDï¼Œè¾“å‡ºæ—¶1ç‚¹äº®
    output wire[7:0]  dpy0,       //æ•°ç ç®¡ä½ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®
    output wire[7:0]  dpy1,       //æ•°ç ç®¡é«˜ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®

    //CPLDä¸²å£æ§åˆ¶å™¨ä¿¡å?
    output wire uart_rdn,         //è¯»ä¸²å£ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire uart_wrn,         //å†™ä¸²å£ä¿¡å·ï¼Œä½æœ‰æ•?
    input wire uart_dataready,    //ä¸²å£æ•°æ®å‡†å¤‡å¥?
    input wire uart_tbre,         //å‘é?æ•°æ®æ ‡å¿?
    input wire uart_tsre,         //æ•°æ®å‘é?å®Œæ¯•æ ‡å¿?
    
    //BaseRAMä¿¡å·
    inout wire[31:0] base_ram_data,  //BaseRAMæ•°æ®ï¼Œä½8ä½ä¸CPLDä¸²å£æ§åˆ¶å™¨å…±äº?
    output wire[19:0] base_ram_addr, //BaseRAMåœ°å€
    output wire[3:0] base_ram_be_n,  //BaseRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
    output wire base_ram_ce_n,       //BaseRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire base_ram_oe_n,       //BaseRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire base_ram_we_n,       //BaseRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    //ExtRAMä¿¡å·
    inout wire[31:0] ext_ram_data,  //ExtRAMæ•°æ®
    output wire[19:0] ext_ram_addr, //ExtRAMåœ°å€
    output wire[3:0] ext_ram_be_n,  //ExtRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸?0
    output wire ext_ram_ce_n,       //ExtRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire ext_ram_oe_n,       //ExtRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire ext_ram_we_n,       //ExtRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    //ç›´è¿ä¸²å£ä¿¡å·
    output wire txd,  //ç›´è¿ä¸²å£å‘é?ç«¯
    input  wire rxd,  //ç›´è¿ä¸²å£æ¥æ”¶ç«?

    //Flashå­˜å‚¨å™¨ä¿¡å·ï¼Œå‚è?? JS28F640 èŠ¯ç‰‡æ‰‹å†Œ
    output wire [22:0]flash_a,      //Flashåœ°å€ï¼Œa0ä»…åœ¨8bitæ¨¡å¼æœ‰æ•ˆï¼?16bitæ¨¡å¼æ— æ„ä¹?
    inout  wire [15:0]flash_d,      //Flashæ•°æ®
    output wire flash_rp_n,         //Flashå¤ä½ä¿¡å·ï¼Œä½æœ‰æ•ˆ
    output wire flash_vpen,         //Flashå†™ä¿æŠ¤ä¿¡å·ï¼Œä½ç”µå¹³æ—¶ä¸èƒ½æ“¦é™¤ã€çƒ§å†?
    output wire flash_ce_n,         //Flashç‰‡é?‰ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_oe_n,         //Flashè¯»ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_we_n,         //Flashå†™ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_byte_n,       //Flash 8bitæ¨¡å¼é€‰æ‹©ï¼Œä½æœ‰æ•ˆã€‚åœ¨ä½¿ç”¨flashçš?16ä½æ¨¡å¼æ—¶è¯·è®¾ä¸?1

    //USB æ§åˆ¶å™¨ä¿¡å·ï¼Œå‚è?? SL811 èŠ¯ç‰‡æ‰‹å†Œ
    output wire sl811_a0,
    //inout  wire[7:0] sl811_d,     //USBæ•°æ®çº¿ä¸ç½‘ç»œæ§åˆ¶å™¨çš„dm9k_sd[7:0]å…±äº«
    output wire sl811_wr_n,
    output wire sl811_rd_n,
    output wire sl811_cs_n,
    output wire sl811_rst_n,
    output wire sl811_dack_n,
    input  wire sl811_intrq,
    input  wire sl811_drq_n,

    //ç½‘ç»œæ§åˆ¶å™¨ä¿¡å·ï¼Œå‚è?? DM9000A èŠ¯ç‰‡æ‰‹å†Œ
    output wire dm9k_cmd,          
    inout  wire[15:0] dm9k_sd,
    output wire dm9k_iow_n,
    output wire dm9k_ior_n,
    output wire dm9k_cs_n,
    output wire dm9k_pwrst_n,
    input  wire dm9k_int,

    //å›¾åƒè¾“å‡ºä¿¡å·
    output wire[2:0] video_red,    //çº¢è‰²åƒç´ ï¼?3ä½?
    output wire[2:0] video_green,  //ç»¿è‰²åƒç´ ï¼?3ä½?
    output wire[1:0] video_blue,   //è“è‰²åƒç´ ï¼?2ä½?
    output wire video_hsync,       //è¡ŒåŒæ­¥ï¼ˆæ°´å¹³åŒæ­¥ï¼‰ä¿¡å?
    output wire video_vsync,       //åœºåŒæ­¥ï¼ˆå‚ç›´åŒæ­¥ï¼‰ä¿¡å?
    output wire video_clk,         //åƒç´ æ—¶é’Ÿè¾“å‡º
    output wire video_de           //è¡Œæ•°æ®æœ‰æ•ˆä¿¡å·ï¼Œç”¨äºåŒºåˆ†æ¶ˆéšåŒ?
);

/* =========== Demo code begin =========== */

// PLLåˆ†é¢‘ç¤ºä¾‹
wire locked, clk_10M, clk_20M;
// pll_example clock_gen 
//  (
//   // Clock out ports
//   .clk_out1(clk_10M), // æ—¶é’Ÿè¾“å‡º1ï¼Œé¢‘ç‡åœ¨IPé…ç½®ç•Œé¢ä¸­è®¾ç½?
//   .clk_out2(clk_20M), // æ—¶é’Ÿè¾“å‡º2ï¼Œé¢‘ç‡åœ¨IPé…ç½®ç•Œé¢ä¸­è®¾ç½?
//   // Status and control signals
//   .reset(reset_btn), // PLLå¤ä½è¾“å…¥
//   .locked(locked), // é”å®šè¾“å‡ºï¼?"1"è¡¨ç¤ºæ—¶é’Ÿç¨³å®šï¼Œå¯ä½œä¸ºåçº§ç”µè·¯å¤ä½
//  // Clock in ports
//   .clk_in1(clk_50M) // å¤–éƒ¨æ—¶é’Ÿè¾“å…¥
//  );

reg reset_of_clk10M;
// å¼‚æ­¥å¤ä½ï¼ŒåŒæ­¥é‡Šæ”?
always@(posedge clk_10M or negedge locked) begin
    if(~locked) reset_of_clk10M <= 1'b1;
    else        reset_of_clk10M <= 1'b0;
end

always@(posedge clk_10M or posedge reset_of_clk10M) begin
    if(reset_of_clk10M)begin
        // Your Code
    end
    else begin
        // Your Code
    end
end

// ä¸ä½¿ç”¨å†…å­˜ã?ä¸²å£æ—¶ï¼Œç¦ç”¨å…¶ä½¿èƒ½ä¿¡å·

// assign base_ram_be_n = 4'b0000;
// assign ext_ram_be_n = 4'b0000;


// æ•°ç ç®¡è¿æ¥å…³ç³»ç¤ºæ„å›¾ï¼Œdpy1åŒç†
// p=dpy0[0] // ---a---
// c=dpy0[1] // |     |
// d=dpy0[2] // f     b
// e=dpy0[3] // |     |
// b=dpy0[4] // ---g---
// a=dpy0[5] // |     |
// f=dpy0[6] // e     c
// g=dpy0[7] // |     |
//           // ---d---  p

// 7æ®µæ•°ç ç®¡è¯‘ç å™¨æ¼”ç¤ºï¼Œå°†numberç”?16è¿›åˆ¶æ˜¾ç¤ºåœ¨æ•°ç ç®¡ä¸Šé¢
reg[7:0] number;
SEG7_LUT segL(.oSEG1(dpy0), .iDIG(number[3:0])); //dpy0æ˜¯ä½ä½æ•°ç ç®¡
SEG7_LUT segH(.oSEG1(dpy1), .iDIG(number[7:4])); //dpy1æ˜¯é«˜ä½æ•°ç ç®¡

reg[15:0] led_bits;
assign leds = led_bits;

integer state, cnt;
//reg my_uart_rdn;
//reg my_uart_wrn;
// reg my_base_ram_ce_n;      //BaseRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
// reg my_base_ram_oe_n;       //BaseRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
// reg my_base_ram_we_n;  
//assign uart_rdn = my_uart_rdn;
//assign uart_wrn = my_uart_wrn;
// assign base_ram_ce_n = my_base_ram_ce_n;//
// assign base_ram_oe_n = my_base_ram_oe_n;
// assign base_ram_we_n = my_base_ram_we_n;
// reg base_ram_data_z;

reg[19:0] addr;
reg[7:0] data;

wire Exception, Branch, Flush_IF, Flush_IF_and_ID;
wire ExtOp, LuOp;
wire ID_MemRead, EX_MemRead, MEM_MemRead;
wire ID_MemWrite, EX_MemWrite, MEM_MemWrite;
wire ID_RegWrite, EX_RegWrite, MEM_RegWrite, WB_RegWrite;
wire ID_ALUSrc1, EX_ALUSrc1, ID_ALUSrc2, EX_ALUSrc2;
wire [2:0] ID_PCSrc, EX_PCSrc;
wire [1:0] ID_RegDst, EX_RegDst;
wire [1:0] ID_MemtoReg, EX_MemtoReg, MEM_MemtoReg, WB_MemtoReg;
wire [3:0] ID_ALUOp, EX_ALUOp;
wire [31:0] PC_next;//
wire [31:0] IF_PC;
reg [31:0] PC = 32'h80000000;//PCè¿™ä¸ªæ˜¯ä¸‹ä¸?æ¡æŒ‡ä»¤åœ°å??
wire Stall, Stall1, Stall2, Stall3;

reg [3:0] count = 0;
reg clk = 0;

wire reset;

wire DoRead;

assign reset = reset_btn;

always @(posedge clk_11M0592)
    begin
        clk <= ~clk;
    end


assign IF_PC = (Stall == 0)? PC_next: 
            (ID_PCSrc == 3'b010)? PC_next: PC;//å¦‚æœæ˜¯stallå°±æ˜¯PC,æ˜¯PC_NEXT

reg ce = 0;



always @(*) begin
    if(reset) begin
        ce <= 1'b0;
    end else begin
        ce <= 1'b1;
    end
end

always @(posedge reset or posedge clk)//ä¸resetçš„è¯,å°±ç»§ç»?
    if (reset) begin
		PC <= 32'h80000000;//resetåˆ™å›åˆ°æœ€å¼?å§‹çš„ä½ç½®
	end else begin
		PC <= IF_PC;
    end


wire [31:0] IF_PC_4, ID_PC_4, EX_PC_4, MEM_PC_4, WB_PC_4;
assign IF_PC_4[30:0] = PC[30:0] +3'd4;
assign IF_PC_4[31] = PC[31];
wire [31:0] IF_Instruction, ID_Instruction, EX_Instruction ,MEM_Instruction;
wire LastFlush;
wire ok;
reg stals = 0;
reg stall2 = 0;

    assign Flush_IF = (ID_PCSrc == 3'b010) | (ID_PCSrc == 3'b011) ;// jç±»å’Œr
    assign Flush_IF_and_ID = Branch & ( EX_PCSrc == 3'b001 ) & (~LastFlush);// åˆ·æ–°æ¸…é›¶,ä¸‹ä¸€æ¡è¯»è¿›æ¥çš„æŒ‡ä»¤åˆ·æ–°æ¸…é›?

    assign Stall2 = (MEM_MemRead | MEM_MemWrite);
    assign Stall3 = ~ok;
    assign Stall1 = (EX_MemRead &
        ((EX_Instruction[20:16] == ID_Instruction[25:21]) |
        (EX_Instruction[20:16] == ID_Instruction[20:16]))) | (ID_MemRead & EX_MemWrite) |(ID_MemWrite & EX_MemWrite);

    assign Stall = Stall1 | Stall2 | Stall3;// æ•°æ®å†²çªéœ?è¦stallä¸?ä¸ªå‘¨æœ?

    IF_ID IF_ID(.reset(reset), .clk(clk), .Flush( Flush_IF || Flush_IF_and_ID), .Stall(Stall),
         .IF_PC(IF_PC), .IF_PC_plus_4(IF_PC_4), .IF_Instruction(IF_Instruction), .ID_Instruction(ID_Instruction), .ID_PC_plus_4(ID_PC_4));

    Control control1(.Instruction(ID_Instruction), .PC_31(ID_PC_4[31]),
		.PCSrc(ID_PCSrc), .RegDst(ID_RegDst), .RegWrite(ID_RegWrite), 
		.MemRead(ID_MemRead), .MemWrite(ID_MemWrite), .MemtoReg(ID_MemtoReg),
		.ALUSrc1(ID_ALUSrc1), .ALUSrc2(ID_ALUSrc2), .ExtOp(ExtOp), .LuOp(LuOp), .ALUOp(ID_ALUOp), .Exception(Exception),
        .DoRead(DoRead));

    wire [31:0] ID_Data1, ID_Data2, ID_Data3;
    wire [31:0] EX_Data1, EX_Data2, EX_Data1w, EX_Data2w, EX_Data3;
    wire [31:0] MEM_Data2, MEM_Data3;

    wire [4:0] EX_Registerw, MEM_Registerw, WB_Registerw;
    RegisterFile register( .reset(reset), .clk(clk), .RegWrite(WB_RegWrite), .Read_register1(ID_Instruction[25:21]), 
        .Read_register2(ID_Instruction[20:16]), .Write_register(WB_Registerw), 
        .Write_data(ID_Data3), .Read_data1(ID_Data1), .Read_data2(ID_Data2), .DoRead(DoRead));

    wire [31:0] Ext_out;
    assign Ext_out = {ExtOp? 16'h0000 : {16{ID_Instruction[15]}}, ID_Instruction[15:0]};

    wire [31:0] ID_LU_out, EX_LU_out;// lui å¤„ç†
	assign ID_LU_out = LuOp? {ID_Instruction[15:0], 16'h0000}: Ext_out;// æ‰©å±•å?15ä½?

    wire [31:0] Jump_target;
	assign Jump_target = {ID_PC_4[31:28], ID_Instruction[25:0], 2'b00};//è¿™ä¸ªæ˜¯åœ¨jumpåˆ°çš„åœ°æ–¹åˆèµ·æ¥çš„

    wire MovNoWrite_ID, MovNoWrite_EX, MovNoWrite_MEM, MovNoWrite_WB;

    assign MovNoWrite_ID = (ID_Instruction[31:26] == 6'h00 & ID_Instruction[5:0] == 6'h0b & EX_Data2w == 32'h00000000 );

    ID_EX ID_EX(reset, clk, Stall, Flush_IF_and_ID, LastFlush,
        ID_PCSrc, ID_ALUOp, ID_Instruction, ID_PC_4 ,ID_LU_out, EX_Data1w, EX_Data2w,
        ID_ALUSrc1, ID_ALUSrc2, ID_MemRead, ID_MemWrite, ID_MemtoReg, ID_RegWrite, ID_RegDst, MovNoWrite_ID,
        EX_PCSrc, EX_ALUOp, EX_Instruction, EX_PC_4, EX_LU_out, EX_Data1, EX_Data2, 
        EX_ALUSrc1, EX_ALUSrc2, EX_MemRead, EX_MemWrite, EX_MemtoReg, EX_RegWrite, EX_RegDst, MovNoWrite_EX);

    wire [4:0] ALUToken;
    wire Signed;
    ALUControl aluctrl(.ALUOp(EX_ALUOp), .Funct(EX_Instruction[5:0]), .ALUCtl(ALUToken), .Sign(Signed));

    wire[31:0] ALU_in1, ALU_in2, EX_ALU_out, MEM_ALU_out, WB_ALU_out;

    assign ALU_in1 = EX_ALUSrc1 ?{27'h00000, EX_Instruction[10:6]}: EX_Data1;
    assign ALU_in2 = EX_ALUSrc2? EX_LU_out: EX_Data2;
    ALU alu(.in1(ALU_in1), .in2(ALU_in2), .ALUCtl(ALUToken), .Sign(Signed), .OpCode(EX_Instruction[31:26]), .out(EX_ALU_out), .Branch(Branch));

    wire [31:0] Branch_target;
    wire last_stall2;
    assign last_stall2 = stall2;
    wire [31:0] Last_PC_next, Last_Jump, jtarget;
    reg [31:0] Last_PC;
    assign Last_PC_next = Last_PC;
	assign Branch_target = Branch? EX_PC_4 + {EX_LU_out[29:0], 2'b00}: EX_PC_4;// EX é˜¶æ®µ

    assign PC_next = (EX_PCSrc == 3'b001 & Branch)? Branch_target:
            (ID_PCSrc == 3'b000 | ID_PCSrc == 3'b001)? IF_PC_4:
            (ID_PCSrc == 3'b010)? Jump_target:
            (ID_PCSrc == 3'b011)? EX_Data1w:
            (ID_PCSrc == 3'b100)? 32'h80000004:
            (ID_PCSrc == 3'b101)? 32'h80000008 : IF_PC_4;

    assign EX_Registerw = 
        (EX_RegDst == 2'b00)? EX_Instruction[15:11]:
        (EX_RegDst == 2'b01)? EX_Instruction[20:16]:
        (EX_RegDst == 2'b10)? 5'd31://å¦‚æœæ˜? çš„è¯ï¼Œé‚£ä¹?
        (EX_RegDst == 2'b11)? 5'd26: 5'd26;//è¦å¾—åˆ°å†™çš„å†…å®?!
    EX_MEM EX_MEM(reset, clk, Stall3, EX_Instruction, EX_MemRead, EX_MemWrite, EX_RegWrite, EX_MemtoReg, EX_Registerw, EX_ALU_out, EX_Data2, EX_PC_4,MovNoWrite_EX, 
        MEM_MemRead, MEM_MemWrite, MEM_Instruction, MEM_RegWrite, MEM_MemtoReg, MEM_Registerw, MEM_ALU_out, MEM_Data2, MEM_PC_4, MovNoWrite_MEM);    
    
    wire [31:0] MEM_ReadData, WB_ReadData;

    wire MovNoWrite;
    assign MovNoWrite = (MEM_Instruction[31:26] == 6'h00 & MEM_Instruction[5:0] == 6'h0b & MEM_Data2 == 32'h00000000 );

    MEM_WB MEM_WB(reset, clk, MEM_RegWrite, MEM_MemtoReg, MEM_Registerw, MEM_ALU_out, MEM_ReadData, MEM_PC_4, MovNoWrite_MEM,
        WB_RegWrite, WB_MemtoReg, WB_Registerw, WB_ALU_out, WB_ReadData, WB_PC_4, MovNoWrite_WB);

    assign ID_Data3 = (WB_MemtoReg == 2'b00)? WB_ALU_out: (WB_MemtoReg == 2'b01)? WB_ReadData: {WB_PC_4[31:0]};//æ³¨æ„å¾ªç¯å†…å­˜!
    assign EX_Data3 = (EX_MemtoReg == 2'b00)? EX_ALU_out: {1'b0, EX_PC_4[30:0]};
    assign MEM_Data3 = (MEM_MemtoReg == 2'b00)? MEM_ALU_out: (MEM_MemtoReg == 2'b01)? MEM_ReadData: {MEM_PC_4[31:0]};

    wire [1:0] ForwardA, ForwardB;//æŒ‰ç…§pptä¸Šçš„ç®—æ³•å¤„ç†å†’é™©

    assign ForwardA = (~(MovNoWrite_EX) & EX_RegWrite & (EX_Registerw != 0 ) & (EX_Registerw == ID_Instruction[25:21]))? 2'b01:
                    (~(MovNoWrite_MEM) & MEM_RegWrite & (MEM_Registerw != 0) & (MEM_Registerw == ID_Instruction[25:21]))? 2'b10:
                    (~(MovNoWrite_WB) & WB_RegWrite & (WB_Registerw != 0) & (WB_Registerw == ID_Instruction[25:21]))? 2'b11: 2'b00;

    assign ForwardB = ( ~(MovNoWrite_EX) & EX_RegWrite & (EX_Registerw != 0) & (EX_Registerw == ID_Instruction[20:16]))? 2'b01:
                    ( ~(MovNoWrite_MEM) & MEM_RegWrite &(MEM_Registerw != 0 )& (MEM_Registerw == ID_Instruction[20:16]))? 2'b10:
                    (~(MovNoWrite_WB) & WB_RegWrite & (WB_Registerw != 0) & (WB_Registerw == ID_Instruction[20:16]))? 2'b11: 2'b00;

    assign EX_Data1w = 
        (ForwardA == 2'b01)? EX_Data3: 
        (ForwardA == 2'b10)? MEM_Data3: //å‰ä¸¤æ¡æŒ‡ä»¤å†²çªçš„è¯?(å·²ç»å†™åˆ°IDé‡Œé¢å»äº†)
        (ForwardA == 2'b11)? ID_Data3: ID_Data1;//Ex_Databus
    assign EX_Data2w = 
        (ForwardB == 2'b01)? EX_Data3: 
        (ForwardB == 2'b10)? MEM_Data3: 
        (ForwardB == 2'b11)? ID_Data3: ID_Data2;//ForwardBæ˜¯å†’é™©çš„åœ°æ–¹åœ¨å“ªå„?

    /*ramprep ramprep( .mem_addr(MEM_ALU_out), .mem_ce(MEM_MemRead | MEM_MemWrite),.inst_addr(PC),.inst_ce(ce),
        .base_chosen_inst(base_ram_inst), .ext_chosen_inst(ext_ram_inst), .base_chosen_mem(base_ram_mem), .ext_chosen_mem(ext_ram_mem),
        .RW(rw));*/

    /*wire [3:0] sel;

    assign sel = (MEM_Instruction[31:26] != 6'b101000) ? 4'b1111: 
        (MEM_ALU_out[1:0] == 2'b11)? 4'b1000: 
        (MEM_ALU_out[1:0] == 2'b10)? 4'b0100:
        (MEM_ALU_out[1:0] == 2'b01)? 4'b0010: 4'b0001;*/
wire [31:0] MEM_DataS,  mem_addr;

reg [31:0] Last_ReadData, Last_ALU_out, Last_Data2;

// always @(posedge clk) begin
    
//     stall2 <= Stall2;
//     Last_PC <= PC_next;
//     Last_ReadData <= MEM_ReadData;
//     Last_ALU_out <= MEM_ALU_out;
//     Last_Data2 <= MEM_Data2;
//     stals = 0;
//     /*if(MEM_Instruction[31:26] == 6'b101000 & MEM_MemWrite ) begin
//         stals = 1;
//     end else begin
//         stals = 0;
//     end*/
// end

wire mem_ce, mem_we;

assign mem_ce = /*stals? 1:*/ MEM_MemRead | MEM_MemWrite;

assign mem_we = /*stals? 1: (MEM_Instruction[31:26] == 6'b101000)? 0: */MEM_MemWrite;

assign mem_addr = /*(stals == 0)?*/ MEM_ALU_out ;/*: Last_ALU_out;*///ä¸Šä¸€è½®æ˜¯å¦å·²ç»stalsäº?

reg clk2;
reg clk3;

always @(posedge clk or negedge clk ) begin
    if( clk == 1 )begin
        clk2 <= 0;
    end else begin
        clk2 <= 1;
    end
    
end

always @(posedge clk2 or negedge clk2 ) begin
    if( clk2 == 1)begin 
        clk3 <= 0;
    end else begin
        clk3 <= 1;
    end
end
assign MEM_DataS = 
      /* (stals == 0)?*/ MEM_Data2;
      /* (mem_addr[1:0] == 2'b00)?{Last_ReadData[31:8],Last_Data2[7:0]}:
       (mem_addr[1:0] == 2'b01)?{Last_ReadData[31:15],Last_Data2[7:0],Last_ReadData[7:0]}:
       (mem_addr[1:0] == 2'b10)?{Last_ReadData[31:24],Last_Data2[7:0],Last_ReadData[15:0]}:
       {MEM_Data2[7:0],Last_ReadData[23:0]};//æŠŠsbæ”¾åœ¨è¿™é‡Œå¤„ç†*/

    ram ram( .clk(clk), .rst(reset), .inst_ce(ce && ~Stall), .inst_addr(PC), .inst( IF_Instruction ), .mem_ce( mem_ce ), .mem_we( mem_we ),
        .mem_addr(mem_addr), .mem_data_i(MEM_DataS), .mem_data_o( MEM_ReadData ), .base_ram_data( base_ram_data), .base_ram_addr(base_ram_addr),
        .base_ram_be_n(base_ram_be_n), .base_ram_ce_n(base_ram_ce_n), .base_ram_oe_n(base_ram_oe_n), .base_ram_we_n(base_ram_we_n), 
        .ext_ram_data(ext_ram_data), .ext_ram_addr(ext_ram_addr), .ext_ram_be_n(ext_ram_be_n), .ext_ram_ce_n(ext_ram_ce_n), 
        .ext_ram_oe_n(ext_ram_oe_n), .ext_ram_we_n(ext_ram_we_n), .Op( /*stals? 6'b000000:*/ MEM_Instruction[31:26] ), .stall(Stall),
        .uart_rdn(uart_rdn), .uart_wrn(uart_wrn), .uart_dataready(uart_dataready), .uart_tbre(uart_tbre), .uart_tsre(uart_tsre), .ok(ok));



endmodule
