<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_264e76a43993b4d38befcb6805fdec2d.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_c85b06fcc0a6fafa3c0bec08eff683af.html">arm</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_569058a3be4f46594faf73e74adc92db.html">dev</a>
  </div>
<div class="contents">
<h1>reg_ax88796.h</h1><a href="reg__ax88796_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="preprocessor">#ifndef _DEV_REG_AX88796_H_</span>
<a name="l00002"></a>00002 <span class="preprocessor"></span><span class="preprocessor">#define _DEV_REG_AX88796_H_</span>
<a name="l00003"></a>00003 <span class="preprocessor"></span>
<a name="l00008"></a>00008 
<a name="l00009"></a>00009 <span class="comment">/*</span>
<a name="l00010"></a>00010 <span class="comment"> * Register offset applicable to all register pages.</span>
<a name="l00011"></a>00011 <span class="comment"> */</span>
<a name="l00012"></a><a class="code" href="reg__ax88796_8h.html#876ce77f3c672c7162658151e648389e">00012</a> <span class="preprocessor">#define CR 0x00        </span>
<a name="l00013"></a><a class="code" href="reg__ax88796_8h.html#c16acb45473784cda1010a2c24cac543">00013</a> <span class="preprocessor">#define DATAPORT 0x10  </span>
<a name="l00014"></a><a class="code" href="reg__ax88796_8h.html#0333f08c340b2af40f02612a66b22bb6">00014</a> <span class="preprocessor">#define IFGS1 0x12     </span>
<a name="l00015"></a><a class="code" href="reg__ax88796_8h.html#95c2c174fa48dfe9144acbd80629e206">00015</a> <span class="preprocessor">#define IFGS2 0x13     </span>
<a name="l00016"></a><a class="code" href="reg__ax88796_8h.html#06fedb7e835abd33ffe6f18225eaf44a">00016</a> <span class="preprocessor">#define MII_EEP 0x14   </span>
<a name="l00017"></a><a class="code" href="reg__ax88796_8h.html#4eeaa4bfb30c2bd68ba33198fb2f135e">00017</a> <span class="preprocessor">#define TR 0x15        </span>
<a name="l00018"></a><a class="code" href="reg__ax88796_8h.html#8278454451095c461ce5440b67a395f1">00018</a> <span class="preprocessor">#define IFG 0x16       </span>
<a name="l00019"></a><a class="code" href="reg__ax88796_8h.html#a0607fa150aa65dac807a133f26801d6">00019</a> <span class="preprocessor">#define GPI 0x17       </span>
<a name="l00020"></a><a class="code" href="reg__ax88796_8h.html#99d0c141d5155dba83a7889a31144694">00020</a> <span class="preprocessor">#define GPOC 0x17      </span>
<a name="l00021"></a><a class="code" href="reg__ax88796_8h.html#f354180e057f5492b22e11507affbbd9">00021</a> <span class="preprocessor">#define SPP1 0x18      </span>
<a name="l00022"></a><a class="code" href="reg__ax88796_8h.html#341e571bb2b661545ad865e15c59d6e1">00022</a> <span class="preprocessor">#define SPP2 0x19      </span>
<a name="l00023"></a><a class="code" href="reg__ax88796_8h.html#05bafb583ef6ac784770301be7052f5a">00023</a> <span class="preprocessor">#define SPP3 0x1a      </span>
<a name="l00024"></a><a class="code" href="reg__ax88796_8h.html#b702106cf3b3e96750b6845ded4e0299">00024</a> <span class="preprocessor">#define RESET 0x1f     </span>
<a name="l00026"></a>00026 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00027"></a>00027 <span class="comment"> * Page 0 register offsets.</span>
<a name="l00028"></a>00028 <span class="comment"> */</span>
<a name="l00029"></a><a class="code" href="reg__ax88796_8h.html#303be404dba62f6993dd49446e7239e0">00029</a> <span class="preprocessor">#define PG0_PSTART 0x01   </span>
<a name="l00030"></a><a class="code" href="reg__ax88796_8h.html#46d69906ce44dacf0c4518d650494243">00030</a> <span class="preprocessor">#define PG0_PSTOP 0x02    </span>
<a name="l00031"></a><a class="code" href="reg__ax88796_8h.html#190effe5a91d9fd8e017eb6dbec5040b">00031</a> <span class="preprocessor">#define PG0_BNRY 0x03     </span>
<a name="l00032"></a><a class="code" href="reg__ax88796_8h.html#704cfd5715f85e6e0dbedd8b13800b2a">00032</a> <span class="preprocessor">#define PG0_TSR 0x04      </span>
<a name="l00033"></a><a class="code" href="reg__ax88796_8h.html#f84f0f5d205dc2b76a11f1d6f472800d">00033</a> <span class="preprocessor">#define PG0_TPSR 0x04     </span>
<a name="l00034"></a><a class="code" href="reg__ax88796_8h.html#6ded4cfc158e3bc8fc1fe4111dfd0979">00034</a> <span class="preprocessor">#define PG0_NCR 0x05      </span>
<a name="l00035"></a><a class="code" href="reg__ax88796_8h.html#fba65a9f262a6467d06fc63a2982b566">00035</a> <span class="preprocessor">#define PG0_TBCR0 0x05    </span>
<a name="l00036"></a><a class="code" href="reg__ax88796_8h.html#645cee658adc7324dfb89d8b42d5892c">00036</a> <span class="preprocessor">#define PG0_CPR 0x06      </span>
<a name="l00037"></a><a class="code" href="reg__ax88796_8h.html#b7aa4bc8446054698f8e0a88b93e7d45">00037</a> <span class="preprocessor">#define PG0_TBCR1 0x06    </span>
<a name="l00038"></a><a class="code" href="reg__ax88796_8h.html#1ebf40e4bbf1c6b6afa83017a70173e7">00038</a> <span class="preprocessor">#define PG0_ISR 0x07      </span>
<a name="l00039"></a><a class="code" href="reg__ax88796_8h.html#ae1336269d14807fce5d4538ca649a88">00039</a> <span class="preprocessor">#define PG0_CRDA0 0x08    </span>
<a name="l00040"></a><a class="code" href="reg__ax88796_8h.html#854a4f68b67b2244bbab888722907453">00040</a> <span class="preprocessor">#define PG0_RSAR0 0x08    </span>
<a name="l00042"></a><a class="code" href="reg__ax88796_8h.html#cc886bee488404018bf39f4cb10ca25b">00042</a> <span class="preprocessor">#define PG0_CRDA1 0x09    </span>
<a name="l00043"></a><a class="code" href="reg__ax88796_8h.html#45229579efca17d10795d3c49f42fca0">00043</a> <span class="preprocessor">#define PG0_RSAR1 0x09    </span>
<a name="l00045"></a><a class="code" href="reg__ax88796_8h.html#5d8567dbdd8d3576d7b5060e6c9943ac">00045</a> <span class="preprocessor">#define PG0_RBCR0 0x0a    </span>
<a name="l00048"></a><a class="code" href="reg__ax88796_8h.html#d6783216f763e145c8733fa9deb676e9">00048</a> <span class="preprocessor">#define PG0_RBCR1 0x0b    </span>
<a name="l00051"></a><a class="code" href="reg__ax88796_8h.html#3b19f31c84e104ad6a9abb0bbda4ddee">00051</a> <span class="preprocessor">#define PG0_RSR 0x0c      </span>
<a name="l00052"></a><a class="code" href="reg__ax88796_8h.html#5c2ab97e05a3e3553a2e8d40a38cd11c">00052</a> <span class="preprocessor">#define PG0_RCR 0x0c      </span>
<a name="l00053"></a><a class="code" href="reg__ax88796_8h.html#3df5dced7912d86431dbd741860e6b70">00053</a> <span class="preprocessor">#define PG0_CNTR0 0x0d    </span>
<a name="l00054"></a><a class="code" href="reg__ax88796_8h.html#3032662ce4159c24c8e410568c7f8457">00054</a> <span class="preprocessor">#define PG0_TCR 0x0d      </span>
<a name="l00055"></a><a class="code" href="reg__ax88796_8h.html#7b52ecb93a2ab7af09a4194eaacee74d">00055</a> <span class="preprocessor">#define PG0_DCR 0x0e      </span>
<a name="l00056"></a><a class="code" href="reg__ax88796_8h.html#adddb4b1891165605ad7aab6ff559859">00056</a> <span class="preprocessor">#define PG0_IMR 0x0f      </span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00059"></a>00059 <span class="comment"> * Page 1 register offsets.</span>
<a name="l00060"></a>00060 <span class="comment"> */</span>
<a name="l00061"></a><a class="code" href="reg__ax88796_8h.html#b2100d99332ad8ef1374562eccf686a7">00061</a> <span class="preprocessor">#define PG1_PAR0 0x01      </span>
<a name="l00062"></a><a class="code" href="reg__ax88796_8h.html#5a8a4f24cd031d8b0398891fd0f7f5c5">00062</a> <span class="preprocessor">#define PG1_PAR1 0x02      </span>
<a name="l00063"></a><a class="code" href="reg__ax88796_8h.html#9f863277dc8ce555eb30831d82c1aa11">00063</a> <span class="preprocessor">#define PG1_PAR2 0x03      </span>
<a name="l00064"></a><a class="code" href="reg__ax88796_8h.html#44c99ee0d2a2d32ff2d877895cb35e6a">00064</a> <span class="preprocessor">#define PG1_PAR3 0x04      </span>
<a name="l00065"></a><a class="code" href="reg__ax88796_8h.html#6bee606bb89b8ff86f07d203f54ce43d">00065</a> <span class="preprocessor">#define PG1_PAR4 0x05      </span>
<a name="l00066"></a><a class="code" href="reg__ax88796_8h.html#0b6b3cc63fd4f04ed3b116af4aac04cb">00066</a> <span class="preprocessor">#define PG1_PAR5 0x06      </span>
<a name="l00067"></a><a class="code" href="reg__ax88796_8h.html#39bb529a96e2be97d81dd5ebb0433f95">00067</a> <span class="preprocessor">#define PG1_CPR 0x07       </span>
<a name="l00068"></a><a class="code" href="reg__ax88796_8h.html#6481de107c2b9a2a63c99b99a854f4ce">00068</a> <span class="preprocessor">#define PG1_MAR0 0x08      </span>
<a name="l00069"></a><a class="code" href="reg__ax88796_8h.html#758ad9878bac3d4a53d745a687ed3dcd">00069</a> <span class="preprocessor">#define PG1_MAR1 0x09      </span>
<a name="l00070"></a><a class="code" href="reg__ax88796_8h.html#d76aa16746ff63303fe2d21b2f155093">00070</a> <span class="preprocessor">#define PG1_MAR2 0x0a      </span>
<a name="l00071"></a><a class="code" href="reg__ax88796_8h.html#f980e11b9c7fefe33b460b0296816ee0">00071</a> <span class="preprocessor">#define PG1_MAR3 0x0b      </span>
<a name="l00072"></a><a class="code" href="reg__ax88796_8h.html#58dfb9747aa6e04cd142bd006504a3c9">00072</a> <span class="preprocessor">#define PG1_MAR4 0x0c      </span>
<a name="l00073"></a><a class="code" href="reg__ax88796_8h.html#be93c6dcf0f8d4d1da658885b99bf8e9">00073</a> <span class="preprocessor">#define PG1_MAR5 0x0d      </span>
<a name="l00074"></a><a class="code" href="reg__ax88796_8h.html#af65771c0e366b74d981322be0655758">00074</a> <span class="preprocessor">#define PG1_MAR6 0x0e      </span>
<a name="l00075"></a><a class="code" href="reg__ax88796_8h.html#07bf4f4079dd9667debef568af0ee7c4">00075</a> <span class="preprocessor">#define PG1_MAR7 0x0f      </span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00078"></a>00078 <span class="comment"> * Command register bits. (0x00, Read/Write)</span>
<a name="l00079"></a>00079 <span class="comment"> */</span>
<a name="l00080"></a><a class="code" href="reg__ax88796_8h.html#ade5e6190fadecc9290e763f2cb3d466">00080</a> <span class="preprocessor">#define CR_STOP 0x01   </span>
<a name="l00081"></a><a class="code" href="reg__ax88796_8h.html#84a2a8d51520e35d3b4d5e1a4e906af9">00081</a> <span class="preprocessor">#define CR_START 0x02  </span>
<a name="l00082"></a><a class="code" href="reg__ax88796_8h.html#184c66088c91df5164695c63012a8f8e">00082</a> <span class="preprocessor">#define CR_TXP 0x04    </span>
<a name="l00083"></a><a class="code" href="reg__ax88796_8h.html#54931037ba214dfa0d9841249b2799f0">00083</a> <span class="preprocessor">#define CR_RD0 0x08    </span>
<a name="l00084"></a><a class="code" href="reg__ax88796_8h.html#d3cb567bf833b59a78774ea4addbcec4">00084</a> <span class="preprocessor">#define CR_RD1 0x10    </span>
<a name="l00085"></a><a class="code" href="reg__ax88796_8h.html#5863169f473ac8cd739bbf01a59579f7">00085</a> <span class="preprocessor">#define CR_RD2 0x20    </span>
<a name="l00086"></a><a class="code" href="reg__ax88796_8h.html#6a7caccbd4183c14247950fdfe15dbfc">00086</a> <span class="preprocessor">#define CR_PS0 0x40    </span>
<a name="l00087"></a><a class="code" href="reg__ax88796_8h.html#460677099eb82cad8dc684291ee729b4">00087</a> <span class="preprocessor">#define CR_PS1 0x80    </span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00090"></a>00090 <span class="comment"> * Interrupt status register bits. (0x07, Read/Write)</span>
<a name="l00091"></a>00091 <span class="comment"> */</span>
<a name="l00092"></a><a class="code" href="reg__ax88796_8h.html#f63c65473b8d0344e19a85fc8c7cf605">00092</a> <span class="preprocessor">#define ISR_PRX 0x01      </span>
<a name="l00093"></a><a class="code" href="reg__ax88796_8h.html#6b3c5d0960ace945e49c0042bd7aea9d">00093</a> <span class="preprocessor">#define ISR_PTX 0x02      </span>
<a name="l00094"></a><a class="code" href="reg__ax88796_8h.html#3a86b77660e09bbc5e4fdafd294174a8">00094</a> <span class="preprocessor">#define ISR_RXE 0x04      </span>
<a name="l00095"></a><a class="code" href="reg__ax88796_8h.html#4bf54c3d0038e83b12ced1fa6935b916">00095</a> <span class="preprocessor">#define ISR_TXE 0x08      </span>
<a name="l00096"></a><a class="code" href="reg__ax88796_8h.html#5c7b5bb78ee801797f3775ff9882e9e4">00096</a> <span class="preprocessor">#define ISR_OVW 0x10      </span>
<a name="l00097"></a><a class="code" href="reg__ax88796_8h.html#d7cdde0e7d6b07e957f6d394fa4ceb30">00097</a> <span class="preprocessor">#define ISR_CNT 0x20      </span>
<a name="l00098"></a><a class="code" href="reg__ax88796_8h.html#6b3ffc314d25e10077ab3f5e3c3930e0">00098</a> <span class="preprocessor">#define ISR_RDC 0x40      </span>
<a name="l00099"></a><a class="code" href="reg__ax88796_8h.html#b5d87d718fb74856f15f86e3da914d5f">00099</a> <span class="preprocessor">#define ISR_RST 0x80      </span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00102"></a>00102 <span class="comment"> * Interrupt mask register bits. (0x0F, Write)</span>
<a name="l00103"></a>00103 <span class="comment"> */</span>
<a name="l00104"></a><a class="code" href="reg__ax88796_8h.html#814d9f4c2348cccab3c7b69ef987c042">00104</a> <span class="preprocessor">#define IMR_PRXE 0x01     </span>
<a name="l00105"></a><a class="code" href="reg__ax88796_8h.html#e43f7b8d23072653fbd8a9655e66d50d">00105</a> <span class="preprocessor">#define IMR_PTXE 0x02     </span>
<a name="l00106"></a><a class="code" href="reg__ax88796_8h.html#4bdb743479e392ad3775b938582084be">00106</a> <span class="preprocessor">#define IMR_RXEE 0x04     </span>
<a name="l00107"></a><a class="code" href="reg__ax88796_8h.html#61b106af1a0f54324b2f69bb0e2456a9">00107</a> <span class="preprocessor">#define IMR_TXEE 0x08     </span>
<a name="l00108"></a><a class="code" href="reg__ax88796_8h.html#bd32876cc416a5b9b2c0c4db38b9359b">00108</a> <span class="preprocessor">#define IMR_OVWE 0x10     </span>
<a name="l00109"></a><a class="code" href="reg__ax88796_8h.html#c47a1fddd4f360b20fc17ae47f06d311">00109</a> <span class="preprocessor">#define IMR_CNTE 0x20     </span>
<a name="l00110"></a><a class="code" href="reg__ax88796_8h.html#1e6ddd6c84323520c257bd53de338497">00110</a> <span class="preprocessor">#define IMR_RCDE 0x40     </span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00114"></a>00114 <span class="comment"> * Data configuration register bits. (0x0E, Write)</span>
<a name="l00115"></a>00115 <span class="comment"> */</span>
<a name="l00116"></a><a class="code" href="reg__ax88796_8h.html#b67be55f0d15a9d43e2dd88967d7ad0d">00116</a> <span class="preprocessor">#define DCR_WTS  0x01     </span>
<a name="l00117"></a><a class="code" href="reg__ax88796_8h.html#17999d284d4d603745d0165b547ec219">00117</a> <span class="preprocessor">#define DCR_RDCR 0x80     </span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00120"></a>00120 <span class="comment"> * Transmit configuration register bits. (0x0D, Write)</span>
<a name="l00121"></a>00121 <span class="comment"> */</span>
<a name="l00122"></a><a class="code" href="reg__ax88796_8h.html#9f3ee7f0b573f82940c396e2ae2886e2">00122</a> <span class="preprocessor">#define TCR_CRC 0x01      </span>
<a name="l00123"></a><a class="code" href="reg__ax88796_8h.html#5e6dec5cf4446395635e1f5f71044565">00123</a> <span class="preprocessor">#define TCR_LB0 0x02      </span>
<a name="l00124"></a><a class="code" href="reg__ax88796_8h.html#a147c430dd2aadf3e7d47d71257c37c5">00124</a> <span class="preprocessor">#define TCR_LB1 0x04      </span>
<a name="l00125"></a><a class="code" href="reg__ax88796_8h.html#dfde835219e81f5cf66dc1753a12ef0f">00125</a> <span class="preprocessor">#define TCR_RLO 0x20      </span>
<a name="l00126"></a><a class="code" href="reg__ax88796_8h.html#42b3f9040cdd43efeedbc0ee80480794">00126</a> <span class="preprocessor">#define TCR_PD  0x40      </span>
<a name="l00127"></a><a class="code" href="reg__ax88796_8h.html#639f489d1d6ac5310f776343225df3b7">00127</a> <span class="preprocessor">#define TCR_FDU 0x80      </span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00130"></a>00130 <span class="comment"> * Transmit status register bits. (0x04, Read)</span>
<a name="l00131"></a>00131 <span class="comment"> */</span>
<a name="l00132"></a><a class="code" href="reg__ax88796_8h.html#5738c5233cffafbf7e19b8cf9d4257d7">00132</a> <span class="preprocessor">#define TSR_PTX 0x01      </span>
<a name="l00133"></a><a class="code" href="reg__ax88796_8h.html#b7b88f77307af8e5b2e85303035936ff">00133</a> <span class="preprocessor">#define TSR_COL 0x04      </span>
<a name="l00134"></a><a class="code" href="reg__ax88796_8h.html#26139cb6e3da1021d092b901441547b5">00134</a> <span class="preprocessor">#define TSR_ABT 0x08      </span>
<a name="l00135"></a><a class="code" href="reg__ax88796_8h.html#f6805c8dd20fe95408b4f2b437801065">00135</a> <span class="preprocessor">#define TSR_OWC 0x80      </span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00138"></a>00138 <span class="comment"> * Receive configuration register bits. (0x0C, Write)</span>
<a name="l00139"></a>00139 <span class="comment"> */</span>
<a name="l00140"></a><a class="code" href="reg__ax88796_8h.html#1a9960d786e9e3e69f066ababfc824fe">00140</a> <span class="preprocessor">#define RCR_SEP 0x01      </span>
<a name="l00141"></a><a class="code" href="reg__ax88796_8h.html#2594ea66e719ccfe7a4caf6da60cef89">00141</a> <span class="preprocessor">#define RCR_AR 0x02       </span>
<a name="l00142"></a><a class="code" href="reg__ax88796_8h.html#06f7856b5a04429f6ed9f18a8fb7ed5b">00142</a> <span class="preprocessor">#define RCR_AB 0x04       </span>
<a name="l00143"></a><a class="code" href="reg__ax88796_8h.html#54435f550d0afe4454b7555f870d92c5">00143</a> <span class="preprocessor">#define RCR_AM 0x08       </span>
<a name="l00144"></a><a class="code" href="reg__ax88796_8h.html#fcc1f250c2985541e47c921490ae3ab1">00144</a> <span class="preprocessor">#define RCR_PRO 0x10      </span>
<a name="l00145"></a><a class="code" href="reg__ax88796_8h.html#f4715890b4e048bf006594672c07dc25">00145</a> <span class="preprocessor">#define RCR_MON 0x20      </span>
<a name="l00146"></a><a class="code" href="reg__ax88796_8h.html#cc086c09e3a76f9c24c090727e4696ac">00146</a> <span class="preprocessor">#define RCR_INTT 0x40     </span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00149"></a>00149 <span class="comment"> * Receive status register bits. (0x0C, Read)</span>
<a name="l00150"></a>00150 <span class="comment"> */</span>
<a name="l00151"></a><a class="code" href="reg__ax88796_8h.html#c1d77583edd2eba6e96cc7633558e461">00151</a> <span class="preprocessor">#define RSR_PRX 0x01      </span>
<a name="l00152"></a><a class="code" href="reg__ax88796_8h.html#b20af99e12dc0036ab514e0d2c53f6b7">00152</a> <span class="preprocessor">#define RSR_CR 0x02       </span>
<a name="l00153"></a><a class="code" href="reg__ax88796_8h.html#96b547e4cf26a84aa08d049522fe4c1a">00153</a> <span class="preprocessor">#define RSR_FAE 0x04      </span>
<a name="l00154"></a><a class="code" href="reg__ax88796_8h.html#3e9285670345a7583ca516cc8f7aafb8">00154</a> <span class="preprocessor">#define RSR_FO 0x08       </span>
<a name="l00155"></a><a class="code" href="reg__ax88796_8h.html#5e04243e4b37ca22b977345df9282c0c">00155</a> <span class="preprocessor">#define RSR_MPA 0x10      </span>
<a name="l00156"></a><a class="code" href="reg__ax88796_8h.html#9d3219b43a1a17c59f2f4d933671619f">00156</a> <span class="preprocessor">#define RSR_PHY 0x20      </span>
<a name="l00157"></a><a class="code" href="reg__ax88796_8h.html#71e52f4ab3a8ed28da9fde0a45d3b84c">00157</a> <span class="preprocessor">#define RSR_DIS 0x40      </span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00160"></a>00160 <span class="comment"> * MII/EEPROM access regiser bits. (0x14, Read/Write)</span>
<a name="l00161"></a>00161 <span class="comment"> */</span>
<a name="l00162"></a><a class="code" href="reg__ax88796_8h.html#463c8b28269c02621f175b4667ae920a">00162</a> <span class="preprocessor">#define MII_EEP_MDC 0x01   </span>
<a name="l00163"></a><a class="code" href="reg__ax88796_8h.html#b61ca29eed9578e47b3f8513c1bdadb3">00163</a> <span class="preprocessor">#define MII_EEP_MDIR 0x02  </span>
<a name="l00164"></a><a class="code" href="reg__ax88796_8h.html#fc244eb4f54a995ccb7d176e27f70d43">00164</a> <span class="preprocessor">#define MII_EEP_MDI 0x04   </span>
<a name="l00165"></a><a class="code" href="reg__ax88796_8h.html#fae55cfaedd12c347de8f4b8846c7348">00165</a> <span class="preprocessor">#define MII_EEP_MDO 0x08   </span>
<a name="l00166"></a><a class="code" href="reg__ax88796_8h.html#2ec890b66ec2b4f395f369d9575af6d6">00166</a> <span class="preprocessor">#define MII_EEP_EECS 0x10  </span>
<a name="l00167"></a><a class="code" href="reg__ax88796_8h.html#4e6248e1cb3ea8ba6c36e8144097f97b">00167</a> <span class="preprocessor">#define MII_EEP_EEI 0x20   </span>
<a name="l00168"></a><a class="code" href="reg__ax88796_8h.html#ca40f280dfaf34dac0fac8c4adb4f9b2">00168</a> <span class="preprocessor">#define MII_EEP_EEO 0x40   </span>
<a name="l00169"></a><a class="code" href="reg__ax88796_8h.html#8af7b52bc714807874b0e7298327514f">00169</a> <span class="preprocessor">#define MII_EEP_EECLK 0x80 </span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00172"></a>00172 <span class="comment"> * TR access regiser bits. (0x15, Read/Write)</span>
<a name="l00173"></a>00173 <span class="comment"> */</span>
<a name="l00174"></a><a class="code" href="reg__ax88796_8h.html#4a3684798c4066e361b63da7159206bd">00174</a> <span class="preprocessor">#define TR_RST_B 0x02 </span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00178"></a>00178 <span class="comment"> * The Asix Embedded PHY Registers</span>
<a name="l00179"></a>00179 <span class="comment"> */</span>
<a name="l00180"></a>00180 
<a name="l00181"></a><a class="code" href="reg__ax88796_8h.html#21285add0c00f6074f480efe095a2dd4">00181</a> <span class="preprocessor">#define PHY_MR0  0x00   </span>
<a name="l00182"></a><a class="code" href="reg__ax88796_8h.html#3c642888f2eec13c1ec14e34d924d6f2">00182</a> <span class="preprocessor">#define PHY_MR1  0x01   </span>
<a name="l00183"></a><a class="code" href="reg__ax88796_8h.html#6b86afa5c58d075f73b0856fa6546894">00183</a> <span class="preprocessor">#define PHY_MR2  0x02   </span>
<a name="l00184"></a><a class="code" href="reg__ax88796_8h.html#33bb5114e54e4c2c1bfa19dca24fba68">00184</a> <span class="preprocessor">#define PHY_MR3  0x03   </span>
<a name="l00185"></a><a class="code" href="reg__ax88796_8h.html#d91a2c8d8b5ba41486009904b425f76e">00185</a> <span class="preprocessor">#define PHY_MR4  0x04   </span>
<a name="l00186"></a><a class="code" href="reg__ax88796_8h.html#7229f9fcae7241de0a6924cc386dd68d">00186</a> <span class="preprocessor">#define PHY_MR5  0x05   </span>
<a name="l00187"></a><a class="code" href="reg__ax88796_8h.html#6f8b0a9897dd2c5e0d2da0ab9114c519">00187</a> <span class="preprocessor">#define PHY_MR6  0x06   </span>
<a name="l00188"></a><a class="code" href="reg__ax88796_8h.html#beefddaf1f1e2c7988fa909cd954fb09">00188</a> <span class="preprocessor">#define PHY_MR7  0x07   </span>
<a name="l00189"></a><a class="code" href="reg__ax88796_8h.html#396bc085ee4b28629fb4a2497be5070f">00189</a> <span class="preprocessor">#define PHY_MR16 0x10   </span>
<a name="l00190"></a><a class="code" href="reg__ax88796_8h.html#7581ad76a5eec713d2710bc888c4f0e9">00190</a> <span class="preprocessor">#define PHY_MR17 0x11   </span>
<a name="l00191"></a><a class="code" href="reg__ax88796_8h.html#3d64ce42deef25d2b3e5dec88a26e617">00191</a> <span class="preprocessor">#define PHY_MR18 0x12   </span>
<a name="l00192"></a><a class="code" href="reg__ax88796_8h.html#20312b97b7d1d91969d829f853f81ae5">00192</a> <span class="preprocessor">#define PHY_MR19 0x13   </span>
<a name="l00193"></a><a class="code" href="reg__ax88796_8h.html#3cf9edaba6d0bc364dc084a977063401">00193</a> <span class="preprocessor">#define PHY_MR20 0x14   </span>
<a name="l00194"></a><a class="code" href="reg__ax88796_8h.html#41dcf09e2d9ce47674dd64c187fcdad3">00194</a> <span class="preprocessor">#define PHY_MR21 0x15   </span>
<a name="l00195"></a><a class="code" href="reg__ax88796_8h.html#5114a1d3b969508a57ba8c4f7a62a43e">00195</a> <span class="preprocessor">#define PHY_MR22 0x16   </span>
<a name="l00196"></a><a class="code" href="reg__ax88796_8h.html#f7399e5f412d3cd1b4341f70b2f8d8e2">00196</a> <span class="preprocessor">#define PHY_MR23 0x17   </span>
<a name="l00197"></a><a class="code" href="reg__ax88796_8h.html#2f2a3ec71e84aef6205d610624b8ef77">00197</a> <span class="preprocessor">#define PHY_MR24 0x18   </span>
<a name="l00198"></a><a class="code" href="reg__ax88796_8h.html#618501992baa5d4bcdc580f78df25da0">00198</a> <span class="preprocessor">#define PHY_MR25 0x19   </span>
<a name="l00199"></a><a class="code" href="reg__ax88796_8h.html#85beaaa2d2b53ea35d37d9e4cf89ef04">00199</a> <span class="preprocessor">#define PHY_MR26 0x1a   </span>
<a name="l00200"></a><a class="code" href="reg__ax88796_8h.html#1f743062f0acab793d03a2d123177eb9">00200</a> <span class="preprocessor">#define PHY_MR27 0x1b   </span>
<a name="l00201"></a><a class="code" href="reg__ax88796_8h.html#a7cdd0102948fd08102d06c9fef82e2a">00201</a> <span class="preprocessor">#define PHY_MR28 0x1c   </span>
<a name="l00202"></a><a class="code" href="reg__ax88796_8h.html#e5ebe278935445c27f9406779069af8a">00202</a> <span class="preprocessor">#define PHY_MR29 0x1d   </span>
<a name="l00203"></a><a class="code" href="reg__ax88796_8h.html#060d884cab9606e395a2b9e21ace653c">00203</a> <span class="preprocessor">#define PHY_MR30 0x1e   </span>
<a name="l00204"></a><a class="code" href="reg__ax88796_8h.html#77d36d212bc33073d375e8ea434cf70c">00204</a> <span class="preprocessor">#define PHY_MR31 0x1f   </span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00207"></a>00207 <span class="comment"> * PHY MR0 (Control) access regiser bits.</span>
<a name="l00208"></a>00208 <span class="comment"> */</span>
<a name="l00209"></a><a class="code" href="reg__ax88796_8h.html#caa1b728fb4fad4e1c39357e62a0cb16">00209</a> <span class="preprocessor">#define MR0_SW_RESET    0x8000  </span><span class="comment">/* R/W Reset, all PHY registers will be set to default */</span>
<a name="l00210"></a><a class="code" href="reg__ax88796_8h.html#f97f9743370e31fc4ecfc7cf75e5b2f6">00210</a> <span class="preprocessor">#define MR0_LOOPBACK    0x4000  </span><span class="comment">/* R/W Loopback */</span>
<a name="l00211"></a><a class="code" href="reg__ax88796_8h.html#9c631c0ce2f98cc410b4b1fc7213bc3f">00211</a> <span class="preprocessor">#define MR0_SPEED100    0x2000  </span><span class="comment">/* R/W Speed selection, 1 = 100Mbits/s, 0 = 10Mbits/s */</span>
<a name="l00212"></a><a class="code" href="reg__ax88796_8h.html#d114aa7cef460a6b3cb486fac3ab1555">00212</a> <span class="preprocessor">#define MR0_NWAY_ENA    0x1000  </span><span class="comment">/* R/W Autonegotiation Enable */</span>
<a name="l00213"></a><a class="code" href="reg__ax88796_8h.html#ccde5084457736e967c6b02b2e0e5c2b">00213</a> <span class="preprocessor">#define MR0_PWRDN       0x0800  </span><span class="comment">/* R/W Powerdown */</span>
<a name="l00214"></a><a class="code" href="reg__ax88796_8h.html#48f890ba451e3a6a88d78f73ace7773b">00214</a> <span class="preprocessor">#define MR0_ISOLATE     0x0400  </span><span class="comment">/* R/W Isolate */</span>
<a name="l00215"></a><a class="code" href="reg__ax88796_8h.html#4133d47fe10e4521eded5ac0016f6982">00215</a> <span class="preprocessor">#define MR0_REDONWAY    0x0200  </span><span class="comment">/* R/W Restart autonegotiation */</span>
<a name="l00216"></a><a class="code" href="reg__ax88796_8h.html#15105ce90088b4792945c9ef25973efd">00216</a> <span class="preprocessor">#define MR0_FULL_DUP    0x0100  </span><span class="comment">/* R/W Duplex mode selection, 1 = FULL, 0 = HALF */</span>
<a name="l00217"></a><a class="code" href="reg__ax88796_8h.html#9319f65e4c6d63bf9f2d2a2a8fe0caed">00217</a> <span class="preprocessor">#define MR0_COLTST      0x0080  </span><span class="comment">/* R/W Collision Test */</span>
<a name="l00218"></a>00218 
<a name="l00219"></a>00219 <span class="comment">/*</span>
<a name="l00220"></a>00220 <span class="comment"> * PHY MR1 (Status) access regiser bits.</span>
<a name="l00221"></a>00221 <span class="comment"> */</span>
<a name="l00222"></a><a class="code" href="reg__ax88796_8h.html#b4bb2feffe5e69e1e76aa9c51a841d50">00222</a> <span class="preprocessor">#define MR1_T4ABLE      0x8000  </span><span class="comment">/* R 100Base-T4 Ability. This bit will always be a 0 */</span>
<a name="l00223"></a><a class="code" href="reg__ax88796_8h.html#7b513e7adf845e8d6747425b6d5a367e">00223</a> <span class="preprocessor">#define MR1_TXFULDUP    0x4000  </span><span class="comment">/* R 100Base-TX Full-Duplex Ability. This bit will always be a 1 */</span>
<a name="l00224"></a><a class="code" href="reg__ax88796_8h.html#e6cbae6d6df500b8e8dda9401d401c56">00224</a> <span class="preprocessor">#define MR1_TXHAFDUP    0x2000  </span><span class="comment">/* R 100Base-TX Half-Duplex Ability. This bit will always be a 1 */</span>
<a name="l00225"></a><a class="code" href="reg__ax88796_8h.html#17bc795ad22334a2f4a322f1be6631f1">00225</a> <span class="preprocessor">#define MR1_ENFULDUP    0x1000  </span><span class="comment">/* R 10Base-T Full-Duplex Ability. This bit will always be a 1 */</span>
<a name="l00226"></a><a class="code" href="reg__ax88796_8h.html#c84a7414b878a0c3e53d0894b5a0188b">00226</a> <span class="preprocessor">#define MR1_ENHAFDUP    0x0800  </span><span class="comment">/* R 10Base-T Half-Duplex Ability. This bit will always be a 1 */</span>
<a name="l00227"></a><a class="code" href="reg__ax88796_8h.html#987af47a72cf75b0ae612fc91687881b">00227</a> <span class="preprocessor">#define MR1_NO_PA_OK    0x0040  </span><span class="comment">/* R Suppress preamble */</span>
<a name="l00228"></a><a class="code" href="reg__ax88796_8h.html#d31de25508e332ee330154359ccb6825">00228</a> <span class="preprocessor">#define MR1_NWAYDONE    0x0020  </span><span class="comment">/* R Autonegotiation complete */</span>
<a name="l00229"></a><a class="code" href="reg__ax88796_8h.html#5f14ef9802f1eabb13d6ff135b2ad1da">00229</a> <span class="preprocessor">#define MR1_REM_FLT     0x0010  </span><span class="comment">/* R Remote fault */</span>
<a name="l00230"></a><a class="code" href="reg__ax88796_8h.html#6a602ea05e6696e79932c0d6038e8ce8">00230</a> <span class="preprocessor">#define MR1_NWAYABLE    0x0008  </span><span class="comment">/* R Autonegotiation ability */</span>
<a name="l00231"></a><a class="code" href="reg__ax88796_8h.html#8d575afa79414ef3733fec0d267896a6">00231</a> <span class="preprocessor">#define MR1_LSTAT_OK    0x0004  </span><span class="comment">/* R Link status */</span>
<a name="l00232"></a><a class="code" href="reg__ax88796_8h.html#a8a88652362b00593f826122a0372b9b">00232</a> <span class="preprocessor">#define MR1_JABBER      0x0002  </span><span class="comment">/* R Jabber detect */</span>
<a name="l00233"></a><a class="code" href="reg__ax88796_8h.html#b22abcb7128cef3aeb01915d426894e9">00233</a> <span class="preprocessor">#define MR1_EXT_ABLE    0x0001  </span><span class="comment">/* R Extended capability */</span>
<a name="l00234"></a>00234 
<a name="l00235"></a>00235 
<a name="l00236"></a>00236 <span class="comment">/*</span>
<a name="l00237"></a>00237 <span class="comment"> * PHY MR31 (Quick Status) access regiser bits.</span>
<a name="l00238"></a>00238 <span class="comment"> */</span>
<a name="l00239"></a><a class="code" href="reg__ax88796_8h.html#334b26db17add329a5ec97e9b0e420ef">00239</a> <span class="preprocessor">#define MR31_LSTAT_OK   0x0800  </span><span class="comment">/* R Link status */</span>
<a name="l00240"></a><a class="code" href="reg__ax88796_8h.html#083e4416606108faca49f35511a030ae">00240</a> <span class="preprocessor">#define MR31_SPEED100   0x0200  </span><span class="comment">/* R Link Speed, 0=10Mbits/s, 1=100Mbits/s */</span>
<a name="l00241"></a><a class="code" href="reg__ax88796_8h.html#f098c68b47ab053603a42f0b1e75c906">00241</a> <span class="preprocessor">#define MR31_FULL_DUP   0x0100  </span><span class="comment">/* R Duplex Mode, 0=Half, 1=Full */</span>
<a name="l00242"></a>00242 
<a name="l00243"></a>00243 
<a name="l00244"></a>00244 <span class="comment">/*</span>
<a name="l00245"></a>00245 <span class="comment">0x8000  15</span>
<a name="l00246"></a>00246 <span class="comment">0x4000  14</span>
<a name="l00247"></a>00247 <span class="comment">0x2000  13</span>
<a name="l00248"></a>00248 <span class="comment">0x1000  12</span>
<a name="l00249"></a>00249 <span class="comment">0x0800  11</span>
<a name="l00250"></a>00250 <span class="comment">0x0400  10</span>
<a name="l00251"></a>00251 <span class="comment">0x0200  9</span>
<a name="l00252"></a>00252 <span class="comment">0x0100  8</span>
<a name="l00253"></a>00253 <span class="comment">0x0080  7</span>
<a name="l00254"></a>00254 <span class="comment">0x0040  6</span>
<a name="l00255"></a>00255 <span class="comment">0x0020  5</span>
<a name="l00256"></a>00256 <span class="comment">0x0010  4</span>
<a name="l00257"></a>00257 <span class="comment">0x0008  3</span>
<a name="l00258"></a>00258 <span class="comment">0x0004  2</span>
<a name="l00259"></a>00259 <span class="comment">0x0002  1</span>
<a name="l00260"></a>00260 <span class="comment">0x0001  0</span>
<a name="l00261"></a>00261 <span class="comment"></span>
<a name="l00262"></a>00262 <span class="comment">*/</span>
<a name="l00263"></a>00263 
<a name="l00266"></a>00266 <span class="preprocessor">#endif</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span>
</pre></div></div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
