/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [18:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [41:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [18:0] celloutsig_0_33z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [19:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [13:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = ~(celloutsig_1_0z & celloutsig_1_13z[1]);
  assign celloutsig_0_4z = !(in_data[14] ? celloutsig_0_3z : in_data[62]);
  assign celloutsig_1_15z = !(celloutsig_1_3z[0] ? celloutsig_1_4z[1] : celloutsig_1_10z[12]);
  assign celloutsig_1_19z = !(celloutsig_1_14z ? celloutsig_1_6z : celloutsig_1_17z[7]);
  assign celloutsig_0_3z = !(celloutsig_0_0z ? celloutsig_0_2z[2] : in_data[81]);
  assign celloutsig_0_39z = ~((celloutsig_0_26z[1] | celloutsig_0_33z[16]) & celloutsig_0_33z[2]);
  assign celloutsig_1_5z = in_data[116] ^ celloutsig_1_4z[1];
  assign celloutsig_1_6z = celloutsig_1_4z[5] ^ celloutsig_1_4z[4];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 19'h00000;
    else _00_ <= { in_data[56:40], celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_1_10z = { in_data[165:147], celloutsig_1_2z } / { 1'h1, in_data[128:111], celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[82:76] == in_data[80:74];
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z } == { celloutsig_0_7z[1:0], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_11z = celloutsig_1_10z[10:8] && { celloutsig_1_3z[2:1], celloutsig_1_6z };
  assign celloutsig_0_13z = { celloutsig_0_7z[1], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z } && in_data[71:68];
  assign celloutsig_1_2z = in_data[170:168] || { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_22z = { celloutsig_0_11z[3:2], celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_21z } < { celloutsig_0_16z[3:1], celloutsig_0_10z, celloutsig_0_16z[5:1], 1'h0 };
  assign celloutsig_1_8z = celloutsig_1_4z[1] & ~(celloutsig_1_6z);
  assign celloutsig_1_17z = { in_data[156:145], celloutsig_1_5z, celloutsig_1_2z } % { 1'h1, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_13z };
  assign celloutsig_0_11z = { celloutsig_0_7z[4], celloutsig_0_9z, celloutsig_0_7z } % { 1'h1, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_17z = celloutsig_0_14z[19:17] % { 1'h1, celloutsig_0_10z, celloutsig_0_8z };
  assign out_data[32] = celloutsig_0_26z[2] ? celloutsig_0_11z[0] : celloutsig_0_22z;
  assign celloutsig_1_13z = celloutsig_1_8z ? { in_data[134:132], celloutsig_1_7z } : { celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_18z = celloutsig_0_13z ? { celloutsig_0_2z, celloutsig_0_10z } : { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z, 1'h0 };
  assign celloutsig_0_26z = - celloutsig_0_11z[5:3];
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z } !== { celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z } !== { in_data[93:89], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_7z = ~ celloutsig_0_1z[9:5];
  assign celloutsig_0_1z = ~ { in_data[48:38], celloutsig_0_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } | { in_data[111:110], celloutsig_1_1z };
  assign celloutsig_1_1z = & in_data[142:131];
  assign celloutsig_1_18z = & { celloutsig_1_17z[13:8], celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_25z = & { celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_7z[3] };
  assign celloutsig_0_32z = & celloutsig_0_11z[6:1];
  assign celloutsig_0_6z = | { celloutsig_0_1z[6:0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_5z = celloutsig_0_4z & celloutsig_0_3z;
  assign celloutsig_0_10z = ~^ { celloutsig_0_1z[9:4], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_12z = ~^ { in_data[73:55], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_14z[23:21], celloutsig_0_5z };
  assign celloutsig_1_0z = ^ in_data[157:149];
  assign celloutsig_0_2z = { celloutsig_0_1z[1], celloutsig_0_0z, celloutsig_0_0z } >> celloutsig_0_1z[2:0];
  assign celloutsig_0_33z = { celloutsig_0_14z[33:22], celloutsig_0_2z, celloutsig_0_25z, celloutsig_0_17z } >> { _00_[17:1], celloutsig_0_10z, celloutsig_0_32z };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } ^ in_data[180:175];
  assign { celloutsig_0_14z[20:14], celloutsig_0_14z[4], celloutsig_0_14z[22], celloutsig_0_14z[13:12], celloutsig_0_14z[21], celloutsig_0_14z[23], celloutsig_0_14z[3:1], celloutsig_0_14z[41:24] } = ~ { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, in_data[85:68] };
  assign celloutsig_0_16z[5:1] = { celloutsig_0_11z[6:3], celloutsig_0_3z } ^ { celloutsig_0_14z[16:14], celloutsig_0_14z[4], celloutsig_0_8z };
  assign { celloutsig_0_14z[11:5], celloutsig_0_14z[0] } = { celloutsig_0_14z[20:14], celloutsig_0_14z[22] };
  assign celloutsig_0_16z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[37:33], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z[5:1], celloutsig_0_39z };
endmodule
