# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do wimax_top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:56 on Dec 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interleaver_rtl_2
# -- Compiling architecture behav of interleaver_rtl_2
# End time: 17:14:56 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/dpr_interleaver.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:56 on Dec 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/dpr_interleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity dpr_interleaver
# -- Compiling architecture SYN of dpr_interleaver
# End time: 17:14:56 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/../Interleaver_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:56 on Dec 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/Phase 2/Phase 2_quartus/../Interleaver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Interleaver_tb
# -- Compiling architecture tbarch of Interleaver_tb
# End time: 17:14:56 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  interleaver_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" interleaver_tb 
# Start time: 17:14:56 on Dec 06,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.interleaver_tb(tbarch)
# Loading work.interleaver_rtl_2(behav)
# Loading altera_mf.altera_mf_components
# Loading work.dpr_interleaver(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:16:51 on Dec 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interleaver_rtl_2
# -- Compiling architecture behav of interleaver_rtl_2
# End time: 17:16:51 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.interleaver_rtl_2(behav)
run
run
add wave -position insertpoint  \
sim:/interleaver_tb/uut/data_in_ready \
sim:/interleaver_tb/uut/data_out_valid \
sim:/interleaver_tb/uut/address_a \
sim:/interleaver_tb/uut/q_b \
sim:/interleaver_tb/uut/state_reg \
sim:/interleaver_tb/uut/counter_a \
sim:/interleaver_tb/uut/counter_b
run
add wave -position insertpoint  \
sim:/interleaver_tb/uut/address_b
run
restart -f
run
run
run
run
run
run
run
vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:27:10 on Dec 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interleaver_rtl_2
# -- Compiling architecture behav of interleaver_rtl_2
# End time: 17:27:10 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.interleaver_rtl_2(behav)
run
run
run
run
run
run
run
vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:28:24 on Dec 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interleaver_rtl_2
# -- Compiling architecture behav of interleaver_rtl_2
# End time: 17:28:24 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.interleaver_rtl_2(behav)
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:28 on Dec 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/Phase 2/interleaver_rtl_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interleaver_rtl_2
# -- Compiling architecture behav of interleaver_rtl_2
# End time: 17:42:28 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.interleaver_rtl_2(behav)
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 18:20:14 on Dec 06,2019, Elapsed time: 1:05:18
# Errors: 0, Warnings: 0
