val8	,	V_33
parent	,	V_47
pci_bus	,	V_7
cxl_pcie_config_info	,	F_16
afu_cr_read32	,	V_38
number	,	V_27
pcibios_free_controller_deferred	,	V_57
dev	,	V_6
len	,	V_30
cxl_pci_probe_mode	,	F_4
afu_cr_write32	,	V_42
pci_bus_add_devices	,	F_26
record	,	V_25
cfg_addr	,	V_51
cxl_pcie_write_config	,	F_19
_afu	,	V_23
val	,	V_31
dma_mask	,	V_3
adapter	,	V_19
pci_set_host_bridge_release	,	F_23
EIO	,	V_5
cxl_pci_reset_secondary_bus	,	F_14
devfn	,	V_22
pci_remove_root_bus	,	F_28
rc	,	V_32
cxl_pci_to_cfg_record	,	F_35
__func__	,	V_4
of_node	,	V_48
bridge	,	V_56
device	,	V_46
PAGE_OFFSET	,	V_21
ENODEV	,	V_11
_cxl_pci_is_vphb_device	,	F_29
pci_bus_to_host	,	F_8
private_data	,	V_16
cxl_pci_controller_ops	,	V_54
resource_size_t	,	T_2
device_node	,	V_44
vphb_dn	,	V_45
cxl_pcie_cfg_record	,	F_15
nvec	,	V_10
controller_ops	,	V_53
cfg_data	,	V_52
u16	,	T_5
"%s: Device link is down, refusing to enable AFU\n"	,	L_2
u8	,	T_3
cxl_pci_enable_device_hook	,	F_7
pr_info	,	F_3
cxl_pcie_pci_ops	,	V_50
"%s only 64bit DMA supported on CXL"	,	L_1
phb	,	V_13
afu_cr_write16	,	V_41
cxl_pcie_read_config	,	F_17
cxl_dma_set_mask	,	F_1
pnv_cxl_phb_to_afu	,	F_33
ERR_PTR	,	F_34
bus	,	V_8
cxl_pci_is_vphb_device	,	F_30
afu_cr_read8	,	V_36
pdev	,	V_2
cxl_pci_window_alignment	,	F_13
afu_cr_write8	,	V_40
u32	,	T_4
cxl_pci_vphb_remove	,	F_27
offset	,	V_29
cxl_afu	,	V_14
cxl_pci_vphb_add	,	F_20
to_pci_host_bridge	,	F_24
val16	,	V_34
cxl_teardown_msi_irqs	,	F_6
_cxl_pci_associate_default_context	,	F_12
PCIBIOS_SET_FAILED	,	V_43
PCIBIOS_DEVICE_NOT_FOUND	,	V_26
pci_dev	,	V_1
ops	,	V_49
cxl_setup_msi_irqs	,	F_5
set_dma_ops	,	F_10
crs_num	,	V_28
pcibios_scan_phb	,	F_22
cxl_pci_to_afu	,	F_31
ENXIO	,	V_55
_record	,	V_24
pcibios_claim_one_bus	,	F_25
pci_controller	,	V_12
set_dma_offset	,	F_11
link_ok	,	V_18
afu_cr_read16	,	V_37
cxl_ops	,	V_17
dev_warn	,	F_9
WARN_ON	,	F_18
DMA_BIT_MASK	,	F_2
val32	,	V_35
PCI_PROBE_NORMAL	,	V_9
afu	,	V_15
PCIBIOS_SUCCESSFUL	,	V_39
u64	,	T_1
dma_direct_ops	,	V_20
pnv_pci_on_cxl_phb	,	F_32
pcibios_alloc_controller	,	F_21
