# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Homework_2.srcs/sources_1/imports/Code/Homework_2.vhdl" \
"../../../../Homework_2.srcs/sim_1/imports/Code/Homework_2_tb.vhdl" \

# Do not sort compile order
nosort
