// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_50 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_378_p2;
reg   [0:0] icmp_ln86_reg_1367;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1367_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1367_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1367_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1329_fu_390_p2;
reg   [0:0] icmp_ln86_1329_reg_1377;
reg   [0:0] icmp_ln86_1329_reg_1377_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1329_reg_1377_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1330_fu_396_p2;
reg   [0:0] icmp_ln86_1330_reg_1383;
wire   [0:0] icmp_ln86_1331_fu_402_p2;
reg   [0:0] icmp_ln86_1331_reg_1389;
wire   [0:0] icmp_ln86_1332_fu_408_p2;
reg   [0:0] icmp_ln86_1332_reg_1395;
reg   [0:0] icmp_ln86_1332_reg_1395_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1332_reg_1395_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1332_reg_1395_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1333_fu_414_p2;
reg   [0:0] icmp_ln86_1333_reg_1401;
reg   [0:0] icmp_ln86_1333_reg_1401_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1333_reg_1401_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1333_reg_1401_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1334_fu_420_p2;
reg   [0:0] icmp_ln86_1334_reg_1407;
reg   [0:0] icmp_ln86_1334_reg_1407_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1335_fu_426_p2;
reg   [0:0] icmp_ln86_1335_reg_1413;
reg   [0:0] icmp_ln86_1335_reg_1413_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1335_reg_1413_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1336_fu_432_p2;
reg   [0:0] icmp_ln86_1336_reg_1419;
reg   [0:0] icmp_ln86_1336_reg_1419_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1336_reg_1419_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1337_fu_438_p2;
reg   [0:0] icmp_ln86_1337_reg_1425;
reg   [0:0] icmp_ln86_1337_reg_1425_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1337_reg_1425_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1337_reg_1425_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1338_fu_444_p2;
reg   [0:0] icmp_ln86_1338_reg_1431;
reg   [0:0] icmp_ln86_1338_reg_1431_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1338_reg_1431_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1338_reg_1431_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1339_fu_450_p2;
reg   [0:0] icmp_ln86_1339_reg_1437;
reg   [0:0] icmp_ln86_1339_reg_1437_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1339_reg_1437_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1339_reg_1437_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1339_reg_1437_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1340_fu_456_p2;
reg   [0:0] icmp_ln86_1340_reg_1443;
reg   [0:0] icmp_ln86_1340_reg_1443_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1340_reg_1443_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1340_reg_1443_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1340_reg_1443_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1340_reg_1443_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1341_fu_462_p2;
reg   [0:0] icmp_ln86_1341_reg_1449;
reg   [0:0] icmp_ln86_1341_reg_1449_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1341_reg_1449_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1341_reg_1449_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1341_reg_1449_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1341_reg_1449_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1341_reg_1449_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1342_fu_468_p2;
reg   [0:0] icmp_ln86_1342_reg_1455;
reg   [0:0] icmp_ln86_1342_reg_1455_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1343_fu_474_p2;
reg   [0:0] icmp_ln86_1343_reg_1460;
reg   [0:0] icmp_ln86_1343_reg_1460_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1344_fu_480_p2;
reg   [0:0] icmp_ln86_1344_reg_1465;
reg   [0:0] icmp_ln86_1344_reg_1465_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1345_fu_486_p2;
reg   [0:0] icmp_ln86_1345_reg_1470;
reg   [0:0] icmp_ln86_1345_reg_1470_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1345_reg_1470_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1346_fu_492_p2;
reg   [0:0] icmp_ln86_1346_reg_1475;
reg   [0:0] icmp_ln86_1346_reg_1475_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1346_reg_1475_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1383_fu_508_p2;
reg   [0:0] icmp_ln86_1383_reg_1480;
reg   [0:0] icmp_ln86_1383_reg_1480_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1383_reg_1480_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1348_fu_514_p2;
reg   [0:0] icmp_ln86_1348_reg_1485;
reg   [0:0] icmp_ln86_1348_reg_1485_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1348_reg_1485_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1348_reg_1485_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1349_fu_520_p2;
reg   [0:0] icmp_ln86_1349_reg_1490;
reg   [0:0] icmp_ln86_1349_reg_1490_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1349_reg_1490_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1349_reg_1490_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1350_fu_526_p2;
reg   [0:0] icmp_ln86_1350_reg_1495;
reg   [0:0] icmp_ln86_1350_reg_1495_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1350_reg_1495_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1350_reg_1495_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1351_fu_532_p2;
reg   [0:0] icmp_ln86_1351_reg_1500;
reg   [0:0] icmp_ln86_1351_reg_1500_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1351_reg_1500_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1351_reg_1500_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1351_reg_1500_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1352_fu_538_p2;
reg   [0:0] icmp_ln86_1352_reg_1505;
reg   [0:0] icmp_ln86_1352_reg_1505_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1352_reg_1505_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1352_reg_1505_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1352_reg_1505_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1353_fu_544_p2;
reg   [0:0] icmp_ln86_1353_reg_1510;
reg   [0:0] icmp_ln86_1353_reg_1510_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1353_reg_1510_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1353_reg_1510_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1353_reg_1510_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1354_fu_550_p2;
reg   [0:0] icmp_ln86_1354_reg_1515;
reg   [0:0] icmp_ln86_1354_reg_1515_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1354_reg_1515_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1354_reg_1515_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1354_reg_1515_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1354_reg_1515_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1355_fu_556_p2;
reg   [0:0] icmp_ln86_1355_reg_1520;
reg   [0:0] icmp_ln86_1355_reg_1520_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1355_reg_1520_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1355_reg_1520_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1355_reg_1520_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1355_reg_1520_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1356_fu_562_p2;
reg   [0:0] icmp_ln86_1356_reg_1525;
reg   [0:0] icmp_ln86_1356_reg_1525_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1356_reg_1525_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1356_reg_1525_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1356_reg_1525_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1356_reg_1525_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1356_reg_1525_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_568_p2;
reg   [0:0] and_ln102_reg_1530;
reg   [0:0] and_ln102_reg_1530_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1530_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_580_p2;
reg   [0:0] and_ln104_reg_1538;
wire   [0:0] and_ln102_1279_fu_586_p2;
reg   [0:0] and_ln102_1279_reg_1544;
wire   [0:0] and_ln104_256_fu_595_p2;
reg   [0:0] and_ln104_256_reg_1550;
reg   [0:0] and_ln104_256_reg_1550_pp0_iter2_reg;
wire   [0:0] and_ln102_1280_fu_600_p2;
reg   [0:0] and_ln102_1280_reg_1556;
reg   [0:0] and_ln102_1280_reg_1556_pp0_iter2_reg;
wire   [0:0] and_ln104_257_fu_609_p2;
reg   [0:0] and_ln104_257_reg_1562;
reg   [0:0] and_ln104_257_reg_1562_pp0_iter2_reg;
reg   [0:0] and_ln104_257_reg_1562_pp0_iter3_reg;
wire   [0:0] and_ln102_1283_fu_614_p2;
reg   [0:0] and_ln102_1283_reg_1568;
wire   [0:0] and_ln102_1285_fu_619_p2;
reg   [0:0] and_ln102_1285_reg_1573;
wire   [0:0] or_ln117_1203_fu_624_p2;
reg   [0:0] or_ln117_1203_reg_1581;
wire   [0:0] xor_ln104_fu_630_p2;
reg   [0:0] xor_ln104_reg_1587;
wire   [0:0] or_ln117_1207_fu_727_p2;
reg   [0:0] or_ln117_1207_reg_1593;
wire   [2:0] select_ln117_1290_fu_741_p3;
reg   [2:0] select_ln117_1290_reg_1598;
wire   [0:0] or_ln117_1209_fu_749_p2;
reg   [0:0] or_ln117_1209_reg_1603;
wire   [0:0] and_ln102_1278_fu_753_p2;
reg   [0:0] and_ln102_1278_reg_1609;
wire   [0:0] and_ln104_255_fu_762_p2;
reg   [0:0] and_ln104_255_reg_1615;
wire   [0:0] and_ln102_1281_fu_767_p2;
reg   [0:0] and_ln102_1281_reg_1621;
wire   [0:0] and_ln102_1287_fu_786_p2;
reg   [0:0] and_ln102_1287_reg_1627;
wire   [0:0] or_ln117_1213_fu_870_p2;
reg   [0:0] or_ln117_1213_reg_1633;
wire   [3:0] select_ln117_1296_fu_884_p3;
reg   [3:0] select_ln117_1296_reg_1638;
wire   [0:0] and_ln104_258_fu_897_p2;
reg   [0:0] and_ln104_258_reg_1643;
wire   [0:0] and_ln102_1282_fu_902_p2;
reg   [0:0] and_ln102_1282_reg_1648;
reg   [0:0] and_ln102_1282_reg_1648_pp0_iter5_reg;
wire   [0:0] and_ln104_259_fu_911_p2;
reg   [0:0] and_ln104_259_reg_1655;
reg   [0:0] and_ln104_259_reg_1655_pp0_iter5_reg;
reg   [0:0] and_ln104_259_reg_1655_pp0_iter6_reg;
wire   [0:0] and_ln102_1288_fu_926_p2;
reg   [0:0] and_ln102_1288_reg_1661;
wire   [0:0] or_ln117_1218_fu_1009_p2;
reg   [0:0] or_ln117_1218_reg_1666;
wire   [4:0] select_ln117_1302_fu_1021_p3;
reg   [4:0] select_ln117_1302_reg_1671;
wire   [0:0] or_ln117_1220_fu_1029_p2;
reg   [0:0] or_ln117_1220_reg_1676;
wire   [0:0] or_ln117_1222_fu_1035_p2;
reg   [0:0] or_ln117_1222_reg_1682;
reg   [0:0] or_ln117_1222_reg_1682_pp0_iter5_reg;
wire   [0:0] or_ln117_1224_fu_1111_p2;
reg   [0:0] or_ln117_1224_reg_1690;
wire   [4:0] select_ln117_1308_fu_1124_p3;
reg   [4:0] select_ln117_1308_reg_1695;
wire   [0:0] or_ln117_1228_fu_1186_p2;
reg   [0:0] or_ln117_1228_reg_1700;
wire   [4:0] select_ln117_1312_fu_1200_p3;
reg   [4:0] select_ln117_1312_reg_1705;
wire    ap_block_pp0_stage0;
wire   [10:0] tmp_fu_498_p4;
wire   [0:0] icmp_ln86_1328_fu_384_p2;
wire   [0:0] xor_ln104_635_fu_574_p2;
wire   [0:0] xor_ln104_637_fu_590_p2;
wire   [0:0] xor_ln104_638_fu_604_p2;
wire   [0:0] xor_ln104_641_fu_635_p2;
wire   [0:0] and_ln102_1306_fu_648_p2;
wire   [0:0] and_ln102_1284_fu_640_p2;
wire   [0:0] and_ln102_1291_fu_644_p2;
wire   [0:0] xor_ln117_fu_668_p2;
wire   [0:0] or_ln117_fu_663_p2;
wire   [1:0] zext_ln117_fu_673_p1;
wire   [0:0] and_ln102_1292_fu_653_p2;
wire   [1:0] select_ln117_fu_677_p3;
wire   [1:0] select_ln117_1286_fu_690_p3;
wire   [0:0] or_ln117_1204_fu_685_p2;
wire   [2:0] zext_ln117_147_fu_697_p1;
wire   [0:0] or_ln117_1205_fu_701_p2;
wire   [0:0] and_ln102_1293_fu_658_p2;
wire   [2:0] select_ln117_1287_fu_705_p3;
wire   [0:0] or_ln117_1206_fu_713_p2;
wire   [2:0] select_ln117_1288_fu_719_p3;
wire   [2:0] select_ln117_1289_fu_733_p3;
wire   [0:0] xor_ln104_636_fu_757_p2;
wire   [0:0] xor_ln104_642_fu_772_p2;
wire   [0:0] and_ln102_1307_fu_791_p2;
wire   [0:0] xor_ln104_643_fu_777_p2;
wire   [0:0] and_ln102_1308_fu_801_p2;
wire   [0:0] and_ln102_1286_fu_782_p2;
wire   [0:0] and_ln102_1294_fu_796_p2;
wire   [0:0] or_ln117_1208_fu_816_p2;
wire   [3:0] zext_ln117_148_fu_821_p1;
wire   [0:0] and_ln102_1295_fu_806_p2;
wire   [3:0] select_ln117_1291_fu_824_p3;
wire   [0:0] or_ln117_1210_fu_832_p2;
wire   [3:0] select_ln117_1292_fu_837_p3;
wire   [0:0] or_ln117_1211_fu_844_p2;
wire   [0:0] and_ln102_1296_fu_811_p2;
wire   [3:0] select_ln117_1293_fu_848_p3;
wire   [0:0] or_ln117_1212_fu_856_p2;
wire   [3:0] select_ln117_1294_fu_862_p3;
wire   [3:0] select_ln117_1295_fu_876_p3;
wire   [0:0] xor_ln104_639_fu_892_p2;
wire   [0:0] xor_ln104_640_fu_906_p2;
wire   [0:0] xor_ln104_644_fu_916_p2;
wire   [0:0] and_ln102_1309_fu_931_p2;
wire   [0:0] xor_ln104_645_fu_921_p2;
wire   [0:0] and_ln102_1310_fu_945_p2;
wire   [0:0] and_ln102_1297_fu_936_p2;
wire   [0:0] or_ln117_1214_fu_955_p2;
wire   [0:0] and_ln102_1298_fu_941_p2;
wire   [3:0] select_ln117_1297_fu_960_p3;
wire   [3:0] select_ln117_1298_fu_972_p3;
wire   [0:0] or_ln117_1215_fu_967_p2;
wire   [4:0] zext_ln117_149_fu_979_p1;
wire   [0:0] or_ln117_1216_fu_983_p2;
wire   [0:0] and_ln102_1299_fu_950_p2;
wire   [4:0] select_ln117_1299_fu_987_p3;
wire   [0:0] or_ln117_1217_fu_995_p2;
wire   [4:0] select_ln117_1300_fu_1001_p3;
wire   [4:0] select_ln117_1301_fu_1013_p3;
wire   [0:0] xor_ln104_646_fu_1039_p2;
wire   [0:0] and_ln102_1311_fu_1052_p2;
wire   [0:0] and_ln102_1289_fu_1044_p2;
wire   [0:0] and_ln102_1300_fu_1048_p2;
wire   [0:0] or_ln117_1219_fu_1067_p2;
wire   [0:0] and_ln102_1301_fu_1057_p2;
wire   [4:0] select_ln117_1303_fu_1072_p3;
wire   [0:0] or_ln117_1221_fu_1079_p2;
wire   [4:0] select_ln117_1304_fu_1084_p3;
wire   [0:0] and_ln102_1302_fu_1062_p2;
wire   [4:0] select_ln117_1305_fu_1091_p3;
wire   [0:0] or_ln117_1223_fu_1099_p2;
wire   [4:0] select_ln117_1306_fu_1104_p3;
wire   [4:0] select_ln117_1307_fu_1116_p3;
wire   [0:0] xor_ln104_647_fu_1132_p2;
wire   [0:0] and_ln102_1312_fu_1141_p2;
wire   [0:0] and_ln102_1290_fu_1137_p2;
wire   [0:0] and_ln102_1303_fu_1146_p2;
wire   [0:0] or_ln117_1225_fu_1156_p2;
wire   [0:0] or_ln117_1226_fu_1161_p2;
wire   [0:0] and_ln102_1304_fu_1151_p2;
wire   [4:0] select_ln117_1309_fu_1165_p3;
wire   [0:0] or_ln117_1227_fu_1172_p2;
wire   [4:0] select_ln117_1310_fu_1178_p3;
wire   [4:0] select_ln117_1311_fu_1192_p3;
wire   [0:0] xor_ln104_648_fu_1208_p2;
wire   [0:0] and_ln102_1313_fu_1213_p2;
wire   [0:0] and_ln102_1305_fu_1218_p2;
wire   [0:0] or_ln117_1229_fu_1223_p2;
wire   [11:0] agg_result_fu_1235_p63;
wire   [4:0] agg_result_fu_1235_p64;
wire   [11:0] agg_result_fu_1235_p65;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
wire   [4:0] agg_result_fu_1235_p1;
wire   [4:0] agg_result_fu_1235_p3;
wire   [4:0] agg_result_fu_1235_p5;
wire   [4:0] agg_result_fu_1235_p7;
wire   [4:0] agg_result_fu_1235_p9;
wire   [4:0] agg_result_fu_1235_p11;
wire   [4:0] agg_result_fu_1235_p13;
wire   [4:0] agg_result_fu_1235_p15;
wire   [4:0] agg_result_fu_1235_p17;
wire   [4:0] agg_result_fu_1235_p19;
wire   [4:0] agg_result_fu_1235_p21;
wire   [4:0] agg_result_fu_1235_p23;
wire   [4:0] agg_result_fu_1235_p25;
wire   [4:0] agg_result_fu_1235_p27;
wire   [4:0] agg_result_fu_1235_p29;
wire   [4:0] agg_result_fu_1235_p31;
wire  signed [4:0] agg_result_fu_1235_p33;
wire  signed [4:0] agg_result_fu_1235_p35;
wire  signed [4:0] agg_result_fu_1235_p37;
wire  signed [4:0] agg_result_fu_1235_p39;
wire  signed [4:0] agg_result_fu_1235_p41;
wire  signed [4:0] agg_result_fu_1235_p43;
wire  signed [4:0] agg_result_fu_1235_p45;
wire  signed [4:0] agg_result_fu_1235_p47;
wire  signed [4:0] agg_result_fu_1235_p49;
wire  signed [4:0] agg_result_fu_1235_p51;
wire  signed [4:0] agg_result_fu_1235_p53;
wire  signed [4:0] agg_result_fu_1235_p55;
wire  signed [4:0] agg_result_fu_1235_p57;
wire  signed [4:0] agg_result_fu_1235_p59;
wire  signed [4:0] agg_result_fu_1235_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_12_1_1_x1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_63_5_12_1_1_x1_U1270(
    .din0(12'd3571),
    .din1(12'd275),
    .din2(12'd1861),
    .din3(12'd4074),
    .din4(12'd1073),
    .din5(12'd159),
    .din6(12'd3512),
    .din7(12'd1234),
    .din8(12'd3933),
    .din9(12'd52),
    .din10(12'd3685),
    .din11(12'd447),
    .din12(12'd3700),
    .din13(12'd4054),
    .din14(12'd3872),
    .din15(12'd3879),
    .din16(12'd3289),
    .din17(12'd122),
    .din18(12'd3850),
    .din19(12'd54),
    .din20(12'd3871),
    .din21(12'd241),
    .din22(12'd56),
    .din23(12'd4072),
    .din24(12'd161),
    .din25(12'd3888),
    .din26(12'd232),
    .din27(12'd272),
    .din28(12'd4071),
    .din29(12'd3849),
    .din30(12'd4009),
    .def(agg_result_fu_1235_p63),
    .sel(agg_result_fu_1235_p64),
    .dout(agg_result_fu_1235_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1278_reg_1609 <= and_ln102_1278_fu_753_p2;
        and_ln102_1279_reg_1544 <= and_ln102_1279_fu_586_p2;
        and_ln102_1280_reg_1556 <= and_ln102_1280_fu_600_p2;
        and_ln102_1280_reg_1556_pp0_iter2_reg <= and_ln102_1280_reg_1556;
        and_ln102_1281_reg_1621 <= and_ln102_1281_fu_767_p2;
        and_ln102_1282_reg_1648 <= and_ln102_1282_fu_902_p2;
        and_ln102_1282_reg_1648_pp0_iter5_reg <= and_ln102_1282_reg_1648;
        and_ln102_1283_reg_1568 <= and_ln102_1283_fu_614_p2;
        and_ln102_1285_reg_1573 <= and_ln102_1285_fu_619_p2;
        and_ln102_1287_reg_1627 <= and_ln102_1287_fu_786_p2;
        and_ln102_1288_reg_1661 <= and_ln102_1288_fu_926_p2;
        and_ln102_reg_1530 <= and_ln102_fu_568_p2;
        and_ln102_reg_1530_pp0_iter1_reg <= and_ln102_reg_1530;
        and_ln102_reg_1530_pp0_iter2_reg <= and_ln102_reg_1530_pp0_iter1_reg;
        and_ln104_255_reg_1615 <= and_ln104_255_fu_762_p2;
        and_ln104_256_reg_1550 <= and_ln104_256_fu_595_p2;
        and_ln104_256_reg_1550_pp0_iter2_reg <= and_ln104_256_reg_1550;
        and_ln104_257_reg_1562 <= and_ln104_257_fu_609_p2;
        and_ln104_257_reg_1562_pp0_iter2_reg <= and_ln104_257_reg_1562;
        and_ln104_257_reg_1562_pp0_iter3_reg <= and_ln104_257_reg_1562_pp0_iter2_reg;
        and_ln104_258_reg_1643 <= and_ln104_258_fu_897_p2;
        and_ln104_259_reg_1655 <= and_ln104_259_fu_911_p2;
        and_ln104_259_reg_1655_pp0_iter5_reg <= and_ln104_259_reg_1655;
        and_ln104_259_reg_1655_pp0_iter6_reg <= and_ln104_259_reg_1655_pp0_iter5_reg;
        and_ln104_reg_1538 <= and_ln104_fu_580_p2;
        icmp_ln86_1329_reg_1377 <= icmp_ln86_1329_fu_390_p2;
        icmp_ln86_1329_reg_1377_pp0_iter1_reg <= icmp_ln86_1329_reg_1377;
        icmp_ln86_1329_reg_1377_pp0_iter2_reg <= icmp_ln86_1329_reg_1377_pp0_iter1_reg;
        icmp_ln86_1330_reg_1383 <= icmp_ln86_1330_fu_396_p2;
        icmp_ln86_1331_reg_1389 <= icmp_ln86_1331_fu_402_p2;
        icmp_ln86_1332_reg_1395 <= icmp_ln86_1332_fu_408_p2;
        icmp_ln86_1332_reg_1395_pp0_iter1_reg <= icmp_ln86_1332_reg_1395;
        icmp_ln86_1332_reg_1395_pp0_iter2_reg <= icmp_ln86_1332_reg_1395_pp0_iter1_reg;
        icmp_ln86_1332_reg_1395_pp0_iter3_reg <= icmp_ln86_1332_reg_1395_pp0_iter2_reg;
        icmp_ln86_1333_reg_1401 <= icmp_ln86_1333_fu_414_p2;
        icmp_ln86_1333_reg_1401_pp0_iter1_reg <= icmp_ln86_1333_reg_1401;
        icmp_ln86_1333_reg_1401_pp0_iter2_reg <= icmp_ln86_1333_reg_1401_pp0_iter1_reg;
        icmp_ln86_1333_reg_1401_pp0_iter3_reg <= icmp_ln86_1333_reg_1401_pp0_iter2_reg;
        icmp_ln86_1334_reg_1407 <= icmp_ln86_1334_fu_420_p2;
        icmp_ln86_1334_reg_1407_pp0_iter1_reg <= icmp_ln86_1334_reg_1407;
        icmp_ln86_1335_reg_1413 <= icmp_ln86_1335_fu_426_p2;
        icmp_ln86_1335_reg_1413_pp0_iter1_reg <= icmp_ln86_1335_reg_1413;
        icmp_ln86_1335_reg_1413_pp0_iter2_reg <= icmp_ln86_1335_reg_1413_pp0_iter1_reg;
        icmp_ln86_1336_reg_1419 <= icmp_ln86_1336_fu_432_p2;
        icmp_ln86_1336_reg_1419_pp0_iter1_reg <= icmp_ln86_1336_reg_1419;
        icmp_ln86_1336_reg_1419_pp0_iter2_reg <= icmp_ln86_1336_reg_1419_pp0_iter1_reg;
        icmp_ln86_1337_reg_1425 <= icmp_ln86_1337_fu_438_p2;
        icmp_ln86_1337_reg_1425_pp0_iter1_reg <= icmp_ln86_1337_reg_1425;
        icmp_ln86_1337_reg_1425_pp0_iter2_reg <= icmp_ln86_1337_reg_1425_pp0_iter1_reg;
        icmp_ln86_1337_reg_1425_pp0_iter3_reg <= icmp_ln86_1337_reg_1425_pp0_iter2_reg;
        icmp_ln86_1338_reg_1431 <= icmp_ln86_1338_fu_444_p2;
        icmp_ln86_1338_reg_1431_pp0_iter1_reg <= icmp_ln86_1338_reg_1431;
        icmp_ln86_1338_reg_1431_pp0_iter2_reg <= icmp_ln86_1338_reg_1431_pp0_iter1_reg;
        icmp_ln86_1338_reg_1431_pp0_iter3_reg <= icmp_ln86_1338_reg_1431_pp0_iter2_reg;
        icmp_ln86_1339_reg_1437 <= icmp_ln86_1339_fu_450_p2;
        icmp_ln86_1339_reg_1437_pp0_iter1_reg <= icmp_ln86_1339_reg_1437;
        icmp_ln86_1339_reg_1437_pp0_iter2_reg <= icmp_ln86_1339_reg_1437_pp0_iter1_reg;
        icmp_ln86_1339_reg_1437_pp0_iter3_reg <= icmp_ln86_1339_reg_1437_pp0_iter2_reg;
        icmp_ln86_1339_reg_1437_pp0_iter4_reg <= icmp_ln86_1339_reg_1437_pp0_iter3_reg;
        icmp_ln86_1340_reg_1443 <= icmp_ln86_1340_fu_456_p2;
        icmp_ln86_1340_reg_1443_pp0_iter1_reg <= icmp_ln86_1340_reg_1443;
        icmp_ln86_1340_reg_1443_pp0_iter2_reg <= icmp_ln86_1340_reg_1443_pp0_iter1_reg;
        icmp_ln86_1340_reg_1443_pp0_iter3_reg <= icmp_ln86_1340_reg_1443_pp0_iter2_reg;
        icmp_ln86_1340_reg_1443_pp0_iter4_reg <= icmp_ln86_1340_reg_1443_pp0_iter3_reg;
        icmp_ln86_1340_reg_1443_pp0_iter5_reg <= icmp_ln86_1340_reg_1443_pp0_iter4_reg;
        icmp_ln86_1341_reg_1449 <= icmp_ln86_1341_fu_462_p2;
        icmp_ln86_1341_reg_1449_pp0_iter1_reg <= icmp_ln86_1341_reg_1449;
        icmp_ln86_1341_reg_1449_pp0_iter2_reg <= icmp_ln86_1341_reg_1449_pp0_iter1_reg;
        icmp_ln86_1341_reg_1449_pp0_iter3_reg <= icmp_ln86_1341_reg_1449_pp0_iter2_reg;
        icmp_ln86_1341_reg_1449_pp0_iter4_reg <= icmp_ln86_1341_reg_1449_pp0_iter3_reg;
        icmp_ln86_1341_reg_1449_pp0_iter5_reg <= icmp_ln86_1341_reg_1449_pp0_iter4_reg;
        icmp_ln86_1341_reg_1449_pp0_iter6_reg <= icmp_ln86_1341_reg_1449_pp0_iter5_reg;
        icmp_ln86_1342_reg_1455 <= icmp_ln86_1342_fu_468_p2;
        icmp_ln86_1342_reg_1455_pp0_iter1_reg <= icmp_ln86_1342_reg_1455;
        icmp_ln86_1343_reg_1460 <= icmp_ln86_1343_fu_474_p2;
        icmp_ln86_1343_reg_1460_pp0_iter1_reg <= icmp_ln86_1343_reg_1460;
        icmp_ln86_1344_reg_1465 <= icmp_ln86_1344_fu_480_p2;
        icmp_ln86_1344_reg_1465_pp0_iter1_reg <= icmp_ln86_1344_reg_1465;
        icmp_ln86_1345_reg_1470 <= icmp_ln86_1345_fu_486_p2;
        icmp_ln86_1345_reg_1470_pp0_iter1_reg <= icmp_ln86_1345_reg_1470;
        icmp_ln86_1345_reg_1470_pp0_iter2_reg <= icmp_ln86_1345_reg_1470_pp0_iter1_reg;
        icmp_ln86_1346_reg_1475 <= icmp_ln86_1346_fu_492_p2;
        icmp_ln86_1346_reg_1475_pp0_iter1_reg <= icmp_ln86_1346_reg_1475;
        icmp_ln86_1346_reg_1475_pp0_iter2_reg <= icmp_ln86_1346_reg_1475_pp0_iter1_reg;
        icmp_ln86_1348_reg_1485 <= icmp_ln86_1348_fu_514_p2;
        icmp_ln86_1348_reg_1485_pp0_iter1_reg <= icmp_ln86_1348_reg_1485;
        icmp_ln86_1348_reg_1485_pp0_iter2_reg <= icmp_ln86_1348_reg_1485_pp0_iter1_reg;
        icmp_ln86_1348_reg_1485_pp0_iter3_reg <= icmp_ln86_1348_reg_1485_pp0_iter2_reg;
        icmp_ln86_1349_reg_1490 <= icmp_ln86_1349_fu_520_p2;
        icmp_ln86_1349_reg_1490_pp0_iter1_reg <= icmp_ln86_1349_reg_1490;
        icmp_ln86_1349_reg_1490_pp0_iter2_reg <= icmp_ln86_1349_reg_1490_pp0_iter1_reg;
        icmp_ln86_1349_reg_1490_pp0_iter3_reg <= icmp_ln86_1349_reg_1490_pp0_iter2_reg;
        icmp_ln86_1350_reg_1495 <= icmp_ln86_1350_fu_526_p2;
        icmp_ln86_1350_reg_1495_pp0_iter1_reg <= icmp_ln86_1350_reg_1495;
        icmp_ln86_1350_reg_1495_pp0_iter2_reg <= icmp_ln86_1350_reg_1495_pp0_iter1_reg;
        icmp_ln86_1350_reg_1495_pp0_iter3_reg <= icmp_ln86_1350_reg_1495_pp0_iter2_reg;
        icmp_ln86_1351_reg_1500 <= icmp_ln86_1351_fu_532_p2;
        icmp_ln86_1351_reg_1500_pp0_iter1_reg <= icmp_ln86_1351_reg_1500;
        icmp_ln86_1351_reg_1500_pp0_iter2_reg <= icmp_ln86_1351_reg_1500_pp0_iter1_reg;
        icmp_ln86_1351_reg_1500_pp0_iter3_reg <= icmp_ln86_1351_reg_1500_pp0_iter2_reg;
        icmp_ln86_1351_reg_1500_pp0_iter4_reg <= icmp_ln86_1351_reg_1500_pp0_iter3_reg;
        icmp_ln86_1352_reg_1505 <= icmp_ln86_1352_fu_538_p2;
        icmp_ln86_1352_reg_1505_pp0_iter1_reg <= icmp_ln86_1352_reg_1505;
        icmp_ln86_1352_reg_1505_pp0_iter2_reg <= icmp_ln86_1352_reg_1505_pp0_iter1_reg;
        icmp_ln86_1352_reg_1505_pp0_iter3_reg <= icmp_ln86_1352_reg_1505_pp0_iter2_reg;
        icmp_ln86_1352_reg_1505_pp0_iter4_reg <= icmp_ln86_1352_reg_1505_pp0_iter3_reg;
        icmp_ln86_1353_reg_1510 <= icmp_ln86_1353_fu_544_p2;
        icmp_ln86_1353_reg_1510_pp0_iter1_reg <= icmp_ln86_1353_reg_1510;
        icmp_ln86_1353_reg_1510_pp0_iter2_reg <= icmp_ln86_1353_reg_1510_pp0_iter1_reg;
        icmp_ln86_1353_reg_1510_pp0_iter3_reg <= icmp_ln86_1353_reg_1510_pp0_iter2_reg;
        icmp_ln86_1353_reg_1510_pp0_iter4_reg <= icmp_ln86_1353_reg_1510_pp0_iter3_reg;
        icmp_ln86_1354_reg_1515 <= icmp_ln86_1354_fu_550_p2;
        icmp_ln86_1354_reg_1515_pp0_iter1_reg <= icmp_ln86_1354_reg_1515;
        icmp_ln86_1354_reg_1515_pp0_iter2_reg <= icmp_ln86_1354_reg_1515_pp0_iter1_reg;
        icmp_ln86_1354_reg_1515_pp0_iter3_reg <= icmp_ln86_1354_reg_1515_pp0_iter2_reg;
        icmp_ln86_1354_reg_1515_pp0_iter4_reg <= icmp_ln86_1354_reg_1515_pp0_iter3_reg;
        icmp_ln86_1354_reg_1515_pp0_iter5_reg <= icmp_ln86_1354_reg_1515_pp0_iter4_reg;
        icmp_ln86_1355_reg_1520 <= icmp_ln86_1355_fu_556_p2;
        icmp_ln86_1355_reg_1520_pp0_iter1_reg <= icmp_ln86_1355_reg_1520;
        icmp_ln86_1355_reg_1520_pp0_iter2_reg <= icmp_ln86_1355_reg_1520_pp0_iter1_reg;
        icmp_ln86_1355_reg_1520_pp0_iter3_reg <= icmp_ln86_1355_reg_1520_pp0_iter2_reg;
        icmp_ln86_1355_reg_1520_pp0_iter4_reg <= icmp_ln86_1355_reg_1520_pp0_iter3_reg;
        icmp_ln86_1355_reg_1520_pp0_iter5_reg <= icmp_ln86_1355_reg_1520_pp0_iter4_reg;
        icmp_ln86_1356_reg_1525 <= icmp_ln86_1356_fu_562_p2;
        icmp_ln86_1356_reg_1525_pp0_iter1_reg <= icmp_ln86_1356_reg_1525;
        icmp_ln86_1356_reg_1525_pp0_iter2_reg <= icmp_ln86_1356_reg_1525_pp0_iter1_reg;
        icmp_ln86_1356_reg_1525_pp0_iter3_reg <= icmp_ln86_1356_reg_1525_pp0_iter2_reg;
        icmp_ln86_1356_reg_1525_pp0_iter4_reg <= icmp_ln86_1356_reg_1525_pp0_iter3_reg;
        icmp_ln86_1356_reg_1525_pp0_iter5_reg <= icmp_ln86_1356_reg_1525_pp0_iter4_reg;
        icmp_ln86_1356_reg_1525_pp0_iter6_reg <= icmp_ln86_1356_reg_1525_pp0_iter5_reg;
        icmp_ln86_1383_reg_1480 <= icmp_ln86_1383_fu_508_p2;
        icmp_ln86_1383_reg_1480_pp0_iter1_reg <= icmp_ln86_1383_reg_1480;
        icmp_ln86_1383_reg_1480_pp0_iter2_reg <= icmp_ln86_1383_reg_1480_pp0_iter1_reg;
        icmp_ln86_reg_1367 <= icmp_ln86_fu_378_p2;
        icmp_ln86_reg_1367_pp0_iter1_reg <= icmp_ln86_reg_1367;
        icmp_ln86_reg_1367_pp0_iter2_reg <= icmp_ln86_reg_1367_pp0_iter1_reg;
        icmp_ln86_reg_1367_pp0_iter3_reg <= icmp_ln86_reg_1367_pp0_iter2_reg;
        or_ln117_1203_reg_1581 <= or_ln117_1203_fu_624_p2;
        or_ln117_1207_reg_1593 <= or_ln117_1207_fu_727_p2;
        or_ln117_1209_reg_1603 <= or_ln117_1209_fu_749_p2;
        or_ln117_1213_reg_1633 <= or_ln117_1213_fu_870_p2;
        or_ln117_1218_reg_1666 <= or_ln117_1218_fu_1009_p2;
        or_ln117_1220_reg_1676 <= or_ln117_1220_fu_1029_p2;
        or_ln117_1222_reg_1682 <= or_ln117_1222_fu_1035_p2;
        or_ln117_1222_reg_1682_pp0_iter5_reg <= or_ln117_1222_reg_1682;
        or_ln117_1224_reg_1690 <= or_ln117_1224_fu_1111_p2;
        or_ln117_1228_reg_1700 <= or_ln117_1228_fu_1186_p2;
        select_ln117_1290_reg_1598 <= select_ln117_1290_fu_741_p3;
        select_ln117_1296_reg_1638 <= select_ln117_1296_fu_884_p3;
        select_ln117_1302_reg_1671 <= select_ln117_1302_fu_1021_p3;
        select_ln117_1308_reg_1695 <= select_ln117_1308_fu_1124_p3;
        select_ln117_1312_reg_1705 <= select_ln117_1312_fu_1200_p3;
        xor_ln104_reg_1587 <= xor_ln104_fu_630_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1235_p63 = 'bx;

assign agg_result_fu_1235_p64 = ((or_ln117_1229_fu_1223_p2[0:0] == 1'b1) ? select_ln117_1312_reg_1705 : 5'd30);

assign and_ln102_1278_fu_753_p2 = (xor_ln104_reg_1587 & icmp_ln86_1329_reg_1377_pp0_iter2_reg);

assign and_ln102_1279_fu_586_p2 = (icmp_ln86_1330_reg_1383 & and_ln102_reg_1530);

assign and_ln102_1280_fu_600_p2 = (icmp_ln86_1331_reg_1389 & and_ln104_reg_1538);

assign and_ln102_1281_fu_767_p2 = (icmp_ln86_1332_reg_1395_pp0_iter2_reg & and_ln102_1278_fu_753_p2);

assign and_ln102_1282_fu_902_p2 = (icmp_ln86_1333_reg_1401_pp0_iter3_reg & and_ln104_255_reg_1615);

assign and_ln102_1283_fu_614_p2 = (icmp_ln86_1334_reg_1407 & and_ln102_1279_fu_586_p2);

assign and_ln102_1284_fu_640_p2 = (icmp_ln86_1335_reg_1413_pp0_iter1_reg & and_ln104_256_reg_1550);

assign and_ln102_1285_fu_619_p2 = (icmp_ln86_1336_reg_1419 & and_ln102_1280_fu_600_p2);

assign and_ln102_1286_fu_782_p2 = (icmp_ln86_1337_reg_1425_pp0_iter2_reg & and_ln104_257_reg_1562_pp0_iter2_reg);

assign and_ln102_1287_fu_786_p2 = (icmp_ln86_1338_reg_1431_pp0_iter2_reg & and_ln102_1281_fu_767_p2);

assign and_ln102_1288_fu_926_p2 = (icmp_ln86_1339_reg_1437_pp0_iter3_reg & and_ln104_258_fu_897_p2);

assign and_ln102_1289_fu_1044_p2 = (icmp_ln86_1340_reg_1443_pp0_iter4_reg & and_ln102_1282_reg_1648);

assign and_ln102_1290_fu_1137_p2 = (icmp_ln86_1341_reg_1449_pp0_iter5_reg & and_ln104_259_reg_1655_pp0_iter5_reg);

assign and_ln102_1291_fu_644_p2 = (icmp_ln86_1342_reg_1455_pp0_iter1_reg & and_ln102_1283_reg_1568);

assign and_ln102_1292_fu_653_p2 = (and_ln102_1306_fu_648_p2 & and_ln102_1279_reg_1544);

assign and_ln102_1293_fu_658_p2 = (icmp_ln86_1344_reg_1465_pp0_iter1_reg & and_ln102_1284_fu_640_p2);

assign and_ln102_1294_fu_796_p2 = (and_ln104_256_reg_1550_pp0_iter2_reg & and_ln102_1307_fu_791_p2);

assign and_ln102_1295_fu_806_p2 = (and_ln102_1308_fu_801_p2 & and_ln102_1280_reg_1556_pp0_iter2_reg);

assign and_ln102_1296_fu_811_p2 = (icmp_ln86_1383_reg_1480_pp0_iter2_reg & and_ln102_1286_fu_782_p2);

assign and_ln102_1297_fu_936_p2 = (and_ln104_257_reg_1562_pp0_iter3_reg & and_ln102_1309_fu_931_p2);

assign and_ln102_1298_fu_941_p2 = (icmp_ln86_1349_reg_1490_pp0_iter3_reg & and_ln102_1287_reg_1627);

assign and_ln102_1299_fu_950_p2 = (and_ln102_1310_fu_945_p2 & and_ln102_1281_reg_1621);

assign and_ln102_1300_fu_1048_p2 = (icmp_ln86_1351_reg_1500_pp0_iter4_reg & and_ln102_1288_reg_1661);

assign and_ln102_1301_fu_1057_p2 = (and_ln104_258_reg_1643 & and_ln102_1311_fu_1052_p2);

assign and_ln102_1302_fu_1062_p2 = (icmp_ln86_1353_reg_1510_pp0_iter4_reg & and_ln102_1289_fu_1044_p2);

assign and_ln102_1303_fu_1146_p2 = (and_ln102_1312_fu_1141_p2 & and_ln102_1282_reg_1648_pp0_iter5_reg);

assign and_ln102_1304_fu_1151_p2 = (icmp_ln86_1355_reg_1520_pp0_iter5_reg & and_ln102_1290_fu_1137_p2);

assign and_ln102_1305_fu_1218_p2 = (and_ln104_259_reg_1655_pp0_iter6_reg & and_ln102_1313_fu_1213_p2);

assign and_ln102_1306_fu_648_p2 = (xor_ln104_641_fu_635_p2 & icmp_ln86_1343_reg_1460_pp0_iter1_reg);

assign and_ln102_1307_fu_791_p2 = (xor_ln104_642_fu_772_p2 & icmp_ln86_1345_reg_1470_pp0_iter2_reg);

assign and_ln102_1308_fu_801_p2 = (xor_ln104_643_fu_777_p2 & icmp_ln86_1346_reg_1475_pp0_iter2_reg);

assign and_ln102_1309_fu_931_p2 = (xor_ln104_644_fu_916_p2 & icmp_ln86_1348_reg_1485_pp0_iter3_reg);

assign and_ln102_1310_fu_945_p2 = (xor_ln104_645_fu_921_p2 & icmp_ln86_1350_reg_1495_pp0_iter3_reg);

assign and_ln102_1311_fu_1052_p2 = (xor_ln104_646_fu_1039_p2 & icmp_ln86_1352_reg_1505_pp0_iter4_reg);

assign and_ln102_1312_fu_1141_p2 = (xor_ln104_647_fu_1132_p2 & icmp_ln86_1354_reg_1515_pp0_iter5_reg);

assign and_ln102_1313_fu_1213_p2 = (xor_ln104_648_fu_1208_p2 & icmp_ln86_1356_reg_1525_pp0_iter6_reg);

assign and_ln102_fu_568_p2 = (icmp_ln86_fu_378_p2 & icmp_ln86_1328_fu_384_p2);

assign and_ln104_255_fu_762_p2 = (xor_ln104_reg_1587 & xor_ln104_636_fu_757_p2);

assign and_ln104_256_fu_595_p2 = (xor_ln104_637_fu_590_p2 & and_ln102_reg_1530);

assign and_ln104_257_fu_609_p2 = (xor_ln104_638_fu_604_p2 & and_ln104_reg_1538);

assign and_ln104_258_fu_897_p2 = (xor_ln104_639_fu_892_p2 & and_ln102_1278_reg_1609);

assign and_ln104_259_fu_911_p2 = (xor_ln104_640_fu_906_p2 & and_ln104_255_reg_1615);

assign and_ln104_fu_580_p2 = (xor_ln104_635_fu_574_p2 & icmp_ln86_fu_378_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1235_p65;

assign icmp_ln86_1328_fu_384_p2 = (($signed(p_read9_int_reg) < $signed(18'd27)) ? 1'b1 : 1'b0);

assign icmp_ln86_1329_fu_390_p2 = (($signed(p_read1_int_reg) < $signed(18'd33465)) ? 1'b1 : 1'b0);

assign icmp_ln86_1330_fu_396_p2 = (($signed(p_read17_int_reg) < $signed(18'd96757)) ? 1'b1 : 1'b0);

assign icmp_ln86_1331_fu_402_p2 = (($signed(p_read5_int_reg) < $signed(18'd491)) ? 1'b1 : 1'b0);

assign icmp_ln86_1332_fu_408_p2 = (($signed(p_read10_int_reg) < $signed(18'd1015)) ? 1'b1 : 1'b0);

assign icmp_ln86_1333_fu_414_p2 = (($signed(p_read11_int_reg) < $signed(18'd3197)) ? 1'b1 : 1'b0);

assign icmp_ln86_1334_fu_420_p2 = (($signed(p_read11_int_reg) < $signed(18'd343)) ? 1'b1 : 1'b0);

assign icmp_ln86_1335_fu_426_p2 = (($signed(p_read11_int_reg) < $signed(18'd1424)) ? 1'b1 : 1'b0);

assign icmp_ln86_1336_fu_432_p2 = (($signed(p_read18_int_reg) < $signed(18'd4682)) ? 1'b1 : 1'b0);

assign icmp_ln86_1337_fu_438_p2 = (($signed(p_read1_int_reg) < $signed(18'd180984)) ? 1'b1 : 1'b0);

assign icmp_ln86_1338_fu_444_p2 = (($signed(p_read15_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_1339_fu_450_p2 = (($signed(p_read3_int_reg) < $signed(18'd7698)) ? 1'b1 : 1'b0);

assign icmp_ln86_1340_fu_456_p2 = (($signed(p_read3_int_reg) < $signed(18'd8171)) ? 1'b1 : 1'b0);

assign icmp_ln86_1341_fu_462_p2 = (($signed(p_read16_int_reg) < $signed(18'd40598)) ? 1'b1 : 1'b0);

assign icmp_ln86_1342_fu_468_p2 = (($signed(p_read6_int_reg) < $signed(18'd933)) ? 1'b1 : 1'b0);

assign icmp_ln86_1343_fu_474_p2 = (($signed(p_read18_int_reg) < $signed(18'd94511)) ? 1'b1 : 1'b0);

assign icmp_ln86_1344_fu_480_p2 = (($signed(p_read8_int_reg) < $signed(18'd10)) ? 1'b1 : 1'b0);

assign icmp_ln86_1345_fu_486_p2 = (($signed(p_read9_int_reg) < $signed(18'd15)) ? 1'b1 : 1'b0);

assign icmp_ln86_1346_fu_492_p2 = (($signed(p_read13_int_reg) < $signed(18'd456)) ? 1'b1 : 1'b0);

assign icmp_ln86_1348_fu_514_p2 = (($signed(p_read7_int_reg) < $signed(18'd508)) ? 1'b1 : 1'b0);

assign icmp_ln86_1349_fu_520_p2 = (($signed(p_read17_int_reg) < $signed(18'd87809)) ? 1'b1 : 1'b0);

assign icmp_ln86_1350_fu_526_p2 = (($signed(p_read15_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign icmp_ln86_1351_fu_532_p2 = (($signed(p_read2_int_reg) < $signed(18'd89908)) ? 1'b1 : 1'b0);

assign icmp_ln86_1352_fu_538_p2 = (($signed(p_read2_int_reg) < $signed(18'd94317)) ? 1'b1 : 1'b0);

assign icmp_ln86_1353_fu_544_p2 = (($signed(p_read13_int_reg) < $signed(18'd252)) ? 1'b1 : 1'b0);

assign icmp_ln86_1354_fu_550_p2 = (($signed(p_read9_int_reg) < $signed(18'd28)) ? 1'b1 : 1'b0);

assign icmp_ln86_1355_fu_556_p2 = (($signed(p_read12_int_reg) < $signed(18'd146)) ? 1'b1 : 1'b0);

assign icmp_ln86_1356_fu_562_p2 = (($signed(p_read4_int_reg) < $signed(18'd1288)) ? 1'b1 : 1'b0);

assign icmp_ln86_1383_fu_508_p2 = (($signed(tmp_fu_498_p4) < $signed(11'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_378_p2 = (($signed(p_read1_int_reg) < $signed(18'd226964)) ? 1'b1 : 1'b0);

assign or_ln117_1203_fu_624_p2 = (and_ln102_1285_fu_619_p2 | and_ln102_1283_fu_614_p2);

assign or_ln117_1204_fu_685_p2 = (or_ln117_1203_reg_1581 | and_ln102_1292_fu_653_p2);

assign or_ln117_1205_fu_701_p2 = (and_ln102_1285_reg_1573 | and_ln102_1279_reg_1544);

assign or_ln117_1206_fu_713_p2 = (or_ln117_1205_fu_701_p2 | and_ln102_1293_fu_658_p2);

assign or_ln117_1207_fu_727_p2 = (or_ln117_1205_fu_701_p2 | and_ln102_1284_fu_640_p2);

assign or_ln117_1208_fu_816_p2 = (or_ln117_1207_reg_1593 | and_ln102_1294_fu_796_p2);

assign or_ln117_1209_fu_749_p2 = (and_ln102_reg_1530_pp0_iter1_reg | and_ln102_1285_reg_1573);

assign or_ln117_1210_fu_832_p2 = (or_ln117_1209_reg_1603 | and_ln102_1295_fu_806_p2);

assign or_ln117_1211_fu_844_p2 = (and_ln102_reg_1530_pp0_iter2_reg | and_ln102_1280_reg_1556_pp0_iter2_reg);

assign or_ln117_1212_fu_856_p2 = (or_ln117_1211_fu_844_p2 | and_ln102_1296_fu_811_p2);

assign or_ln117_1213_fu_870_p2 = (or_ln117_1211_fu_844_p2 | and_ln102_1286_fu_782_p2);

assign or_ln117_1214_fu_955_p2 = (or_ln117_1213_reg_1633 | and_ln102_1297_fu_936_p2);

assign or_ln117_1215_fu_967_p2 = (icmp_ln86_reg_1367_pp0_iter3_reg | and_ln102_1298_fu_941_p2);

assign or_ln117_1216_fu_983_p2 = (icmp_ln86_reg_1367_pp0_iter3_reg | and_ln102_1287_reg_1627);

assign or_ln117_1217_fu_995_p2 = (or_ln117_1216_fu_983_p2 | and_ln102_1299_fu_950_p2);

assign or_ln117_1218_fu_1009_p2 = (icmp_ln86_reg_1367_pp0_iter3_reg | and_ln102_1281_reg_1621);

assign or_ln117_1219_fu_1067_p2 = (or_ln117_1218_reg_1666 | and_ln102_1300_fu_1048_p2);

assign or_ln117_1220_fu_1029_p2 = (or_ln117_1218_fu_1009_p2 | and_ln102_1288_fu_926_p2);

assign or_ln117_1221_fu_1079_p2 = (or_ln117_1220_reg_1676 | and_ln102_1301_fu_1057_p2);

assign or_ln117_1222_fu_1035_p2 = (icmp_ln86_reg_1367_pp0_iter3_reg | and_ln102_1278_reg_1609);

assign or_ln117_1223_fu_1099_p2 = (or_ln117_1222_reg_1682 | and_ln102_1302_fu_1062_p2);

assign or_ln117_1224_fu_1111_p2 = (or_ln117_1222_reg_1682 | and_ln102_1289_fu_1044_p2);

assign or_ln117_1225_fu_1156_p2 = (or_ln117_1224_reg_1690 | and_ln102_1303_fu_1146_p2);

assign or_ln117_1226_fu_1161_p2 = (or_ln117_1222_reg_1682_pp0_iter5_reg | and_ln102_1282_reg_1648_pp0_iter5_reg);

assign or_ln117_1227_fu_1172_p2 = (or_ln117_1226_fu_1161_p2 | and_ln102_1304_fu_1151_p2);

assign or_ln117_1228_fu_1186_p2 = (or_ln117_1226_fu_1161_p2 | and_ln102_1290_fu_1137_p2);

assign or_ln117_1229_fu_1223_p2 = (or_ln117_1228_reg_1700 | and_ln102_1305_fu_1218_p2);

assign or_ln117_fu_663_p2 = (and_ln102_1291_fu_644_p2 | and_ln102_1285_reg_1573);

assign select_ln117_1286_fu_690_p3 = ((or_ln117_1203_reg_1581[0:0] == 1'b1) ? select_ln117_fu_677_p3 : 2'd3);

assign select_ln117_1287_fu_705_p3 = ((or_ln117_1204_fu_685_p2[0:0] == 1'b1) ? zext_ln117_147_fu_697_p1 : 3'd4);

assign select_ln117_1288_fu_719_p3 = ((or_ln117_1205_fu_701_p2[0:0] == 1'b1) ? select_ln117_1287_fu_705_p3 : 3'd5);

assign select_ln117_1289_fu_733_p3 = ((or_ln117_1206_fu_713_p2[0:0] == 1'b1) ? select_ln117_1288_fu_719_p3 : 3'd6);

assign select_ln117_1290_fu_741_p3 = ((or_ln117_1207_fu_727_p2[0:0] == 1'b1) ? select_ln117_1289_fu_733_p3 : 3'd7);

assign select_ln117_1291_fu_824_p3 = ((or_ln117_1208_fu_816_p2[0:0] == 1'b1) ? zext_ln117_148_fu_821_p1 : 4'd8);

assign select_ln117_1292_fu_837_p3 = ((or_ln117_1209_reg_1603[0:0] == 1'b1) ? select_ln117_1291_fu_824_p3 : 4'd9);

assign select_ln117_1293_fu_848_p3 = ((or_ln117_1210_fu_832_p2[0:0] == 1'b1) ? select_ln117_1292_fu_837_p3 : 4'd10);

assign select_ln117_1294_fu_862_p3 = ((or_ln117_1211_fu_844_p2[0:0] == 1'b1) ? select_ln117_1293_fu_848_p3 : 4'd11);

assign select_ln117_1295_fu_876_p3 = ((or_ln117_1212_fu_856_p2[0:0] == 1'b1) ? select_ln117_1294_fu_862_p3 : 4'd12);

assign select_ln117_1296_fu_884_p3 = ((or_ln117_1213_fu_870_p2[0:0] == 1'b1) ? select_ln117_1295_fu_876_p3 : 4'd13);

assign select_ln117_1297_fu_960_p3 = ((or_ln117_1214_fu_955_p2[0:0] == 1'b1) ? select_ln117_1296_reg_1638 : 4'd14);

assign select_ln117_1298_fu_972_p3 = ((icmp_ln86_reg_1367_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_1297_fu_960_p3 : 4'd15);

assign select_ln117_1299_fu_987_p3 = ((or_ln117_1215_fu_967_p2[0:0] == 1'b1) ? zext_ln117_149_fu_979_p1 : 5'd16);

assign select_ln117_1300_fu_1001_p3 = ((or_ln117_1216_fu_983_p2[0:0] == 1'b1) ? select_ln117_1299_fu_987_p3 : 5'd17);

assign select_ln117_1301_fu_1013_p3 = ((or_ln117_1217_fu_995_p2[0:0] == 1'b1) ? select_ln117_1300_fu_1001_p3 : 5'd18);

assign select_ln117_1302_fu_1021_p3 = ((or_ln117_1218_fu_1009_p2[0:0] == 1'b1) ? select_ln117_1301_fu_1013_p3 : 5'd19);

assign select_ln117_1303_fu_1072_p3 = ((or_ln117_1219_fu_1067_p2[0:0] == 1'b1) ? select_ln117_1302_reg_1671 : 5'd20);

assign select_ln117_1304_fu_1084_p3 = ((or_ln117_1220_reg_1676[0:0] == 1'b1) ? select_ln117_1303_fu_1072_p3 : 5'd21);

assign select_ln117_1305_fu_1091_p3 = ((or_ln117_1221_fu_1079_p2[0:0] == 1'b1) ? select_ln117_1304_fu_1084_p3 : 5'd22);

assign select_ln117_1306_fu_1104_p3 = ((or_ln117_1222_reg_1682[0:0] == 1'b1) ? select_ln117_1305_fu_1091_p3 : 5'd23);

assign select_ln117_1307_fu_1116_p3 = ((or_ln117_1223_fu_1099_p2[0:0] == 1'b1) ? select_ln117_1306_fu_1104_p3 : 5'd24);

assign select_ln117_1308_fu_1124_p3 = ((or_ln117_1224_fu_1111_p2[0:0] == 1'b1) ? select_ln117_1307_fu_1116_p3 : 5'd25);

assign select_ln117_1309_fu_1165_p3 = ((or_ln117_1225_fu_1156_p2[0:0] == 1'b1) ? select_ln117_1308_reg_1695 : 5'd26);

assign select_ln117_1310_fu_1178_p3 = ((or_ln117_1226_fu_1161_p2[0:0] == 1'b1) ? select_ln117_1309_fu_1165_p3 : 5'd27);

assign select_ln117_1311_fu_1192_p3 = ((or_ln117_1227_fu_1172_p2[0:0] == 1'b1) ? select_ln117_1310_fu_1178_p3 : 5'd28);

assign select_ln117_1312_fu_1200_p3 = ((or_ln117_1228_fu_1186_p2[0:0] == 1'b1) ? select_ln117_1311_fu_1192_p3 : 5'd29);

assign select_ln117_fu_677_p3 = ((or_ln117_fu_663_p2[0:0] == 1'b1) ? zext_ln117_fu_673_p1 : 2'd2);

assign tmp_fu_498_p4 = {{p_read14_int_reg[17:7]}};

assign xor_ln104_635_fu_574_p2 = (icmp_ln86_1328_fu_384_p2 ^ 1'd1);

assign xor_ln104_636_fu_757_p2 = (icmp_ln86_1329_reg_1377_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_637_fu_590_p2 = (icmp_ln86_1330_reg_1383 ^ 1'd1);

assign xor_ln104_638_fu_604_p2 = (icmp_ln86_1331_reg_1389 ^ 1'd1);

assign xor_ln104_639_fu_892_p2 = (icmp_ln86_1332_reg_1395_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_640_fu_906_p2 = (icmp_ln86_1333_reg_1401_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_641_fu_635_p2 = (icmp_ln86_1334_reg_1407_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_642_fu_772_p2 = (icmp_ln86_1335_reg_1413_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_643_fu_777_p2 = (icmp_ln86_1336_reg_1419_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_644_fu_916_p2 = (icmp_ln86_1337_reg_1425_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_645_fu_921_p2 = (icmp_ln86_1338_reg_1431_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_646_fu_1039_p2 = (icmp_ln86_1339_reg_1437_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_647_fu_1132_p2 = (icmp_ln86_1340_reg_1443_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_648_fu_1208_p2 = (icmp_ln86_1341_reg_1449_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_630_p2 = (icmp_ln86_reg_1367_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_668_p2 = (1'd1 ^ and_ln102_1285_reg_1573);

assign zext_ln117_147_fu_697_p1 = select_ln117_1286_fu_690_p3;

assign zext_ln117_148_fu_821_p1 = select_ln117_1290_reg_1598;

assign zext_ln117_149_fu_979_p1 = select_ln117_1298_fu_972_p3;

assign zext_ln117_fu_673_p1 = xor_ln117_fu_668_p2;

endmodule //conifer_jettag_accelerator_decision_function_50
