{"Source Block": ["hdl/projects/fmcomms2/vc707/system_top.v@199:209@HdlIdDef", "  input           spi_miso;\n\n  // internal signals\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n  assign iic_rstn = 1'b1;\n"], "Clone Blocks": [["hdl/projects/adv7511/kcu105/system_top.v@136:146", "  output          spdif;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n"], ["hdl/projects/adv7511/kcu105/system_top.v@137:147", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n\n"], ["hdl/projects/fmcomms2/vc707/system_top.v@198:208", "  output          spi_mosi;\n  input           spi_miso;\n\n  // internal signals\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n"], ["hdl/projects/adv7511/vc707/system_top.v@158:168", "  output          spdif;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n"], ["hdl/projects/adv7511/ac701/system_top.v@143:153", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  // default logic\n\n  assign mgt_clk_sel = 2'd0;\n  assign fan_pwm = 1'b1;\n"], ["hdl/projects/imageon/zc706/system_top.v@138:148", "  inout           hdmi_iic_sda;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  // base hdmi\n\n  assign hdmi_iic_rstn = 1'b1;\n"], ["hdl/projects/adv7511/vc707/system_top.v@159:169", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n  assign iic_rstn = 1'b1;\n"], ["hdl/projects/adv7511/ac701/system_top.v@147:157", "  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  // default logic\n\n  assign mgt_clk_sel = 2'd0;\n  assign fan_pwm = 1'b1;\n  assign iic_rstn = 1'b1;\n\n  // instantiations\n\n"], ["hdl/projects/fmcomms2/mitx045/system_top.v@178:188", "  input           spi_miso;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  // instantiations\n\n  ad_iobuf #(.DATA_WIDTH(17)) i_iobuf (\n"], ["hdl/projects/fmcomms2/rfsom/system_top.v@207:217", "  input           spi_miso;\n\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  // assignments\n\n"], ["hdl/projects/fmcomms2/vc707/system_top.v@197:207", "  output          spi_clk;\n  output          spi_mosi;\n  input           spi_miso;\n\n  // internal signals\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  // default logic\n\n"], ["hdl/projects/imageon/zc706/system_top.v@139:149", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  // base hdmi\n\n  assign hdmi_iic_rstn = 1'b1;\n  assign hdmi_out_clk = 1'd0;\n"], ["hdl/projects/fmcomms2/mitx045/system_top.v@177:187", "  output          spi_mosi;\n  input           spi_miso;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  // instantiations\n\n"]], "Diff Content": {"Delete": [], "Add": [[204, "  wire    [ 7:0]  spi_csn;\n"], [204, "  wire            spi_clk;\n"], [204, "  wire            spi_mosi;\n"], [204, "  wire            spi_miso;\n"]]}}