// Seed: 3417995578
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input tri id_2,
    input uwire id_3,
    output tri1 id_4,
    output supply1 id_5,
    output tri1 id_6,
    input wor id_7,
    input supply1 id_8,
    input supply0 id_9,
    output tri0 id_10,
    output supply1 id_11,
    input tri1 id_12,
    output supply0 id_13
);
  logic id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
endmodule
