{
  "sha": "9573a461da18d73c5e34b68e40d31e4ab7abb000",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6OTU3M2E0NjFkYTE4ZDczYzVlMzRiNjhlNDBkMzFlNGFiN2FiYjAwMA==",
  "commit": {
    "author": {
      "name": "Maciej W. Rozycki",
      "email": "macro@orcam.me.uk",
      "date": "2021-05-29T01:26:32Z"
    },
    "committer": {
      "name": "Maciej W. Rozycki",
      "email": "macro@orcam.me.uk",
      "date": "2021-05-29T01:26:32Z"
    },
    "message": "MIPS/opcodes: Accurately record coprocessor opcode CPU/ISA membership\n\nAdjust opcode table entries for coprocessor instructions that have been\nremoved from certain ISA levels or CPU implementations as follows:\n\n- remove CP0 memory access instructions from MIPS II up as the LWC0 and\n  SWC0 opcodes have been reused for the LL and SC instructions\n  respectively[1]; strictly speaking LWC0 and SWC0 have never really\n  been defined in the first place[2], but let's keep them for now in\n  case an odd implementation did,\n\n- remove CP0 branch instructions from MIPS IV[3] and MIPS32[4] up, as\n  they have been removed as from those ISAs,\n\n- remove CP0 control register move instructions from MIPS32 up, as they\n  have been removed as from that ISA[5],\n\n- remove the RFE instruction from MIPS III[6] and MIPS32[7] up, as it\n  has been removed as from those ISAs in favour to ERET,\n\n- remove CP2 instructions from Vr5400 CPUs as their encodings have been\n  reused for the multimedia instruction set extensions[8] and no CP2\n  registers exist[9],\n\n- remove CP3 memory access instructions from MIPS III up as coprocessor\n  3 has been removed as from that ISA[10][11] and from MIPS32 up as the\n  LWC3 opcode has been reused for the PREF instruction and consequently\n  all the four memory access instructions removed from the ISA (though\n  the COP3 opcode has been retained)[12].\n\nUpdate the testsuite accordingly.\n\nReferences:\n\n[1]  Charles Price, \"MIPS IV Instruction Set\", MIPS Technologies, Inc.,\n     Revision 3.2, September, 1995, Table A-38 \"CPU Instruction Encoding\n     - MIPS II Architecture\", p. A-178\n\n[2]  same, Section A.2.5.1 \"Coprocessor Load and Store\", p. A-12\n\n[3]  \"MIPS R10000 Microprocessor User's Manual\", Version 2.0, MIPS\n     Technologies, Inc., January 29, 1997, Section 14.25 \"CP0\n     Instructions\", Subsection \"Branch on Coprocessor 0\", p. 285\n\n[4]  \"MIPS32 Architecture For Programmers, Volume II: The MIPS32\n     Instruction Set\", MIPS Technologies, Inc., Document Number:\n     MD00086, Revision 1.00, June 9, 2003, Table A-9 \"MIPS32 COP0\n     Encoding of rs Field\", p. 242\n\n[5]  same\n\n[6]  Joe Heinrich, \"MIPS R4000 Microprocessor User's Manual\", Second\n     Edition, MIPS Technologies, Inc., April 1, 1994, Figure A-2 \"R4000\n     Opcode Bit Encoding\", p. A-182\n\n[8]  \"Vr5432 64-bit MIPS RISC Microprocessor User's Manual, Volume 1\",\n     NEC Electronics Inc., Document No. U13751EU5V0UM00, May 2000,\n     Section 1.2.3 \"CPU Instruction Set Overview\", p. 9\n\n[9]  \"Vr5432 64-bit MIPS RISC Microprocessor User's Manual, Volume 2\",\n     NEC Electronics Inc., Document No. U13751EU5V0UM00, May 2000,\n     Section 19.2 \"Multimedia Instruction Format\", p. 681\n\n[10] Charles Price, \"MIPS IV Instruction Set\", MIPS Technologies, Inc.,\n     Revision 3.2, September, 1995, Section A 8.3.4 \"Coprocessor 3 -\n     COP3 and CP3 load/store\", p. A-176\n\n[11] same, Table A-39 \"CPU Instruction Encoding - MIPS III\n     Architecture\", p. A-179\n\n[12] \"MIPS32 Architecture For Programmers, Volume II: The MIPS32\n     Instruction Set\", MIPS Technologies, Inc., Document Number:\n     MD00086, Revision 1.00, August 29, 2002, Table A-2 \"MIPS32 Encoding\n     of the Opcode Field\", p. 241\n\n\topcodes/\n\t* mips-opc.c (mips_builtin_opcodes): Update exclusion list for\n\t\"ldc2\", \"ldc3\", \"lwc0\", \"lwc2\", \"lwc3\", \"sdc2\", \"sdc3\", \"swc0\",\n\t\"swc2\", \"swc3\", \"cfc0\", \"ctc0\", \"bc2f\", \"bc2fl\", \"bc2t\",\n\t\"bc2tl\", \"cfc2\", \"ctc2\", \"dmfc2\", \"dmtc2\", \"mfc2\", \"mtc2\",\n\t\"bc3f\", \"bc3fl\", \"bc3t\", \"bc3tl\", \"cfc3\", \"ctc3\", \"mfc3\",\n\t\"mtc3\", \"bc0f\", \"bc0fl\", \"bc0t\", \"bc0tl\", \"rfe\", \"c2\", \"c3\",\n\t\"cop2\", and \"cop3\" entries.\n\n\tgas/\n\t* testsuite/gas/mips/mips32@isa-override-1.d: Update for LDC3\n\tinstruction removal.\n\t* testsuite/gas/mips/mips32r2@isa-override-1.d: Likewise.",
    "tree": {
      "sha": "d805f38be32a4dcd6d0ab4c7b48709f1e8af4ae9",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/d805f38be32a4dcd6d0ab4c7b48709f1e8af4ae9"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/9573a461da18d73c5e34b68e40d31e4ab7abb000",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/9573a461da18d73c5e34b68e40d31e4ab7abb000",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/9573a461da18d73c5e34b68e40d31e4ab7abb000",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/9573a461da18d73c5e34b68e40d31e4ab7abb000/comments",
  "author": null,
  "committer": null,
  "parents": [
    {
      "sha": "fa4957439907d7053dfa839c43c13e0eae5cef9d",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/fa4957439907d7053dfa839c43c13e0eae5cef9d",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/fa4957439907d7053dfa839c43c13e0eae5cef9d"
    }
  ],
  "stats": {
    "total": 167,
    "additions": 114,
    "deletions": 53
  },
  "files": [
    {
      "sha": "127dfc1480b967e61ffc9ab8077ccd2ef4613204",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9573a461da18d73c5e34b68e40d31e4ab7abb000/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9573a461da18d73c5e34b68e40d31e4ab7abb000/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=9573a461da18d73c5e34b68e40d31e4ab7abb000",
      "patch": "@@ -1,3 +1,9 @@\n+2021-05-29  Maciej W. Rozycki  <macro@orcam.me.uk>\n+\n+\t* testsuite/gas/mips/mips32@isa-override-1.d: Update for LDC3\n+\tinstruction removal.\n+\t* testsuite/gas/mips/mips32r2@isa-override-1.d: Likewise.\n+\n 2021-05-29  Maciej W. Rozycki  <macro@orcam.me.uk>\n \n \t* testsuite/gas/mips/cp0b.d: New test."
    },
    {
      "sha": "27a42fd2e512bb64f195820c3b54076a06c5f0c4",
      "filename": "gas/testsuite/gas/mips/mips32@isa-override-1.d",
      "status": "modified",
      "additions": 46,
      "deletions": 1,
      "changes": 47,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9573a461da18d73c5e34b68e40d31e4ab7abb000/gas/testsuite/gas/mips/mips32@isa-override-1.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9573a461da18d73c5e34b68e40d31e4ab7abb000/gas/testsuite/gas/mips/mips32@isa-override-1.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips32@isa-override-1.d?ref=9573a461da18d73c5e34b68e40d31e4ab7abb000",
      "patch": "@@ -2,4 +2,49 @@\n #name: MIPS ISA override code generation\n #as: -32\n #source: isa-override-1.s\n-#dump: mips2@isa-override-1.d\n+\n+.*: +file format .*mips.*\n+\n+Disassembly of section \\.text:\n+[0-9a-f]+ <[^>]*> 8c820000 \tlw\tv0,0\\(a0\\)\n+[0-9a-f]+ <[^>]*> 8c830004 \tlw\tv1,4\\(a0\\)\n+[0-9a-f]+ <[^>]*> 3c0189ab \tlui\tat,0x89ab\n+[0-9a-f]+ <[^>]*> 00411025 \tor\tv0,v0,at\n+[0-9a-f]+ <[^>]*> d4820000 \tldc1\t\\$f2,0\\(a0\\)\n+[0-9a-f]+ <[^>]*> 3c013ff0 \tlui\tat,0x3ff0\n+[0-9a-f]+ <[^>]*> 44811800 \tmtc1\tat,\\$f3\n+[0-9a-f]+ <[^>]*> 3c0189ab \tlui\tat,0x89ab\n+[0-9a-f]+ <[^>]*> 44811000 \tmtc1\tat,\\$f2\n+[0-9a-f]+ <[^>]*> dc820000 \t0xdc820000\n+[0-9a-f]+ <[^>]*> 340189ab \tli\tat,0x89ab\n+[0-9a-f]+ <[^>]*> 00010c38 \t0x10c38\n+[0-9a-f]+ <[^>]*> 00411025 \tor\tv0,v0,at\n+[0-9a-f]+ <[^>]*> 3c029000 \tlui\tv0,0x9000\n+[0-9a-f]+ <[^>]*> 00021438 \t0x21438\n+[0-9a-f]+ <[^>]*> 34428000 \tori\tv0,v0,0x8000\n+[0-9a-f]+ <[^>]*> 00021438 \t0x21438\n+[0-9a-f]+ <[^>]*> d4820000 \tldc1\t\\$f2,0\\(a0\\)\n+[0-9a-f]+ <[^>]*> 3c013ff0 \tlui\tat,0x3ff0\n+[0-9a-f]+ <[^>]*> 00010c38 \t0x10c38\n+[0-9a-f]+ <[^>]*> 342189ab \tori\tat,at,0x89ab\n+[0-9a-f]+ <[^>]*> 00010c38 \t0x10c38\n+[0-9a-f]+ <[^>]*> 44a11000 \t0x44a11000\n+[0-9a-f]+ <[^>]*> 8c820000 \tlw\tv0,0\\(a0\\)\n+[0-9a-f]+ <[^>]*> 8c830004 \tlw\tv1,4\\(a0\\)\n+[0-9a-f]+ <[^>]*> 3c0189ab \tlui\tat,0x89ab\n+[0-9a-f]+ <[^>]*> 00411025 \tor\tv0,v0,at\n+[0-9a-f]+ <[^>]*> d4820000 \tldc1\t\\$f2,0\\(a0\\)\n+[0-9a-f]+ <[^>]*> 3c013ff0 \tlui\tat,0x3ff0\n+[0-9a-f]+ <[^>]*> 44811800 \tmtc1\tat,\\$f3\n+[0-9a-f]+ <[^>]*> 3c0189ab \tlui\tat,0x89ab\n+[0-9a-f]+ <[^>]*> 44811000 \tmtc1\tat,\\$f2\n+[0-9a-f]+ <[^>]*> 8c820000 \tlw\tv0,0\\(a0\\)\n+[0-9a-f]+ <[^>]*> 8c830004 \tlw\tv1,4\\(a0\\)\n+[0-9a-f]+ <[^>]*> 3c0189ab \tlui\tat,0x89ab\n+[0-9a-f]+ <[^>]*> 00411025 \tor\tv0,v0,at\n+[0-9a-f]+ <[^>]*> d4820000 \tldc1\t\\$f2,0\\(a0\\)\n+[0-9a-f]+ <[^>]*> 3c013ff0 \tlui\tat,0x3ff0\n+[0-9a-f]+ <[^>]*> 44811800 \tmtc1\tat,\\$f3\n+[0-9a-f]+ <[^>]*> 3c0189ab \tlui\tat,0x89ab\n+[0-9a-f]+ <[^>]*> 44811000 \tmtc1\tat,\\$f2\n+\t\\.\\.\\."
    },
    {
      "sha": "77b6d3a71eb104405cfa7e2a2670f084c32d2c55",
      "filename": "gas/testsuite/gas/mips/mips32r2@isa-override-1.d",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9573a461da18d73c5e34b68e40d31e4ab7abb000/gas/testsuite/gas/mips/mips32r2@isa-override-1.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9573a461da18d73c5e34b68e40d31e4ab7abb000/gas/testsuite/gas/mips/mips32r2@isa-override-1.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips32r2@isa-override-1.d?ref=9573a461da18d73c5e34b68e40d31e4ab7abb000",
      "patch": "@@ -15,7 +15,7 @@ Disassembly of section \\.text:\n [0-9a-f]+ <[^>]*> 44811000 \tmtc1\tat,\\$f2\n [0-9a-f]+ <[^>]*> 3c013ff0 \tlui\tat,0x3ff0\n [0-9a-f]+ <[^>]*> 44e11000 \tmthc1\tat,\\$f2\n-[0-9a-f]+ <[^>]*> dc820000 \tldc3\t\\$2,0\\(a0\\)\n+[0-9a-f]+ <[^>]*> dc820000 \t0xdc820000\n [0-9a-f]+ <[^>]*> 340189ab \tli\tat,0x89ab\n [0-9a-f]+ <[^>]*> 00010c38 \t0x10c38\n [0-9a-f]+ <[^>]*> 00411025 \tor\tv0,v0,at"
    },
    {
      "sha": "7f31e4e48d209b11ed5dc2659659fc4653565982",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 10,
      "deletions": 0,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9573a461da18d73c5e34b68e40d31e4ab7abb000/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9573a461da18d73c5e34b68e40d31e4ab7abb000/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=9573a461da18d73c5e34b68e40d31e4ab7abb000",
      "patch": "@@ -1,3 +1,13 @@\n+2021-05-29  Maciej W. Rozycki  <macro@orcam.me.uk>\n+\n+\t* mips-opc.c (mips_builtin_opcodes): Update exclusion list for\n+\t\"ldc2\", \"ldc3\", \"lwc0\", \"lwc2\", \"lwc3\", \"sdc2\", \"sdc3\", \"swc0\",\n+\t\"swc2\", \"swc3\", \"cfc0\", \"ctc0\", \"bc2f\", \"bc2fl\", \"bc2t\",\n+\t\"bc2tl\", \"cfc2\", \"ctc2\", \"dmfc2\", \"dmtc2\", \"mfc2\", \"mtc2\",\n+\t\"bc3f\", \"bc3fl\", \"bc3t\", \"bc3tl\", \"cfc3\", \"ctc3\", \"mfc3\",\n+\t\"mtc3\", \"bc0f\", \"bc0fl\", \"bc0t\", \"bc0tl\", \"rfe\", \"c2\", \"c3\",\n+\t\"cop2\", and \"cop3\" entries.\n+\n 2021-05-29  Maciej W. Rozycki  <macro@orcam.me.uk>\n \n \t* mips-opc.c (mips_builtin_opcodes): Remove \"dmfc3\" and \"dmtc3\""
    },
    {
      "sha": "d39659653575bb121b11912c0c81194c3ab59241",
      "filename": "opcodes/mips-opc.c",
      "status": "modified",
      "additions": 51,
      "deletions": 51,
      "changes": 102,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9573a461da18d73c5e34b68e40d31e4ab7abb000/opcodes/mips-opc.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9573a461da18d73c5e34b68e40d31e4ab7abb000/opcodes/mips-opc.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/mips-opc.c?ref=9573a461da18d73c5e34b68e40d31e4ab7abb000",
      "patch": "@@ -1276,10 +1276,10 @@ const struct mips_opcode mips_builtin_opcodes[] =\n {\"l.d\",\t\t\t\"T,o(b)\",\t0xd4000000, 0xfc000000, WR_1|RD_3|CLD|FP_D,\t0,\t\tI2,\t\t0,\tSF }, /* ldc1 */\n {\"l.d\",\t\t\t\"T,A(b)\",\t0,    (int) M_L_DAB,\tINSN_MACRO,\t\tINSN2_M_FP_D,\tI1,\t\t0,\t0 },\n {\"ldc2\",\t\t\"E,+:(d)\",\t0x49c00000, 0xffe00000,\tRD_3|WR_C2|CLD,\t\t0,\t\tI37,\t\t0,\t0 },\n-{\"ldc2\",\t\t\"E,o(b)\",\t0xd8000000, 0xfc000000,\tRD_3|WR_CC|CLD,\t\t0,\t\tI2,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n-{\"ldc2\",\t\t\"E,A(b)\",\t0,    (int) M_LDC2_AB,\tINSN_MACRO,\t\t0,\t\tI2,\t\t0,\tIOCT|IOCTP|IOCT2|EE },\n-{\"ldc3\",\t\t\"E,o(b)\",\t0xdc000000, 0xfc000000,\tRD_3|WR_CC|CLD,\t\t0,\t\tI2,\t\t0,\tIOCT|IOCTP|IOCT2|EE },\n-{\"ldc3\",\t\t\"E,A(b)\",\t0,    (int) M_LDC3_AB,\tINSN_MACRO,\t\t0,\t\tI2,\t\t0,\tIOCT|IOCTP|IOCT2|EE },\n+{\"ldc2\",\t\t\"E,o(b)\",\t0xd8000000, 0xfc000000,\tRD_3|WR_CC|CLD,\t\t0,\t\tI2,\t\t0,\tN54|IOCT|IOCTP|IOCT2|EE|I37 },\n+{\"ldc2\",\t\t\"E,A(b)\",\t0,    (int) M_LDC2_AB,\tINSN_MACRO,\t\t0,\t\tI2,\t\t0,\tN54|IOCT|IOCTP|IOCT2|EE },\n+{\"ldc3\",\t\t\"E,o(b)\",\t0xdc000000, 0xfc000000,\tRD_3|WR_CC|CLD,\t\t0,\t\tI2,\t\t0,\tI3_32|EE },\n+{\"ldc3\",\t\t\"E,A(b)\",\t0,    (int) M_LDC3_AB,\tINSN_MACRO,\t\t0,\t\tI2,\t\t0,\tI3_32|EE },\n {\"ldl\",\t\t\t\"t,o(b)\",\t0x68000000, 0xfc000000, WR_1|RD_3|LM,\t\t0,\t\tI3,\t\t0,\tI69 },\n {\"ldl\",\t\t\t\"t,A(b)\",\t0,    (int) M_LDL_AB,\tINSN_MACRO,\t\t0,\t\tI3,\t\t0,\tI69 },\n {\"ldr\",\t\t\t\"t,o(b)\",\t0x6c000000, 0xfc000000, WR_1|RD_3|LM,\t\t0,\t\tI3,\t\t0,\tI69 },\n@@ -1314,19 +1314,19 @@ const struct mips_opcode mips_builtin_opcodes[] =\n {\"lw\",\t\t\t\"t,o(b)\",\t0x8c000000, 0xfc000000,\tWR_1|RD_3|LM,\t\t0,\t\tI1,\t\t0,\t0 },\n {\"lw\",\t\t\t\"s,-a(+R)\",\t0xec080000, 0xfc180000, WR_1|LM,\t\tRD_pc,\t\tI37,\t\t0,\t0 },\n {\"lw\",\t\t\t\"t,A(b)\",\t0,    (int) M_LW_AB,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\t0 },\n-{\"lwc0\",\t\t\"E,o(b)\",\t0xc0000000, 0xfc000000,\tRD_3|WR_CC|CLD,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|I37 },\n-{\"lwc0\",\t\t\"E,A(b)\",\t0,    (int) M_LWC0_AB,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|I37 },\n+{\"lwc0\",\t\t\"E,o(b)\",\t0xc0000000, 0xfc000000,\tRD_3|WR_CC|CLD,\t\t0,\t\tI1,\t\t0,\tI2 },\n+{\"lwc0\",\t\t\"E,A(b)\",\t0,    (int) M_LWC0_AB,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\tI2 },\n {\"lwc1\",\t\t\"T,o(b)\",\t0xc4000000, 0xfc000000,\tWR_1|RD_3|CLD|FP_S,\t0,\t\tI1,\t\t0,\t0 },\n {\"lwc1\",\t\t\"E,o(b)\",\t0xc4000000, 0xfc000000,\tWR_1|RD_3|CLD|FP_S,\t0,\t\tI1,\t\t0,\t0 },\n {\"lwc1\",\t\t\"T,A(b)\",\t0,    (int) M_LWC1_AB,\tINSN_MACRO,\t\tINSN2_M_FP_S,\tI1,\t\t0,\t0 },\n {\"lwc1\",\t\t\"E,A(b)\",\t0,    (int) M_LWC1_AB,\tINSN_MACRO,\t\tINSN2_M_FP_S,\tI1,\t\t0,\t0 },\n {\"l.s\",\t\t\t\"T,o(b)\",\t0xc4000000, 0xfc000000,\tWR_1|RD_3|CLD|FP_S,\t0,\t\tI1,\t\t0,\t0 }, /* lwc1 */\n {\"l.s\",\t\t\t\"T,A(b)\",\t0,    (int) M_LWC1_AB,\tINSN_MACRO,\t\tINSN2_M_FP_S,\tI1,\t\t0,\t0 },\n {\"lwc2\",\t\t\"E,+:(d)\",\t0x49400000, 0xffe00000,\tRD_3|WR_C2|CLD,\t\t0,\t\tI37,\t\t0,\t0 },\n-{\"lwc2\",\t\t\"E,o(b)\",\t0xc8000000, 0xfc000000,\tRD_3|WR_CC|CLD,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n-{\"lwc2\",\t\t\"E,A(b)\",\t0,    (int) M_LWC2_AB,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE },\n-{\"lwc3\",\t\t\"E,o(b)\",\t0xcc000000, 0xfc000000,\tRD_3|WR_CC|CLD,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n-{\"lwc3\",\t\t\"E,A(b)\",\t0,    (int) M_LWC3_AB,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n+{\"lwc2\",\t\t\"E,o(b)\",\t0xc8000000, 0xfc000000,\tRD_3|WR_CC|CLD,\t\t0,\t\tI1,\t\t0,\tN54|IOCT|IOCTP|IOCT2|EE|I37 },\n+{\"lwc2\",\t\t\"E,A(b)\",\t0,    (int) M_LWC2_AB,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\tN54|IOCT|IOCTP|IOCT2|EE },\n+{\"lwc3\",\t\t\"E,o(b)\",\t0xcc000000, 0xfc000000,\tRD_3|WR_CC|CLD,\t\t0,\t\tI1,\t\t0,\tI3_32|EE },\n+{\"lwc3\",\t\t\"E,A(b)\",\t0,    (int) M_LWC3_AB,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\tI3_32|EE },\n {\"lwl\",\t\t\t\"t,o(b)\",\t0x88000000, 0xfc000000,\tWR_1|RD_3|LM,\t\t0,\t\tI1,\t\t0,\tI37 },\n {\"lwl\",\t\t\t\"t,A(b)\",\t0,    (int) M_LWL_AB,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\tI37 },\n {\"lcache\",\t\t\"t,o(b)\",\t0x88000000, 0xfc000000,\tWR_1|RD_3|LM,\t\t0,\t\tI2,\t\t0,\tI37 }, /* same */\n@@ -1854,10 +1854,10 @@ const struct mips_opcode mips_builtin_opcodes[] =\n {\"sdc1\",\t\t\"T,A(b)\",\t0,    (int) M_SDC1_AB,\tINSN_MACRO,\t\tINSN2_M_FP_D,\tI2,\t\t0,\tSF },\n {\"sdc1\",\t\t\"E,A(b)\",\t0,    (int) M_SDC1_AB,\tINSN_MACRO,\t\tINSN2_M_FP_D,\tI2,\t\t0,\tSF },\n {\"sdc2\",\t\t\"E,+:(d)\",\t0x49e00000, 0xffe00000,\tRD_3|RD_C2|SM,\t\t0,\t\tI37,\t\t0,\t0 },\n-{\"sdc2\",\t\t\"E,o(b)\",\t0xf8000000, 0xfc000000,\tRD_3|RD_C2|SM,\t\t0,\t\tI2,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n-{\"sdc2\",\t\t\"E,A(b)\",\t0,    (int) M_SDC2_AB,\tINSN_MACRO,\t\t0,\t\tI2,\t\t0,\tIOCT|IOCTP|IOCT2|EE },\n-{\"sdc3\",\t\t\"E,o(b)\",\t0xfc000000, 0xfc000000,\tRD_3|RD_C3|SM,\t\t0,\t\tI2,\t\t0,\tIOCT|IOCTP|IOCT2|EE },\n-{\"sdc3\",\t\t\"E,A(b)\",\t0,    (int) M_SDC3_AB,\tINSN_MACRO,\t\t0,\t\tI2,\t\t0,\tIOCT|IOCTP|IOCT2|EE },\n+{\"sdc2\",\t\t\"E,o(b)\",\t0xf8000000, 0xfc000000,\tRD_3|RD_C2|SM,\t\t0,\t\tI2,\t\t0,\tN54|IOCT|IOCTP|IOCT2|EE|I37 },\n+{\"sdc2\",\t\t\"E,A(b)\",\t0,    (int) M_SDC2_AB,\tINSN_MACRO,\t\t0,\t\tI2,\t\t0,\tN54|IOCT|IOCTP|IOCT2|EE },\n+{\"sdc3\",\t\t\"E,o(b)\",\t0xfc000000, 0xfc000000,\tRD_3|RD_C3|SM,\t\t0,\t\tI2,\t\t0,\tI3_32|EE },\n+{\"sdc3\",\t\t\"E,A(b)\",\t0,    (int) M_SDC3_AB,\tINSN_MACRO,\t\t0,\t\tI2,\t\t0,\tI3_32|EE },\n {\"s.d\",\t\t\t\"T,o(b)\",\t0xf4000000, 0xfc000000, RD_1|RD_3|SM|FP_D,\t0,\t\tI2,\t\t0,\tSF },\n {\"s.d\",\t\t\t\"T,A(b)\",\t0,    (int) M_S_DAB,\tINSN_MACRO,\t\tINSN2_M_FP_D,\tI1,\t\t0,\t0 },\n {\"sdl\",\t\t\t\"t,o(b)\",\t0xb0000000, 0xfc000000,\tRD_1|RD_3|SM,\t\t0,\t\tI3,\t\t0,\tI69 },\n@@ -1980,19 +1980,19 @@ const struct mips_opcode mips_builtin_opcodes[] =\n {\"swapw\",\t\t\"t,b\",\t\t0x70000014, 0xfc00ffff, MOD_1|RD_2|LM|SM,\t0,\t\tXLR,\t\t0,\t0 },\n {\"swapwu\",\t\t\"t,b\",\t\t0x70000015, 0xfc00ffff, MOD_1|RD_2|LM|SM,\t0,\t\tXLR,\t\t0,\t0 },\n {\"swapd\",\t\t\"t,b\",\t\t0x70000016, 0xfc00ffff, MOD_1|RD_2|LM|SM,\t0,\t\tXLR,\t\t0,\t0 },\n-{\"swc0\",\t\t\"E,o(b)\",\t0xe0000000, 0xfc000000,\tRD_3|RD_C0|SM,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|I37 },\n-{\"swc0\",\t\t\"E,A(b)\",\t0,    (int) M_SWC0_AB,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|I37 },\n+{\"swc0\",\t\t\"E,o(b)\",\t0xe0000000, 0xfc000000,\tRD_3|RD_C0|SM,\t\t0,\t\tI1,\t\t0,\tI2 },\n+{\"swc0\",\t\t\"E,A(b)\",\t0,    (int) M_SWC0_AB,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\tI2 },\n {\"swc1\",\t\t\"T,o(b)\",\t0xe4000000, 0xfc000000,\tRD_1|RD_3|SM|FP_S,\t0,\t\tI1,\t\t0,\t0 },\n {\"swc1\",\t\t\"E,o(b)\",\t0xe4000000, 0xfc000000,\tRD_1|RD_3|SM|FP_S,\t0,\t\tI1,\t\t0,\t0 },\n {\"swc1\",\t\t\"T,A(b)\",\t0,    (int) M_SWC1_AB,\tINSN_MACRO,\t\tINSN2_M_FP_S,\tI1,\t\t0,\t0 },\n {\"swc1\",\t\t\"E,A(b)\",\t0,    (int) M_SWC1_AB,\tINSN_MACRO,\t\tINSN2_M_FP_S,\tI1,\t\t0,\t0 },\n {\"s.s\",\t\t\t\"T,o(b)\",\t0xe4000000, 0xfc000000,\tRD_1|RD_3|SM|FP_S,\t0,\t\tI1,\t\t0,\t0 }, /* swc1 */\n {\"s.s\",\t\t\t\"T,A(b)\",\t0,    (int) M_SWC1_AB,\tINSN_MACRO,\t\tINSN2_M_FP_S,\tI1,\t\t0,\t0 },\n {\"swc2\",\t\t\"E,+:(d)\",\t0x49600000, 0xffe00000,\tRD_3|RD_C2|SM,\t\t0,\t\tI37,\t\t0,\t0 },\n-{\"swc2\",\t\t\"E,o(b)\",\t0xe8000000, 0xfc000000,\tRD_3|RD_C2|SM,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n-{\"swc2\",\t\t\"E,A(b)\",\t0,    (int) M_SWC2_AB,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE },\n-{\"swc3\",\t\t\"E,o(b)\",\t0xec000000, 0xfc000000,\tRD_3|RD_C3|SM,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n-{\"swc3\",\t\t\"E,A(b)\",\t0,    (int) M_SWC3_AB,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n+{\"swc2\",\t\t\"E,o(b)\",\t0xe8000000, 0xfc000000,\tRD_3|RD_C2|SM,\t\t0,\t\tI1,\t\t0,\tN54|IOCT|IOCTP|IOCT2|EE|I37 },\n+{\"swc2\",\t\t\"E,A(b)\",\t0,    (int) M_SWC2_AB,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\tN54|IOCT|IOCTP|IOCT2|EE },\n+{\"swc3\",\t\t\"E,o(b)\",\t0xec000000, 0xfc000000,\tRD_3|RD_C3|SM,\t\t0,\t\tI1,\t\t0,\tI3_32|EE },\n+{\"swc3\",\t\t\"E,A(b)\",\t0,    (int) M_SWC3_AB,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\tI3_32|EE },\n {\"swl\",\t\t\t\"t,o(b)\",\t0xa8000000, 0xfc000000,\tRD_1|RD_3|SM,\t\t0,\t\tI1,\t\t0,\tI37 },\n {\"swl\",\t\t\t\"t,A(b)\",\t0,    (int) M_SWL_AB,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\tI37 },\n {\"scache\",\t\t\"t,o(b)\",\t0xa8000000, 0xfc000000,\tRD_1|RD_3,\t\t0,\t\tI2,\t\t0,\tI37 }, /* same */\n@@ -2106,41 +2106,41 @@ const struct mips_opcode mips_builtin_opcodes[] =\n /* Coprocessor 0 move instructions cfc0 and ctc0 conflict with the\n    mfhc0 and mthc0 XPA instructions, so they have been placed here\n    to allow the XPA instructions to take precedence.  */\n-{\"cfc0\",\t\t\"t,g\",\t\t0x40400000, 0xffe007ff,\tWR_1|RD_C0|LC,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2 },\n-{\"ctc0\",\t\t\"t,g\",\t\t0x40c00000, 0xffe007ff,\tRD_1|WR_CC|CM,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2 },\n+{\"cfc0\",\t\t\"t,g\",\t\t0x40400000, 0xffe007ff,\tWR_1|RD_C0|LC,\t\t0,\t\tI1,\t\t0,\tI32 },\n+{\"ctc0\",\t\t\"t,g\",\t\t0x40c00000, 0xffe007ff,\tRD_1|WR_CC|CM,\t\t0,\t\tI1,\t\t0,\tI32 },\n \n /* Coprocessor 2 move/branch operations overlap with VR5400 .ob format\n    instructions so they are here for the latters to take precedence.  */\n {\"bc2eqz\",\t\t\"E,p\",\t\t0x49200000, 0xffe00000, RD_C2|CBD,\t\t0,\t\tI37,\t\t0,\t0 },\n-{\"bc2f\",\t\t\"p\",\t\t0x49000000, 0xffff0000,\tRD_CC|CBD,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|I37 },\n+{\"bc2f\",\t\t\"p\",\t\t0x49000000, 0xffff0000,\tRD_CC|CBD,\t\t0,\t\tI1,\t\t0,\tN54|IOCT|IOCTP|IOCT2|I37 },\n {\"bc2f\",\t\t\"N,p\",\t\t0x49000000, 0xffe30000,\tRD_CC|CBD,\t\t0,\t\tI32,\t\t0,\tIOCT|IOCTP|IOCT2|I37 },\n-{\"bc2fl\",\t\t\"p\",\t\t0x49020000, 0xffff0000,\tRD_CC|CBL,\t\t0,\t\tI2|T3,\t\t0,\tIOCT|IOCTP|IOCT2|I37 },\n+{\"bc2fl\",\t\t\"p\",\t\t0x49020000, 0xffff0000,\tRD_CC|CBL,\t\t0,\t\tI2|T3,\t\t0,\tN54|IOCT|IOCTP|IOCT2|I37 },\n {\"bc2fl\",\t\t\"N,p\",\t\t0x49020000, 0xffe30000,\tRD_CC|CBL,\t\t0,\t\tI32,\t\t0,\tIOCT|IOCTP|IOCT2|I37 },\n {\"bc2nez\",\t\t\"E,p\",\t\t0x49a00000, 0xffe00000, RD_C2|CBD,\t\t0,\t\tI37,\t\t0,\t0 },\n-{\"bc2t\",\t\t\"p\",\t\t0x49010000, 0xffff0000,\tRD_CC|CBD,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|I37 },\n+{\"bc2t\",\t\t\"p\",\t\t0x49010000, 0xffff0000,\tRD_CC|CBD,\t\t0,\t\tI1,\t\t0,\tN54|IOCT|IOCTP|IOCT2|I37 },\n {\"bc2t\",\t\t\"N,p\",\t\t0x49010000, 0xffe30000,\tRD_CC|CBD,\t\t0,\t\tI32,\t\t0,\tIOCT|IOCTP|IOCT2|I37 },\n-{\"bc2tl\",\t\t\"p\",\t\t0x49030000, 0xffff0000,\tRD_CC|CBL,\t\t0,\t\tI2|T3,\t\t0,\tIOCT|IOCTP|IOCT2|I37 },\n+{\"bc2tl\",\t\t\"p\",\t\t0x49030000, 0xffff0000,\tRD_CC|CBL,\t\t0,\t\tI2|T3,\t\t0,\tN54|IOCT|IOCTP|IOCT2|I37 },\n {\"bc2tl\",\t\t\"N,p\",\t\t0x49030000, 0xffe30000,\tRD_CC|CBL,\t\t0,\t\tI32,\t\t0,\tIOCT|IOCTP|IOCT2|I37 },\n-{\"cfc2\",\t\t\"t,g\",\t\t0x48400000, 0xffe007ff,\tWR_1|RD_C2|LC,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE },\n+{\"cfc2\",\t\t\"t,g\",\t\t0x48400000, 0xffe007ff,\tWR_1|RD_C2|LC,\t\t0,\t\tI1,\t\t0,\tN54|IOCT|IOCTP|IOCT2|EE },\n {\"cfc2\",\t\t\"t,+9\",\t\t0x48400000, 0xffe007ff,\tWR_1|RD_C2|LC,\t\t0,\t\tEE,\t\t0,\t0 },\n {\"cfc2.i\",\t\t\"t,+9\",\t\t0x48400001, 0xffe007ff, WR_1|RD_C2|LC,\t\t0,\t\tEE,\t\t0,\t0 },\n {\"cfc2.ni\",\t\t\"t,+9\",\t\t0x48400000, 0xffe007ff, WR_1|RD_C2|LC,\t\t0,\t\tEE,\t\t0,\t0 },\n-{\"ctc2\",\t\t\"t,g\",\t\t0x48c00000, 0xffe007ff,\tRD_1|WR_CC|CM,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE },\n+{\"ctc2\",\t\t\"t,g\",\t\t0x48c00000, 0xffe007ff,\tRD_1|WR_CC|CM,\t\t0,\t\tI1,\t\t0,\tN54|IOCT|IOCTP|IOCT2|EE },\n {\"ctc2\",\t\t\"t,+9\",\t\t0x48c00000, 0xffe007ff,\tRD_1|WR_CC|CM,\t\t0,\t\tEE,\t\t0,\t0 },\n {\"ctc2.i\",\t\t\"t,+9\",\t\t0x48c00001, 0xffe007ff, RD_1|WR_CC|CM,\t\t0,\t\tEE,\t\t0,\t0 },\n {\"ctc2.ni\",\t\t\"t,+9\",\t\t0x48c00000, 0xffe007ff, RD_1|WR_CC|CM,\t\t0,\t\tEE,\t\t0,\t0 },\n {\"dmfc2\",\t\t\"t,i\",\t\t0x48200000, 0xffe00000,\tWR_1|RD_C2|LC,\t\t0,\t\tIOCT,\t\t0,\t0 },\n-{\"dmfc2\",\t\t\"t,G\",\t\t0x48200000, 0xffe007ff,\tWR_1|RD_C2|LC,\t\t0,\t\tI3,\t\t0,\tIOCT|IOCTP|IOCT2|EE },\n+{\"dmfc2\",\t\t\"t,G\",\t\t0x48200000, 0xffe007ff,\tWR_1|RD_C2|LC,\t\t0,\t\tI3,\t\t0,\tN54|IOCT|IOCTP|IOCT2|EE },\n {\"dmfc2\",\t\t\"t,G,H\",\t0x48200000, 0xffe007f8,\tWR_1|RD_C2|LC,\t\t0,\t\tI64,\t\t0,\tIOCT|IOCTP|IOCT2 },\n {\"dmtc2\",\t\t\"t,i\",\t\t0x48a00000, 0xffe00000,\tRD_1|WR_C2|WR_CC|CM,\t0,\t\tIOCT,\t\t0,\t0 },\n-{\"dmtc2\",\t\t\"t,G\",\t\t0x48a00000, 0xffe007ff,\tRD_1|WR_C2|WR_CC|CM,\t0,\t\tI3,\t\t0,\tIOCT|IOCTP|IOCT2|EE },\n+{\"dmtc2\",\t\t\"t,G\",\t\t0x48a00000, 0xffe007ff,\tRD_1|WR_C2|WR_CC|CM,\t0,\t\tI3,\t\t0,\tN54|IOCT|IOCTP|IOCT2|EE },\n {\"dmtc2\",\t\t\"t,G,H\",\t0x48a00000, 0xffe007f8,\tRD_1|WR_C2|WR_CC|CM,\t0,\t\tI64,\t\t0,\tIOCT|IOCTP|IOCT2 },\n-{\"mfc2\",\t\t\"t,G\",\t\t0x48000000, 0xffe007ff,\tWR_1|RD_C2|LC,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE },\n+{\"mfc2\",\t\t\"t,G\",\t\t0x48000000, 0xffe007ff,\tWR_1|RD_C2|LC,\t\t0,\t\tI1,\t\t0,\tN54|IOCT|IOCTP|IOCT2|EE },\n {\"mfc2\",\t\t\"t,G,H\",\t0x48000000, 0xffe007f8,\tWR_1|RD_C2|LC,\t\t0,\t\tI32,\t\t0,\tIOCT|IOCTP|IOCT2 },\n {\"mfhc2\",\t\t\"t,G\",\t\t0x48600000, 0xffe007ff,\tWR_1|RD_C2|LC,\t\t0,\t\tI33,\t\t0,\tIOCT|IOCTP|IOCT2 },\n {\"mfhc2\",\t\t\"t,G,H\",\t0x48600000, 0xffe007f8,\tWR_1|RD_C2|LC,\t\t0,\t\tI33,\t\t0,\tIOCT|IOCTP|IOCT2 },\n {\"mfhc2\",\t\t\"t,i\",\t\t0x48600000, 0xffe00000,\tWR_1|RD_C2|LC,\t\t0,\t\tI33,\t\t0,\tIOCT|IOCTP|IOCT2 },\n-{\"mtc2\",\t\t\"t,G\",\t\t0x48800000, 0xffe007ff,\tRD_1|WR_C2|WR_CC|CM,\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE },\n+{\"mtc2\",\t\t\"t,G\",\t\t0x48800000, 0xffe007ff,\tRD_1|WR_C2|WR_CC|CM,\t0,\t\tI1,\t\t0,\tN54|IOCT|IOCTP|IOCT2|EE },\n {\"mtc2\",\t\t\"t,G,H\",\t0x48800000, 0xffe007f8,\tRD_1|WR_C2|WR_CC|CM,\t0,\t\tI32,\t\t0,\tIOCT|IOCTP|IOCT2 },\n {\"mthc2\",\t\t\"t,G\",\t\t0x48e00000, 0xffe007ff,\tRD_1|WR_C2|WR_CC|CM,\t0,\t\tI33,\t\t0,\tIOCT|IOCTP|IOCT2 },\n {\"mthc2\",\t\t\"t,G,H\",\t0x48e00000, 0xffe007f8,\tRD_1|WR_C2|WR_CC|CM,\t0,\t\tI33,\t\t0,\tIOCT|IOCTP|IOCT2 },\n@@ -2153,16 +2153,16 @@ const struct mips_opcode mips_builtin_opcodes[] =\n {\"qmtc2.ni\",\t\t\"t,+6\",\t\t0x48a00000, 0xffe007ff,\tRD_1|WR_C2,\t\t0,\t\tEE,\t\t0,\t0 },\n /* Coprocessor 3 move/branch operations overlap with MIPS IV COP1X\n    instructions, so they are here for the latters to take precedence.  */\n-{\"bc3f\",\t\t\"p\",\t\t0x4d000000, 0xffff0000,\tRD_CC|CBD,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n-{\"bc3fl\",\t\t\"p\",\t\t0x4d020000, 0xffff0000,\tRD_CC|CBL,\t\t0,\t\tI2|T3,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n-{\"bc3t\",\t\t\"p\",\t\t0x4d010000, 0xffff0000,\tRD_CC|CBD,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n-{\"bc3tl\",\t\t\"p\",\t\t0x4d030000, 0xffff0000,\tRD_CC|CBL,\t\t0,\t\tI2|T3,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n-{\"cfc3\",\t\t\"t,g\",\t\t0x4c400000, 0xffe007ff,\tWR_1|RD_C3|LC,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n-{\"ctc3\",\t\t\"t,g\",\t\t0x4cc00000, 0xffe007ff,\tRD_1|WR_CC|CM,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n-{\"mfc3\",\t\t\"t,G\",\t\t0x4c000000, 0xffe007ff,\tWR_1|RD_C3|LC,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n-{\"mfc3\",\t\t\"t,G,H\",\t0x4c000000, 0xffe007f8,\tWR_1|RD_C3|LC,\t\t0,\t\tI32,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n-{\"mtc3\",\t\t\"t,G\",\t\t0x4c800000, 0xffe007ff,\tRD_1|WR_C3|WR_CC|CM,\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n-{\"mtc3\",\t\t\"t,G,H\",\t0x4c800000, 0xffe007f8,\tRD_1|WR_C3|WR_CC|CM,\t0,\t\tI32,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n+{\"bc3f\",\t\t\"p\",\t\t0x4d000000, 0xffff0000,\tRD_CC|CBD,\t\t0,\t\tI1,\t\t0,\tI3_33|EE },\n+{\"bc3fl\",\t\t\"p\",\t\t0x4d020000, 0xffff0000,\tRD_CC|CBL,\t\t0,\t\tI2|T3,\t\t0,\tI3_33|EE },\n+{\"bc3t\",\t\t\"p\",\t\t0x4d010000, 0xffff0000,\tRD_CC|CBD,\t\t0,\t\tI1,\t\t0,\tI3_33|EE },\n+{\"bc3tl\",\t\t\"p\",\t\t0x4d030000, 0xffff0000,\tRD_CC|CBL,\t\t0,\t\tI2|T3,\t\t0,\tI3_33|EE },\n+{\"cfc3\",\t\t\"t,g\",\t\t0x4c400000, 0xffe007ff,\tWR_1|RD_C3|LC,\t\t0,\t\tI1,\t\t0,\tI3_33|EE },\n+{\"ctc3\",\t\t\"t,g\",\t\t0x4cc00000, 0xffe007ff,\tRD_1|WR_CC|CM,\t\t0,\t\tI1,\t\t0,\tI3_33|EE },\n+{\"mfc3\",\t\t\"t,G\",\t\t0x4c000000, 0xffe007ff,\tWR_1|RD_C3|LC,\t\t0,\t\tI1,\t\t0,\tI3_33|EE },\n+{\"mfc3\",\t\t\"t,G,H\",\t0x4c000000, 0xffe007f8,\tWR_1|RD_C3|LC,\t\t0,\t\tI32,\t\t0,\tI3_33|EE },\n+{\"mtc3\",\t\t\"t,G\",\t\t0x4c800000, 0xffe007ff,\tRD_1|WR_C3|WR_CC|CM,\t0,\t\tI1,\t\t0,\tI3_33|EE },\n+{\"mtc3\",\t\t\"t,G,H\",\t0x4c800000, 0xffe007f8,\tRD_1|WR_C3|WR_CC|CM,\t0,\t\tI32,\t\t0,\tI3_33|EE },\n \n   /* Conflicts with the 4650's \"mul\" instruction.  Nobody's using the\n      4010 any more, so move this insn out of the way.  If the object\n@@ -2450,10 +2450,10 @@ const struct mips_opcode mips_builtin_opcodes[] =\n {\"dpsqx_s.w.ph\",\t\"7,s,t\",\t0x7c000670, 0xfc00e7ff, RD_2|RD_3|MOD_a,\t0,              0,\t\tD33,\t0 },\n {\"dpsqx_sa.w.ph\",\t\"7,s,t\",\t0x7c0006f0, 0xfc00e7ff, RD_2|RD_3|MOD_a,\t0,              0,\t\tD33,\t0 },\n /* Move bc0* after mftr and mttr to avoid opcode collision.  */\n-{\"bc0f\",\t\t\"p\",\t\t0x41000000, 0xffff0000,\tRD_CC|CBD,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|I37 },\n-{\"bc0fl\",\t\t\"p\",\t\t0x41020000, 0xffff0000,\tRD_CC|CBL,\t\t0,\t\tI2|T3,\t\t0,\tIOCT|IOCTP|IOCT2|I37 },\n-{\"bc0t\",\t\t\"p\",\t\t0x41010000, 0xffff0000,\tRD_CC|CBD,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|I37 },\n-{\"bc0tl\",\t\t\"p\",\t\t0x41030000, 0xffff0000,\tRD_CC|CBL,\t\t0,\t\tI2|T3,\t\t0,\tIOCT|IOCTP|IOCT2|I37 },\n+{\"bc0f\",\t\t\"p\",\t\t0x41000000, 0xffff0000,\tRD_CC|CBD,\t\t0,\t\tI1,\t\t0,\tI4_32 },\n+{\"bc0fl\",\t\t\"p\",\t\t0x41020000, 0xffff0000,\tRD_CC|CBL,\t\t0,\t\tI2|T3,\t\t0,\tI4_32 },\n+{\"bc0t\",\t\t\"p\",\t\t0x41010000, 0xffff0000,\tRD_CC|CBD,\t\t0,\t\tI1,\t\t0,\tI4_32 },\n+{\"bc0tl\",\t\t\"p\",\t\t0x41030000, 0xffff0000,\tRD_CC|CBL,\t\t0,\t\tI2|T3,\t\t0,\tI4_32 },\n /* ST Microelectronics Loongson-2E and -2F.  */\n {\"mult.g\",\t\t\"d,s,t\",\t0x7c000018, 0xfc0007ff,\tWR_1|RD_2|RD_3,\t\t0,\t\tIL2E,\t\t0,\t0 },\n {\"mult.g\",\t\t\"d,s,t\",\t0x70000010, 0xfc0007ff,\tWR_1|RD_2|RD_3,\t\t0,\t\tIL2F,\t\t0,\t0 },\n@@ -3396,20 +3396,20 @@ const struct mips_opcode mips_builtin_opcodes[] =\n {\"ginvt\",\t\t\"s,+\\\\\",\t0x7c0000bd, 0xfc1ffcff, RD_1,\t\t\t0,\t\t0,\t\tGINV,\t0 },\n \n /* RFE conflicts with the new Virt spec instruction tlbgp. */\n-{\"rfe\",\t\t\t\"\",\t\t0x42000010, 0xffffffff,\t0,\t\t\t0,\t\tI1|T3,\t\t0,\t0 },\n+{\"rfe\",\t\t\t\"\",\t\t0x42000010, 0xffffffff,\t0,\t\t\t0,\t\tI1|T3,\t\t0,\tI3_32 },\n \n /* No hazard protection on coprocessor instructions--they shouldn't\n    change the state of the processor and if they do it's up to the\n    user to put in nops as necessary.  These are at the end so that the\n    disassembler recognizes more specific versions first.  */\n {\"c0\",\t\t\t\"C\",\t\t0x42000000, 0xfe000000,\tCP,\t\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2 },\n {\"c1\",\t\t\t\"C\",\t\t0x46000000, 0xfe000000,\tFP_S,\t\t\t0,\t\tI1,\t\t0,\t0 },\n-{\"c2\",\t\t\t\"C\",\t\t0x4a000000, 0xfe000000,\tCP,\t\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2 },\n-{\"c3\",\t\t\t\"C\",\t\t0x4e000000, 0xfe000000,\tCP,\t\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2 },\n+{\"c2\",\t\t\t\"C\",\t\t0x4a000000, 0xfe000000,\tCP,\t\t\t0,\t\tI1,\t\t0,\tN54|IOCT|IOCTP|IOCT2 },\n+{\"c3\",\t\t\t\"C\",\t\t0x4e000000, 0xfe000000,\tCP,\t\t\t0,\t\tI1,\t\t0,\tI3_33 },\n {\"cop0\",\t\t\"C\",\t\t0,    (int) M_COP0,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2 },\n {\"cop1\",\t\t\"C\",\t\t0,    (int) M_COP1,\tINSN_MACRO,\t\tINSN2_M_FP_S,\tI1,\t\t0,\t0 },\n-{\"cop2\",\t\t\"C\",\t\t0,    (int) M_COP2,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2 },\n-{\"cop3\",\t\t\"C\",\t\t0,    (int) M_COP3,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2 },\n+{\"cop2\",\t\t\"C\",\t\t0,    (int) M_COP2,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\tN54|IOCT|IOCTP|IOCT2 },\n+{\"cop3\",\t\t\"C\",\t\t0,    (int) M_COP3,\tINSN_MACRO,\t\t0,\t\tI1,\t\t0,\tI3_33 },\n };\n \n #define MIPS_NUM_OPCODES \\"
    }
  ]
}