$date
	Fri May 26 19:17:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 1 ! ovfalu $end
$var wire 1 " Zero $end
$var wire 1 # Neg $end
$var wire 32 $ Alures [31:0] $end
$var reg 32 % SrcA [31:0] $end
$var reg 32 & SrcB [31:0] $end
$var reg 4 ' af [3:0] $end
$var reg 1 ( i $end
$scope module UUT $end
$var wire 1 # Neg $end
$var wire 32 ) SrcA [31:0] $end
$var wire 32 * SrcB [31:0] $end
$var wire 4 + af [3:0] $end
$var wire 1 ( i $end
$var wire 1 ! ovfalu $end
$var wire 1 " Zero $end
$var reg 32 , Alures [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 ,
b0 +
b100 *
b11 )
1(
b0 '
b100 &
b11 %
b111 $
0#
0"
0!
$end
#10
b1 '
b1 +
#20
1#
b11111111111111111111111111111111 $
b11111111111111111111111111111111 ,
b10 '
b10 +
#30
b11 '
b11 +
#40
1"
b0 $
b0 ,
0#
b100 '
b100 +
#50
0"
b111 $
b111 ,
b101 '
b101 +
#60
b110 '
b110 +
#70
b1000000000000000000 $
b1000000000000000000 ,
b111 '
b111 +
#80
b1 $
b1 ,
b1010 '
b1010 +
#90
b1011 '
b1011 +
#100
b111 $
b111 ,
b0 '
b0 +
0(
#110
b1 '
b1 +
#120
1#
b11111111111111111111111111111111 $
b11111111111111111111111111111111 ,
b10 '
b10 +
#130
b11 '
b11 +
#140
1"
b0 $
b0 ,
0#
b100 '
b100 +
#150
0"
b111 $
b111 ,
b101 '
b101 +
#160
b110 '
b110 +
#170
b11111111111111111111111111111000 $
b11111111111111111111111111111000 ,
b111 '
b111 +
#180
b1 $
b1 ,
b1010 '
b1010 +
#190
b1011 '
b1011 +
#200
