<annotationInfo>
<annotationInfo>
<item  id="21" filename="Demo/source/DWT.cpp" linenumber="41" name="data_input" contextFuncName="DWT" moduleName="DWT" rtlName="data_input_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="22" filename="Demo/source/DWT.cpp" linenumber="42" name="data_store" contextFuncName="DWT" moduleName="DWT" rtlName="data_store_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="23" filename="Demo/source/DWT.cpp" linenumber="43" name="data_output" contextFuncName="DWT" moduleName="DWT" rtlName="data_output_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="30" filename="Demo/source/DWT.cpp" linenumber="25" name="tmp_i" contextFuncName="ReadData" moduleName="DWT" rtlName="tmp_i_fu_591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="34" filename="Demo/source/DWT.cpp" linenumber="27" name="tmp_1_i" contextFuncName="ReadData" moduleName="DWT" rtlName="tmp_1_i_fu_602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="36" filename="Demo/source/DWT.cpp" linenumber="27" name="tmp_2_i" contextFuncName="ReadData" moduleName="DWT" rtlName="tmp_2_i_fu_615_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="43" filename="Demo/source/DWT.cpp" linenumber="30" name="tmp_3_i" contextFuncName="ReadData" moduleName="DWT" rtlName="tmp_3_i_fu_620_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="44" filename="Demo/source/DWT.cpp" linenumber="30" name="read_ready_write_ass" contextFuncName="ReadData" moduleName="DWT" rtlName="read_ready_write_ass_fu_626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="45" filename="Demo/source/DWT.cpp" linenumber="30" name="read_ready_write_ass_1" contextFuncName="ReadData" moduleName="DWT" rtlName="read_ready" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="46" filename="Demo/source/DWT.cpp" linenumber="30" name="read_over_write_assi" contextFuncName="ReadData" moduleName="DWT" rtlName="read_over" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="54" filename="Demo/source/DWT.cpp" linenumber="52" name="indvarinc" contextFuncName="DWT" moduleName="DWT" rtlName="indvarinc_fu_642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="55" filename="Demo/source/DWT.cpp" linenumber="52" name="tmp_5" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_5_fu_648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="58" filename="Demo/source/DWT.cpp" linenumber="52" name="tmp_6" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_6_fu_653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="66" filename="Demo/source/DWT.cpp" linenumber="53" name="indvarinc1" contextFuncName="DWT" moduleName="DWT" rtlName="indvarinc1_fu_659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="71" filename="Demo/source/DWT.cpp" linenumber="53" name="indvarinc2" contextFuncName="DWT" moduleName="DWT" rtlName="indvarinc2_fu_665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="72" filename="Demo/source/DWT.cpp" linenumber="53" name="tmp" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_fu_671_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="73" filename="Demo/source/DWT.cpp" linenumber="53" name="tmp_7" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_7_fu_679_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="76" filename="Demo/source/DWT.cpp" linenumber="53" name="tmp_9" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_9_fu_684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="81" filename="Demo/source/DWT.cpp" linenumber="53" name="tmp_s" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_s_fu_690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="88" filename="Demo/source/DWT.cpp" linenumber="54" name="indvarinc3" contextFuncName="DWT" moduleName="DWT" rtlName="indvarinc3_fu_696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="89" filename="Demo/source/DWT.cpp" linenumber="54" name="tmp_1" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_1_fu_702_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="92" filename="Demo/source/DWT.cpp" linenumber="54" name="tmp_2" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_2_fu_707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="100" filename="Demo/source/DWT.cpp" linenumber="72" name="exitcond5" contextFuncName="DWT" moduleName="DWT" rtlName="exitcond5_fu_713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="102" filename="Demo/source/DWT.cpp" linenumber="72" name="i_1" contextFuncName="DWT" moduleName="DWT" rtlName="i_1_fu_719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="105" filename="Demo/source/DWT.cpp" linenumber="73" name="tmp_3" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_3_fu_725_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="116" filename="Demo/source/DWT.cpp" linenumber="75" name="exitcond4" contextFuncName="DWT" moduleName="DWT" rtlName="exitcond4_fu_730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="118" filename="Demo/source/DWT.cpp" linenumber="75" name="level_1" contextFuncName="DWT" moduleName="DWT" rtlName="level_1_fu_736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="121" filename="Demo/source/DWT.cpp" linenumber="77" name="tmp_4" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_4_fu_742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="122" filename="Demo/source/DWT.cpp" linenumber="75" name="tmp_8" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_8_fu_748_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="123" filename="Demo/source/DWT.cpp" linenumber="75" name="p_shl_cast" contextFuncName="DWT" moduleName="DWT" rtlName="p_shl_cast_fu_756_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="124" filename="Demo/source/DWT.cpp" linenumber="75" name="tmp_10" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_10_fu_760_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="125" filename="Demo/source/DWT.cpp" linenumber="85" name="p_shl1_cast" contextFuncName="DWT" moduleName="DWT" rtlName="p_shl1_cast_fu_768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="126" filename="Demo/source/DWT.cpp" linenumber="85" name="tmp_16" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_16_fu_772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="127" filename="Demo/source/DWT.cpp" linenumber="75" name="tmp_19" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_19_fu_778_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="128" filename="Demo/source/DWT.cpp" linenumber="77" name="tmp_50_cast" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_50_cast_fu_786_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="132" filename="Demo/source/DWT.cpp" linenumber="77" name="tmp_12" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_12_fu_828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="133" filename="Demo/source/DWT.cpp" linenumber="77" name="n_1" contextFuncName="DWT" moduleName="DWT" rtlName="n_1_fu_833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="139" filename="Demo/source/DWT.cpp" linenumber="80" name="tmp_42" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_42_fu_839_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="140" filename="Demo/source/DWT.cpp" linenumber="85" name="tmp_17" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_17_fu_845_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="141" filename="Demo/source/DWT.cpp" linenumber="86" name="tmp_43" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_43_fu_850_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="142" filename="Demo/source/DWT.cpp" linenumber="86" name="tmp_44" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_44_fu_854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="143" filename="Demo/source/DWT.cpp" linenumber="86" name="tmp_54_cast" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_54_cast_fu_859_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="149" filename="Demo/source/DWT.cpp" linenumber="80" name="tmp_23" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_23_fu_926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="150" filename="Demo/source/DWT.cpp" linenumber="80" name="k_1" contextFuncName="DWT" moduleName="DWT" rtlName="k_1_fu_931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="156" filename="Demo/source/DWT.cpp" linenumber="83" name="tmp_29" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_29_fu_937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="159" filename="Demo/source/DWT.cpp" linenumber="85" name="tmp_31" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_31_fu_943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="160" filename="Demo/source/DWT.cpp" linenumber="85" name="tmp_32" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_32_fu_948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="163" filename="Demo/source/DWT.cpp" linenumber="85" name="tmp_51" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_51_fu_953_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="164" filename="Demo/source/DWT.cpp" linenumber="85" name="tmp_52" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_52_fu_957_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="165" filename="Demo/source/DWT.cpp" linenumber="85" name="tmp_58_cast" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_58_cast_fu_962_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="169" filename="Demo/source/DWT.cpp" linenumber="85" name="tmp_34" contextFuncName="DWT" moduleName="DWT" rtlName="DWT_fmul_32ns_32ncud_U3" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="171" filename="Demo/source/DWT.cpp" linenumber="85" name="tmp_35" contextFuncName="DWT" moduleName="DWT" rtlName="DWT_fadd_32ns_32nbkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="174" filename="Demo/source/DWT.cpp" linenumber="86" name="tmp_37" contextFuncName="DWT" moduleName="DWT" rtlName="DWT_fmul_32ns_32ncud_U4" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="176" filename="Demo/source/DWT.cpp" linenumber="86" name="tmp_38" contextFuncName="DWT" moduleName="DWT" rtlName="DWT_fadd_32ns_32nbkb_U2" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="184" filename="Demo/source/DWT.cpp" linenumber="90" name="tmp_20" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_20_fu_864_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="185" filename="Demo/source/DWT.cpp" linenumber="90" name="p_neg" contextFuncName="DWT" moduleName="DWT" rtlName="p_neg_fu_872_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="186" filename="Demo/source/DWT.cpp" linenumber="90" name="p_lshr" contextFuncName="DWT" moduleName="DWT" rtlName="p_lshr_fu_878_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="187" filename="Demo/source/DWT.cpp" linenumber="90" name="tmp_30" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_30_fu_888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="188" filename="Demo/source/DWT.cpp" linenumber="90" name="p_neg_t" contextFuncName="DWT" moduleName="DWT" rtlName="p_neg_t_fu_892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="189" filename="Demo/source/DWT.cpp" linenumber="90" name="p_lshr_f" contextFuncName="DWT" moduleName="DWT" rtlName="p_lshr_f_fu_898_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="190" filename="Demo/source/DWT.cpp" linenumber="90" name="tmp_33" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_33_fu_908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="191" filename="Demo/source/DWT.cpp" linenumber="90" name="i_7" contextFuncName="DWT" moduleName="DWT" rtlName="i_7_fu_912_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="192" filename="Demo/source/DWT.cpp" linenumber="92" name="tmp_14" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_14_fu_920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="196" filename="Demo/source/DWT.cpp" linenumber="92" name="i2_cast" contextFuncName="DWT" moduleName="DWT" rtlName="i2_cast_fu_968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="197" filename="Demo/source/DWT.cpp" linenumber="92" name="tmp_22" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_22_fu_972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="198" filename="Demo/source/DWT.cpp" linenumber="92" name="i_2" contextFuncName="DWT" moduleName="DWT" rtlName="i_2_fu_977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="204" filename="Demo/source/DWT.cpp" linenumber="94" name="tmp_25" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_25_fu_983_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="205" filename="Demo/source/DWT.cpp" linenumber="94" name="tmp_26" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_26_fu_991_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="208" filename="Demo/source/DWT.cpp" linenumber="94" name="tmp_27" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_27_fu_996_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="217" filename="Demo/source/DWT.cpp" linenumber="95" name="tmp_50" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_50_fu_1001_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="218" filename="Demo/source/DWT.cpp" linenumber="95" name="icmp" contextFuncName="DWT" moduleName="DWT" rtlName="icmp_fu_1011_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="224" filename="Demo/source/DWT.cpp" linenumber="97" name="tmp_36" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_36_fu_1017_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="228" filename="Demo/source/DWT.cpp" linenumber="95" name="i_3" contextFuncName="DWT" moduleName="DWT" rtlName="i_3_fu_1022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="234" filename="Demo/source/DWT.cpp" linenumber="98" name="i4_cast" contextFuncName="DWT" moduleName="DWT" rtlName="i4_cast_fu_1028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="235" filename="Demo/source/DWT.cpp" linenumber="98" name="tmp_40" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_40_fu_1032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="236" filename="Demo/source/DWT.cpp" linenumber="98" name="i_4" contextFuncName="DWT" moduleName="DWT" rtlName="i_4_fu_1037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="242" filename="Demo/source/DWT.cpp" linenumber="98" name="tmp_53" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_53_fu_1043_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="243" filename="Demo/source/DWT.cpp" linenumber="100" name="tmp_43_cast" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_43_cast_fu_1047_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="244" filename="Demo/source/DWT.cpp" linenumber="100" name="tmp_54" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_54_fu_1055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="245" filename="Demo/source/DWT.cpp" linenumber="100" name="tmp_59_cast" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_59_cast_fu_1060_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="248" filename="Demo/source/DWT.cpp" linenumber="100" name="tmp_55" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_55_fu_1065_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="249" filename="Demo/source/DWT.cpp" linenumber="100" name="tmp_56" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_56_fu_1069_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="250" filename="Demo/source/DWT.cpp" linenumber="100" name="tmp_60_cast" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_60_cast_fu_1073_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="259" filename="Demo/source/DWT.cpp" linenumber="101" name="tmp_57" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_57_fu_1078_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="260" filename="Demo/source/DWT.cpp" linenumber="101" name="icmp5" contextFuncName="DWT" moduleName="DWT" rtlName="icmp5_fu_1088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="266" filename="Demo/source/DWT.cpp" linenumber="103" name="tmp_58" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_58_fu_1094_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="267" filename="Demo/source/DWT.cpp" linenumber="103" name="tmp_59" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_59_fu_1098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="268" filename="Demo/source/DWT.cpp" linenumber="103" name="tmp_61_cast" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_61_cast_fu_1103_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="272" filename="Demo/source/DWT.cpp" linenumber="101" name="i_5" contextFuncName="DWT" moduleName="DWT" rtlName="i_5_fu_1108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="278" filename="Demo/source/DWT.cpp" linenumber="104" name="exitcond3" contextFuncName="DWT" moduleName="DWT" rtlName="exitcond3_fu_1114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="280" filename="Demo/source/DWT.cpp" linenumber="104" name="i_6" contextFuncName="DWT" moduleName="DWT" rtlName="i_6_fu_1120_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="283" filename="Demo/source/DWT.cpp" linenumber="105" name="tmp_48" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_48_fu_1126_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="294" filename="Demo/source/DWT.cpp" linenumber="114" name="tmp_11" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_11_fu_800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="298" filename="Demo/source/DWT.cpp" linenumber="116" name="tmp_13" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_13_fu_810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="301" filename="Demo/source/DWT.cpp" linenumber="119" name="tmp_18" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_18_fu_816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="307" filename="Demo/source/DWT.cpp" linenumber="116" name="tmp_45" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_45_fu_1131_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="308" filename="Demo/source/DWT.cpp" linenumber="119" name="tmp_47" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_47_fu_1135_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="309" filename="Demo/source/DWT.cpp" linenumber="122" name="tmp_56_cast" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_56_cast_fu_1139_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="310" filename="Demo/source/DWT.cpp" linenumber="122" name="tmp_49" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_49_fu_1147_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="311" filename="Demo/source/DWT.cpp" linenumber="122" name="tmp_57_cast" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_57_cast_fu_1153_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<item  id="316" filename="Demo/source/DWT.cpp" linenumber="124" name="tmp_21" contextFuncName="DWT" moduleName="DWT" rtlName="tmp_21_fu_1158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\DWT"><\/item>
<\/annotationInfo>
</annotationInfo>
