{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575610479498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575610479498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 00:34:39 2019 " "Processing started: Fri Dec 06 00:34:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575610479498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575610479498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off antfarm -c antfarm " "Command: quartus_map --read_settings_files=on --write_settings_files=off antfarm -c antfarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575610479498 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575610479915 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type block.v(6) " "Verilog HDL Declaration warning at block.v(6): \"type\" is SystemVerilog-2005 keyword" {  } { { "block.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/block.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1575610479965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.v 1 1 " "Found 1 design units, including 1 entities, in source file block.v" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610479966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610479966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antfarm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file antfarm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 antfarm " "Found entity 1: antfarm" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610479969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610479969 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MovePopRegistere.v " "Can't analyze file -- file MovePopRegistere.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1575610479974 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MovePopRegister.v(18) " "Verilog HDL information at MovePopRegister.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "MovePopRegister.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/MovePopRegister.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575610479977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movepopregister.v 1 1 " "Found 1 design units, including 1 entities, in source file movepopregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 MovePopRegister " "Found entity 1: MovePopRegister" {  } { { "MovePopRegister.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/MovePopRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610479977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610479977 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "3BitPopRegisterNode.v " "Can't analyze file -- file 3BitPopRegisterNode.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1575610479982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitpopregisternode.v 1 1 " "Found 1 design units, including 1 entities, in source file threebitpopregisternode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThreeBitPopRegisterNode " "Found entity 1: ThreeBitPopRegisterNode" {  } { { "ThreeBitPopRegisterNode.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/ThreeBitPopRegisterNode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610479985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610479985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitby3popregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file threebitby3popregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 threeBitby3popregister " "Found entity 1: threeBitby3popregister" {  } { { "threeBitby3popregister.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/threeBitby3popregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610479987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610479987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610479991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610479991 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 testController.v(14) " "Verilog HDL Expression warning at testController.v(14): truncated literal to match 4 bits" {  } { { "testController.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/testController.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1575610479993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file testcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 testController " "Found entity 1: testController" {  } { { "testController.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/testController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610479994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610479994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threetofour.v 1 1 " "Found 1 design units, including 1 entities, in source file threetofour.v" { { "Info" "ISGN_ENTITY_NAME" "1 threeToFour " "Found entity 1: threeToFour" {  } { { "threeToFour.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/threeToFour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610479996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610479996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/popregistertest.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/popregistertest.v" { { "Info" "ISGN_ENTITY_NAME" "1 PopRegisterTest " "Found entity 1: PopRegisterTest" {  } { { "output_files/PopRegisterTest.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/PopRegisterTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480000 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "blockV2.v(193) " "Verilog HDL information at blockV2.v(193): always construct contains both blocking and non-blocking assignments" {  } { { "blockV2.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/blockV2.v" 193 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575610480003 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "blockV2.v(232) " "Verilog HDL information at blockV2.v(232): always construct contains both blocking and non-blocking assignments" {  } { { "blockV2.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/blockV2.v" 232 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575610480003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockv2.v 1 1 " "Found 1 design units, including 1 entities, in source file blockv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockV2 " "Found entity 1: blockV2" {  } { { "blockV2.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/blockV2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockdisp.v 1 1 " "Found 1 design units, including 1 entities, in source file blockdisp.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockDisp " "Found entity 1: blockDisp" {  } { { "blockDisp.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/blockDisp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/seneriouno.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/seneriouno.v" { { "Info" "ISGN_ENTITY_NAME" "1 senerioUno " "Found entity 1: senerioUno" {  } { { "output_files/senerioUno.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/senerioUno.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/displayencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/displayencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayEncoder " "Found entity 1: displayEncoder" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480011 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkdiv.v(11) " "Verilog HDL information at clkdiv.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/clkdiv.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/clkdiv.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575610480014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "output_files/clkdiv.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/probe.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 probe " "Found entity 1: probe" {  } { { "output_files/probe.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/probe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga640x480.v 1 1 " "Found 1 design units, including 1 entities, in source file vga640x480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga640x480 " "Found entity 1: vga640x480" {  } { { "vga640x480.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga640x480.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/matrixencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/matrixencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrixEncoder " "Found entity 1: matrixEncoder" {  } { { "output_files/matrixEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/matrixEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480025 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/matrixEncoderV2.v " "Can't analyze file -- file output_files/matrixEncoderV2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1575610480029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/row2bus.v 2 2 " "Found 2 design units, including 2 entities, in source file output_files/row2bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 row2bus " "Found entity 1: row2bus" {  } { { "output_files/row2bus.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/row2bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480032 ""} { "Info" "ISGN_ENTITY_NAME" "2 dispToBlock " "Found entity 2: dispToBlock" {  } { { "output_files/row2bus.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/row2bus.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/columnencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/columnencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ColumnEncoder " "Found entity 1: ColumnEncoder" {  } { { "output_files/ColumnEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/ColumnEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480035 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 ColumnRAM.v(34) " "Verilog HDL Expression warning at ColumnRAM.v(34): truncated literal to match 12 bits" {  } { { "output_files/ColumnRAM.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/ColumnRAM.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1575610480038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/columnram.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/columnram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ColumnRAM " "Found entity 1: ColumnRAM" {  } { { "output_files/ColumnRAM.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/ColumnRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480039 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 ColRam2Mat.v(200) " "Verilog HDL Expression warning at ColRam2Mat.v(200): truncated literal to match 3 bits" {  } { { "output_files/ColRam2Mat.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/ColRam2Mat.v" 200 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1575610480042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/colram2mat.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/colram2mat.v" { { "Info" "ISGN_ENTITY_NAME" "1 ColRam2Mat " "Found entity 1: ColRam2Mat" {  } { { "output_files/ColRam2Mat.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/ColRam2Mat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/disp2vgaencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/disp2vgaencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp2VGAencoder " "Found entity 1: disp2VGAencoder" {  } { { "output_files/disp2VGAencoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/disp2VGAencoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/columnencoderv2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/columnencoderv2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 columnencoderV2 " "Found entity 1: columnencoderV2" {  } { { "output_files/columnencoderV2.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/columnencoderV2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480048 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/nineBlocks.bdf " "Can't analyze file -- file output_files/nineBlocks.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1575610480052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/threecolumns.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/threecolumns.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 threeColumns " "Found entity 1: threeColumns" {  } { { "output_files/threeColumns.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/threeColumns.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/errorspacepush.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/errorspacepush.v" { { "Info" "ISGN_ENTITY_NAME" "1 errorSpacePush " "Found entity 1: errorSpacePush" {  } { { "output_files/errorSpacePush.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/errorSpacePush.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iterativeselector.v 1 1 " "Found 1 design units, including 1 entities, in source file iterativeselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 iterativeSelector " "Found entity 1: iterativeSelector" {  } { { "iterativeSelector.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/iterativeSelector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga2.v 1 1 " "Found 1 design units, including 1 entities, in source file vga2.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga2 " "Found entity 1: vga2" {  } { { "vga2.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480067 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "kevansVGA.v(39) " "Verilog HDL information at kevansVGA.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "kevansVGA.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/kevansVGA.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575610480070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kevansvga.v 1 1 " "Found 1 design units, including 1 entities, in source file kevansvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 kevansVGA " "Found entity 1: kevansVGA" {  } { { "kevansVGA.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/kevansVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kevansvgatesterthing.v 1 1 " "Found 1 design units, including 1 entities, in source file kevansvgatesterthing.v" { { "Info" "ISGN_ENTITY_NAME" "1 kevansVGAtesterthing " "Found entity 1: kevansVGAtesterthing" {  } { { "kevansVGAtesterthing.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/kevansVGAtesterthing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575610480075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575610480075 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst vga2.v(63) " "Verilog HDL Implicit Net warning at vga2.v(63): created implicit net for \"rst\"" {  } { { "vga2.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga2.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575610480075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "antfarm " "Elaborating entity \"antfarm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575610480190 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "GLED\[8..0\] " "Pin \"GLED\[8..0\]\" is missing source" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1960 1832 2008 -1944 "GLED\[8..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1575610480190 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk probe inst " "Port \"clk\" of type probe and instance \"inst\" is missing source signal" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2312 1800 2048 -2104 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1575610480190 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "RLED\[8..0\] " "Pin \"RLED\[8..0\]\" is missing source" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1944 1832 2008 -1928 "RLED\[8..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1575610480190 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk " "Pin \"clk\" not connected" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1896 1360 1536 -1880 "clk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1575610480190 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "en " "Pin \"en\" not connected" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1608 1008 1184 -1592 "en" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1575610480191 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "setinputs " "Pin \"setinputs\" not connected" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1464 1792 1968 -1448 "setinputs\[8..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1575610480191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kevansVGA kevansVGA:inst8 " "Elaborating entity \"kevansVGA\" for hierarchy \"kevansVGA:inst8\"" {  } { { "antfarm.bdf" "inst8" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1952 2120 2360 -1808 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575610480192 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setL kevansVGA.v(22) " "Verilog HDL or VHDL warning at kevansVGA.v(22): object \"setL\" assigned a value but never read" {  } { { "kevansVGA.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/kevansVGA.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575610480193 "|antfarm|kevansVGA:inst8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blocks kevansVGA.v(23) " "Verilog HDL or VHDL warning at kevansVGA.v(23): object \"blocks\" assigned a value but never read" {  } { { "kevansVGA.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/kevansVGA.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575610480193 "|antfarm|kevansVGA:inst8"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cur_B kevansVGA.v(38) " "Verilog HDL warning at kevansVGA.v(38): object cur_B used but never assigned" {  } { { "kevansVGA.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/kevansVGA.v" 38 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1575610480193 "|antfarm|kevansVGA:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 kevansVGA.v(23) " "Verilog HDL assignment warning at kevansVGA.v(23): truncated value with size 32 to match size of target (1)" {  } { { "kevansVGA.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/kevansVGA.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575610480193 "|antfarm|kevansVGA:inst8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cur_B\[3\] 0 kevansVGA.v(38) " "Net \"cur_B\[3\]\" at kevansVGA.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "kevansVGA.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/kevansVGA.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1575610480199 "|antfarm|kevansVGA:inst8"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R\[2..0\] kevansVGA.v(9) " "Output port \"VGA_R\[2..0\]\" at kevansVGA.v(9) has no driver" {  } { { "kevansVGA.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/kevansVGA.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575610480199 "|antfarm|kevansVGA:inst8"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G\[2..0\] kevansVGA.v(10) " "Output port \"VGA_G\[2..0\]\" at kevansVGA.v(10) has no driver" {  } { { "kevansVGA.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/kevansVGA.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575610480199 "|antfarm|kevansVGA:inst8"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B\[2..0\] kevansVGA.v(11) " "Output port \"VGA_B\[2..0\]\" at kevansVGA.v(11) has no driver" {  } { { "kevansVGA.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/kevansVGA.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575610480199 "|antfarm|kevansVGA:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga640x480 kevansVGA:inst8\|vga640x480:display " "Elaborating entity \"vga640x480\" for hierarchy \"kevansVGA:inst8\|vga640x480:display\"" {  } { { "kevansVGA.v" "display" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/kevansVGA.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575610480231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(33) " "Verilog HDL assignment warning at vga640x480.v(33): truncated value with size 32 to match size of target (10)" {  } { { "vga640x480.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga640x480.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575610480231 "|antfarm|vga:inst1|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga640x480.v(34) " "Verilog HDL assignment warning at vga640x480.v(34): truncated value with size 32 to match size of target (9)" {  } { { "vga640x480.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga640x480.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575610480232 "|antfarm|vga:inst1|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(60) " "Verilog HDL assignment warning at vga640x480.v(60): truncated value with size 32 to match size of target (10)" {  } { { "vga640x480.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga640x480.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575610480232 "|antfarm|vga:inst1|vga640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(63) " "Verilog HDL assignment warning at vga640x480.v(63): truncated value with size 32 to match size of target (10)" {  } { { "vga640x480.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/vga640x480.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575610480232 "|antfarm|vga:inst1|vga640x480:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kevansVGAtesterthing kevansVGAtesterthing:inst7 " "Elaborating entity \"kevansVGAtesterthing\" for hierarchy \"kevansVGAtesterthing:inst7\"" {  } { { "antfarm.bdf" "inst7" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1920 1864 2016 -1840 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575610480233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 kevansVGAtesterthing.v(33) " "Verilog HDL assignment warning at kevansVGAtesterthing.v(33): truncated value with size 32 to match size of target (2)" {  } { { "kevansVGAtesterthing.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/kevansVGAtesterthing.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575610480234 "|antfarm|kevansVGAtesterthing:inst7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[47..26\] kevansVGAtesterthing.v(2) " "Output port \"out\[47..26\]\" at kevansVGAtesterthing.v(2) has no driver" {  } { { "kevansVGAtesterthing.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/kevansVGAtesterthing.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575610480234 "|antfarm|kevansVGAtesterthing:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "probe probe:inst " "Elaborating entity \"probe\" for hierarchy \"probe:inst\"" {  } { { "antfarm.bdf" "inst" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2312 1800 2048 -2104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575610480235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockDisp probe:inst\|blockDisp:inst_blockDisp1 " "Elaborating entity \"blockDisp\" for hierarchy \"probe:inst\|blockDisp:inst_blockDisp1\"" {  } { { "output_files/probe.v" "inst_blockDisp1" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/probe.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575610480238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayEncoder probe:inst\|displayEncoder:inst_displayEncoder1 " "Elaborating entity \"displayEncoder\" for hierarchy \"probe:inst\|displayEncoder:inst_displayEncoder1\"" {  } { { "output_files/probe.v" "inst_displayEncoder1" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/probe.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575610480243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 displayEncoder.v(15) " "Verilog HDL assignment warning at displayEncoder.v(15): truncated value with size 32 to match size of target (8)" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575610480244 "|antfarm|probe:inst|displayEncoder:inst_displayEncoder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 displayEncoder.v(17) " "Verilog HDL assignment warning at displayEncoder.v(17): truncated value with size 8 to match size of target (4)" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575610480244 "|antfarm|probe:inst|displayEncoder:inst_displayEncoder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 displayEncoder.v(19) " "Verilog HDL assignment warning at displayEncoder.v(19): truncated value with size 32 to match size of target (8)" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575610480244 "|antfarm|probe:inst|displayEncoder:inst_displayEncoder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 displayEncoder.v(21) " "Verilog HDL assignment warning at displayEncoder.v(21): truncated value with size 32 to match size of target (8)" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575610480244 "|antfarm|probe:inst|displayEncoder:inst_displayEncoder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 displayEncoder.v(23) " "Verilog HDL assignment warning at displayEncoder.v(23): truncated value with size 8 to match size of target (4)" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575610480244 "|antfarm|probe:inst|displayEncoder:inst_displayEncoder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 displayEncoder.v(25) " "Verilog HDL assignment warning at displayEncoder.v(25): truncated value with size 32 to match size of target (8)" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575610480244 "|antfarm|probe:inst|displayEncoder:inst_displayEncoder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 displayEncoder.v(27) " "Verilog HDL assignment warning at displayEncoder.v(27): truncated value with size 32 to match size of target (8)" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575610480245 "|antfarm|probe:inst|displayEncoder:inst_displayEncoder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 displayEncoder.v(29) " "Verilog HDL assignment warning at displayEncoder.v(29): truncated value with size 8 to match size of target (4)" {  } { { "output_files/displayEncoder.v" "" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/displayEncoder.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575610480245 "|antfarm|probe:inst|displayEncoder:inst_displayEncoder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display probe:inst\|display:inst_11 " "Elaborating entity \"display\" for hierarchy \"probe:inst\|display:inst_11\"" {  } { { "output_files/probe.v" "inst_11" { Text "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/probe.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575610480246 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1575610480830 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GLED\[8\] GND " "Pin \"GLED\[8\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1960 1832 2008 -1944 "GLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|GLED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GLED\[7\] GND " "Pin \"GLED\[7\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1960 1832 2008 -1944 "GLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|GLED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GLED\[6\] GND " "Pin \"GLED\[6\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1960 1832 2008 -1944 "GLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|GLED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GLED\[5\] GND " "Pin \"GLED\[5\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1960 1832 2008 -1944 "GLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|GLED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GLED\[4\] GND " "Pin \"GLED\[4\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1960 1832 2008 -1944 "GLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|GLED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GLED\[3\] GND " "Pin \"GLED\[3\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1960 1832 2008 -1944 "GLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|GLED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GLED\[2\] GND " "Pin \"GLED\[2\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1960 1832 2008 -1944 "GLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|GLED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GLED\[1\] GND " "Pin \"GLED\[1\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1960 1832 2008 -1944 "GLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|GLED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GLED\[0\] GND " "Pin \"GLED\[0\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1960 1832 2008 -1944 "GLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|GLED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutA\[6\] GND " "Pin \"hexoutA\[6\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2152 2152 2328 -2136 "hexoutA\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutA\[5\] GND " "Pin \"hexoutA\[5\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2152 2152 2328 -2136 "hexoutA\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutA\[4\] GND " "Pin \"hexoutA\[4\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2152 2152 2328 -2136 "hexoutA\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutA\[3\] GND " "Pin \"hexoutA\[3\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2152 2152 2328 -2136 "hexoutA\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutA\[2\] GND " "Pin \"hexoutA\[2\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2152 2152 2328 -2136 "hexoutA\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutA\[1\] GND " "Pin \"hexoutA\[1\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2152 2152 2328 -2136 "hexoutA\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutA\[0\] GND " "Pin \"hexoutA\[0\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2152 2152 2328 -2136 "hexoutA\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutB\[6\] GND " "Pin \"hexoutB\[6\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2176 2152 2328 -2160 "hexoutB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutB\[5\] GND " "Pin \"hexoutB\[5\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2176 2152 2328 -2160 "hexoutB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutB\[4\] GND " "Pin \"hexoutB\[4\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2176 2152 2328 -2160 "hexoutB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutB\[3\] GND " "Pin \"hexoutB\[3\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2176 2152 2328 -2160 "hexoutB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutB\[2\] GND " "Pin \"hexoutB\[2\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2176 2152 2328 -2160 "hexoutB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutB\[1\] GND " "Pin \"hexoutB\[1\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2176 2152 2328 -2160 "hexoutB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutB\[0\] GND " "Pin \"hexoutB\[0\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2176 2152 2328 -2160 "hexoutB\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutC\[6\] GND " "Pin \"hexoutC\[6\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2192 2152 2328 -2176 "hexoutC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutC\[5\] GND " "Pin \"hexoutC\[5\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2192 2152 2328 -2176 "hexoutC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutC\[4\] GND " "Pin \"hexoutC\[4\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2192 2152 2328 -2176 "hexoutC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutC\[3\] GND " "Pin \"hexoutC\[3\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2192 2152 2328 -2176 "hexoutC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutC\[2\] GND " "Pin \"hexoutC\[2\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2192 2152 2328 -2176 "hexoutC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutC\[1\] GND " "Pin \"hexoutC\[1\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2192 2152 2328 -2176 "hexoutC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutC\[0\] GND " "Pin \"hexoutC\[0\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2192 2152 2328 -2176 "hexoutC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutD\[6\] GND " "Pin \"hexoutD\[6\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2216 2152 2328 -2200 "hexoutD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutD\[5\] GND " "Pin \"hexoutD\[5\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2216 2152 2328 -2200 "hexoutD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutD\[4\] GND " "Pin \"hexoutD\[4\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2216 2152 2328 -2200 "hexoutD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutD\[3\] GND " "Pin \"hexoutD\[3\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2216 2152 2328 -2200 "hexoutD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutD\[2\] GND " "Pin \"hexoutD\[2\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2216 2152 2328 -2200 "hexoutD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutD\[1\] GND " "Pin \"hexoutD\[1\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2216 2152 2328 -2200 "hexoutD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hexoutD\[0\] GND " "Pin \"hexoutD\[0\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -2216 2152 2328 -2200 "hexoutD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|hexoutD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RLED\[8\] GND " "Pin \"RLED\[8\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1944 1832 2008 -1928 "RLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|RLED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RLED\[7\] GND " "Pin \"RLED\[7\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1944 1832 2008 -1928 "RLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|RLED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RLED\[6\] GND " "Pin \"RLED\[6\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1944 1832 2008 -1928 "RLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|RLED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RLED\[5\] GND " "Pin \"RLED\[5\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1944 1832 2008 -1928 "RLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|RLED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RLED\[4\] GND " "Pin \"RLED\[4\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1944 1832 2008 -1928 "RLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|RLED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RLED\[3\] GND " "Pin \"RLED\[3\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1944 1832 2008 -1928 "RLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|RLED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RLED\[2\] GND " "Pin \"RLED\[2\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1944 1832 2008 -1928 "RLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|RLED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RLED\[1\] GND " "Pin \"RLED\[1\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1944 1832 2008 -1928 "RLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|RLED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RLED\[0\] GND " "Pin \"RLED\[0\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1944 1832 2008 -1928 "RLED\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|RLED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLUE\[3\] GND " "Pin \"VGA_BLUE\[3\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1864 2416 2594 -1848 "VGA_BLUE\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|VGA_BLUE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLUE\[2\] GND " "Pin \"VGA_BLUE\[2\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1864 2416 2594 -1848 "VGA_BLUE\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|VGA_BLUE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLUE\[1\] GND " "Pin \"VGA_BLUE\[1\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1864 2416 2594 -1848 "VGA_BLUE\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|VGA_BLUE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLUE\[0\] GND " "Pin \"VGA_BLUE\[0\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1864 2416 2594 -1848 "VGA_BLUE\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|VGA_BLUE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[2\] GND " "Pin \"VGA_GREEN\[2\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1880 2416 2605 -1864 "VGA_GREEN\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|VGA_GREEN[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[1\] GND " "Pin \"VGA_GREEN\[1\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1880 2416 2605 -1864 "VGA_GREEN\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|VGA_GREEN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[0\] GND " "Pin \"VGA_GREEN\[0\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1880 2416 2605 -1864 "VGA_GREEN\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|VGA_GREEN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RED\[2\] GND " "Pin \"VGA_RED\[2\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1896 2416 2592 -1880 "VGA_RED\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|VGA_RED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RED\[1\] GND " "Pin \"VGA_RED\[1\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1896 2416 2592 -1880 "VGA_RED\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|VGA_RED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RED\[0\] GND " "Pin \"VGA_RED\[0\]\" is stuck at GND" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1896 2416 2592 -1880 "VGA_RED\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575610480915 "|antfarm|VGA_RED[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575610480915 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lab7 " "Ignored assignments for entity \"Lab7\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lab7 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lab7 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lab7 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1575610481001 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1575610481001 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/quartus/projects/antfarm/output_files/antfarm.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/quartus/projects/antfarm/output_files/antfarm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1575610481055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575610481178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575610481178 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1896 1360 1536 -1880 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575610481238 "|antfarm|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en " "No output dependent on input pin \"en\"" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1608 1008 1184 -1592 "en" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575610481238 "|antfarm|en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "setinputs\[8\] " "No output dependent on input pin \"setinputs\[8\]\"" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1464 1792 1968 -1448 "setinputs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575610481238 "|antfarm|setinputs[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "setinputs\[7\] " "No output dependent on input pin \"setinputs\[7\]\"" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1464 1792 1968 -1448 "setinputs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575610481238 "|antfarm|setinputs[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "setinputs\[6\] " "No output dependent on input pin \"setinputs\[6\]\"" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1464 1792 1968 -1448 "setinputs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575610481238 "|antfarm|setinputs[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "setinputs\[5\] " "No output dependent on input pin \"setinputs\[5\]\"" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1464 1792 1968 -1448 "setinputs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575610481238 "|antfarm|setinputs[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "setinputs\[4\] " "No output dependent on input pin \"setinputs\[4\]\"" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1464 1792 1968 -1448 "setinputs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575610481238 "|antfarm|setinputs[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "setinputs\[3\] " "No output dependent on input pin \"setinputs\[3\]\"" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1464 1792 1968 -1448 "setinputs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575610481238 "|antfarm|setinputs[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "setinputs\[2\] " "No output dependent on input pin \"setinputs\[2\]\"" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1464 1792 1968 -1448 "setinputs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575610481238 "|antfarm|setinputs[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "setinputs\[1\] " "No output dependent on input pin \"setinputs\[1\]\"" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1464 1792 1968 -1448 "setinputs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575610481238 "|antfarm|setinputs[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "setinputs\[0\] " "No output dependent on input pin \"setinputs\[0\]\"" {  } { { "antfarm.bdf" "" { Schematic "C:/altera/13.0sp1/quartus/projects/antfarm/antfarm.bdf" { { -1464 1792 1968 -1448 "setinputs" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575610481238 "|antfarm|setinputs[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1575610481238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575610481239 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575610481239 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575610481239 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575610481239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575610481294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 00:34:41 2019 " "Processing ended: Fri Dec 06 00:34:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575610481294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575610481294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575610481294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575610481294 ""}
