

================================================================
== Vitis HLS Report for 'float_to_fixed_top_Pipeline_1'
================================================================
* Date:           Fri Mar 31 13:36:48 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        float_to_fixed_xilinx
* Solution:       float_to_fixed_xilinx_solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  4.540 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.500 us|  0.500 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       5|     60|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln471_1_fu_67_p2  |         +|   0|  0|  11|           3|           1|
    |add_ln471_fu_56_p2    |         +|   0|  0|  13|           4|           1|
    |icmp_ln471_fu_73_p2   |      icmp|   0|  0|   9|           4|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  33|          11|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_load  |   9|          2|    3|          6|
    |idx_fu_26                  |   9|          2|    3|          6|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  27|          6|    7|         14|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |idx_fu_26    |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  float_to_fixed_top_Pipeline_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  float_to_fixed_top_Pipeline_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  float_to_fixed_top_Pipeline_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  float_to_fixed_top_Pipeline_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  float_to_fixed_top_Pipeline_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  float_to_fixed_top_Pipeline_1|  return value|
|r_v_v_address0  |  out|    4|   ap_memory|                          r_v_v|         array|
|r_v_v_ce0       |  out|    1|   ap_memory|                          r_v_v|         array|
|r_v_v_we0       |  out|    1|   ap_memory|                          r_v_v|         array|
|r_v_v_d0        |  out|   32|   ap_memory|                          r_v_v|         array|
+----------------+-----+-----+------------+-------------------------------+--------------+

