<!DOCTYPE html>
<html>
<head>
  <title>My Test Page</title>
</head>
<body>
    <p>
      <h3>Verilog code for full Adder:</h3>
modulefull_adder( A,B,CIN,S,COUT);
input A,B,CIN;
output S,COUT;
assign S = A^B^CIN;
assign COUT = (A&B) | (CIN&(A^B));
endmodule
Verilog code for 4 bit Adder:
modulefour_bit_adder(A,B,C0,S,C4);
input [3:0] A,[3:0] B,C0;
output [3:0] S,C4;
wire C1,C2,C3;
full_adder fa0 (A[0],B[0],C0,S[0],C1);
full_adder fa1 (A[1],B[1],C1,S[1],C2);
full_adder fa2 (A[2],B[2],C2,S[2],C3);
full_adder fa3 (A[3],B[3],C3,S[3],C4);
endmodule
<h3>Test Bench for 4 bit adder</h3>
module test_4_bit;
reg [3:0] A;
reg [3:0] B;
reg C0;
wire [3:0] S;
wire C4;
four_bit_adderdut(A,B,C0,S,C4);
initial begin
A = 4'b0011;B=4'b0011;C0 = 1'b0; #10;
A = 4'b1011;B=4'b0111;C0 = 1'b1; #10;
A = 4'b1111;B=4'b1111;C0 = 1'b1; #10;
end
initial
#50 $finish;
endmodule
      <h3>// 4-bit Shift and Add Multiplier Module</h3>
module four_bit_multiplier (
input [3:0] a, // 4-bit multiplicand
input [3:0] b, // 4-bit multiplier
output [7:0] product // 8-bit product
);
reg [7:0] temp_product;
integer i;
always @(*) begin
temp_product = 0;
for (i = 0; i < 4; i = i + 1) begin
if (b[i])
temp_product = temp_product + (a
<< i);
end
end
assign product = temp_product;
endmodule

// Testbench signals
reg [3:0] a, b;
wire [7:0] product;
// Instantiate the 4-bit multiplier
four_bit_multiplier uut (
.a(a),
.b(b),
.product(product)
);
// Dump file setup for waveform simulation
initial begin
$dumpfile("multiplier_waveform.vcd");
// Specify the dump file name
$dumpvars(1, tb_four_bit_multiplier); //
Dump variables up to 1 level
end
// Test sequence
initial begin
$display("Time\ta\tb\tproduct");
$monitor("%0d\t%b\t%b\t%b", $time, a,
b, product);
// Test cases
a = 4'b0000; b = 4'b0000; #10;
a = 4'b0011; b = 4'b0010; #10;
a = 4'b1111; b = 4'b0001; #10;
a = 4'b0010; b = 4'b0100; #10;
a = 4'b1111; b = 4'b1111; #10;
$finish;
end
endmodule
  <h3>Verilog code for 32 bit ALU using CASE:</h3>
module alu_32bit_case(y,a,b,f);
input [31:0]a;
input [31:0]b;
input [2:0]f;
output reg [31:0]y;
always@(*)
begin
case(f)
3'b000:y=a&b; //AND Operation
3'b001:y=a|b; //OR Operation
3'b010:y=~(a&b); //NAND
Operation
3'b011:y=~(a|b); //NOR Operation
3'b010:y=a+b; //Addition
3'b011:y=a-b; //Subtraction
3'b100:y=a*b; //Multiply
default:y=32'bx;
endcase
end
endmodule
endmodule
Test Bench for 32 bit ALU
Test Bench for 32 bit ALU
module alu_32bit_tb_case;
reg [31:0]a;
reg [31:0]b;
reg [2:0]f;
wire [31:0]y;
alu_32bit_case
test2(.y(y),.a(a),.b(b),.f(f));
initial
begin
a=32'h00000000;
b=32'hFFFFFFFF;
#10 f=3'b000;
#10 f=3'b001;
#10 f=3'b010;
#10 f=3'b100;
end
initial
#50 $finish;
endmodule
<h3>Verilog code for 32 bit ALU using IF:</h3>
module alu_32bit_if(y,a,b,f);
input [31:0]a;
input [31:0]b;
input [2:0]f;
output reg [31:0]y;
always@(*)
begin
if(f==3'b000)
y=a&b; //AND Operation
else if (f==3'b001)
y=a|b; //OR Operation
else if (f==3'b010)
y=a+b; //Addition
else if (f==3'b011)
y=a-b; //Subtraction
else if (f==3'b100)
y=a*b; //Multiply
else
y=32'bx;
end
endmodule

module alu_32bit_tb_if;
reg [31:0]a;
reg [31:0]b;
reg [2:0]f;
wire [31:0]y;
alu_32bit_if
test(.y(y),.a(a),.b(b),.f(f));
initial
begin
a=32'h00000000;
b=32'hFFFFFFFF;
#10 f=3'b000;
#10 f=3'b001;
#10 f=3'b010;
#10 f=3'b100;
end
initial
#50 $finish;
endmodule
  <h3>Verilog code for D Flipflop:</h3>
module DFF( Q,Qbar,D,Clk,Reset);
output reg Q;
output Qbar;
input D,Clk,Reset;
always @(posedgeClk)
begin
if (Reset == 1'b1) //If at reset
Q <= 1'b0;
else
Q <= D;
end
assign Qbar = ~Q;
endmodule

<h3>Verilog testbench for D Flipflop</h3>
module tb_d_flip_flop;
// Inputs
reg clk;
reg rst;
reg d;
// Outputs
wire q;
// Instantiate the D Flip-Flop
d_flip_flop uut (
.clk(clk),
.rst(rst),
.d(d),
.q(q)
);

// Clock generation: 10ns period
initial begin
clk = 0;
forever #5 clk = ~clk; // Toggle clock every 5ns
end
// Stimulus
initial begin
// Initialize inputs
rst = 1; d = 0;
// Hold reset for a while
#10;
rst = 0;
// Apply inputs
#10 d = 1;
#10 d = 0;
#10 d = 1;
#10 d = 1;
#10 d = 0;
// Finish simulation
#20;
$finish;
end
// Monitor values
initial begin
$monitor("Time = %0t | clk = %b, rst = %b, d =
%b, q = %b", $time, clk, rst, d, q);
end
endmodule

<h3>Verilog code for SR Flipflop:</h3>
module Main(S,R,clk,Q,Qbar);
input S,R,clk;
output Q,Qbar;
reg M,N;
always @(posedgeclk)
begin
M = !(S &clk);
N = !(R &clk);
end
assign Q = !(M &Qbar);
assign Qbar = !(N & Q);
endmodule
Verilog testbench for SR Flipflop
`timescale 1ns / 1ps
module tb_sr_flip_flop;
// Inputs
reg clk;
reg rst;
reg s;
reg r;
// Output
wire q;
// Instantiate the SR Flip-Flop
sr_flip_flop uut (
.clk(clk),
.rst(rst),
.s(s),
.r(r),
.q(q)
);
// Clock generation (10ns period)
initial begin
clk = 0;
forever #5 clk = ~clk;
end
// Stimulus
initial begin
// Initialize inputs
rst = 1; s = 0; r = 0;
#10;
// Release reset
rst = 0;
// Test: Set
#10 s = 1; r = 0;
#10 s = 0;
// Test: Reset
#10 r = 1;
#10 r = 0;
// Test: No Change
#10;
// Test: Invalid
#10 s = 1; r = 1;
#10 s = 0; r = 0;
// Finish simulation
#20;
$finish;
end
// Monitor signals
initial begin
$monitor("Time = %0t | clk = %b, rst = %b,
s = %b, r = %b, q = %b", $time, clk, rst, s, r, q);
end
endmodule

<h3>Verilog code for JK Flipflop:</h3>
module jkff(J, K, clk, Q);
input J, K, clk;
output regQ,Qm;
always @(posedgeclk)
begin
if(J == 1 && K == 0)
Qm = 1;
else if(J == 0 && K == 1)
Qm = 0;
else if(J == 1 && K == 1)
Qm = ~Qm;
end
endmodule
Verilog testbench for JK Flipflop
`timescale 1ns / 1ps
module JK_FF_tb;
reg J, K, clk, rst;
wire Q;
// Instantiate the JK Flip-Flop
JK_FF uut (
.J(J),
.K(K),
.clk(clk),
.rst(rst),
.Q(Q)
);
// Clock generation
initial begin
clk = 0;
forever #5 clk = ~clk; // 10ns
clock period
end
// Stimulus
initial begin
$display("Time\tJ K RST CLK |
Q");
$monitor("%0t\t%b %b %b
%b | %b", $time, J, K, rst, clk, Q);
// Initialize
rst = 1; J = 0; K = 0;
#10 rst = 0;
// Test all combinations
#10 J = 0; K = 0; // No change
#10 J = 0; K = 1; // Reset
#10 J = 1; K = 0; // Set
#10 J = 1; K = 1; // Toggle
#10 J = 0; K = 0; // No change
#10 J = 1; K = 1; // Toggle
#10 J = 0; K = 1; // Reset
// Reset during operation
#10 rst = 1;
#10 rst = 0;
#20 $finish;
end
endmodule
  <h3>modn</h3>
module Binary_Upcount(
input clk,rstn,
output reg [3:0] out
);
initial
out=0;
always @ (posedge clk)
begin
if(!rstn)
out=0;
else
out=out+1;
end
  <h3>modn tb</h3>
module tb_Binary_Upcount;
// Inputs
reg clk;
reg rstn;
// Outputs
wire [3:0] out;
// Instantiate the Unit Under Test (UUT)
Binary_Upcount uut (
.clk(clk),
.rstn(rstn),
.out(out)
);
clk = 0;
rstn = 0;#10
rstn = 1;#10
// Add stimulus here
forever #5 clk=~clk;</p>
</body>
</html>
