verilog work "Reg_4bit.vf"
verilog work "Add_sub_4bit.vf"
verilog work "SIPO_reg.vf"
verilog work "Parity_gen.vf"
verilog work "outputreg_at_end_ofinput.vf"
verilog work "nin_counter.vf"
verilog work "Digital_Filter.vf"
verilog work "decade_counter_new.vf"
verilog work "bit10datareg_to_transmit.vf"
verilog work "usart_transmiter.vf"
verilog work "usart_receiver.vf"
verilog work "Sync_Transmitter.v"
verilog work "Sync_Reciver.v"
verilog work "test_usart.vf"
