

================================================================
== Vitis HLS Report for 'kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3'
================================================================
* Date:           Sat Nov  1 16:29:53 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_cholesky_0
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  5.022 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       12|       12|  72.000 ns|  72.000 ns|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_734_3  |       10|       10|         5|          3|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.74>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 8 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrixLStrm, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln734 = store i2 0, i2 %r" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 10 'store' 'store_ln734' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_736_4.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r_1 = load i2 %r" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 12 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.56ns)   --->   "%icmp_ln734 = icmp_eq  i2 %r_1, i2 3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 13 'icmp' 'icmp_ln734' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.56ns)   --->   "%add_ln734 = add i2 %r_1, i2 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 14 'add' 'add_ln734' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln734 = br i1 %icmp_ln734, void %VITIS_LOOP_736_4.i.split, void %_ZN2xf6solver8choleskyILb0ELi3EN3hls9x_complexI8ap_fixedILi16ELi1EL9ap_q_mode4EL9ap_o_mode3ELi0EEEES8_NS0_14choleskyTraitsILb0ELi3ES8_S8_EEEEiRNS2_6streamIT1_Li0EEERNSB_IT2_Li0EEE.exit.exitStub" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 15 'br' 'br_ln734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln737 = zext i2 %r_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 16 'zext' 'zext_ln737' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %r_1, i2 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 17 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%sub_ln737 = sub i4 %p_shl, i4 %zext_ln737" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 18 'sub' 'sub_ln737' <Predicate = (!icmp_ln734)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln737 = trunc i4 %sub_ln737" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 19 'trunc' 'trunc_ln737' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln734 = store i2 %add_ln734, i2 %r" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 20 'store' 'store_ln734' <Predicate = (!icmp_ln734)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.97>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln737_1 = zext i4 %sub_ln737" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 21 'zext' 'zext_ln737_1' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%L_re_addr = getelementptr i16 %L_re, i64 0, i64 %zext_ln737_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 22 'getelementptr' 'L_re_addr' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.65ns)   --->   "%add_ln737 = add i3 %trunc_ln737, i3 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 23 'add' 'add_ln737' <Predicate = (!icmp_ln734)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln737_2 = zext i3 %add_ln737" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 24 'zext' 'zext_ln737_2' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%L_re_addr_1 = getelementptr i16 %L_re, i64 0, i64 %zext_ln737_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 25 'getelementptr' 'L_re_addr_1' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln737_1 = add i4 %sub_ln737, i4 2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 26 'add' 'add_ln737_1' <Predicate = (!icmp_ln734)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%L_im_addr = getelementptr i16 %L_im, i64 0, i64 %zext_ln737_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 27 'getelementptr' 'L_im_addr' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%L_im_addr_1 = getelementptr i16 %L_im, i64 0, i64 %zext_ln737_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 28 'getelementptr' 'L_im_addr_1' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.32ns)   --->   "%L_re_load = load i4 %L_re_addr" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 29 'load' 'L_re_load' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%L_im_load = load i4 %L_im_addr" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 30 'load' 'L_im_load' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 31 [2/2] (2.32ns)   --->   "%L_re_load_1 = load i4 %L_re_addr_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 31 'load' 'L_re_load_1' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 32 [2/2] (2.32ns)   --->   "%L_im_load_1 = load i4 %L_im_addr_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 32 'load' 'L_im_load_1' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln734)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.02>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln737_3 = zext i4 %add_ln737_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 33 'zext' 'zext_ln737_3' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%L_re_addr_2 = getelementptr i16 %L_re, i64 0, i64 %zext_ln737_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 34 'getelementptr' 'L_re_addr_2' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%L_im_addr_2 = getelementptr i16 %L_im, i64 0, i64 %zext_ln737_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 35 'getelementptr' 'L_im_addr_2' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_3 : Operation 36 [1/2] ( I:2.32ns O:2.32ns )   --->   "%L_re_load = load i4 %L_re_addr" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 36 'load' 'L_re_load' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 37 [1/2] ( I:2.32ns O:2.32ns )   --->   "%L_im_load = load i4 %L_im_addr" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 37 'load' 'L_im_load' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %L_im_load, i16 %L_re_load" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 38 'bitconcatenate' 'p_s' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] ( I:2.70ns O:2.70ns )   --->   "%write_ln737 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %matrixLStrm, i32 %p_s" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 39 'write' 'write_ln737' <Predicate = (!icmp_ln734)> <Delay = 2.70> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 40 [1/2] ( I:2.32ns O:2.32ns )   --->   "%L_re_load_1 = load i4 %L_re_addr_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 40 'load' 'L_re_load_1' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 41 [1/2] ( I:2.32ns O:2.32ns )   --->   "%L_im_load_1 = load i4 %L_im_addr_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 41 'load' 'L_im_load_1' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 42 [2/2] (2.32ns)   --->   "%L_re_load_2 = load i4 %L_re_addr_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 42 'load' 'L_re_load_2' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 43 [2/2] (2.32ns)   --->   "%L_im_load_2 = load i4 %L_im_addr_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 43 'load' 'L_im_load_2' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %L_im_load_1, i16 %L_re_load_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 44 'bitconcatenate' 'p_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] ( I:2.70ns O:2.70ns )   --->   "%write_ln737 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %matrixLStrm, i32 %p_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 45 'write' 'write_ln737' <Predicate = true> <Delay = 2.70> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 46 [1/2] ( I:2.32ns O:2.32ns )   --->   "%L_re_load_2 = load i4 %L_re_addr_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 46 'load' 'L_re_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 47 [1/2] ( I:2.32ns O:2.32ns )   --->   "%L_im_load_2 = load i4 %L_im_addr_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 47 'load' 'L_im_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 2.70>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln735 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:735->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 48 'specpipeline' 'specpipeline_ln735' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln734 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln734' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln734 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 50 'specloopname' 'specloopname_ln734' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %L_im_load_2, i16 %L_re_load_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 51 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] ( I:2.70ns O:2.70ns )   --->   "%write_ln737 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %matrixLStrm, i32 %p_0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 52 'write' 'write_ln737' <Predicate = true> <Delay = 2.70> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln734 = br void %VITIS_LOOP_736_4.i" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 53 'br' 'br_ln734' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.000ns, clock uncertainty: 0.600ns.

 <State 1>: 4.741ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln734', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) of constant 0 on local variable 'r', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26 [6]  (1.588 ns)
	'load' operation 2 bit ('r', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) on local variable 'r', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26 [9]  (0.000 ns)
	'add' operation 2 bit ('add_ln734', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) [11]  (1.565 ns)
	'store' operation 0 bit ('store_ln734', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) of variable 'add_ln734', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26 on local variable 'r', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:734->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26 [44]  (1.588 ns)

 <State 2>: 3.972ns
The critical path consists of the following:
	'add' operation 3 bit ('add_ln737', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) [20]  (1.650 ns)
	'getelementptr' operation 4 bit ('L_re_addr_1', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) [22]  (0.000 ns)
	'load' operation 16 bit ('L_re_load_1', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) on array 'L_re' [36]  (2.322 ns)

 <State 3>: 5.022ns
The critical path consists of the following:
	'load' operation 16 bit ('L_re_load', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) on array 'L_re' [32]  (2.322 ns)
	fifo write operation ('write_ln737', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) on port 'matrixLStrm' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) [35]  (2.700 ns)

 <State 4>: 2.700ns
The critical path consists of the following:
	fifo write operation ('write_ln737', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) on port 'matrixLStrm' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) [39]  (2.700 ns)

 <State 5>: 2.700ns
The critical path consists of the following:
	fifo write operation ('write_ln737', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) on port 'matrixLStrm' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:737->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) [43]  (2.700 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
