

================================================================
== Vivado HLS Report for 'mandelbrot'
================================================================
* Date:           Sat Nov 19 22:38:00 2016

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        mandel1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   31|  7455|   32|  7456|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+---------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |   29|  7452|        29|          -|          -| 1 ~ 256 |    no    |
        +----------+-----+------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     34|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     36|    1526|   3352|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    555|
|Register         |        -|      -|     698|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     36|    2224|   3941|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     16|       2|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------------+----------------------+---------+-------+-----+------+
    |mandelbrot_dadddsbkb_U1  |mandelbrot_dadddsbkb  |        0|      3|  445|  1149|
    |mandelbrot_dcmp_6dEe_U5  |mandelbrot_dcmp_6dEe  |        0|      0|  130|   469|
    |mandelbrot_dmul_6cud_U2  |mandelbrot_dmul_6cud  |        0|     11|  317|   578|
    |mandelbrot_dmul_6cud_U3  |mandelbrot_dmul_6cud  |        0|     11|  317|   578|
    |mandelbrot_dmul_6cud_U4  |mandelbrot_dmul_6cud  |        0|     11|  317|   578|
    +-------------------------+----------------------+---------+-------+-----+------+
    |Total                    |                      |        0|     36| 1526|  3352|
    +-------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_164_p2     |     +    |      0|  0|   9|           9|           1|
    |tmp_12_fu_205_p2  |    and   |      0|  0|   1|           1|           1|
    |notlhs_fu_187_p2  |   icmp   |      0|  0|   4|          11|           2|
    |notrhs_fu_193_p2  |   icmp   |      0|  0|  18|          52|           1|
    |ap_condition_110  |    or    |      0|  0|   1|           1|           1|
    |tmp_10_fu_199_p2  |    or    |      0|  0|   1|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|  34|          75|           7|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  30|         32|    1|         32|
    |cx_blk_n           |   1|          2|    1|          2|
    |cy_blk_n           |   1|          2|    1|          2|
    |grp_fu_110_opcode  |   2|          3|    2|          6|
    |grp_fu_110_p0      |  64|          3|   64|        192|
    |grp_fu_110_p1      |  64|          4|   64|        256|
    |grp_fu_114_p0      |  64|          4|   64|        256|
    |grp_fu_114_p1      |  64|          4|   64|        256|
    |grp_fu_120_p0      |  64|          3|   64|        192|
    |grp_fu_120_p1      |  64|          3|   64|        192|
    |i_reg_78           |   9|          2|    9|         18|
    |t_reg_90           |  64|          2|   64|        128|
    |y_reg_100          |  64|          2|   64|        128|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 555|         66|  526|       1660|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |  31|   0|   31|          0|
    |ap_return        |   8|   0|    8|          0|
    |cx_read_reg_221  |  64|   0|   64|          0|
    |cy_read_reg_215  |  64|   0|   64|          0|
    |i_1_reg_231      |   9|   0|    9|          0|
    |i_reg_78         |   9|   0|    9|          0|
    |reg_138          |  64|   0|   64|          0|
    |reg_143          |  64|   0|   64|          0|
    |reg_148          |  64|   0|   64|          0|
    |t_reg_90         |  64|   0|   64|          0|
    |tmp_5_reg_236    |  64|   0|   64|          0|
    |tmp_reg_227      |   1|   0|    1|          0|
    |tmp_s_reg_248    |  64|   0|   64|          0|
    |y_1_reg_241      |  64|   0|   64|          0|
    |y_reg_100        |  64|   0|   64|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 698|   0|  698|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_done    | out |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_return  | out |    8| ap_ctrl_hs |  mandelbrot  | return value |
|cx         |  in |   64|    ap_hs   |      cx      |    scalar    |
|cx_ap_vld  |  in |    1|    ap_hs   |      cx      |    scalar    |
|cx_ap_ack  | out |    1|    ap_hs   |      cx      |    scalar    |
|cy         |  in |   64|    ap_hs   |      cy      |    scalar    |
|cy_ap_vld  |  in |    1|    ap_hs   |      cy      |    scalar    |
|cy_ap_ack  | out |    1|    ap_hs   |      cy      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 31
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	30  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	2  / (!tmp & !tmp_12)
	31  / (tmp) | (tmp_12)
31 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_32 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(double %cx) nounwind, !map !14

ST_1: StgValue_33 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(double %cy) nounwind, !map !20

ST_1: StgValue_34 (5)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8 0) nounwind, !map !24

ST_1: StgValue_35 (6)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @mandelbrot_str) nounwind

ST_1: cy_read (7)  [1/1] 0.00ns
:4  %cy_read = call double @_ssdm_op_Read.ap_hs.double(double %cy) nounwind

ST_1: cx_read (8)  [1/1] 0.00ns
:5  %cx_read = call double @_ssdm_op_Read.ap_hs.double(double %cx) nounwind

ST_1: StgValue_38 (9)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:7
:6  call void (...)* @_ssdm_op_SpecInterface(double %cx, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_39 (10)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:8
:7  call void (...)* @_ssdm_op_SpecInterface(double %cy, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_40 (11)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:9
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str2, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_41 (12)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:10
:9  call void (...)* @_ssdm_op_SpecIFCore(double %cx, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [17 x i8]* @p_str4) nounwind

ST_1: StgValue_42 (13)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:11
:10  call void (...)* @_ssdm_op_SpecIFCore(double %cy, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [17 x i8]* @p_str4) nounwind

ST_1: StgValue_43 (14)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:12
:11  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [17 x i8]* @p_str5) nounwind

ST_1: StgValue_44 (15)  [1/1] 1.57ns  loc: mandel1/solution1/top.cpp:17
:12  br label %1


 <State 2>: 7.79ns
ST_2: i (17)  [1/1] 0.00ns
:0  %i = phi i9 [ 0, %0 ], [ %i_1, %2 ]

ST_2: t (18)  [1/1] 0.00ns
:1  %t = phi double [ %cx_read, %0 ], [ %x, %2 ]

ST_2: y (19)  [1/1] 0.00ns
:2  %y = phi double [ %cy_read, %0 ], [ %y_1, %2 ]

ST_2: tmp (20)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:17
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %i, i32 8)

ST_2: empty (21)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 256, i64 128) nounwind

ST_2: i_1 (22)  [1/1] 1.84ns  loc: mandel1/solution1/top.cpp:17
:5  %i_1 = add i9 %i, 1

ST_2: StgValue_51 (23)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:17
:6  br i1 %tmp, label %.loopexit, label %2

ST_2: tmp_1 (25)  [6/6] 7.79ns  loc: mandel1/solution1/top.cpp:19
:0  %tmp_1 = fmul double %t, %t

ST_2: tmp_2 (26)  [6/6] 7.79ns  loc: mandel1/solution1/top.cpp:19
:1  %tmp_2 = fmul double %y, %y

ST_2: tmp_5 (29)  [6/6] 7.79ns  loc: mandel1/solution1/top.cpp:20
:4  %tmp_5 = fmul double %t, 2.000000e+00


 <State 3>: 7.79ns
ST_3: tmp_1 (25)  [5/6] 7.79ns  loc: mandel1/solution1/top.cpp:19
:0  %tmp_1 = fmul double %t, %t

ST_3: tmp_2 (26)  [5/6] 7.79ns  loc: mandel1/solution1/top.cpp:19
:1  %tmp_2 = fmul double %y, %y

ST_3: tmp_5 (29)  [5/6] 7.79ns  loc: mandel1/solution1/top.cpp:20
:4  %tmp_5 = fmul double %t, 2.000000e+00


 <State 4>: 7.79ns
ST_4: tmp_1 (25)  [4/6] 7.79ns  loc: mandel1/solution1/top.cpp:19
:0  %tmp_1 = fmul double %t, %t

ST_4: tmp_2 (26)  [4/6] 7.79ns  loc: mandel1/solution1/top.cpp:19
:1  %tmp_2 = fmul double %y, %y

ST_4: tmp_5 (29)  [4/6] 7.79ns  loc: mandel1/solution1/top.cpp:20
:4  %tmp_5 = fmul double %t, 2.000000e+00


 <State 5>: 7.79ns
ST_5: tmp_1 (25)  [3/6] 7.79ns  loc: mandel1/solution1/top.cpp:19
:0  %tmp_1 = fmul double %t, %t

ST_5: tmp_2 (26)  [3/6] 7.79ns  loc: mandel1/solution1/top.cpp:19
:1  %tmp_2 = fmul double %y, %y

ST_5: tmp_5 (29)  [3/6] 7.79ns  loc: mandel1/solution1/top.cpp:20
:4  %tmp_5 = fmul double %t, 2.000000e+00


 <State 6>: 7.79ns
ST_6: tmp_1 (25)  [2/6] 7.79ns  loc: mandel1/solution1/top.cpp:19
:0  %tmp_1 = fmul double %t, %t

ST_6: tmp_2 (26)  [2/6] 7.79ns  loc: mandel1/solution1/top.cpp:19
:1  %tmp_2 = fmul double %y, %y

ST_6: tmp_5 (29)  [2/6] 7.79ns  loc: mandel1/solution1/top.cpp:20
:4  %tmp_5 = fmul double %t, 2.000000e+00


 <State 7>: 7.79ns
ST_7: tmp_1 (25)  [1/6] 7.79ns  loc: mandel1/solution1/top.cpp:19
:0  %tmp_1 = fmul double %t, %t

ST_7: tmp_2 (26)  [1/6] 7.79ns  loc: mandel1/solution1/top.cpp:19
:1  %tmp_2 = fmul double %y, %y

ST_7: tmp_5 (29)  [1/6] 7.79ns  loc: mandel1/solution1/top.cpp:20
:4  %tmp_5 = fmul double %t, 2.000000e+00


 <State 8>: 8.23ns
ST_8: tmp_3 (27)  [5/5] 8.23ns  loc: mandel1/solution1/top.cpp:19
:2  %tmp_3 = fsub double %tmp_1, %tmp_2

ST_8: tmp_6 (30)  [6/6] 7.79ns  loc: mandel1/solution1/top.cpp:20
:5  %tmp_6 = fmul double %tmp_5, %y


 <State 9>: 8.23ns
ST_9: tmp_3 (27)  [4/5] 8.23ns  loc: mandel1/solution1/top.cpp:19
:2  %tmp_3 = fsub double %tmp_1, %tmp_2

ST_9: tmp_6 (30)  [5/6] 7.79ns  loc: mandel1/solution1/top.cpp:20
:5  %tmp_6 = fmul double %tmp_5, %y


 <State 10>: 8.23ns
ST_10: tmp_3 (27)  [3/5] 8.23ns  loc: mandel1/solution1/top.cpp:19
:2  %tmp_3 = fsub double %tmp_1, %tmp_2

ST_10: tmp_6 (30)  [4/6] 7.79ns  loc: mandel1/solution1/top.cpp:20
:5  %tmp_6 = fmul double %tmp_5, %y


 <State 11>: 8.23ns
ST_11: tmp_3 (27)  [2/5] 8.23ns  loc: mandel1/solution1/top.cpp:19
:2  %tmp_3 = fsub double %tmp_1, %tmp_2

ST_11: tmp_6 (30)  [3/6] 7.79ns  loc: mandel1/solution1/top.cpp:20
:5  %tmp_6 = fmul double %tmp_5, %y


 <State 12>: 8.23ns
ST_12: tmp_3 (27)  [1/5] 8.23ns  loc: mandel1/solution1/top.cpp:19
:2  %tmp_3 = fsub double %tmp_1, %tmp_2

ST_12: tmp_6 (30)  [2/6] 7.79ns  loc: mandel1/solution1/top.cpp:20
:5  %tmp_6 = fmul double %tmp_5, %y


 <State 13>: 8.23ns
ST_13: x (28)  [5/5] 8.23ns  loc: mandel1/solution1/top.cpp:19
:3  %x = fadd double %tmp_3, %cx_read

ST_13: tmp_6 (30)  [1/6] 7.79ns  loc: mandel1/solution1/top.cpp:20
:5  %tmp_6 = fmul double %tmp_5, %y


 <State 14>: 8.23ns
ST_14: x (28)  [4/5] 8.23ns  loc: mandel1/solution1/top.cpp:19
:3  %x = fadd double %tmp_3, %cx_read

ST_14: y_1 (31)  [5/5] 8.23ns  loc: mandel1/solution1/top.cpp:20
:6  %y_1 = fadd double %tmp_6, %cy_read


 <State 15>: 8.23ns
ST_15: x (28)  [3/5] 8.23ns  loc: mandel1/solution1/top.cpp:19
:3  %x = fadd double %tmp_3, %cx_read

ST_15: y_1 (31)  [4/5] 8.23ns  loc: mandel1/solution1/top.cpp:20
:6  %y_1 = fadd double %tmp_6, %cy_read


 <State 16>: 8.23ns
ST_16: x (28)  [2/5] 8.23ns  loc: mandel1/solution1/top.cpp:19
:3  %x = fadd double %tmp_3, %cx_read

ST_16: y_1 (31)  [3/5] 8.23ns  loc: mandel1/solution1/top.cpp:20
:6  %y_1 = fadd double %tmp_6, %cy_read


 <State 17>: 8.23ns
ST_17: x (28)  [1/5] 8.23ns  loc: mandel1/solution1/top.cpp:19
:3  %x = fadd double %tmp_3, %cx_read

ST_17: y_1 (31)  [2/5] 8.23ns  loc: mandel1/solution1/top.cpp:20
:6  %y_1 = fadd double %tmp_6, %cy_read


 <State 18>: 8.23ns
ST_18: y_1 (31)  [1/5] 8.23ns  loc: mandel1/solution1/top.cpp:20
:6  %y_1 = fadd double %tmp_6, %cy_read


 <State 19>: 7.79ns
ST_19: tmp_8 (32)  [6/6] 7.79ns  loc: mandel1/solution1/top.cpp:21
:7  %tmp_8 = fmul double %x, %x

ST_19: tmp_9 (33)  [6/6] 7.79ns  loc: mandel1/solution1/top.cpp:21
:8  %tmp_9 = fmul double %y_1, %y_1


 <State 20>: 7.79ns
ST_20: tmp_8 (32)  [5/6] 7.79ns  loc: mandel1/solution1/top.cpp:21
:7  %tmp_8 = fmul double %x, %x

ST_20: tmp_9 (33)  [5/6] 7.79ns  loc: mandel1/solution1/top.cpp:21
:8  %tmp_9 = fmul double %y_1, %y_1


 <State 21>: 7.79ns
ST_21: tmp_8 (32)  [4/6] 7.79ns  loc: mandel1/solution1/top.cpp:21
:7  %tmp_8 = fmul double %x, %x

ST_21: tmp_9 (33)  [4/6] 7.79ns  loc: mandel1/solution1/top.cpp:21
:8  %tmp_9 = fmul double %y_1, %y_1


 <State 22>: 7.79ns
ST_22: tmp_8 (32)  [3/6] 7.79ns  loc: mandel1/solution1/top.cpp:21
:7  %tmp_8 = fmul double %x, %x

ST_22: tmp_9 (33)  [3/6] 7.79ns  loc: mandel1/solution1/top.cpp:21
:8  %tmp_9 = fmul double %y_1, %y_1


 <State 23>: 7.79ns
ST_23: tmp_8 (32)  [2/6] 7.79ns  loc: mandel1/solution1/top.cpp:21
:7  %tmp_8 = fmul double %x, %x

ST_23: tmp_9 (33)  [2/6] 7.79ns  loc: mandel1/solution1/top.cpp:21
:8  %tmp_9 = fmul double %y_1, %y_1


 <State 24>: 7.79ns
ST_24: tmp_8 (32)  [1/6] 7.79ns  loc: mandel1/solution1/top.cpp:21
:7  %tmp_8 = fmul double %x, %x

ST_24: tmp_9 (33)  [1/6] 7.79ns  loc: mandel1/solution1/top.cpp:21
:8  %tmp_9 = fmul double %y_1, %y_1


 <State 25>: 8.23ns
ST_25: tmp_s (34)  [5/5] 8.23ns  loc: mandel1/solution1/top.cpp:21
:9  %tmp_s = fadd double %tmp_8, %tmp_9


 <State 26>: 8.23ns
ST_26: tmp_s (34)  [4/5] 8.23ns  loc: mandel1/solution1/top.cpp:21
:9  %tmp_s = fadd double %tmp_8, %tmp_9


 <State 27>: 8.23ns
ST_27: tmp_s (34)  [3/5] 8.23ns  loc: mandel1/solution1/top.cpp:21
:9  %tmp_s = fadd double %tmp_8, %tmp_9


 <State 28>: 8.23ns
ST_28: tmp_s (34)  [2/5] 8.23ns  loc: mandel1/solution1/top.cpp:21
:9  %tmp_s = fadd double %tmp_8, %tmp_9


 <State 29>: 8.23ns
ST_29: tmp_s (34)  [1/5] 8.23ns  loc: mandel1/solution1/top.cpp:21
:9  %tmp_s = fadd double %tmp_8, %tmp_9


 <State 30>: 8.20ns
ST_30: tmp_to_int (35)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:21
:10  %tmp_to_int = bitcast double %tmp_s to i64

ST_30: tmp_4 (36)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:21
:11  %tmp_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_to_int, i32 52, i32 62)

ST_30: tmp_7 (37)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:21
:12  %tmp_7 = trunc i64 %tmp_to_int to i52

ST_30: notlhs (38)  [1/1] 2.11ns  loc: mandel1/solution1/top.cpp:21
:13  %notlhs = icmp ne i11 %tmp_4, -1

ST_30: notrhs (39)  [1/1] 2.64ns  loc: mandel1/solution1/top.cpp:21
:14  %notrhs = icmp eq i52 %tmp_7, 0

ST_30: tmp_10 (40)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:21 (grouped into LUT with out node tmp_12)
:15  %tmp_10 = or i1 %notrhs, %notlhs

ST_30: tmp_11 (41)  [1/1] 6.82ns  loc: mandel1/solution1/top.cpp:21
:16  %tmp_11 = fcmp ogt double %tmp_s, 4.000000e+00

ST_30: tmp_12 (42)  [1/1] 1.37ns  loc: mandel1/solution1/top.cpp:21 (out node of the LUT)
:17  %tmp_12 = and i1 %tmp_10, %tmp_11

ST_30: StgValue_116 (43)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:21
:18  br i1 %tmp_12, label %.loopexit, label %1

ST_30: tmp_13 (45)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:24
.loopexit:0  %tmp_13 = trunc i9 %i to i8

ST_30: StgValue_118 (46)  [2/2] 0.00ns  loc: mandel1/solution1/top.cpp:24
.loopexit:1  ret i8 %tmp_13


 <State 31>: 0.00ns
ST_31: StgValue_119 (46)  [1/2] 0.00ns  loc: mandel1/solution1/top.cpp:24
.loopexit:1  ret i8 %tmp_13



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ cx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ cy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_32  (specbitsmap      ) [ 00000000000000000000000000000000]
StgValue_33  (specbitsmap      ) [ 00000000000000000000000000000000]
StgValue_34  (specbitsmap      ) [ 00000000000000000000000000000000]
StgValue_35  (spectopmodule    ) [ 00000000000000000000000000000000]
cy_read      (read             ) [ 01111111111111111111111111111110]
cx_read      (read             ) [ 01111111111111111111111111111110]
StgValue_38  (specinterface    ) [ 00000000000000000000000000000000]
StgValue_39  (specinterface    ) [ 00000000000000000000000000000000]
StgValue_40  (specinterface    ) [ 00000000000000000000000000000000]
StgValue_41  (specifcore       ) [ 00000000000000000000000000000000]
StgValue_42  (specifcore       ) [ 00000000000000000000000000000000]
StgValue_43  (specifcore       ) [ 00000000000000000000000000000000]
StgValue_44  (br               ) [ 01111111111111111111111111111110]
i            (phi              ) [ 00111111111111111111111111111110]
t            (phi              ) [ 00111111000000000000000000000000]
y            (phi              ) [ 00111111111111000000000000000000]
tmp          (bitselect        ) [ 00111111111111111111111111111110]
empty        (speclooptripcount) [ 00000000000000000000000000000000]
i_1          (add              ) [ 01111111111111111111111111111110]
StgValue_51  (br               ) [ 00000000000000000000000000000000]
tmp_1        (dmul             ) [ 00000000111110000000000000000000]
tmp_2        (dmul             ) [ 00000000111110000000000000000000]
tmp_5        (dmul             ) [ 00000000111111000000000000000000]
tmp_3        (dsub             ) [ 00000000000001111100000000000000]
tmp_6        (dmul             ) [ 00000000000000111110000000000000]
x            (dadd             ) [ 01100000000000000011111111111110]
y_1          (dadd             ) [ 01100000000000000001111111111110]
tmp_8        (dmul             ) [ 00000000000000000000000001111100]
tmp_9        (dmul             ) [ 00000000000000000000000001111100]
tmp_s        (dadd             ) [ 00100000000000000000000000000010]
tmp_to_int   (bitcast          ) [ 00000000000000000000000000000000]
tmp_4        (partselect       ) [ 00000000000000000000000000000000]
tmp_7        (trunc            ) [ 00000000000000000000000000000000]
notlhs       (icmp             ) [ 00000000000000000000000000000000]
notrhs       (icmp             ) [ 00000000000000000000000000000000]
tmp_10       (or               ) [ 00000000000000000000000000000000]
tmp_11       (dcmp             ) [ 00000000000000000000000000000000]
tmp_12       (and              ) [ 00111111111111111111111111111110]
StgValue_116 (br               ) [ 01111111111111111111111111111110]
tmp_13       (trunc            ) [ 00000000000000000000000000000001]
StgValue_119 (ret              ) [ 00000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cy">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cy"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mandelbrot_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_hs.double"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="cy_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cy_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="cx_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cx_read/1 "/>
</bind>
</comp>

<comp id="78" class="1005" name="i_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="9" slack="1"/>
<pin id="80" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="9" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="t_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="1"/>
<pin id="92" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="t (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="t_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="64" slack="1"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="y_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="1"/>
<pin id="102" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="y_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="64" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="1"/>
<pin id="112" dir="0" index="1" bw="64" slack="1"/>
<pin id="113" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="tmp_3/8 x/13 y_1/14 tmp_s/25 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_1/2 tmp_6/8 tmp_8/19 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_2/2 tmp_9/19 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_11_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="1"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_11/30 "/>
</bind>
</comp>

<comp id="138" class="1005" name="reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="1"/>
<pin id="140" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_6 tmp_8 "/>
</bind>
</comp>

<comp id="143" class="1005" name="reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="1"/>
<pin id="145" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 tmp_9 "/>
</bind>
</comp>

<comp id="148" class="1005" name="reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="1"/>
<pin id="150" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 x "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="9" slack="0"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_to_int_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="1"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_to_int/30 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_4_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="0" index="3" bw="7" slack="0"/>
<pin id="178" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/30 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_7_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/30 "/>
</bind>
</comp>

<comp id="187" class="1004" name="notlhs_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="0"/>
<pin id="189" dir="0" index="1" bw="11" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/30 "/>
</bind>
</comp>

<comp id="193" class="1004" name="notrhs_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="52" slack="0"/>
<pin id="195" dir="0" index="1" bw="52" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/30 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_10_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/30 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_12_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_12/30 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_13_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="28"/>
<pin id="213" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/30 "/>
</bind>
</comp>

<comp id="215" class="1005" name="cy_read_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="1"/>
<pin id="217" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cy_read "/>
</bind>
</comp>

<comp id="221" class="1005" name="cx_read_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="1"/>
<pin id="223" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cx_read "/>
</bind>
</comp>

<comp id="227" class="1005" name="tmp_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="28"/>
<pin id="229" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="231" class="1005" name="i_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="0"/>
<pin id="233" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="tmp_5_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="241" class="1005" name="y_1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="248" class="1005" name="tmp_s_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="257" class="1005" name="tmp_13_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="1"/>
<pin id="259" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="82" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="99"><net_src comp="93" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="109"><net_src comp="103" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="118"><net_src comp="93" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="93" pin="4"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="103" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="103" pin="4"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="93" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="52" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="100" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="137"><net_src comp="64" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="141"><net_src comp="114" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="146"><net_src comp="120" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="151"><net_src comp="110" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="154"><net_src comp="148" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="155"><net_src comp="148" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="82" pin="4"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="82" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="50" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="179"><net_src comp="54" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="56" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="186"><net_src comp="170" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="173" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="60" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="183" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="62" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="187" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="133" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="78" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="66" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="224"><net_src comp="72" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="230"><net_src comp="156" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="164" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="239"><net_src comp="126" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="244"><net_src comp="110" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="251"><net_src comp="110" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="260"><net_src comp="211" pin="1"/><net_sink comp="257" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mandelbrot : cx | {1 }
	Port: mandelbrot : cy | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_1 : 1
		StgValue_51 : 2
		tmp_1 : 1
		tmp_2 : 1
		tmp_5 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		tmp_4 : 1
		tmp_7 : 1
		notlhs : 2
		notrhs : 2
		tmp_10 : 3
		tmp_12 : 3
		StgValue_116 : 3
		StgValue_118 : 1
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_114     |    11   |   317   |   578   |
|   dmul   |     grp_fu_120     |    11   |   317   |   578   |
|          |     grp_fu_126     |    11   |   317   |   578   |
|----------|--------------------|---------|---------|---------|
|   dadd   |     grp_fu_110     |    3    |   445   |   1149  |
|----------|--------------------|---------|---------|---------|
|   dcmp   |    tmp_11_fu_133   |    0    |   130   |   469   |
|----------|--------------------|---------|---------|---------|
|   icmp   |    notlhs_fu_187   |    0    |    0    |    4    |
|          |    notrhs_fu_193   |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|    add   |     i_1_fu_164     |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|    or    |    tmp_10_fu_199   |    0    |    0    |    1    |
|----------|--------------------|---------|---------|---------|
|    and   |    tmp_12_fu_205   |    0    |    0    |    1    |
|----------|--------------------|---------|---------|---------|
|   read   | cy_read_read_fu_66 |    0    |    0    |    0    |
|          | cx_read_read_fu_72 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
| bitselect|     tmp_fu_156     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_4_fu_173    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |    tmp_7_fu_183    |    0    |    0    |    0    |
|          |    tmp_13_fu_211   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    36   |   1526  |   3385  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|cx_read_reg_221|   64   |
|cy_read_reg_215|   64   |
|  i_1_reg_231  |    9   |
|    i_reg_78   |    9   |
|    reg_138    |   64   |
|    reg_143    |   64   |
|    reg_148    |   64   |
|    t_reg_90   |   64   |
| tmp_13_reg_257|    8   |
| tmp_5_reg_236 |   64   |
|  tmp_reg_227  |    1   |
| tmp_s_reg_248 |   64   |
|  y_1_reg_241  |   64   |
|   y_reg_100   |   64   |
+---------------+--------+
|     Total     |   667  |
+---------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  i_reg_78  |  p0  |   2  |   9  |   18   ||    9    |
| grp_fu_110 |  p0  |   2  |  64  |   128  ||    64   |
| grp_fu_110 |  p1  |   3  |  64  |   192  ||    64   |
| grp_fu_114 |  p0  |   3  |  64  |   192  ||    64   |
| grp_fu_114 |  p1  |   3  |  64  |   192  ||    64   |
| grp_fu_120 |  p0  |   2  |  64  |   128  ||    64   |
| grp_fu_120 |  p1  |   2  |  64  |   128  ||    64   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   978  ||  10.997 ||   393   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   36   |    -   |  1526  |  3385  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   393  |
|  Register |    -   |    -   |   667  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   36   |   10   |  2193  |  3778  |
+-----------+--------+--------+--------+--------+
