---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-x86fixupleas-cpp-/fixupleapass
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import Link from '@docusaurus/Link'
import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import EnumerationList from '@xpack/docusaurus-plugin-doxygen/components/EnumerationList'
import EnumerationListItem from '@xpack/docusaurus-plugin-doxygen/components/EnumerationListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `FixupLEAPass` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class anonymous_namespace{X86FixupLEAs.cpp}::FixupLEAPass</CodeBlock>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/machinefunctionpass">MachineFunctionPass</a></>}>
<a href="/docs/api/classes/llvm/machinefunctionpass">MachineFunctionPass</a> - This class adapts the <a href="/docs/api/classes/llvm/functionpass">FunctionPass</a> interface to allow convenient creation of passes that operate on the <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> representation. <a href="/docs/api/classes/llvm/machinefunctionpass/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Enumerations Index

<MembersIndex>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#a71daa2de69b163c44b64ac0769507b6e">...</a> &#125;</>}>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#ad023c2ac5722fa5f6e0108339578dd3e">FixupLEAPass</a> ()</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a63c5beadd6fb5e08f03bedc34012d700">getAnalysisUsage</a> (AnalysisUsage &amp;AU) const override</>}>
getAnalysisUsage - This function should be overriden by passes that need analysis information to do their job. <a href="#a63c5beadd6fb5e08f03bedc34012d700">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/stringref">StringRef</a></>}
  name={<><a href="#a11bf22568de85902eb0c775bf5de9240">getPassName</a> () const override</>}>
getPassName - Return a nice clean name for a pass. <a href="#a11bf22568de85902eb0c775bf5de9240">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinefunctionproperties">MachineFunctionProperties</a></>}
  name={<><a href="#aed931331edde96e113fbd89b74ff86eb">getRequiredProperties</a> () const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a12fbadb122d7381f6222cab24d3150e5">runOnMachineFunction</a> (MachineFunction &amp;MF) override</>}>
<a href="/docs/api/classes/llvm/loop">Loop</a> over all of the basic blocks, replacing instructions by equivalent LEA instructions if needed and when possible. <a href="#a12fbadb122d7381f6222cab24d3150e5">More...</a>
</MembersIndexItem>

</MembersIndex>

## Private Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a50cd1144cc5d00003ac103c3b31bc847">checkRegUsage</a> (MachineBasicBlock::iterator &amp;LeaI, MachineBasicBlock::iterator &amp;AluI, bool &amp;BaseIndexDef, bool &amp;AluDestRef, MachineOperand &#42;&#42;KilledBase, MachineOperand &#42;&#42;KilledIndex) const</>}>
Check instructions between LeaI and AluI (exclusively). <a href="#a50cd1144cc5d00003ac103c3b31bc847">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a751f0a49c145c7e92d704c906835aecd">optLEAALU</a> (MachineBasicBlock::iterator &amp;I, MachineBasicBlock &amp;MBB) const</>}>
Look for and transform the sequence lea (reg1, reg2), reg3 sub reg3, reg4 to sub reg1, reg4 sub reg2, reg4 It can also optimize the sequence lea/add similarly. <a href="#a751f0a49c145c7e92d704c906835aecd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab17f47b4573c60a38173b0c47898a12d">optTwoAddrLEA</a> (MachineBasicBlock::iterator &amp;I, MachineBasicBlock &amp;MBB, bool OptIncDec, bool UseLEAForSP) const</>}>
Look for LEAs that are really two address LEAs that we might be able to turn into regular ADD instructions. <a href="#ab17f47b4573c60a38173b0c47898a12d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#addcccaf8f18263a9835e689065b826e9">postRAConvertToLEA</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI) const</>}>
if an instruction can be converted to an equivalent LEA, insert the new instruction into the basic block and return a pointer to it. <a href="#addcccaf8f18263a9835e689065b826e9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ac924b41eced80db01b22d997ee2d86b8">processInstrForSlow3OpLEA</a> (MachineBasicBlock::iterator &amp;I, MachineBasicBlock &amp;MBB, bool OptIncDec)</>}>
Given a LEA instruction which is unprofitable on SNB+ try to replace it with other instructions. <a href="#ac924b41eced80db01b22d997ee2d86b8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a63a445917f439f715a151cc5733ea1a8">processInstruction</a> (MachineBasicBlock::iterator &amp;I, MachineBasicBlock &amp;MBB)</>}>
Given a memory access or LEA instruction whose address mode uses a base and/or index register, look for an opportunity to replace the instruction which sets the base or index register with an equivalent LEA instruction. <a href="#a63a445917f439f715a151cc5733ea1a8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a89e1d8974cfe158ac46ef12000a6fc4f">processInstructionForSlowLEA</a> (MachineBasicBlock::iterator &amp;I, MachineBasicBlock &amp;MBB)</>}>
Given a LEA instruction which is unprofitable on SlowLEA targets try to replace it with an equivalent ADD instruction. <a href="#a89e1d8974cfe158ac46ef12000a6fc4f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></>}
  name={<><a href="#a6e6ff209cb2c8a95605aff9c604856da">searchALUInst</a> (MachineBasicBlock::iterator &amp;I, MachineBasicBlock &amp;MBB) const</>}>
Step forwards in MBB, looking for an ADD/SUB instruction which uses the dest register of LEA instruction I. <a href="#a6e6ff209cb2c8a95605aff9c604856da">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></>}
  name={<><a href="#afb7e2587c49a1ebf7fe615d9886ee860">searchBackwards</a> (MachineOperand &amp;p, MachineBasicBlock::iterator &amp;I, MachineBasicBlock &amp;MBB)</>}>
Step backwards through a basic block, looking for an instruction which writes a register within a maximum of INSTR&#95;DISTANCE&#95;THRESHOLD instruction latency cycles. <a href="#afb7e2587c49a1ebf7fe615d9886ee860">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a4a7f8a714a109eff920b463eb0abf032">seekLEAFixup</a> (MachineOperand &amp;p, MachineBasicBlock::iterator &amp;I, MachineBasicBlock &amp;MBB)</>}>
Given a machine register, look for the instruction which writes it in the current basic block. <a href="#a4a7f8a714a109eff920b463eb0abf032">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="RegUsageState"
  name={<><a href="#a2082d392328a9f5bcf11fcb6517f3ba2">usesRegister</a> (MachineOperand &amp;p, MachineBasicBlock::iterator I)</>}>
Determine if an instruction references a machine register and, if so, whether it reads or writes the register. <a href="#a2082d392328a9f5bcf11fcb6517f3ba2">More...</a>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/x86instrinfo">X86InstrInfo</a> &#42;</>}
  name={<><a href="#a54a98fc0c2c29c3a8812a97b25d3d82b">TII</a> = nullptr</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/x86registerinfo">X86RegisterInfo</a> &#42;</>}
  name={<><a href="#a5761f55547d76efc1d16ccc847d7c11c">TRI</a> = nullptr</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetschedmodel">TargetSchedModel</a></>}
  name={<><a href="#a062eadb2d9df99ec1d30bd1edb5f0e86">TSM</a></>}>
</MembersIndexItem>

</MembersIndex>

## Public Static Attributes Index

<MembersIndex>

<MembersIndexItem
  type="char"
  name={<><a href="#aede8aca1d8cec234e876a0bb49772133">ID</a> = 0</>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 38 of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.

<SectionDefinition>

## Enumerations

### enum  {#a71daa2de69b163c44b64ac0769507b6e}

<MemberDefinition
  prototype={<>enum anonymous_namespace&#123;X86FixupLEAs.cpp&#125;::FixupLEAPass::RegUsageState </>}>

<EnumerationList title="Enumeration values">

<Link id="a71daa2de69b163c44b64ac0769507b6ea4dc481d75593f59b377adc44e8945367" />
<EnumerationListItem name="RU_NotUsed">

</EnumerationListItem>

<Link id="a71daa2de69b163c44b64ac0769507b6ead8a9a012dd29f22af8866024013bb4a5" />
<EnumerationListItem name="RU_Write">

</EnumerationListItem>

<Link id="a71daa2de69b163c44b64ac0769507b6ea9999d570c0a2ef21e9d9e2dc81c42159" />
<EnumerationListItem name="RU_Read">

</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00039">39</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Constructors

### FixupLEAPass() {#ad023c2ac5722fa5f6e0108339578dd3e}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;X86FixupLEAs.cpp&#125;::FixupLEAPass::FixupLEAPass ()</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00128">128</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### getAnalysisUsage() {#a63c5beadd6fb5e08f03bedc34012d700}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;X86FixupLEAs.cpp&#125;::FixupLEAPass::getAnalysisUsage (<a href="/docs/api/classes/llvm/analysisusage">AnalysisUsage</a> &amp;) const</>}
  labels = {["inline", "virtual"]}>
getAnalysisUsage - This function should be overriden by passes that need analysis information to do their job.

If a pass specifies that it uses a particular analysis result to this function, it can then use the <a href="/docs/api/classes/llvm/pass/#a4863e5e463fb79955269fbf7fbf52b80">getAnalysis&lt;AnalysisType&gt;()</a> function, below.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00141">141</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

### getPassName() {#a11bf22568de85902eb0c775bf5de9240}

<MemberDefinition
  prototype={<>StringRef anonymous&#95;namespace&#123;X86FixupLEAs.cpp&#125;::FixupLEAPass::getPassName () const</>}
  labels = {["inline", "virtual"]}>
getPassName - Return a nice clean name for a pass.

This usually implemented in terms of the name that is registered by one of the Registration templates, but can be overloaded directly.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00126">126</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

### getRequiredProperties() {#aed931331edde96e113fbd89b74ff86eb}

<MemberDefinition
  prototype={<>MachineFunctionProperties anonymous&#95;namespace&#123;X86FixupLEAs.cpp&#125;::FixupLEAPass::getRequiredProperties () const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00136">136</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

### runOnMachineFunction() {#a12fbadb122d7381f6222cab24d3150e5}

<MemberDefinition
  prototype={<>bool FixupLEAPass::runOnMachineFunction (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF)</>}
  labels = {["virtual"]}>
<a href="/docs/api/classes/llvm/loop">Loop</a> over all of the basic blocks, replacing instructions by equivalent LEA instructions if needed and when possible.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00133">133</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Functions

### checkRegUsage() {#a50cd1144cc5d00003ac103c3b31bc847}

<MemberDefinition
  prototype={<>void FixupLEAPass::checkRegUsage (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; LeaI, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; AluI, bool &amp; BaseIndexDef, bool &amp; AluDestRef, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42;&#42; KilledBase, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &#42;&#42; KilledIndex) const</>}>
Check instructions between LeaI and AluI (exclusively).

Set BaseIndexDef to true if base or index register from LeaI is defined. Set AluDestRef to true if the dest register of AluI is used or defined. &#42;KilledBase is set to the killed base register usage. &#42;KilledIndex is set to the killed index register usage.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00101">101</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

### optLEAALU() {#a751f0a49c145c7e92d704c906835aecd}

<MemberDefinition
  prototype={<>bool FixupLEAPass::optLEAALU (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; I, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB) const</>}>
Look for and transform the sequence lea (reg1, reg2), reg3 sub reg3, reg4 to sub reg1, reg4 sub reg2, reg4 It can also optimize the sequence lea/add similarly.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00089">89</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

### optTwoAddrLEA() {#ab17f47b4573c60a38173b0c47898a12d}

<MemberDefinition
  prototype={<>bool FixupLEAPass::optTwoAddrLEA (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; I, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, bool OptIncDec, bool UseLEAForSP) const</>}>
Look for LEAs that are really two address LEAs that we might be able to turn into regular ADD instructions.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00078">78</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

### postRAConvertToLEA() {#addcccaf8f18263a9835e689065b826e9}

<MemberDefinition
  prototype={<>MachineInstr &#42; FixupLEAPass::postRAConvertToLEA (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MBBI) const</>}>
if an instruction can be converted to an equivalent LEA, insert the new instruction into the basic block and return a pointer to it.

Otherwise, return zero.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00120">120</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

### processInstrForSlow3OpLEA() {#ac924b41eced80db01b22d997ee2d86b8}

<MemberDefinition
  prototype={<>void FixupLEAPass::processInstrForSlow3OpLEA (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; I, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, bool OptIncDec)</>}>
Given a LEA instruction which is unprofitable on SNB+ try to replace it with other instructions.

According to Intel&#39;s Optimization Reference Manual: &quot; For LEA instructions with three source operands and some specific
  situations, instruction latency has increased to 3 cycles, and must
  dispatch via port 1:
- LEA that has all three source operands: base, index, and offset
- LEA that uses base and index registers where the base is EBP, RBP,
  or R13
- LEA that uses RIP relative addressing mode
- LEA that uses 16-bit addressing mode &quot; This function currently handles the first 2 cases only.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00073">73</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

### processInstruction() {#a63a445917f439f715a151cc5733ea1a8}

<MemberDefinition
  prototype={<>void FixupLEAPass::processInstruction (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; I, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB)</>}>
Given a memory access or LEA instruction whose address mode uses a base and/or index register, look for an opportunity to replace the instruction which sets the base or index register with an equivalent LEA instruction.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00053">53</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

### processInstructionForSlowLEA() {#a89e1d8974cfe158ac46ef12000a6fc4f}

<MemberDefinition
  prototype={<>void FixupLEAPass::processInstructionForSlowLEA (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; I, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB)</>}>
Given a LEA instruction which is unprofitable on SlowLEA targets try to replace it with an equivalent ADD instruction.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00058">58</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

### searchALUInst() {#a6e6ff209cb2c8a95605aff9c604856da}

<MemberDefinition
  prototype={<>MachineBasicBlock::iterator FixupLEAPass::searchALUInst (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; I, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB) const</>}>
Step forwards in MBB, looking for an ADD/SUB instruction which uses the dest register of LEA instruction I.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00093">93</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

### searchBackwards() {#afb7e2587c49a1ebf7fe615d9886ee860}

<MemberDefinition
  prototype={<>MachineBasicBlock::iterator FixupLEAPass::searchBackwards (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; p, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; I, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB)</>}>
Step backwards through a basic block, looking for an instruction which writes a register within a maximum of INSTR&#95;DISTANCE&#95;THRESHOLD instruction latency cycles.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00113">113</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

### seekLEAFixup() {#a4a7f8a714a109eff920b463eb0abf032}

<MemberDefinition
  prototype={<>void FixupLEAPass::seekLEAFixup (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; p, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; I, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB)</>}>
Given a machine register, look for the instruction which writes it in the current basic block.

If found, try to replace it with an equivalent LEA instruction. If replacement succeeds, then also process the newly created instruction.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00046">46</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

### usesRegister() {#a2082d392328a9f5bcf11fcb6517f3ba2}

<MemberDefinition
  prototype={<>FixupLEAPass::RegUsageState FixupLEAPass::usesRegister (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; p, <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> I)</>}>
Determine if an instruction references a machine register and, if so, whether it reads or writes the register.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00108">108</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### TII {#a54a98fc0c2c29c3a8812a97b25d3d82b}

<MemberDefinition
  prototype={<>const X86InstrInfo&#42; anonymous&#95;namespace&#123;X86FixupLEAs.cpp&#125;::FixupLEAPass::TII = nullptr</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00149">149</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

### TRI {#a5761f55547d76efc1d16ccc847d7c11c}

<MemberDefinition
  prototype={<>const X86RegisterInfo&#42; anonymous&#95;namespace&#123;X86FixupLEAs.cpp&#125;::FixupLEAPass::TRI = nullptr</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00150">150</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

### TSM {#a062eadb2d9df99ec1d30bd1edb5f0e86}

<MemberDefinition
  prototype={<>TargetSchedModel anonymous&#95;namespace&#123;X86FixupLEAs.cpp&#125;::FixupLEAPass::TSM</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00148">148</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Static Attributes

### ID {#aede8aca1d8cec234e876a0bb49772133}

<MemberDefinition
  prototype="char FixupLEAPass::ID = 0"
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp/#l00124">124</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/x86/x86fixupleas-cpp">X86FixupLEAs.cpp</a></li>
</ul>

</DoxygenPage>
