Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Nov 25 11:55:50 2024
| Host         : eecs-digital-40 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 frame_buffer_testing_module/framebuffer_1/BRAM_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_blue/tmds_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 2.207ns (24.000%)  route 6.989ns (76.000%))
  Logic Levels:           5  (LUT5=3 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 11.915 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=163, estimated)      1.762    -0.827    frame_buffer_testing_module/framebuffer_1/clk_pixel
    RAMB36_X0Y24         RAMB36E1                                     r  frame_buffer_testing_module/framebuffer_1/BRAM_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.201 r  frame_buffer_testing_module/framebuffer_1/BRAM_reg_0_1/CASCADEOUTA
                         net (fo=1, estimated)        0.065     0.266    frame_buffer_testing_module/framebuffer_1/BRAM_reg_0_1_n_0
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.691 r  frame_buffer_testing_module/framebuffer_1/BRAM_reg_1_1/DOADO[0]
                         net (fo=2, estimated)        3.577     4.268    frame_buffer_testing_module/framebuffer_2/tmds_out_reg[7]_0[1]
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.124     4.392 r  frame_buffer_testing_module/framebuffer_2/tmds_out[4]_i_2/O
                         net (fo=2, estimated)        1.344     5.736    frame_buffer_testing_module/framebuffer_2/tmds_out[4]_i_2_n_0
    SLICE_X8Y21          LUT5 (Prop_lut5_I4_O)        0.124     5.860 r  frame_buffer_testing_module/framebuffer_2/tmds_out[5]_i_2/O
                         net (fo=2, estimated)        0.819     6.679    frame_buffer_testing_module/framebuffer_2/state_reg_rep__1_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I0_O)        0.152     6.831 r  frame_buffer_testing_module/framebuffer_2/tmds_out[7]_i_3/O
                         net (fo=2, estimated)        1.184     8.015    mvg/tmds_out_reg[7]_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I4_O)        0.354     8.369 r  mvg/tmds_out[7]_i_1/O
                         net (fo=1, routed)           0.000     8.369    tmds_blue/tmds_out_reg[9]_0[5]
    SLICE_X2Y21          FDRE                                         r  tmds_blue/tmds_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=163, estimated)      1.510    11.915    tmds_blue/clk_pixel
    SLICE_X2Y21          FDRE                                         r  tmds_blue/tmds_out_reg[7]/C
                         clock pessimism              0.474    12.388    
                         clock uncertainty           -0.168    12.220    
    SLICE_X2Y21          FDRE (Setup_fdre_C_D)        0.118    12.338    tmds_blue/tmds_out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  3.969    




