D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe  -osyn  D:\FPGA\a3p1000_FIBER\synthesis\synwork\Top_0_comp.srs  -top  Top_0  -hdllog  D:\FPGA\a3p1000_FIBER\synthesis\synlog\Top_0_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -nram -fixsmult -divnmod   -I D:\FPGA\a3p1000_FIBER\synthesis\  -I D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib   -v2001  -devicelib  D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -encrypt  -pro  -dmgen  D:\FPGA\a3p1000_FIBER\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work D:\FPGA\a3p1000_FIBER\hdl\FIBERGYRO_control.v -lib work D:\FPGA\a3p1000_FIBER\component\work\Top_0\COREUART_0\rtl\vlog\core\Clock_gen.v -lib work D:\FPGA\a3p1000_FIBER\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v -lib work D:\FPGA\a3p1000_FIBER\component\work\Top_0\COREUART_0\rtl\vlog\core\Tx_async.v -lib work D:\FPGA\a3p1000_FIBER\component\work\Top_0\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v -lib work D:\FPGA\a3p1000_FIBER\component\work\Top_0\COREUART_0\rtl\vlog\core\CoreUART.v -lib work D:\FPGA\a3p1000_FIBER\component\work\Top_0\Top_0.v 
relcom:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\Top_0_comp.srs -top Top_0 -hdllog ..\synlog\Top_0_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -nram -fixsmult -divnmod -I ..\ -I ..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib -v2001 -devicelib ..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\hdl\FIBERGYRO_control.v -lib work ..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\Clock_gen.v -lib work ..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v -lib work ..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\Tx_async.v -lib work ..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v -lib work ..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\CoreUART.v -lib work ..\..\component\work\Top_0\Top_0.v
rc:0 success:1 runtime:2
file:..\synwork\Top_0_comp.srs|io:o|time:1551260261|size:26357|exec:0|csum:
file:..\synlog\Top_0_compiler.srr|io:o|time:1551260261|size:12705|exec:0|csum:
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\..\hdl\FIBERGYRO_control.v|io:i|time:1551259806|size:2290|exec:0|csum:8BCFB22B51D1BDE87CE3502E2CB4A000
file:..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\Clock_gen.v|io:i|time:1551260246|size:13236|exec:0|csum:5C298ADA031CC7BADCB5F6445ED03874
file:..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\Rx_async.v|io:i|time:1551260246|size:21145|exec:0|csum:89AE2CA631F791A913F7070A260134D0
file:..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\Tx_async.v|io:i|time:1551260246|size:8855|exec:0|csum:0ACBB7C7EF6D39ACE66035CD96C504BA
file:..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\fifo_256x8_pa3.v|io:i|time:1551260246|size:3341|exec:0|csum:4E937905EAF7DFC8BEC620051B9FC3AC
file:..\..\component\work\Top_0\COREUART_0\rtl\vlog\core\CoreUART.v|io:i|time:1551260246|size:14242|exec:0|csum:FD1AE72D57D4291DF6CA34B2D475865C
file:..\..\component\work\Top_0\Top_0.v|io:i|time:1551260246|size:5637|exec:0|csum:7001EEE5FC2465172BADAFCC6BB6C95E
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\c_hdl.exe|io:i|time:1508986516|size:1338368|exec:1|csum:4BE9471CC8F1F34D3F79DD6F3C07C7F5
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe|io:i|time:1508986724|size:1754112|exec:1|csum:0724D6BF71D325162DC071CC1383571C
