Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto d604eca11919421e9e7742c3cdb073eb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SignExtender_tb_behav xil_defaultlib.SignExtender_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/Justin/Desktop/DataPath/SignExtender/SignExtender.srcs/sources_1/new/SignExtender.vhd:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture behavioral of entity xil_defaultlib.signextender_tb
Built simulation snapshot SignExtender_tb_behav
