DECL|AcknowledgeRequest|member|uint32_t AcknowledgeRequest; /*!< Acknowledge Request Enable
DECL|AutomaticClockLaneControl|member|uint32_t AutomaticClockLaneControl; /*!< Automatic clock lane control
DECL|AutomaticRefresh|member|uint32_t AutomaticRefresh; /*!< Automatic refresh mode
DECL|BTATimeout|member|uint32_t BTATimeout; /*!< BTA time-out */
DECL|ClockLaneHS2LPTime|member|uint32_t ClockLaneHS2LPTime; /*!< The maximum time that the D-PHY clock lane takes to go from high-speed
DECL|ClockLaneLP2HSTime|member|uint32_t ClockLaneLP2HSTime; /*!< The maximum time that the D-PHY clock lane takes to go from low-power
DECL|ColorCoding|member|uint32_t ColorCoding; /*!< Color coding for LTDC interface
DECL|ColorCoding|member|uint32_t ColorCoding; /*!< Color coding for LTDC interface
DECL|CommandSize|member|uint32_t CommandSize; /*!< Maximum allowed size for an LTDC write memory command, measured in
DECL|DEPolarity|member|uint32_t DEPolarity; /*!< Data Enable pin polarity
DECL|DEPolarity|member|uint32_t DEPolarity; /*!< Data Enable pin polarity
DECL|DSI_ACKNOWLEDGE_DISABLE|macro|DSI_ACKNOWLEDGE_DISABLE
DECL|DSI_ACKNOWLEDGE_ENABLE|macro|DSI_ACKNOWLEDGE_ENABLE
DECL|DSI_AR_DISABLE|macro|DSI_AR_DISABLE
DECL|DSI_AR_ENABLE|macro|DSI_AR_ENABLE
DECL|DSI_AUTO_CLK_LANE_CTRL_DISABLE|macro|DSI_AUTO_CLK_LANE_CTRL_DISABLE
DECL|DSI_AUTO_CLK_LANE_CTRL_ENABLE|macro|DSI_AUTO_CLK_LANE_CTRL_ENABLE
DECL|DSI_CLK_LANE|macro|DSI_CLK_LANE
DECL|DSI_CLOCK_LANE|macro|DSI_CLOCK_LANE
DECL|DSI_COLOR_MODE_EIGHT|macro|DSI_COLOR_MODE_EIGHT
DECL|DSI_COLOR_MODE_FULL|macro|DSI_COLOR_MODE_FULL
DECL|DSI_CmdCfgTypeDef|typedef|}DSI_CmdCfgTypeDef;
DECL|DSI_DATA_ENABLE_ACTIVE_HIGH|macro|DSI_DATA_ENABLE_ACTIVE_HIGH
DECL|DSI_DATA_ENABLE_ACTIVE_LOW|macro|DSI_DATA_ENABLE_ACTIVE_LOW
DECL|DSI_DATA_LANE0|macro|DSI_DATA_LANE0
DECL|DSI_DATA_LANE1|macro|DSI_DATA_LANE1
DECL|DSI_DATA_LANES|macro|DSI_DATA_LANES
DECL|DSI_DCS_LONG_PKT_WRITE|macro|DSI_DCS_LONG_PKT_WRITE
DECL|DSI_DCS_SHORT_PKT_READ|macro|DSI_DCS_SHORT_PKT_READ
DECL|DSI_DCS_SHORT_PKT_WRITE_P0|macro|DSI_DCS_SHORT_PKT_WRITE_P0
DECL|DSI_DCS_SHORT_PKT_WRITE_P1|macro|DSI_DCS_SHORT_PKT_WRITE_P1
DECL|DSI_DISPLAY_OFF|macro|DSI_DISPLAY_OFF
DECL|DSI_DISPLAY_ON|macro|DSI_DISPLAY_ON
DECL|DSI_ENTER_IDLE_MODE|macro|DSI_ENTER_IDLE_MODE
DECL|DSI_ENTER_INVERT_MODE|macro|DSI_ENTER_INVERT_MODE
DECL|DSI_ENTER_NORMAL_MODE|macro|DSI_ENTER_NORMAL_MODE
DECL|DSI_ENTER_PARTIAL_MODE|macro|DSI_ENTER_PARTIAL_MODE
DECL|DSI_ENTER_SLEEP_MODE|macro|DSI_ENTER_SLEEP_MODE
DECL|DSI_EXIT_IDLE_MODE|macro|DSI_EXIT_IDLE_MODE
DECL|DSI_EXIT_INVERT_MODE|macro|DSI_EXIT_INVERT_MODE
DECL|DSI_EXIT_SLEEP_MODE|macro|DSI_EXIT_SLEEP_MODE
DECL|DSI_FBTAA_DISABLE|macro|DSI_FBTAA_DISABLE
DECL|DSI_FBTAA_ENABLE|macro|DSI_FBTAA_ENABLE
DECL|DSI_FLAG_BUSY|macro|DSI_FLAG_BUSY
DECL|DSI_FLAG_ER|macro|DSI_FLAG_ER
DECL|DSI_FLAG_PLLLS|macro|DSI_FLAG_PLLLS
DECL|DSI_FLAG_PLLL|macro|DSI_FLAG_PLLL
DECL|DSI_FLAG_PLLU|macro|DSI_FLAG_PLLU
DECL|DSI_FLAG_RRS|macro|DSI_FLAG_RRS
DECL|DSI_FLAG_RR|macro|DSI_FLAG_RR
DECL|DSI_FLAG_TE|macro|DSI_FLAG_TE
DECL|DSI_FLOW_CONTROL_ALL|macro|DSI_FLOW_CONTROL_ALL
DECL|DSI_FLOW_CONTROL_BTA|macro|DSI_FLOW_CONTROL_BTA
DECL|DSI_FLOW_CONTROL_CRC_RX|macro|DSI_FLOW_CONTROL_CRC_RX
DECL|DSI_FLOW_CONTROL_ECC_RX|macro|DSI_FLOW_CONTROL_ECC_RX
DECL|DSI_FLOW_CONTROL_EOTP_RX|macro|DSI_FLOW_CONTROL_EOTP_RX
DECL|DSI_FLOW_CONTROL_EOTP_TX|macro|DSI_FLOW_CONTROL_EOTP_TX
DECL|DSI_GEN_LONG_PKT_WRITE|macro|DSI_GEN_LONG_PKT_WRITE
DECL|DSI_GEN_SHORT_PKT_READ_P0|macro|DSI_GEN_SHORT_PKT_READ_P0
DECL|DSI_GEN_SHORT_PKT_READ_P1|macro|DSI_GEN_SHORT_PKT_READ_P1
DECL|DSI_GEN_SHORT_PKT_READ_P2|macro|DSI_GEN_SHORT_PKT_READ_P2
DECL|DSI_GEN_SHORT_PKT_WRITE_P0|macro|DSI_GEN_SHORT_PKT_WRITE_P0
DECL|DSI_GEN_SHORT_PKT_WRITE_P1|macro|DSI_GEN_SHORT_PKT_WRITE_P1
DECL|DSI_GEN_SHORT_PKT_WRITE_P2|macro|DSI_GEN_SHORT_PKT_WRITE_P2
DECL|DSI_GET_3D_CONTROL|macro|DSI_GET_3D_CONTROL
DECL|DSI_GET_ADDRESS_MODE|macro|DSI_GET_ADDRESS_MODE
DECL|DSI_GET_BLUE_CHANNEL|macro|DSI_GET_BLUE_CHANNEL
DECL|DSI_GET_DIAGNOSTIC_RESULT|macro|DSI_GET_DIAGNOSTIC_RESULT
DECL|DSI_GET_DISPLAY_MODE|macro|DSI_GET_DISPLAY_MODE
DECL|DSI_GET_GREEN_CHANNEL|macro|DSI_GET_GREEN_CHANNEL
DECL|DSI_GET_PIXEL_FORMAT|macro|DSI_GET_PIXEL_FORMAT
DECL|DSI_GET_POWER_MODE|macro|DSI_GET_POWER_MODE
DECL|DSI_GET_RED_CHANNEL|macro|DSI_GET_RED_CHANNEL
DECL|DSI_GET_SCANLINE|macro|DSI_GET_SCANLINE
DECL|DSI_GET_SIGNAL_MODE|macro|DSI_GET_SIGNAL_MODE
DECL|DSI_HOST_TimeoutTypeDef|typedef|}DSI_HOST_TimeoutTypeDef;
DECL|DSI_HSYNC_ACTIVE_HIGH|macro|DSI_HSYNC_ACTIVE_HIGH
DECL|DSI_HSYNC_ACTIVE_LOW|macro|DSI_HSYNC_ACTIVE_LOW
DECL|DSI_HS_DELAY|macro|DSI_HS_DELAY
DECL|DSI_HS_PM_DISABLE|macro|DSI_HS_PM_DISABLE
DECL|DSI_HS_PM_ENABLE|macro|DSI_HS_PM_ENABLE
DECL|DSI_HandleTypeDef|typedef|}DSI_HandleTypeDef;
DECL|DSI_INVERT_HS_SIGNAL|macro|DSI_INVERT_HS_SIGNAL
DECL|DSI_IT_ER|macro|DSI_IT_ER
DECL|DSI_IT_PLLL|macro|DSI_IT_PLLL
DECL|DSI_IT_PLLU|macro|DSI_IT_PLLU
DECL|DSI_IT_RR|macro|DSI_IT_RR
DECL|DSI_IT_TE|macro|DSI_IT_TE
DECL|DSI_InitTypeDef|typedef|}DSI_InitTypeDef;
DECL|DSI_LOOSELY_PACKED_DISABLE|macro|DSI_LOOSELY_PACKED_DISABLE
DECL|DSI_LOOSELY_PACKED_ENABLE|macro|DSI_LOOSELY_PACKED_ENABLE
DECL|DSI_LPCmdTypeDef|typedef|}DSI_LPCmdTypeDef;
DECL|DSI_LP_COMMAND_DISABLE|macro|DSI_LP_COMMAND_DISABLE
DECL|DSI_LP_COMMAND_ENABLE|macro|DSI_LP_COMMAND_ENABLE
DECL|DSI_LP_DLW_DISABLE|macro|DSI_LP_DLW_DISABLE
DECL|DSI_LP_DLW_ENABLE|macro|DSI_LP_DLW_ENABLE
DECL|DSI_LP_DSR0P_DISABLE|macro|DSI_LP_DSR0P_DISABLE
DECL|DSI_LP_DSR0P_ENABLE|macro|DSI_LP_DSR0P_ENABLE
DECL|DSI_LP_DSW0P_DISABLE|macro|DSI_LP_DSW0P_DISABLE
DECL|DSI_LP_DSW0P_ENABLE|macro|DSI_LP_DSW0P_ENABLE
DECL|DSI_LP_DSW1P_DISABLE|macro|DSI_LP_DSW1P_DISABLE
DECL|DSI_LP_DSW1P_ENABLE|macro|DSI_LP_DSW1P_ENABLE
DECL|DSI_LP_GLW_DISABLE|macro|DSI_LP_GLW_DISABLE
DECL|DSI_LP_GLW_ENABLE|macro|DSI_LP_GLW_ENABLE
DECL|DSI_LP_GSR0P_DISABLE|macro|DSI_LP_GSR0P_DISABLE
DECL|DSI_LP_GSR0P_ENABLE|macro|DSI_LP_GSR0P_ENABLE
DECL|DSI_LP_GSR1P_DISABLE|macro|DSI_LP_GSR1P_DISABLE
DECL|DSI_LP_GSR1P_ENABLE|macro|DSI_LP_GSR1P_ENABLE
DECL|DSI_LP_GSR2P_DISABLE|macro|DSI_LP_GSR2P_DISABLE
DECL|DSI_LP_GSR2P_ENABLE|macro|DSI_LP_GSR2P_ENABLE
DECL|DSI_LP_GSW0P_DISABLE|macro|DSI_LP_GSW0P_DISABLE
DECL|DSI_LP_GSW0P_ENABLE|macro|DSI_LP_GSW0P_ENABLE
DECL|DSI_LP_GSW1P_DISABLE|macro|DSI_LP_GSW1P_DISABLE
DECL|DSI_LP_GSW1P_ENABLE|macro|DSI_LP_GSW1P_ENABLE
DECL|DSI_LP_GSW2P_DISABLE|macro|DSI_LP_GSW2P_DISABLE
DECL|DSI_LP_GSW2P_ENABLE|macro|DSI_LP_GSW2P_ENABLE
DECL|DSI_LP_HBP_DISABLE|macro|DSI_LP_HBP_DISABLE
DECL|DSI_LP_HBP_ENABLE|macro|DSI_LP_HBP_ENABLE
DECL|DSI_LP_HFP_DISABLE|macro|DSI_LP_HFP_DISABLE
DECL|DSI_LP_HFP_ENABLE|macro|DSI_LP_HFP_ENABLE
DECL|DSI_LP_MRDP_DISABLE|macro|DSI_LP_MRDP_DISABLE
DECL|DSI_LP_MRDP_ENABLE|macro|DSI_LP_MRDP_ENABLE
DECL|DSI_LP_VACT_DISABLE|macro|DSI_LP_VACT_DISABLE
DECL|DSI_LP_VACT_ENABLE|macro|DSI_LP_VACT_ENABLE
DECL|DSI_LP_VBP_DISABLE|macro|DSI_LP_VBP_DISABLE
DECL|DSI_LP_VBP_ENABLE|macro|DSI_LP_VBP_ENABLE
DECL|DSI_LP_VFP_DISABLE|macro|DSI_LP_VFP_DISABLE
DECL|DSI_LP_VFP_ENABLE|macro|DSI_LP_VFP_ENABLE
DECL|DSI_LP_VSYNC_DISABLE|macro|DSI_LP_VSYNC_DISABLE
DECL|DSI_LP_VSYNC_ENABLE|macro|DSI_LP_VSYNC_ENABLE
DECL|DSI_MAX_RETURN_PKT_SIZE|macro|DSI_MAX_RETURN_PKT_SIZE
DECL|DSI_NOP|macro|DSI_NOP
DECL|DSI_ONE_DATA_LANE|macro|DSI_ONE_DATA_LANE
DECL|DSI_PHY_TimerTypeDef|typedef|}DSI_PHY_TimerTypeDef;
DECL|DSI_PLLInitTypeDef|typedef|}DSI_PLLInitTypeDef;
DECL|DSI_PLL_IN_DIV1|macro|DSI_PLL_IN_DIV1
DECL|DSI_PLL_IN_DIV2|macro|DSI_PLL_IN_DIV2
DECL|DSI_PLL_IN_DIV3|macro|DSI_PLL_IN_DIV3
DECL|DSI_PLL_IN_DIV4|macro|DSI_PLL_IN_DIV4
DECL|DSI_PLL_IN_DIV5|macro|DSI_PLL_IN_DIV5
DECL|DSI_PLL_IN_DIV6|macro|DSI_PLL_IN_DIV6
DECL|DSI_PLL_IN_DIV7|macro|DSI_PLL_IN_DIV7
DECL|DSI_PLL_OUT_DIV1|macro|DSI_PLL_OUT_DIV1
DECL|DSI_PLL_OUT_DIV2|macro|DSI_PLL_OUT_DIV2
DECL|DSI_PLL_OUT_DIV4|macro|DSI_PLL_OUT_DIV4
DECL|DSI_PLL_OUT_DIV8|macro|DSI_PLL_OUT_DIV8
DECL|DSI_READ_DDB_CONTINUE|macro|DSI_READ_DDB_CONTINUE
DECL|DSI_READ_DDB_START|macro|DSI_READ_DDB_START
DECL|DSI_READ_MEMORY_CONTINUE|macro|DSI_READ_MEMORY_CONTINUE
DECL|DSI_READ_MEMORY_START|macro|DSI_READ_MEMORY_START
DECL|DSI_RGB565|macro|DSI_RGB565
DECL|DSI_RGB666|macro|DSI_RGB666
DECL|DSI_RGB888|macro|DSI_RGB888
DECL|DSI_SET_3D_CONTROL|macro|DSI_SET_3D_CONTROL
DECL|DSI_SET_ADDRESS_MODE|macro|DSI_SET_ADDRESS_MODE
DECL|DSI_SET_COLUMN_ADDRESS|macro|DSI_SET_COLUMN_ADDRESS
DECL|DSI_SET_DISPLAY_OFF|macro|DSI_SET_DISPLAY_OFF
DECL|DSI_SET_DISPLAY_ON|macro|DSI_SET_DISPLAY_ON
DECL|DSI_SET_GAMMA_CURVE|macro|DSI_SET_GAMMA_CURVE
DECL|DSI_SET_PAGE_ADDRESS|macro|DSI_SET_PAGE_ADDRESS
DECL|DSI_SET_PARTIAL_COLUMNS|macro|DSI_SET_PARTIAL_COLUMNS
DECL|DSI_SET_PARTIAL_ROWS|macro|DSI_SET_PARTIAL_ROWS
DECL|DSI_SET_PIXEL_FORMAT|macro|DSI_SET_PIXEL_FORMAT
DECL|DSI_SET_SCROLL_AREA|macro|DSI_SET_SCROLL_AREA
DECL|DSI_SET_SCROLL_START|macro|DSI_SET_SCROLL_START
DECL|DSI_SET_TEAR_OFF|macro|DSI_SET_TEAR_OFF
DECL|DSI_SET_TEAR_ON|macro|DSI_SET_TEAR_ON
DECL|DSI_SET_TEAR_SCANLINE|macro|DSI_SET_TEAR_SCANLINE
DECL|DSI_SET_VSYNC_TIMING|macro|DSI_SET_VSYNC_TIMING
DECL|DSI_SLEW_RATE_HSTX|macro|DSI_SLEW_RATE_HSTX
DECL|DSI_SLEW_RATE_LPTX|macro|DSI_SLEW_RATE_LPTX
DECL|DSI_SOFT_RESET|macro|DSI_SOFT_RESET
DECL|DSI_SWAP_LANE_PINS|macro|DSI_SWAP_LANE_PINS
DECL|DSI_TCLK_POST|macro|DSI_TCLK_POST
DECL|DSI_TCLK_PREPARE|macro|DSI_TCLK_PREPARE
DECL|DSI_TCLK_ZERO|macro|DSI_TCLK_ZERO
DECL|DSI_TE_ACKNOWLEDGE_DISABLE|macro|DSI_TE_ACKNOWLEDGE_DISABLE
DECL|DSI_TE_ACKNOWLEDGE_ENABLE|macro|DSI_TE_ACKNOWLEDGE_ENABLE
DECL|DSI_TE_DSILINK|macro|DSI_TE_DSILINK
DECL|DSI_TE_EXTERNAL|macro|DSI_TE_EXTERNAL
DECL|DSI_TE_FALLING_EDGE|macro|DSI_TE_FALLING_EDGE
DECL|DSI_TE_RISING_EDGE|macro|DSI_TE_RISING_EDGE
DECL|DSI_THS_EXIT|macro|DSI_THS_EXIT
DECL|DSI_THS_PREPARE|macro|DSI_THS_PREPARE
DECL|DSI_THS_TRAIL|macro|DSI_THS_TRAIL
DECL|DSI_THS_ZERO|macro|DSI_THS_ZERO
DECL|DSI_TLPX_CLK|macro|DSI_TLPX_CLK
DECL|DSI_TLPX_DATA|macro|DSI_TLPX_DATA
DECL|DSI_TWO_DATA_LANES|macro|DSI_TWO_DATA_LANES
DECL|DSI_VID_MODE_BURST|macro|DSI_VID_MODE_BURST
DECL|DSI_VID_MODE_NB_EVENTS|macro|DSI_VID_MODE_NB_EVENTS
DECL|DSI_VID_MODE_NB_PULSES|macro|DSI_VID_MODE_NB_PULSES
DECL|DSI_VSYNC_ACTIVE_HIGH|macro|DSI_VSYNC_ACTIVE_HIGH
DECL|DSI_VSYNC_ACTIVE_LOW|macro|DSI_VSYNC_ACTIVE_LOW
DECL|DSI_VSYNC_FALLING|macro|DSI_VSYNC_FALLING
DECL|DSI_VSYNC_RISING|macro|DSI_VSYNC_RISING
DECL|DSI_VidCfgTypeDef|typedef|}DSI_VidCfgTypeDef;
DECL|DSI_WRITE_LUT|macro|DSI_WRITE_LUT
DECL|DSI_WRITE_MEMORY_CONTINUE|macro|DSI_WRITE_MEMORY_CONTINUE
DECL|DSI_WRITE_MEMORY_START|macro|DSI_WRITE_MEMORY_START
DECL|DataLaneHS2LPTime|member|uint32_t DataLaneHS2LPTime; /*!< The maximum time that the D-PHY data lanes takes to go from high-speed
DECL|DataLaneLP2HSTime|member|uint32_t DataLaneLP2HSTime; /*!< The maximum time that the D-PHY data lanes takes to go from low-power
DECL|DataLaneMaxReadTime|member|uint32_t DataLaneMaxReadTime; /*!< The maximum time required to perform a read command */
DECL|ErrorCode|member|__IO uint32_t ErrorCode; /*!< DSI Error code */
DECL|ErrorMsk|member|uint32_t ErrorMsk; /*!< DSI Error monitoring mask */
DECL|FrameBTAAcknowledgeEnable|member|uint32_t FrameBTAAcknowledgeEnable; /*!< Frame bus-turn-around acknowledge enable
DECL|HAL_DSI_ERROR_ACK|macro|HAL_DSI_ERROR_ACK
DECL|HAL_DSI_ERROR_CRC|macro|HAL_DSI_ERROR_CRC
DECL|HAL_DSI_ERROR_ECC|macro|HAL_DSI_ERROR_ECC
DECL|HAL_DSI_ERROR_EOT|macro|HAL_DSI_ERROR_EOT
DECL|HAL_DSI_ERROR_GEN|macro|HAL_DSI_ERROR_GEN
DECL|HAL_DSI_ERROR_NONE|macro|HAL_DSI_ERROR_NONE
DECL|HAL_DSI_ERROR_OVF|macro|HAL_DSI_ERROR_OVF
DECL|HAL_DSI_ERROR_PHY|macro|HAL_DSI_ERROR_PHY
DECL|HAL_DSI_ERROR_PSE|macro|HAL_DSI_ERROR_PSE
DECL|HAL_DSI_ERROR_RX|macro|HAL_DSI_ERROR_RX
DECL|HAL_DSI_ERROR_TX|macro|HAL_DSI_ERROR_TX
DECL|HAL_DSI_STATE_BUSY|enumerator|HAL_DSI_STATE_BUSY = 0x03U,
DECL|HAL_DSI_STATE_ERROR|enumerator|HAL_DSI_STATE_ERROR = 0x02U,
DECL|HAL_DSI_STATE_READY|enumerator|HAL_DSI_STATE_READY = 0x01U,
DECL|HAL_DSI_STATE_RESET|enumerator|HAL_DSI_STATE_RESET = 0x00U,
DECL|HAL_DSI_STATE_TIMEOUT|enumerator|HAL_DSI_STATE_TIMEOUT = 0x04U
DECL|HAL_DSI_StateTypeDef|typedef|}HAL_DSI_StateTypeDef;
DECL|HSPolarity|member|uint32_t HSPolarity; /*!< HSYNC pin polarity
DECL|HSPolarity|member|uint32_t HSPolarity; /*!< HSYNC pin polarity
DECL|HighSpeedReadTimeout|member|uint32_t HighSpeedReadTimeout; /*!< High-speed read time-out */
DECL|HighSpeedTransmissionTimeout|member|uint32_t HighSpeedTransmissionTimeout; /*!< High-speed transmission time-out */
DECL|HighSpeedWritePrespMode|member|uint32_t HighSpeedWritePrespMode; /*!< High-speed write presp mode
DECL|HighSpeedWriteTimeout|member|uint32_t HighSpeedWriteTimeout; /*!< High-speed write time-out */
DECL|HorizontalBackPorch|member|uint32_t HorizontalBackPorch; /*!< Horizontal back-porch duration (in lane byte clock cycles) */
DECL|HorizontalLine|member|uint32_t HorizontalLine; /*!< Horizontal line duration (in lane byte clock cycles) */
DECL|HorizontalSyncActive|member|uint32_t HorizontalSyncActive; /*!< Horizontal synchronism active duration (in lane byte clock cycles) */
DECL|IS_DSI_ACK_REQUEST|macro|IS_DSI_ACK_REQUEST
DECL|IS_DSI_AUTOMATIC_REFRESH|macro|IS_DSI_AUTOMATIC_REFRESH
DECL|IS_DSI_AUTO_CLKLANE_CONTROL|macro|IS_DSI_AUTO_CLKLANE_CONTROL
DECL|IS_DSI_COLOR_CODING|macro|IS_DSI_COLOR_CODING
DECL|IS_DSI_COLOR_MODE|macro|IS_DSI_COLOR_MODE
DECL|IS_DSI_COMMUNICATION_DELAY|macro|IS_DSI_COMMUNICATION_DELAY
DECL|IS_DSI_CUSTOM_LANE|macro|IS_DSI_CUSTOM_LANE
DECL|IS_DSI_DE_POLARITY|macro|IS_DSI_DE_POLARITY
DECL|IS_DSI_FBTAA|macro|IS_DSI_FBTAA
DECL|IS_DSI_FLOW_CONTROL|macro|IS_DSI_FLOW_CONTROL
DECL|IS_DSI_HSYNC_POLARITY|macro|IS_DSI_HSYNC_POLARITY
DECL|IS_DSI_LANE_GROUP|macro|IS_DSI_LANE_GROUP
DECL|IS_DSI_LANE|macro|IS_DSI_LANE
DECL|IS_DSI_LONG_WRITE_PACKET_TYPE|macro|IS_DSI_LONG_WRITE_PACKET_TYPE
DECL|IS_DSI_LOOSELY_PACKED|macro|IS_DSI_LOOSELY_PACKED
DECL|IS_DSI_LP_COMMAND|macro|IS_DSI_LP_COMMAND
DECL|IS_DSI_LP_DLW|macro|IS_DSI_LP_DLW
DECL|IS_DSI_LP_DSR0P|macro|IS_DSI_LP_DSR0P
DECL|IS_DSI_LP_DSW0P|macro|IS_DSI_LP_DSW0P
DECL|IS_DSI_LP_DSW1P|macro|IS_DSI_LP_DSW1P
DECL|IS_DSI_LP_GLW|macro|IS_DSI_LP_GLW
DECL|IS_DSI_LP_GSR0P|macro|IS_DSI_LP_GSR0P
DECL|IS_DSI_LP_GSR1P|macro|IS_DSI_LP_GSR1P
DECL|IS_DSI_LP_GSR2P|macro|IS_DSI_LP_GSR2P
DECL|IS_DSI_LP_GSW0P|macro|IS_DSI_LP_GSW0P
DECL|IS_DSI_LP_GSW1P|macro|IS_DSI_LP_GSW1P
DECL|IS_DSI_LP_GSW2P|macro|IS_DSI_LP_GSW2P
DECL|IS_DSI_LP_HBP|macro|IS_DSI_LP_HBP
DECL|IS_DSI_LP_HFP|macro|IS_DSI_LP_HFP
DECL|IS_DSI_LP_MRDP|macro|IS_DSI_LP_MRDP
DECL|IS_DSI_LP_VACTIVE|macro|IS_DSI_LP_VACTIVE
DECL|IS_DSI_LP_VBP|macro|IS_DSI_LP_VBP
DECL|IS_DSI_LP_VFP|macro|IS_DSI_LP_VFP
DECL|IS_DSI_LP_VSYNC|macro|IS_DSI_LP_VSYNC
DECL|IS_DSI_NUMBER_OF_LANES|macro|IS_DSI_NUMBER_OF_LANES
DECL|IS_DSI_PHY_TIMING|macro|IS_DSI_PHY_TIMING
DECL|IS_DSI_PLL_IDF|macro|IS_DSI_PLL_IDF
DECL|IS_DSI_PLL_NDIV|macro|IS_DSI_PLL_NDIV
DECL|IS_DSI_PLL_ODF|macro|IS_DSI_PLL_ODF
DECL|IS_DSI_READ_PACKET_TYPE|macro|IS_DSI_READ_PACKET_TYPE
DECL|IS_DSI_SHORT_WRITE_PACKET_TYPE|macro|IS_DSI_SHORT_WRITE_PACKET_TYPE
DECL|IS_DSI_SHUT_DOWN|macro|IS_DSI_SHUT_DOWN
DECL|IS_DSI_TE_ACK_REQUEST|macro|IS_DSI_TE_ACK_REQUEST
DECL|IS_DSI_TE_POLARITY|macro|IS_DSI_TE_POLARITY
DECL|IS_DSI_TE_SOURCE|macro|IS_DSI_TE_SOURCE
DECL|IS_DSI_VIDEO_MODE_TYPE|macro|IS_DSI_VIDEO_MODE_TYPE
DECL|IS_DSI_VSYNC_POLARITY|macro|IS_DSI_VSYNC_POLARITY
DECL|IS_DSI_VS_POLARITY|macro|IS_DSI_VS_POLARITY
DECL|Init|member|DSI_InitTypeDef Init; /*!< DSI required parameters */
DECL|Instance|member|DSI_TypeDef *Instance; /*!< Register base address */
DECL|LPCommandEnable|member|uint32_t LPCommandEnable; /*!< Low-power command enable
DECL|LPDcsLongWrite|member|uint32_t LPDcsLongWrite; /*!< DCS Long Write Transmission
DECL|LPDcsShortReadNoP|member|uint32_t LPDcsShortReadNoP; /*!< DCS Short Read Zero parameters Transmission
DECL|LPDcsShortWriteNoP|member|uint32_t LPDcsShortWriteNoP; /*!< DCS Short Write Zero parameters Transmission
DECL|LPDcsShortWriteOneP|member|uint32_t LPDcsShortWriteOneP; /*!< DCS Short Write One parameter Transmission
DECL|LPGenLongWrite|member|uint32_t LPGenLongWrite; /*!< Generic Long Write Transmission
DECL|LPGenShortReadNoP|member|uint32_t LPGenShortReadNoP; /*!< Generic Short Read Zero parameters Transmission
DECL|LPGenShortReadOneP|member|uint32_t LPGenShortReadOneP; /*!< Generic Short Read One parameter Transmission
DECL|LPGenShortReadTwoP|member|uint32_t LPGenShortReadTwoP; /*!< Generic Short Read Two parameters Transmission
DECL|LPGenShortWriteNoP|member|uint32_t LPGenShortWriteNoP; /*!< Generic Short Write Zero parameters Transmission
DECL|LPGenShortWriteOneP|member|uint32_t LPGenShortWriteOneP; /*!< Generic Short Write One parameter Transmission
DECL|LPGenShortWriteTwoP|member|uint32_t LPGenShortWriteTwoP; /*!< Generic Short Write Two parameters Transmission
DECL|LPHorizontalBackPorchEnable|member|uint32_t LPHorizontalBackPorchEnable; /*!< Low-power horizontal back-porch enable
DECL|LPHorizontalFrontPorchEnable|member|uint32_t LPHorizontalFrontPorchEnable; /*!< Low-power horizontal front-porch enable
DECL|LPLargestPacketSize|member|uint32_t LPLargestPacketSize; /*!< The size, in bytes, of the low power largest packet that
DECL|LPMaxReadPacket|member|uint32_t LPMaxReadPacket; /*!< Maximum Read Packet Size Transmission
DECL|LPVACTLargestPacketSize|member|uint32_t LPVACTLargestPacketSize; /*!< The size, in bytes, of the low power largest packet that
DECL|LPVerticalActiveEnable|member|uint32_t LPVerticalActiveEnable; /*!< Low-power vertical active enable
DECL|LPVerticalBackPorchEnable|member|uint32_t LPVerticalBackPorchEnable; /*!< Low-power vertical back-porch enable
DECL|LPVerticalFrontPorchEnable|member|uint32_t LPVerticalFrontPorchEnable; /*!< Low-power vertical front-porch enable
DECL|LPVerticalSyncActiveEnable|member|uint32_t LPVerticalSyncActiveEnable; /*!< Low-power vertical sync active enable
DECL|Lock|member|HAL_LockTypeDef Lock; /*!< DSI peripheral status */
DECL|LooselyPacked|member|uint32_t LooselyPacked; /*!< Enable or disable loosely packed stream (needed only when using
DECL|LowPowerReadTimeout|member|uint32_t LowPowerReadTimeout; /*!< Low-power read time-out */
DECL|LowPowerReceptionTimeout|member|uint32_t LowPowerReceptionTimeout; /*!< Low-power reception time-out */
DECL|LowPowerWriteTimeout|member|uint32_t LowPowerWriteTimeout; /*!< Low-speed write time-out */
DECL|Mode|member|uint32_t Mode; /*!< Video mode type
DECL|NullPacketSize|member|uint32_t NullPacketSize; /*!< Null packet size */
DECL|NumberOfChunks|member|uint32_t NumberOfChunks; /*!< Number of chunks */
DECL|NumberOfLanes|member|uint32_t NumberOfLanes; /*!< Number of lanes
DECL|PLLIDF|member|uint32_t PLLIDF; /*!< PLL Input Division Factor
DECL|PLLNDIV|member|uint32_t PLLNDIV; /*!< PLL Loop Division Factor
DECL|PLLODF|member|uint32_t PLLODF; /*!< PLL Output Division Factor
DECL|PacketSize|member|uint32_t PacketSize; /*!< Video packet size */
DECL|State|member|__IO HAL_DSI_StateTypeDef State; /*!< DSI communication state */
DECL|StopWaitTime|member|uint32_t StopWaitTime; /*!< The minimum wait period to request a High-Speed transmission after the
DECL|TEAcknowledgeRequest|member|uint32_t TEAcknowledgeRequest; /*!< Tearing Effect Acknowledge Request Enable
DECL|TXEscapeCkdiv|member|uint32_t TXEscapeCkdiv; /*!< TX Escape clock division
DECL|TearingEffectPolarity|member|uint32_t TearingEffectPolarity; /*!< Tearing effect pin polarity
DECL|TearingEffectSource|member|uint32_t TearingEffectSource; /*!< Tearing effect source
DECL|TimeoutCkdiv|member|uint32_t TimeoutCkdiv; /*!< Time-out clock division */
DECL|VSPolarity|member|uint32_t VSPolarity; /*!< VSYNC pin polarity
DECL|VSPolarity|member|uint32_t VSPolarity; /*!< VSYNC pin polarity
DECL|VSyncPol|member|uint32_t VSyncPol; /*!< VSync edge on which the LTDC is halted
DECL|VerticalActive|member|uint32_t VerticalActive; /*!< Vertical active duration */
DECL|VerticalBackPorch|member|uint32_t VerticalBackPorch; /*!< Vertical back-porch duration */
DECL|VerticalFrontPorch|member|uint32_t VerticalFrontPorch; /*!< Vertical front-porch duration */
DECL|VerticalSyncActive|member|uint32_t VerticalSyncActive; /*!< Vertical synchronism active duration */
DECL|VirtualChannelID|member|uint32_t VirtualChannelID; /*!< Virtual channel ID */
DECL|VirtualChannelID|member|uint32_t VirtualChannelID; /*!< Virtual channel ID */
DECL|__HAL_DSI_CLEAR_FLAG|macro|__HAL_DSI_CLEAR_FLAG
DECL|__HAL_DSI_DISABLE_IT|macro|__HAL_DSI_DISABLE_IT
DECL|__HAL_DSI_DISABLE|macro|__HAL_DSI_DISABLE
DECL|__HAL_DSI_ENABLE_IT|macro|__HAL_DSI_ENABLE_IT
DECL|__HAL_DSI_ENABLE|macro|__HAL_DSI_ENABLE
DECL|__HAL_DSI_GET_FLAG|macro|__HAL_DSI_GET_FLAG
DECL|__HAL_DSI_GET_IT_SOURCE|macro|__HAL_DSI_GET_IT_SOURCE
DECL|__HAL_DSI_PLL_DISABLE|macro|__HAL_DSI_PLL_DISABLE
DECL|__HAL_DSI_PLL_ENABLE|macro|__HAL_DSI_PLL_ENABLE
DECL|__HAL_DSI_REG_DISABLE|macro|__HAL_DSI_REG_DISABLE
DECL|__HAL_DSI_REG_ENABLE|macro|__HAL_DSI_REG_ENABLE
DECL|__HAL_DSI_RESET_HANDLE_STATE|macro|__HAL_DSI_RESET_HANDLE_STATE
DECL|__HAL_DSI_WRAPPER_DISABLE|macro|__HAL_DSI_WRAPPER_DISABLE
DECL|__HAL_DSI_WRAPPER_ENABLE|macro|__HAL_DSI_WRAPPER_ENABLE
DECL|__STM32L4xx_HAL_DSI_H|macro|__STM32L4xx_HAL_DSI_H
