/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "mediatek,mt6893";
	interrupt-parent = <0x1>;
	model = "MediaTek MT6893";

	__symbols__ {
		ET5904LDO13 = "/soc/i2c@11cb0000/et5904@28/regulators/ET5904LDO13";
		ET5904LDO23 = "/soc/i2c@11cb0000/et5904@28/regulators/ET5904LDO23";
		ET5904LDO33 = "/soc/i2c@11cb0000/et5904@28/regulators/ET5904LDO33";
		ET5904LDO43 = "/soc/i2c@11cb0000/et5904@28/regulators/ET5904LDO43";
		ET5904LDO4EN = "/odm/LDO4EN";
		accdet = "/pwrap@10026000/mt6359p/accdet";
		adsp_common = "/soc/adsp_common@10800000";
		adsp_core0 = "/soc/adsp_core0@10820000";
		adsp_core1 = "/soc/adsp_core1@10850000";
		afe = "/soc/mt6885-afe-pcm@11210000";
		apdma = "/soc/dma-controller@11000a80";
		apmixed = "/apmixed@1000c000";
		apmixedsys_clk = "/soc/syscon@1000C000";
		apu0_clk = "/soc/syscon@19030000";
		apu1_clk = "/soc/syscon@19031000";
		apu2_clk = "/soc/syscon@19032000";
		apu_conn_clk = "/soc/syscon@19020000";
		apu_iommu_data = "/soc/apu_iommu_data";
		apu_mdla0_clk = "/soc/syscon@19034000";
		apu_mdla1_clk = "/soc/syscon@19038000";
		apu_pod19 = "/soc/efuse@11c10000/apu_efuse2";
		apu_pod26 = "/soc/efuse@11c10000/apu_efuse3";
		apu_rpc = "/soc/apu_rpc@190f0000";
		apuconn = "/soc/APUCORE/APUCONN";
		apucore = "/soc/APUCORE";
		apuiommu = "/soc/APUCORE/APUCONN/APUIOMMU";
		apusys_debug = "/soc/apusys_debug";
		apusys_mnoc = "/soc/apusys_mnoc";
		apusys_power = "/soc/apusys_power";
		apusys_vcore_clk = "/soc/syscon@19029000";
		apxgpt = "/soc/apxgpt@10008000";
		atf_logger = "/atf_logger";
		aud_clk_mosi_off = "/soc/pinctrl@10005000/aud_clk_mosi_off";
		aud_clk_mosi_on = "/soc/pinctrl@10005000/aud_clk_mosi_on";
		aud_dat_miso0_off = "/soc/pinctrl@10005000/aud_dat_miso0_off";
		aud_dat_miso0_on = "/soc/pinctrl@10005000/aud_dat_miso0_on";
		aud_dat_miso1_off = "/soc/pinctrl@10005000/aud_dat_miso1_off";
		aud_dat_miso1_on = "/soc/pinctrl@10005000/aud_dat_miso1_on";
		aud_dat_miso2_off = "/soc/pinctrl@10005000/aud_dat_miso2_off";
		aud_dat_miso2_on = "/soc/pinctrl@10005000/aud_dat_miso2_on";
		aud_dat_mosi_ch34_off = "/soc/pinctrl@10005000/aud_dat_mosi_ch34_off";
		aud_dat_mosi_ch34_on = "/soc/pinctrl@10005000/aud_dat_mosi_ch34_on";
		aud_dat_mosi_off = "/soc/pinctrl@10005000/aud_dat_mosi_off";
		aud_dat_mosi_on = "/soc/pinctrl@10005000/aud_dat_mosi_on";
		aud_gpio_i2s0_off = "/soc/pinctrl@10005000/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/soc/pinctrl@10005000/aud_gpio_i2s0_on";
		aud_gpio_i2s3_off = "/soc/pinctrl@10005000/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/soc/pinctrl@10005000/aud_gpio_i2s3_on";
		aud_nle_mosi_off = "/soc/pinctrl@10005000/aud_nle_mosi_off";
		aud_nle_mosi_on = "/soc/pinctrl@10005000/aud_nle_mosi_on";
		audio_clk = "/soc/syscon@11210000";
		auxadc = "/soc/auxadc@11001000";
		bp_thl = "/bp_thl";
		bt = "/soc/bt@18000000";
		btcvsd_snd = "/soc/mtk-btcvsd-snd@18830000";
		btif = "/soc/btif@1100c000";
		bus26m = "/mtk_lpm/resource-ctrl-list/bus26m";
		bus_tracer = "/bus_tracer@d040000";
		camera_af_hw_node = "/soc/camera_af_hw_node";
		camera_pins_cam0_mclk_2ma = "/soc/pinctrl@10005000/camera_pins_cam0_mclk_2ma";
		camera_pins_cam0_mclk_4ma = "/soc/pinctrl@10005000/camera_pins_cam0_mclk_4ma";
		camera_pins_cam0_mclk_6ma = "/soc/pinctrl@10005000/camera_pins_cam0_mclk_6ma";
		camera_pins_cam0_mclk_8ma = "/soc/pinctrl@10005000/camera_pins_cam0_mclk_8ma";
		camera_pins_cam0_mclk_off = "/soc/pinctrl@10005000/camera_pins_cam0_mclk_off";
		camera_pins_cam0_rst_0 = "/soc/pinctrl@10005000/cam0@0";
		camera_pins_cam0_rst_1 = "/soc/pinctrl@10005000/cam0@1";
		camera_pins_cam0_vs2pmu_0 = "/soc/pinctrl@10005000/cam0@vcam2";
		camera_pins_cam0_vs2pmu_1 = "/soc/pinctrl@10005000/cam0@vcam3";
		camera_pins_cam1_mclk_2ma = "/soc/pinctrl@10005000/camera_pins_cam1_mclk_2ma";
		camera_pins_cam1_mclk_4ma = "/soc/pinctrl@10005000/camera_pins_cam1_mclk_4ma";
		camera_pins_cam1_mclk_6ma = "/soc/pinctrl@10005000/camera_pins_cam1_mclk_6ma";
		camera_pins_cam1_mclk_8ma = "/soc/pinctrl@10005000/camera_pins_cam1_mclk_8ma";
		camera_pins_cam1_mclk_off = "/soc/pinctrl@10005000/camera_pins_cam1_mclk_off";
		camera_pins_cam1_rst_0 = "/soc/pinctrl@10005000/cam1@0";
		camera_pins_cam1_rst_1 = "/soc/pinctrl@10005000/cam1@1";
		camera_pins_cam2_mclk_2ma = "/soc/pinctrl@10005000/camera_pins_cam2_mclk_2ma";
		camera_pins_cam2_mclk_4ma = "/soc/pinctrl@10005000/camera_pins_cam2_mclk_4ma";
		camera_pins_cam2_mclk_6ma = "/soc/pinctrl@10005000/camera_pins_cam2_mclk_6ma";
		camera_pins_cam2_mclk_8ma = "/soc/pinctrl@10005000/camera_pins_cam2_mclk_8ma";
		camera_pins_cam2_mclk_off = "/soc/pinctrl@10005000/camera_pins_cam2_mclk_off";
		camera_pins_cam2_pdn_0 = "/soc/pinctrl@10005000/cam2@2";
		camera_pins_cam2_pdn_1 = "/soc/pinctrl@10005000/cam2@3";
		camera_pins_cam2_rst_0 = "/soc/pinctrl@10005000/cam2@0";
		camera_pins_cam2_rst_1 = "/soc/pinctrl@10005000/cam2@1";
		camera_pins_cam3_mclk_2ma = "/soc/pinctrl@10005000/camera_pins_cam3_mclk_2ma";
		camera_pins_cam3_mclk_4ma = "/soc/pinctrl@10005000/camera_pins_cam3_mclk_4ma";
		camera_pins_cam3_mclk_6ma = "/soc/pinctrl@10005000/camera_pins_cam3_mclk_6ma";
		camera_pins_cam3_mclk_8ma = "/soc/pinctrl@10005000/camera_pins_cam3_mclk_8ma";
		camera_pins_cam3_mclk_off = "/soc/pinctrl@10005000/camera_pins_cam3_mclk_off";
		camera_pins_cam3_pdn_0 = "/soc/pinctrl@10005000/cam3@2";
		camera_pins_cam3_pdn_1 = "/soc/pinctrl@10005000/cam3@3";
		camera_pins_cam3_rst_0 = "/soc/pinctrl@10005000/cam3@0";
		camera_pins_cam3_rst_1 = "/soc/pinctrl@10005000/cam3@1";
		camera_pins_default = "/soc/pinctrl@10005000/camdefault";
		camisp_legacy = "/soc/camisp_legacy@1a000000";
		camsys_main_clk = "/soc/syscon@1a000000";
		camsys_rawa = "/soc/camsys_rawa@1a04f000";
		camsys_rawa_clk = "/soc/syscon@1a04f000";
		camsys_rawa_legacy = "/soc/camsys_rawa_legacy@1a04f000";
		camsys_rawb = "/soc/camsys_rawb@1a06f000";
		camsys_rawb_clk = "/soc/syscon@1a06f000";
		camsys_rawb_legacy = "/soc/camsys_rawb_legacy@1a06f000";
		camsys_rawc = "/soc/camsys_rawc@1a08f000";
		camsys_rawc_clk = "/soc/syscon@1a08f000";
		camsys_rawc_legacy = "/soc/camsys_rawc_legacy@1a08f000";
		ccci_scp = "/soc/ccci_scp@1023c000";
		ccifdriver = "/soc/ccifdriver@10209000";
		ccu = "/soc/ccu@1a101000";
		ccu1 = "/soc/ccu1@1a181000";
		charger = "/charger";
		chosen = "/chosen";
		clk13m = "/clocks/clk13m";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		clk_null = "/clocks/clk_null";
		clkitg = "/clkitg";
		clkmgr = "/soc/syscon@50000000";
		clock_buffer_ctrl = "/soc/clock_buffer_ctrl";
		cluster0_opp = "/opp_table0";
		cluster1_opp = "/opp_table1";
		cluster2_opp = "/opp_table2";
		clusteroff_b = "/cpus/idle-states/clusteroff_b";
		clusteroff_l = "/cpus/idle-states/clusteroff_l";
		cm_mgr = "/soc/cm_mgr@0c530000";
		conn_opp_table = "/soc/opp_table1";
		consys = "/soc/consys@18000000";
		consys_mem = "/reserved-memory/consys-reserve-memory";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@100";
		cpu5 = "/cpus/cpu@101";
		cpu6 = "/cpus/cpu@102";
		cpu7 = "/cpus/cpu@200";
		cpu_power_throttling = "/cpu_power_throttling";
		cpu_version = "/soc/efuse@11c10000/cpu_data";
		cpuoff_b = "/cpus/idle-states/cpuoff_b";
		cpuoff_l = "/cpus/idle-states/cpuoff_l";
		cpupm_sysram = "/mtk_lpm/cpupm-sysram@0011b000";
		dcm = "/dcm@10001000";
		devapc = "/soc/devapc@10207000";
		dfd_cache = "/dfd_cache";
		dfd_mcu = "/dfd_mcu@0c600000";
		disable_unused = "/disable_unused";
		disp_aal0 = "/soc/disp_aal0@14009000";
		disp_aal1 = "/soc/disp_aal1@14109000";
		disp_ccorr0 = "/soc/disp_ccorr0@14008000";
		disp_ccorr1 = "/soc/disp_ccorr1@14108000";
		disp_color0 = "/soc/disp_color0@14007000";
		disp_color1 = "/soc/disp_color1@14107000";
		disp_dither0 = "/soc/disp_dither0@1400b000";
		disp_dither1 = "/soc/disp_dither1@1410b000";
		disp_dsc_wrap = "/soc/disp_dsc_wrap@14124000";
		disp_gamma0 = "/soc/disp_gamma0@1400a000";
		disp_gamma1 = "/soc/disp_gamma1@1410a000";
		disp_merge0 = "/soc/disp_merge0@14015000";
		disp_merge1 = "/soc/disp_merge1@14115000";
		disp_mtee_sec = "/soc/disp_mtee_sec";
		disp_mutex0 = "/soc/disp_mutex@14117000";
		disp_ovl0 = "/soc/disp_ovl0@14000000";
		disp_ovl0_2l = "/soc/disp_ovl_2l@14001000";
		disp_ovl1 = "/soc/disp_ovl1@14100000";
		disp_ovl1_2l = "/soc/disp_ovl1_2l@14101000";
		disp_ovl2_2l = "/soc/disp_ovl2_2l@14002000";
		disp_ovl3_2l = "/soc/disp_ovl3_2l@14102000";
		disp_postmask0 = "/soc/disp_postmask0@1400d000";
		disp_postmask1 = "/soc/disp_postmask1@1410d000";
		disp_pwm = "/soc/pwm@1100e000";
		disp_rdma0 = "/soc/disp_rdma0@14003000";
		disp_rdma1 = "/soc/disp_rdma1@14103000";
		disp_rdma4 = "/soc/disp_rdma4@14005000";
		disp_rdma5 = "/soc/disp_rdma5@14105000";
		disp_rsz0 = "/soc/disp_rsz0@1400c000";
		disp_rsz1 = "/soc/disp_rsz1@1410c000";
		disp_wdma0 = "/soc/disp_wdma0@14006000";
		disp_wdma1 = "/soc/disp_wdma1@14106000";
		dispsys_config = "/soc/dispsys_config@14116000";
		dp_intf = "/soc/dp_intf@14125000";
		dp_tx = "/soc/dp_tx@14800000";
		dpmaif = "/soc/dpmaif@10014000";
		dram_s0 = "/mtk_lpm/resource-ctrl-list/dram_s0";
		dram_s1 = "/mtk_lpm/resource-ctrl-list/dram_s1";
		dramc = "/soc/dramc@10230000";
		drm = "/soc/drm@1000d000";
		drm_wv = "/drm_wv";
		dsi0 = "/soc/dsi@1400e000";
		dsi1 = "/soc/dsi@1410e000";
		dsi1_te = "/soc/dsi1_te";
		dsi_te = "/soc/dsi_te";
		dvfsp = "/soc/dvfsp@0011bc00";
		dvfsrc = "/soc/dvfsrc@10012000";
		dvfsrc_freq_opp0 = "/soc/dvfsrc@10012000/opp0";
		dvfsrc_freq_opp1 = "/soc/dvfsrc@10012000/opp1";
		dvfsrc_freq_opp2 = "/soc/dvfsrc@10012000/opp2";
		dvfsrc_freq_opp3 = "/soc/dvfsrc@10012000/opp3";
		dvfsrc_freq_opp4 = "/soc/dvfsrc@10012000/opp4";
		dvfsrc_freq_opp5 = "/soc/dvfsrc@10012000/opp5";
		dvfsrc_freq_opp6 = "/soc/dvfsrc@10012000/opp6";
		dvfsrc_freq_opp7 = "/soc/dvfsrc@10012000/opp7";
		dvfsrc_vcore = "/soc/dvfsrc@10012000/dvfsrc-vcore";
		dvfsrc_vscp = "/soc/dvfsrc@10012000/dvfsrc-vscp";
		dvp = "/soc/dvp@1b100800";
		dvs = "/soc/dvs@1b100000";
		edge_keypad = "/mtk_lpm/irq-remain-list/edge_keypad";
		edge_mdwdt = "/mtk_lpm/irq-remain-list/edge_mdwdt";
		edma = "/soc/edma";
		edma0 = "/soc/edma0@19027000";
		edma1 = "/soc/edma1@19028000";
		eem_fsm = "/eem_fsm@11278000";
		eemgpu_fsm = "/eemgpu_fsm@1100b000";
		efuse = "/soc/efuse@11c10000";
		efuse_fabinfo2 = "/soc/efuse@11c10000/fabinfo2@210";
		efuse_fabinfo4 = "/soc/efuse@11c10000/fabinfo4l@218";
		efuse_ptpod22 = "/soc/efuse@11c10000/ptpod22@120";
		efuse_segment = "/soc/efuse@11c10000/segment@78";
		eint = "/soc/apirq@1000b000";
		emicen = "/soc/emicen@10219000";
		emichn = "/soc/emichn@10235000";
		emiisu = "/soc/emiisu";
		emimpu = "/soc/emimpu@10226000";
		ext_32k = "/pwrap@10026000/mt6359p/mt6359prtc/ext_32k";
		ext_ldo_pins_default = "/soc/pinctrl@10005000/extldodefault";
		ext_ldo_pins_hwen_high = "/soc/pinctrl@10005000/extldo_en_high";
		ext_ldo_pins_hwen_low = "/soc/pinctrl@10005000/extldo_en_low";
		extcon_usb = "/extcon_usb";
		fg_init = "/pwrap@10026000/mt6359p/mt6359prtc/fg_init";
		fg_soc = "/pwrap@10026000/mt6359p/mt6359prtc/fg_soc";
		fhctl = "/soc/fhctl@1000ce00";
		firmware = "/firmware";
		fl_core_0 = "/soc/i2c@11f00000/mt6360_pmu@34/led/fled/flash@0/port@0/endpoint";
		fl_core_1 = "/soc/i2c@11f00000/mt6360_pmu@34/led/fled/flash@1/port@1/endpoint";
		flashlight_0 = "/soc/mtk_composite_v4l2_1/port@0/endpoint";
		flashlight_1 = "/soc/mtk_composite_v4l2_1/port@1/endpoint";
		flashlight_core = "/soc/flashlight_core";
		flashlights_aw36515 = "/odm/flashlights_aw36515";
		flashlights_aw36515_pins_default = "/soc/pinctrl@10005000/aw36515default";
		flashlights_aw36515_pins_hwen_high = "/soc/pinctrl@10005000/aw36515hwen_high";
		flashlights_aw36515_pins_hwen_low = "/soc/pinctrl@10005000/aw36515hwen_low";
		fm = "/soc/fm@18000000";
		fpsgo = "/soc/fpsgo";
		fusb304 = "/fusb304";
		g3d_config = "/soc/g3d_config@13fbf000";
		gateic0 = "/soc/gateic@0";
		gce = "/soc/mailbox@10228000";
		gce_m = "/soc/mailbox@10318000";
		gce_m_sec = "/soc/gce_mbox_m_sec@10318000";
		gce_sec = "/soc/gce_mbox_sec@10228000";
		ged = "/soc/ged";
		gic = "/interrupt-controller";
		goodix_fp = "/fingerprint";
		gpio = "/gpio@10005000";
		gpio_usage_mapping = "/soc/gpio";
		gps = "/soc/gps@18C00000";
		gps_mem = "/reserved-memory/gps-reserve-memory";
		gpu_mali_opp = "/soc/opp-table0";
		gpueb = "/soc/gpueb@13c00000";
		gpufreq = "/soc/gpufreq";
		gpufreq_wrapper = "/soc/gpufreq_wrapper";
		hall_1 = "/hall_1";
		hvdcp20 = "/hvdcp20";
		hwrng = "/hwrng";
		i2c0 = "/soc/i2c@11015000";
		i2c1 = "/soc/i2c@11d00000";
		i2c10 = "/soc/i2c@11017000";
		i2c11 = "/soc/i2c@1101a000";
		i2c12 = "/soc/i2c@1101b000";
		i2c13 = "/soc/i2c@11007000";
		i2c2 = "/soc/i2c@11d01000";
		i2c3 = "/soc/i2c@11cb0000";
		i2c4 = "/soc/i2c@11d02000";
		i2c5 = "/soc/i2c@11f00000";
		i2c6 = "/soc/i2c@11f01000";
		i2c7 = "/soc/i2c@11d03000";
		i2c8 = "/soc/i2c@11d04000";
		i2c9 = "/soc/i2c@11cb1000";
		i2c_lcd_bias_mtk = "/soc/i2c@11f01000/i2c_lcd_bias@3e";
		imgsys1_clk = "/soc/syscon@15020000";
		imgsys2_clk = "/soc/syscon@15820000";
		imgsys2_config = "/soc/imgsys2_config@15820000";
		imgsys_config = "/soc/imgsys_config@15020000";
		imp_iic_wrap_c_clk = "/soc/syscon@11008000";
		imp_iic_wrap_e_clk = "/soc/syscon@11cb2000";
		imp_iic_wrap_n_clk = "/soc/syscon@11f02000";
		imp_iic_wrap_s_clk = "/soc/syscon@11d05000";
		imp_iic_wrap_w = "/soc/imp_iic_wrap_w@11e01000";
		infra = "/mtk_lpm/resource-ctrl-list/infra";
		infracfg_ao_clk = "/soc/syscon@10001000";
		infracfg_rst = "/soc/syscon@10001000/reset-controller";
		inlinerot0 = "/soc/inlinerot0@1f016000";
		inlinerot1 = "/soc/inlinerot1@1f016000";
		iommu0 = "/soc/iommu@1411a000";
		iommu1 = "/soc/iommu@1f027000";
		iommu2 = "/soc/iommu@19010000";
		iommu3 = "/soc/iommu@19015000";
		iommu_opp_table = "/soc/opp_table2";
		ipesys_clk = "/soc/syscon@1b000000";
		irtx_pwm = "/soc/irtx_pwm";
		kd_camera_hw1 = "/soc/kd_camera_hw1@1a004000";
		keypad = "/kp@10010000";
		ktf_clkmgr_reserved = "/reserved-memory/ktf_clkmgr_mem_region@50000000";
		level_bt = "/mtk_lpm/irq-remain-list/level_bt";
		level_btif_rx = "/mtk_lpm/irq-remain-list/level_btif_rx";
		level_btif_tx = "/mtk_lpm/irq-remain-list/level_btif_tx";
		level_edma0 = "/mtk_lpm/irq-remain-list/level_edma0";
		level_edma1 = "/mtk_lpm/irq-remain-list/level_edma1";
		level_i2c0 = "/mtk_lpm/irq-remain-list/level_i2c0";
		level_mali0 = "/mtk_lpm/irq-remain-list/level_mali0";
		level_mali1 = "/mtk_lpm/irq-remain-list/level_mali1";
		level_mali2 = "/mtk_lpm/irq-remain-list/level_mali2";
		level_mali3 = "/mtk_lpm/irq-remain-list/level_mali3";
		level_mali4 = "/mtk_lpm/irq-remain-list/level_mali4";
		level_mtk_mdla0 = "/mtk_lpm/irq-remain-list/level_mtk_mdla0";
		level_mtk_mdla1 = "/mtk_lpm/irq-remain-list/level_mtk_mdla1";
		level_vpu_core0 = "/mtk_lpm/irq-remain-list/level_vpu_core0";
		level_vpu_core1 = "/mtk_lpm/irq-remain-list/level_vpu_core1";
		level_vpu_core2 = "/mtk_lpm/irq-remain-list/level_vpu_core2";
		lk_charger = "/lk_charger";
		lpm_sysram = "/mtk_lpm/lpm_sysram@0011b500";
		lvts_e_data1 = "/soc/efuse@11c10000/data1";
		lvts_e_data2 = "/soc/efuse@11c10000/data2";
		mali = "/soc/mali@13000000";
		mcucfg = "/mcucfg@c530000";
		mcupm = "/soc/mcupm@10300000";
		mcusys_ctrl = "/mtk_lpm/mcusys-ctrl@0c53a000";
		mcusysoff = "/cpus/idle-states/mcusysoff";
		md1_sim1_hot_plug_eint = "/soc/MD1_SIM1_HOT_PLUG_EINT";
		md1_sim2_hot_plug_eint = "/soc/MD1_SIM2_HOT_PLUG_EINT";
		md_auxadc = "/soc/md_auxadc";
		md_ccci_rtc = "/soc/md_ccci_rtc";
		md_power_throttling = "/md_power_throttling";
		mddriver = "/soc/mddriver";
		mdla = "/soc/apusys_power/APUMDLA";
		mdla_opp_table = "/soc/opp_table4";
		mdp = "/soc/mdp@1f000000";
		mdp_aal0 = "/soc/mdp_aal0@1f00c000";
		mdp_aal1 = "/soc/mdp_aal1@1f00d000";
		mdp_aal2 = "/soc/mdp_aal2@1f00e000";
		mdp_aal3 = "/soc/mdp_aal1@1f00f000";
		mdp_aal4 = "/soc/mdp_aal4@14010000";
		mdp_aal5 = "/soc/mdp_aal5@14110000";
		mdp_color0 = "/soc/mdp_color0@1f02c000";
		mdp_color1 = "/soc/mdp_color1@1f02d000";
		mdp_fg0 = "/soc/mdp_fg0@1f00a000";
		mdp_fg1 = "/soc/mdp_fg1@1f00b000";
		mdp_hdr0 = "/soc/mdp_hdr0@1f010000";
		mdp_hdr1 = "/soc/mdp_hdr1@1f011000";
		mdp_mutex = "/soc/mdp_mutex@1f001000";
		mdp_rdma0 = "/soc/mdp_rdma0@1f006000";
		mdp_rdma1 = "/soc/mdp_rdma1@1f007000";
		mdp_rdma2 = "/soc/mdp_rdma2@1f008000";
		mdp_rdma3 = "/soc/mdp_rdma3@1f009000";
		mdp_rsz0 = "/soc/mdp_rsz0@1f012000";
		mdp_rsz1 = "/soc/mdp_rsz1@1f013000";
		mdp_rsz2 = "/soc/mdp_rsz2@1f014000";
		mdp_rsz3 = "/soc/mdp_rsz3@1f015000";
		mdp_smi_common = "/soc/mdp-smi-common@1f002000";
		mdp_tcc0 = "/soc/mdp_tcc0@1f01e000";
		mdp_tcc1 = "/soc/mdp_tcc1@1f01f000";
		mdp_tcc2 = "/soc/mdp_tcc2@1f010000";
		mdp_tcc3 = "/soc/mdp_tcc3@1f011000";
		mdp_tdshp0 = "/soc/mdp_tdshp0@1f01a000";
		mdp_tdshp1 = "/soc/mdp_tdshp1@1f01b000";
		mdp_tdshp2 = "/soc/mdp_tdshp2@1f01c000";
		mdp_tdshp3 = "/soc/mdp_tdshp3@1f01d000";
		mdp_wrot0 = "/soc/mdp_wrot0@1f016000";
		mdp_wrot1 = "/soc/mdp_wrot1@1f017000";
		mdp_wrot2 = "/soc/mdp_wrot2@1f018000";
		mdp_wrot3 = "/soc/mdp_wrot3@1f019000";
		mdpm = "/mdpm";
		mdpsys = "/soc/mdpsys@1f000000";
		mdpsys_config = "/soc/mdpsys_config@1f000000";
		memory_ssmr_features = "/memory-ssmr-features";
		met_emi = "/met/met_emi";
		mfgcfg_clk = "/soc/syscon@13fbf000";
		mipi_tx_config0 = "/soc/mipi_tx_config@11e50000";
		mipi_tx_config1 = "/soc/mipi_tx_config@11e60000";
		misc = "/soc/apusys_power/APUVB";
		mmc0 = "/soc/mmc@11230000";
		mmc0_pins_default = "/soc/pinctrl@10005000/mmc0default";
		mmc0_pins_pull_down = "/soc/pinctrl@10005000/mmc0@1";
		mmc0_pins_uhs = "/soc/pinctrl@10005000/mmc0@0";
		mmc1 = "/soc/mmc@11240000";
		mmc1_pins_default = "/soc/pinctrl@10005000/mmc1default";
		mmc1_pins_pull_down = "/soc/pinctrl@10005000/mmc1@1";
		mmc1_pins_uhs = "/soc/pinctrl@10005000/mmc1@0";
		mml_aal0 = "/soc/mml_aal0@1f00c000";
		mml_aal1 = "/soc/mml_aal1@1f00d000";
		mml_aal2 = "/soc/mml_aal2@1f00e000";
		mml_aal3 = "/soc/mml_aal3@1f00f000";
		mml_color0 = "/soc/mml_color0@1f02c000";
		mml_color1 = "/soc/mml_color1@1f02d000";
		mml_fg0 = "/soc/mml_fg0@1f00a000";
		mml_fg1 = "/soc/mml_fg1@1f00b000";
		mml_hdr0 = "/soc/mml_hdr0@1f010000";
		mml_hdr1 = "/soc/mml_hdr1@1f011000";
		mml_mutex = "/soc/mml_mutex@1f001000";
		mml_rdma0 = "/soc/mml_rdma0@1f006000";
		mml_rdma1 = "/soc/mml_rdma1@1f007000";
		mml_rdma2 = "/soc/mml_rdma2@1f008000";
		mml_rdma3 = "/soc/mml_rdma3@1f009000";
		mml_rsz0 = "/soc/mml_rsz0@1f012000";
		mml_rsz1 = "/soc/mml_rsz1@1f013000";
		mml_rsz2 = "/soc/mml_rsz2@1f014000";
		mml_rsz3 = "/soc/mml_rsz3@1f015000";
		mml_tcc0 = "/soc/mml_tcc0@1f01e000";
		mml_tcc1 = "/soc/mml_tcc1@1f01f000";
		mml_tcc2 = "/soc/mml_tcc2@1f020000";
		mml_tcc3 = "/soc/mml_tcc3@1f021000";
		mml_tdshp0 = "/soc/mml_tdshp0@1f01a000";
		mml_tdshp1 = "/soc/mml_tdshp1@1f01b000";
		mml_tdshp2 = "/soc/mml_tdshp2@1f01c000";
		mml_tdshp3 = "/soc/mml_tdshp3@1f01d000";
		mml_wrot0 = "/soc/mml_wrot0@1f016000";
		mml_wrot1 = "/soc/mml_wrot1@1f017000";
		mml_wrot2 = "/soc/mml_wrot2@1f018000";
		mml_wrot3 = "/soc/mml_wrot3@1f019000";
		mmlsys_config = "/soc/mmlsys_config";
		mmqos = "/soc/interconnect";
		mmsys_config_clk = "/soc/syscon@14116000";
		mobicore = "/soc/mobicore";
		mrdump_ext_rst = "/mrdump_ext_rst";
		mt6315_3 = "/soc/spmi@10027000/mt6315@3";
		mt6315_3_regulator = "/soc/spmi@10027000/mt6315@3/mt6315_3_regulator";
		mt6315_3_vbuck1 = "/soc/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck1";
		mt6315_3_vbuck3 = "/soc/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck3";
		mt6315_3_vbuck4 = "/soc/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck4";
		mt6315_6 = "/soc/spmi@10027000/mt6315@6";
		mt6315_6_regulator = "/soc/spmi@10027000/mt6315@6/mt6315_6_regulator";
		mt6315_6_vbuck1 = "/soc/spmi@10027000/mt6315@6/mt6315_6_regulator/6_vbuck1";
		mt6315_7 = "/soc/spmi@10027000/mt6315@7";
		mt6315_7_regulator = "/soc/spmi@10027000/mt6315@7/mt6315_7_regulator";
		mt6315_7_vbuck1 = "/soc/spmi@10027000/mt6315@7/mt6315_7_regulator/7_vbuck1";
		mt6315_7_vbuck3 = "/soc/spmi@10027000/mt6315@7/mt6315_7_regulator/7_vbuck3";
		mt6315_7_vbuck4 = "/soc/spmi@10027000/mt6315@7/mt6315_7_regulator/7_vbuck4";
		mt6359codec = "/pwrap@10026000/mt6359p/mt6359codec";
		mt6359dcxo = "/pwrap@10026000/mt6359p/mt6359dcxo";
		mt6359keys = "/pwrap@10026000/mt6359p/mt6359keys";
		mt6359p_batoc_throttle = "/pwrap@10026000/mt6359p/mtk_battery_oc_throttling";
		mt6359p_clock_buffer = "/pwrap@10026000/mt6359p/mt6359p_clock_buffer";
		mt6359p_dynamic_loading_throttling = "/pwrap@10026000/mt6359p/mtk_dynamic_loading_throttling";
		mt6359p_isnk_load = "/pwrap@10026000/mt6359p/mt6359pregulator/isnk_load";
		mt6359p_lbat = "/pwrap@10026000/mt6359p/pmic_lbat_service";
		mt6359p_va09_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_va09";
		mt6359p_va12_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_va12";
		mt6359p_vaud18_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vaud18";
		mt6359p_vaux18_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vaux18";
		mt6359p_vbbck_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vbbck";
		mt6359p_vbif28_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vbif28";
		mt6359p_vcamio_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vcamio";
		mt6359p_vcn13_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vcn13";
		mt6359p_vcn18_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vcn18";
		mt6359p_vcn33_1_bt_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vcn33_1_bt";
		mt6359p_vcn33_1_wifi_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vcn33_1_wifi";
		mt6359p_vcn33_2_bt_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vcn33_2_bt";
		mt6359p_vcn33_2_wifi_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vcn33_2_wifi";
		mt6359p_vcore_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vcore";
		mt6359p_vcore_sshub_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vcore_sshub";
		mt6359p_vefuse_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vefuse";
		mt6359p_vemc_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vemc";
		mt6359p_vfe28_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vfe28";
		mt6359p_vgpu11_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vgpu11";
		mt6359p_vibr_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vibr";
		mt6359p_vio18_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vio18";
		mt6359p_vio28_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vio28";
		mt6359p_vm18_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vm18";
		mt6359p_vmodem_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vmodem";
		mt6359p_vpa_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vpa";
		mt6359p_vproc1_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vproc1";
		mt6359p_vproc2_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vproc2";
		mt6359p_vpu_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vpu";
		mt6359p_vrf12_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vrf12";
		mt6359p_vrf18_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vrf18";
		mt6359p_vrfck_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vrfck";
		mt6359p_vs1_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vs1";
		mt6359p_vs2_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/buck_vs2";
		mt6359p_vsram_md_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vsram_md";
		mt6359p_vsram_others_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vsram_others";
		mt6359p_vsram_others_sshub_ldo = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vsram_others_sshub";
		mt6359p_vsram_proc1_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vsram_proc1";
		mt6359p_vsram_proc2_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vsram_proc2";
		mt6359p_vufs_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vufs";
		mt6359p_vusb_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vusb";
		mt6359p_vxo22_reg = "/pwrap@10026000/mt6359p/mt6359pregulator/ldo_vxo22";
		mt6359pregulator = "/pwrap@10026000/mt6359p/mt6359pregulator";
		mt6359prtc = "/pwrap@10026000/mt6359p/mt6359prtc";
		mt6359tsx = "/pwrap@10026000/mt6359p/mt6359tsx";
		mt6359vcore = "/pwrap@10026000/mt6359p/mt6359vcore";
		mt6359vgpu = "/pwrap@10026000/mt6359p/mt6359vgpu";
		mt6359vproc = "/pwrap@10026000/mt6359p/mt6359vproc";
		mt6360_adc = "/soc/i2c@11f00000/mt6360_pmu@34/adc";
		mt6360_chg = "/soc/i2c@11f00000/mt6360_pmu@34/chg";
		mt6360_led = "/soc/i2c@11f00000/mt6360_pmu@34/led";
		mt6360_mdla_buck_reg = "/soc/i2c@11f00000/mt6360_pmu@34/pmic/buck1";
		mt6360_pmic = "/soc/i2c@11f00000/mt6360_pmu@34/pmic";
		mt6360_typec = "/soc/i2c@11f00000/usb_type_c@4e";
		mt_cpufreq = "/mt_cpufreq";
		mt_pmic_vcamio_ldo_reg = "/ldo_vcamio";
		mt_pmic_vfp_ldo_reg = "/soc/i2c@11f00000/mt6360_pmu@34/ldo/ldo1";
		mt_pmic_vmc_ldo_reg = "/soc/i2c@11f00000/mt6360_pmu@34/ldo/ldo3";
		mt_pmic_vmch_ldo_reg = "/soc/i2c@11f00000/mt6360_pmu@34/ldo/ldo5";
		mt_pmic_vtp_ldo_reg = "/soc/i2c@11f00000/mt6360_pmu@34/ldo/ldo2";
		mtee = "/soc/mtee_svp/MTEE";
		mtee_svp = "/soc/mtee_svp";
		mtk_apu_mdw = "/soc/mtk_apu_mdw";
		mtk_apu_mem_code = "/soc/mtk_apu_mem_code";
		mtk_apu_mem_data = "/soc/mtk_apu_mem_data";
		mtk_camera_eeprom0 = "/soc/i2c@11d01000/camera_eeprom0@50";
		mtk_camera_eeprom1 = "/soc/i2c@11cb1000/camera_eeprom1@51";
		mtk_composite_v4l2_1 = "/soc/mtk_composite_v4l2_1";
		mtk_composite_v4l2_2 = "/soc/mtk_composite_v4l2_2";
		mtk_ctd = "/mtk_ctd";
		mtk_dmabufheap_debug0 = "/soc/dmaheap_test0";
		mtk_dmabufheap_debug1 = "/soc/dmaheap_test1";
		mtk_gauge = "/pwrap@10026000/mt6359p/mtk_gauge";
		mtk_leds = "/soc/mtk_leds";
		mtk_lpm = "/mtk_lpm";
		mtk_mdla = "/soc/mdla@19036000";
		mtk_ts_pmic = "/pwrap@10026000/mt6359p/mtk_ts_pmic";
		mtkfb = "/mtkfb@0";
		mtu3_drd_switch = "/soc/usb0@11201000/port/endpoint@0";
		odm = "/odm";
		opp_table_cam = "/soc/opp-table-cam";
		opp_table_ccu = "/soc/opp-table-ccu";
		opp_table_disp = "/soc/opp-table-disp";
		opp_table_dpe = "/soc/opp-table-dpe";
		opp_table_img = "/soc/opp-table-img";
		opp_table_img2 = "/soc/opp-table-img2";
		opp_table_ipe = "/soc/opp-table-ipe";
		opp_table_mdp = "/soc/opp-table-mdp";
		opp_table_vdec = "/soc/opp-table-vdec";
		opp_table_venc = "/soc/opp-table-venc";
		otg_vbus = "/soc/i2c@11f00000/mt6360_pmu@34/chg/usb-otg-vbus";
		pbm = "/pbm";
		pd_adapter = "/pd_adapter";
		pdc = "/pdc";
		pe = "/pe";
		pe2 = "/pe2";
		pe4 = "/pe4";
		pe5 = "/pe5";
		pericfg = "/soc/pericfg@10003000";
		pio = "/soc/pinctrl@10005000";
		pmic = "/pwrap@10026000/mt6359p";
		pmic_auxadc = "/pwrap@10026000/mt6359p/pmic_auxadc";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		pmic_efuse = "/pwrap@10026000/mt6359p/pmic_efuse";
		power_throttling = "/power_throttling";
		ppi_cluster0 = "/interrupt-controller/ppi-partitions/interrupt-partition-0";
		ppi_cluster1 = "/interrupt-controller/ppi-partitions/interrupt-partition-1";
		ppi_cluster2 = "/interrupt-controller/ppi-partitions/interrupt-partition-2";
		ptn36241g = "/ptn36241g";
		pwrap = "/pwrap@10026000";
		qos = "/soc/qos@0011bb00";
		rc_bus26m = "/mtk_lpm/constraint-list/rc_bus26m";
		rc_dram = "/mtk_lpm/constraint-list/rc_dram";
		rc_syspll = "/mtk_lpm/constraint-list/rc_syspll";
		reserved_memory = "/reserved-memory";
		s2idle = "/cpus/idle-states/s2idle";
		scmi = "/firmware/scmi";
		scmi_rx_shmem = "/soc/ssram2@10460000/tiny_mbox@1";
		scmi_tinysys = "/firmware/scmi/protocol@80";
		scmi_tx_shmem = "/soc/ssram1@10450000/tiny_mbox@0";
		scp = "/soc/scp@10700000";
		scp_adsp = "/soc/scp_adsp@10720000";
		scp_clk_ctrl = "/soc/scp_clk_ctrl@10721000";
		scp_infra = "/soc/scp_infra@10001000";
		scp_par_top_clk = "/soc/syscon@10720000";
		scpsys = "/soc/power-controller@10006000";
		scpsys_clk = "/soc/scpsys@10006000";
		seninf_top = "/soc/seninf_top@1a004000";
		slbc = "/slbc";
		sleep = "/soc/sleep@10006000";
		smart_pa = "/smart_pa";
		smi_common = "/soc/smi-common@1411f000";
		smi_larb0 = "/soc/smi-larb0@14118000";
		smi_larb1 = "/soc/smi-larb1@14119000";
		smi_larb11 = "/soc/smi-larb11@1582e000";
		smi_larb13 = "/soc/smi-larb13@1a001000";
		smi_larb14 = "/soc/smi-larb14@1a002000";
		smi_larb15 = "/soc/smi-larb15@1a003000";
		smi_larb16 = "/soc/smi-larb16@1a00f000";
		smi_larb17 = "/soc/smi-larb17@1a010000";
		smi_larb18 = "/soc/smi-larb18@1a011000";
		smi_larb19 = "/soc/smi-larb19@1b10f000";
		smi_larb2 = "/soc/smi-larb2@1f003000";
		smi_larb20 = "/soc/smi-larb20@1b00f000";
		smi_larb3 = "/soc/smi-larb3@1f004000";
		smi_larb4 = "/soc/smi-larb4@1602e000";
		smi_larb5 = "/soc/smi-larb5@1600d000";
		smi_larb7 = "/soc/smi-larb7@17010000";
		smi_larb8 = "/soc/smi-larb8@17810000";
		smi_larb9 = "/soc/smi-larb9@1502e000";
		snd_audio_dsp = "/snd_audio_dsp";
		snd_scp_ultra = "/soc/snd_scp_ultra";
		sound = "/sound";
		speech_usip_mem = "/speech_usip_mem";
		spi0 = "/soc/spi@1100a000";
		spi1 = "/soc/spi@11010000";
		spi2 = "/soc/spi@11012000";
		spi3 = "/soc/spi@11013000";
		spi4 = "/soc/spi@11018000";
		spi5 = "/soc/spi@11019000";
		spi6 = "/soc/spi@1101d000";
		spi7 = "/soc/spi@1101e000";
		spm_cond_cg = "/mtk_lpm/spm-cond-list/spm_cond_cg";
		spm_cond_pll = "/mtk_lpm/spm-cond-list/spm_cond_pll";
		spmi = "/soc/spmi@10027000";
		srclken_rc = "/soc/srclken-rc@10006500";
		ssmr_cma_mem = "/reserved-memory/ssmr-reserved-cma_memory";
		sspm_rts_header = "/met/sspm-rts-header";
		ssusb = "/soc/usb0@11201000";
		subpmic_mtk = "/soc/i2c@11f00000/mt6360_pmu@34";
		subpmic_pmu_eint = "/mt6360_pmu_eint";
		svp = "/soc/mtee_svp/SecureVideoPath";
		swpm = "/swpm";
		syspll = "/mtk_lpm/resource-ctrl-list/syspll";
		sysram_smi_common = "/soc/sysram-smi-common@1f022000";
		systimer = "/soc/systimer@10017000";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		tboard_thermistor3 = "/thermal-sensor3";
		tc30 = "/tc30";
		tcpc_pd = "/tcpc_pd";
		thermal_efuse_data1 = "/pwrap@10026000/mt6359p/pmic_efuse/e_data1";
		thermal_ipi = "/thermal-ipi";
		timer = "/timer";
		tinysys_mbox = "/soc/tinysys_mbox@10451000";
		topckgen_clk = "/soc/syscon@10000000";
		touch = "/touch";
		tran_sensor_cust = "/tran_sensor_cust";
		typec_mux_switch = "/typec_mux_switch";
		u2_phy_data = "/soc/efuse@11c10000/u2_phy_data";
		u2port0 = "/soc/usb-phy0@11e40000/usb2-phy0@11e40000";
		u3_phy_data = "/soc/efuse@11c10000/u3_phy_data";
		u3phy = "/soc/usb-phy0@11e40000";
		u3port0 = "/soc/usb-phy0@11e40000/usb3-phy0@11e40700";
		uart0 = "/soc/serial@11002000";
		uart1 = "/soc/serial@11003000";
		ufshci = "/soc/ufshci@11270000";
		ulposc = "/clocks/ulposc";
		usb_boost = "/usb_boost_manager";
		usb_host = "/soc/usb0@11201000/xhci0@11200000";
		usb_meta = "/soc/usb_meta";
		usb_role = "/extcon_usb/port/endpoint@0";
		user = "/soc/apusys_power/APUCB";
		utos = "/soc/utos";
		vcore_opp_table = "/soc/opp_table0";
		vcu = "/soc/vcu@16000000";
		vdec_gcon_clk = "/soc/syscon@1602f000";
		vdec_soc_gcon_clk = "/soc/syscon@1600f000";
		venc_c1_gcon_clk = "/soc/syscon@17800000";
		venc_gcon_clk = "/soc/syscon@17000000";
		vow_clk_miso_off = "/soc/pinctrl@10005000/vow_clk_miso_off";
		vow_clk_miso_on = "/soc/pinctrl@10005000/vow_clk_miso_on";
		vow_dat_miso_off = "/soc/pinctrl@10005000/vow_dat_miso_off";
		vow_dat_miso_on = "/soc/pinctrl@10005000/vow_dat_miso_on";
		vpu0 = "/soc/apusys_power/APUVPU@0";
		vpu1 = "/soc/apusys_power/APUVPU@1";
		vpu2 = "/soc/apusys_power/APUVPU@2";
		vpu_core0 = "/soc/vpu_core0@19030000";
		vpu_core1 = "/soc/vpu_core1@19031000";
		vpu_core2 = "/soc/vpu_core2@19032000";
		vpu_opp_table = "/soc/opp_table3";
		vs2pmu = "/odm/vs2pmu";
		watchdog = "/soc/watchdog@10007000";
		wifi = "/soc/wifi@18000000";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
	};

	aliases {
		aal0 = "/soc/disp_aal0@14009000";
		aal1 = "/soc/disp_aal1@14109000";
		ccorr0 = "/soc/disp_ccorr0@14008000";
		ccorr1 = "/soc/disp_ccorr1@14108000";
		color0 = "/soc/disp_color0@14007000";
		color1 = "/soc/disp_color1@14107000";
		dither0 = "/soc/disp_dither0@1400b000";
		dither1 = "/soc/disp_dither1@1410b000";
		dsi0 = "/soc/dsi@1400e000";
		dsi1 = "/soc/dsi@1410e000";
		gamma0 = "/soc/disp_gamma0@1400a000";
		gamma1 = "/soc/disp_gamma1@1410a000";
		i2c0 = "/soc/i2c@11015000";
		i2c1 = "/soc/i2c@11d00000";
		i2c10 = "/soc/i2c@11017000";
		i2c11 = "/soc/i2c@1101a000";
		i2c12 = "/soc/i2c@1101b000";
		i2c13 = "/soc/i2c@11007000";
		i2c2 = "/soc/i2c@11d01000";
		i2c3 = "/soc/i2c@11cb0000";
		i2c4 = "/soc/i2c@11d02000";
		i2c5 = "/soc/i2c@11f00000";
		i2c6 = "/soc/i2c@11f01000";
		i2c7 = "/soc/i2c@11d03000";
		i2c8 = "/soc/i2c@11d04000";
		i2c9 = "/soc/i2c@11cb1000";
		maal0 = "/soc/mdp_aal4@14010000";
		maal1 = "/soc/mdp_aal5@14110000";
		merge1 = "/soc/disp_merge1@14115000";
		mtksmmu0 = "/soc/iommu@1411a000";
		mtksmmu1 = "/soc/iommu@1f027000";
		mtksmmu2 = "/soc/iommu@19010000";
		mtksmmu3 = "/soc/iommu@19015000";
		ovl0 = "/soc/disp_ovl0@14000000";
		ovl1 = "/soc/disp_ovl1@14100000";
		ovl3 = "/soc/disp_ovl_2l@14001000";
		ovl4 = "/soc/disp_ovl1_2l@14101000";
		ovl5 = "/soc/disp_ovl2_2l@14002000";
		ovl6 = "/soc/disp_ovl3_2l@14102000";
		postmask0 = "/soc/disp_postmask0@1400d000";
		postmask1 = "/soc/disp_postmask1@1410d000";
		rdma0 = "/soc/disp_rdma0@14003000";
		rdma1 = "/soc/disp_rdma1@14103000";
		rdma4 = "/soc/disp_rdma4@14005000";
		rdma5 = "/soc/disp_rdma5@14105000";
		reserved_memory = "/reserved-memory";
		rsz0 = "/soc/disp_rsz0@1400c000";
		rsz1 = "/soc/disp_rsz1@1410c000";
		scp = "/soc/scp@10700000";
		wdma0 = "/soc/disp_wdma0@14006000";
		wdma1 = "/soc/disp_wdma1@14106000";
	};

	apmixed@1000c000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apmixed", "syscon";
		phandle = <0x271>;
		reg = <0x0 0x1000c000 0x0 0xe00>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
		phandle = <0x154>;
	};

	bp_thl {
		compatible = "mediatek,mtk-bp-thl";
		phandle = <0x27b>;
		soc_limit = <0xf>;
		soc_limit_ext = <0x14>;
		soc_limit_ext_release = <0x19>;
	};

	bus_tracer@d040000 {
		compatible = "mediatek,bus_tracer-v1";
		mediatek,at_id = <0x10 0x30>;
		mediatek,enabled_tracer = <0x0 0x1>;
		mediatek,err_flag = <0xfbf8ffff>;
		mediatek,num_tracer = <0x2>;
		phandle = <0x197>;
		reg = <0x0 0xd040000 0x0 0x100 0x0 0xd01a000 0x0 0x1000 0x0 0xd041000 0x0 0x3000 0x0 0xd010000 0x0 0x1000 0x0 0xd040800 0x0 0x100 0x0 0xd040900 0x0 0x100>;
	};

	cache_parity {
		arm_dsu_ecc_hwirq = <0x20>;
		compatible = "mediatek,mt6873-cache-parity";
		ecc-irq-support = <0x1>;
		interrupts = <0x0 0x1 0x4 0x0 0x0 0x2 0x4 0x0 0x0 0x3 0x4 0x0 0x0 0x4 0x4 0x0 0x0 0x5 0x4 0x0 0x0 0x6 0x4 0x0 0x0 0x7 0x4 0x0 0x0 0x8 0x4 0x0 0x0 0x0 0x4 0x0>;
	};

	charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		algorithm_name = "Basic";
		battery_cv = <0x426030>;
		bootmode = <0x31>;
		charger = <0x35>;
		charger_configuration = <0x0>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,charger";
		enable_fast_charging_indicator;
		enable_min_charge_temp;
		gauge = <0x151>;
		jeita_temp_above_t4_cv = <0x40b280>;
		jeita_temp_below_t0_cv = <0x3da540>;
		jeita_temp_t0_to_t1_cv = <0x3da540>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_t2_to_t3_cv = <0x423920>;
		jeita_temp_t3_to_t4_cv = <0x40b280>;
		max_charge_temp = <0x32>;
		max_charge_temp_minus_x_degree = <0x2f>;
		max_charger_voltage = <0x632ea0>;
		max_dmivr_charger_current = <0x1b7740>;
		min_charge_temp = <0x0>;
		min_charge_temp_plus_x_degree = <0x6>;
		min_charger_voltage = <0x4630c0>;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		phandle = <0x28c>;
		pmic = <0x57>;
		temp_neg_10_thres = <0x0>;
		temp_t0_thres = <0x0>;
		temp_t0_thres_plus_x_degree = <0x0>;
		temp_t1_thres = <0x0>;
		temp_t1_thres_plus_x_degree = <0x6>;
		temp_t2_thres = <0xa>;
		temp_t2_thres_plus_x_degree = <0x10>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x27>;
		temp_t4_thres = <0x32>;
		temp_t4_thres_minus_x_degree = <0x2f>;
		usb_charger_current = <0x7a120>;
	};

	chosen {
		bootargs = "console=tty0 root=/dev/ram vmalloc=400M \t\t8250.nr_uarts=2 \t\tinitcall_debug=1 \t\tloglevel=8 transparent_hugepage=never \t\trcupdate.rcu_expedited=1 swiotlb=noforce \t\tfirmware_class.path=/vendor/firmware \t\tloop.max_part=7 snd-usb-audio.use_vmalloc=0 \t\tallow_mismatched_32bit_el0 fake_cpu_32bit_el0_mask=0x70";
		kaslr-seed = <0x0 0x0>;
		phandle = <0x31>;
	};

	clkitg {
		compatible = "simple-bus";
		phandle = <0x155>;
		status = "okay";

		bring-up {
			clocks = <0xa>;
			compatible = "mediatek,clk-bring-up";
		};
	};

	clocks {

		clk13m {
			#clock-cells = <0x0>;
			clock-frequency = <0xc65d40>;
			compatible = "fixed-clock";
			phandle = <0x4b>;
		};

		clk26m {
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			compatible = "fixed-clock";
			phandle = <0xa>;
		};

		clk32k {
			#clock-cells = <0x0>;
			clock-frequency = <0x7d00>;
			compatible = "fixed-clock";
			phandle = <0x158>;
		};

		clk_null {
			#clock-cells = <0x0>;
			clock-frequency = <0x0>;
			compatible = "fixed-clock";
			phandle = <0x157>;
		};

		ulposc {
			#clock-cells = <0x0>;
			clock-frequency = <0xf7f4900>;
			compatible = "fixed-clock";
			phandle = <0x159>;
		};
	};

	cpu_power_throttling {
		compatible = "mediatek,cpu-power-throttling";
		lbat_cpu_limit = <0xdbba0 0xdbba0 0x13d620>;
		oc_cpu_limit = <0xdbba0 0xdbba0 0x13d620>;
		phandle = <0x27c>;
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x2>;
				};

				core1 {
					cpu = <0x3>;
				};

				core2 {
					cpu = <0x4>;
				};

				core3 {
					cpu = <0x5>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x6>;
				};

				core1 {
					cpu = <0x7>;
				};

				core2 {
					cpu = <0x8>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x9>;
				};
			};
		};

		cpu@000 {
			capacity-dmips-mhz = <0xe3>;
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x21 0x22 0x23 0x24>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x20>;
			phandle = <0x2>;
			reg = <0x0>;
		};

		cpu@001 {
			capacity-dmips-mhz = <0xe3>;
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x21 0x22 0x23 0x24>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x20>;
			phandle = <0x3>;
			reg = <0x100>;
		};

		cpu@002 {
			capacity-dmips-mhz = <0xe3>;
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x21 0x22 0x23 0x24>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x20>;
			phandle = <0x4>;
			reg = <0x200>;
		};

		cpu@003 {
			capacity-dmips-mhz = <0xe3>;
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x21 0x22 0x23 0x24>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x55>;
			enable-method = "psci";
			operating-points-v2 = <0x20>;
			phandle = <0x5>;
			reg = <0x300>;
		};

		cpu@100 {
			capacity-dmips-mhz = <0x36c>;
			clock-frequency = <0x9af8da00>;
			compatible = "arm,cortex-a78";
			cpu-idle-states = <0x26 0x27 0x23 0x24>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x113>;
			enable-method = "psci";
			operating-points-v2 = <0x25>;
			phandle = <0x6>;
			reg = <0x400>;
		};

		cpu@101 {
			capacity-dmips-mhz = <0x36c>;
			clock-frequency = <0x9af8da00>;
			compatible = "arm,cortex-a78";
			cpu-idle-states = <0x26 0x27 0x23 0x24>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x113>;
			enable-method = "psci";
			operating-points-v2 = <0x25>;
			phandle = <0x7>;
			reg = <0x500>;
		};

		cpu@102 {
			capacity-dmips-mhz = <0x36c>;
			clock-frequency = <0x9af8da00>;
			compatible = "arm,cortex-a78";
			cpu-idle-states = <0x26 0x27 0x23 0x24>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x113>;
			enable-method = "psci";
			operating-points-v2 = <0x25>;
			phandle = <0x8>;
			reg = <0x600>;
		};

		cpu@200 {
			capacity-dmips-mhz = <0x400>;
			clock-frequency = <0xb2d05e00>;
			compatible = "arm,cortex-a78";
			cpu-idle-states = <0x26 0x27 0x23 0x24>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x113>;
			enable-method = "psci";
			operating-points-v2 = <0x28>;
			phandle = <0x9>;
			reg = <0x700>;
		};

		idle-states {
			entry-method = "arm,psci";

			clusteroff_b {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				local-timer-stop;
				min-residency-us = <0x76c>;
				phandle = <0x27>;
			};

			clusteroff_l {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				local-timer-stop;
				min-residency-us = <0x834>;
				phandle = <0x22>;
			};

			cpuoff_b {
				arm,psci-suspend-param = <0x10001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				local-timer-stop;
				min-residency-us = <0x578>;
				phandle = <0x26>;
			};

			cpuoff_l {
				arm,psci-suspend-param = <0x10001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				local-timer-stop;
				min-residency-us = <0x640>;
				phandle = <0x21>;
			};

			mcusysoff {
				arm,psci-suspend-param = <0x1010002>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x12c>;
				exit-latency-us = <0x4b0>;
				local-timer-stop;
				min-residency-us = <0xa28>;
				phandle = <0x23>;
			};

			s2idle {
				arm,psci-suspend-param = <0x1010100>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x1f4>;
				exit-latency-us = <0x578>;
				local-timer-stop;
				min-residency-us = <0xffffffff>;
				phandle = <0x24>;
			};
		};
	};

	dcm@10001000 {
		compatible = "mediatek,mt6885-dcm";
		phandle = <0x15d>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10002000 0x0 0x1000 0x0 0x10022000 0x0 0x1000 0x0 0x10219000 0x0 0x1000 0x0 0x1021d000 0x0 0x1000 0x0 0x10235000 0x0 0x1000 0x0 0x10238000 0x0 0x1000 0x0 0x10245000 0x0 0x1000 0x0 0x10248000 0x0 0x1000 0x0 0x10255000 0x0 0x1000 0x0 0x10258000 0x0 0x1000 0x0 0x10265000 0x0 0x1000 0x0 0x10268000 0x0 0x1000 0x0 0x1030e000 0x0 0x1000 0x0 0x10400000 0x0 0x50000 0x0 0x11210000 0x0 0x1000 0x0 0xc538000 0x0 0x5000 0x0 0xc53a800 0x0 0x1000>;
		reg-names = "infracfg_ao", "infracfg_ao_mem", "infra_ao_bcrm", "emi", "sub_emi", "chn0_emi", "dramc_ch0_top5", "chn1_emi", "dramc_ch1_top5", "chn2_emi", "dramc_ch2_top5", "chn3_emi", "dramc_ch3_top5", "sub_infracfg_ao_mem", "sspm", "audio", "mp_cpusys_top", "cpccfg_reg";
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x0>;
		mediatek,rg_dfd_timeout = <0x5dc0>;
		phandle = <0x196>;
	};

	dfd_mcu@0c600000 {
		compatible = "mediatek,dfd";
		mediatek,chain_length = <0x4c08>;
		mediatek,check_dfd_support = <0x1>;
		mediatek,dfd_ap_addr_offset = <0x18>;
		mediatek,dfd_infra_base = <0x34>;
		mediatek,dfd_latch_offset = <0x44>;
		mediatek,enabled = <0x1>;
		mediatek,rg_dfd_timeout = <0xa0>;
		phandle = <0x195>;
	};

	disable_unused {
		compatible = "simple-bus";
		phandle = <0x156>;
		status = "okay";

		disable-unused-clk-apmixedsys {
			clocks = <0x1f 0x0 0x1f 0x1 0x1f 0x2 0x1f 0x3 0x1f 0x4 0x1f 0x5 0x1f 0x6 0x1f 0x7 0x1f 0x8 0x1f 0x9 0x1f 0xa 0x1f 0xb 0x1f 0xc 0x1f 0xd 0x1f 0xe 0x1f 0xf 0x1f 0x10>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-audiosys {
			#set-syscore-device;
			clocks = <0x1a 0x0 0x1a 0x1 0x1a 0x2 0x1a 0x3 0x1a 0x4 0x1a 0x5 0x1a 0x6 0x1a 0x7 0x1a 0x8 0x1a 0x9 0x1a 0xa 0x1a 0xb 0x1a 0xc 0x1a 0xd 0x1a 0xe 0x1a 0xf 0x1a 0x10 0x1a 0x11 0x1a 0x12 0x1a 0x13 0x1a 0x14 0x1a 0x15 0x1a 0x16 0x1a 0x17 0x1a 0x18 0x1a 0x19 0x1a 0x1a 0x1a 0x1b 0x1a 0x1c 0x1a 0x1d 0x1a 0x1e 0x1a 0x1f>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0xc 0x10>;
		};

		disable-unused-clk-camsys_main {
			clocks = <0x10 0x0 0x10 0x1 0x10 0x2 0x10 0x3 0x10 0x4 0x10 0x5 0x10 0x6 0x10 0x7 0x10 0x8 0x10 0x9 0x10 0xa 0x10 0xb 0x10 0xc 0x10 0xd 0x10 0xe 0x10 0xf>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0xc 0x12>;
		};

		disable-unused-clk-camsys_rawa {
			clocks = <0xf 0x0 0xf 0x1 0xf 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0xc 0x13>;
		};

		disable-unused-clk-camsys_rawb {
			clocks = <0xe 0x0 0xe 0x1 0xe 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0xc 0x14>;
		};

		disable-unused-clk-camsys_rawc {
			clocks = <0xd 0x0 0xd 0x1 0xd 0x2>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0xc 0x15>;
		};

		disable-unused-clk-imgsys1 {
			clocks = <0x16 0x0 0x16 0x1 0x16 0x2 0x16 0x3 0x16 0x4 0x16 0x5>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0xc 0x7>;
		};

		disable-unused-clk-imgsys2 {
			clocks = <0x15 0x0 0x15 0x1 0x15 0x2 0x15 0x3>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0xc 0x8>;
		};

		disable-unused-clk-imp_iic_wrap_c {
			clocks = <0x1b 0x0 0x1b 0x1 0x1b 0x2 0x1b 0x3 0x1b 0x4>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-imp_iic_wrap_e {
			clocks = <0x19 0x0 0x19 0x1>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-imp_iic_wrap_n {
			clocks = <0x17 0x0 0x17 0x1>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-imp_iic_wrap_s {
			clocks = <0x18 0x0 0x18 0x1 0x18 0x2 0x18 0x3 0x18 0x4>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-infracfg_ao {
			clocks = <0x1d 0x5 0x1d 0x6 0x1d 0x7 0x1d 0x8 0x1d 0x2a 0x1d 0x31 0x1d 0x43 0x1d 0x4a 0x1d 0x4b 0x1d 0x32 0x1d 0x33 0x1d 0x34 0x1d 0x35 0x1d 0x36 0x1d 0x37 0x1d 0x9 0x1d 0xa 0x1d 0xb 0x1d 0xc 0x1d 0xd 0x1d 0xe 0x1d 0x11 0x1d 0x12 0x1d 0x1b 0x1d 0x16 0x1d 0x29 0x1d 0x2b 0x1d 0x2c 0x1d 0x39 0x1d 0x51 0x1d 0x52 0x1d 0x26 0x1d 0x1e>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-ipesys {
			clocks = <0xb 0x0 0xb 0x1 0xb 0x2 0xb 0x3 0xb 0x4 0xb 0x5 0xb 0x6>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0xc 0x9>;
		};

		disable-unused-clk-scp_adsp {
			#set-syscore-device;
			clocks = <0x1c 0x0>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-topckgen {
			clocks = <0x1e 0x109 0x1e 0x10a 0x1e 0x10b 0x1e 0x10c 0x1e 0x10d 0x1e 0x10e 0x1e 0x10f 0x1e 0x110 0x1e 0x111 0x1e 0x112 0x1e 0x113 0x1e 0x114 0x1e 0x115 0x1e 0x116 0x1e 0xbd 0x1e 0xbe 0x1e 0xc0 0x1e 0xc1 0x1e 0xc2 0x1e 0xc3 0x1e 0xc4 0x1e 0xc5 0x1e 0xc6 0x1e 0xc7 0x1e 0xc8 0x1e 0xc9 0x1e 0xca 0x1e 0xcb 0x1e 0xcc 0x1e 0xcd 0x1e 0xce 0x1e 0xcf 0x1e 0xd0 0x1e 0xd1 0x1e 0xd2 0x1e 0xd3 0x1e 0xd4 0x1e 0xd5 0x1e 0xd6 0x1e 0xd7 0x1e 0xd8 0x1e 0xd9 0x1e 0xda 0x1e 0xdb 0x1e 0xdc 0x1e 0xdd 0x1e 0xde 0x1e 0xdf 0x1e 0xe0 0x1e 0xe1 0x1e 0xe2 0x1e 0xe3 0x1e 0xe6 0x1e 0xe7 0x1e 0xe8 0x1e 0xe9 0x1e 0xea 0x1e 0xeb 0x1e 0xec 0x1e 0xed 0x1e 0xee 0x1e 0xef 0x1e 0xf0 0x1e 0xf1 0x1e 0xf2 0x1e 0xf3 0x1e 0xf4 0x1e 0xf5 0x1e 0xf6 0x1e 0xf7 0x1e 0xf8 0x1e 0xf9 0x1e 0xfa 0x1e 0xfb 0x1e 0xfc 0x1e 0xfd 0x1e 0xfe 0x1e 0xff 0x1e 0x100 0x1e 0x101 0x1e 0x102 0x1e 0x103 0x1e 0x104 0x1e 0x105 0x1e 0x106 0x1e 0x107 0x1e 0x108>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-vdecsys {
			clocks = <0x13 0x0 0x13 0x1 0x13 0x2 0x13 0x3 0x13 0x4 0x13 0x5 0x13 0x6>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0xc 0xb>;
		};

		disable-unused-clk-vdecsys_soc {
			clocks = <0x14 0x0 0x14 0x1 0x14 0x2 0x14 0x3 0x14 0x4 0x14 0x5 0x14 0x6>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0xc 0xa>;
		};

		disable-unused-clk-vencsys {
			clocks = <0x12 0x0 0x12 0x1 0x12 0x2 0x12 0x3 0x12 0x4 0x12 0x5>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0xc 0xc>;
		};

		disable-unused-clk-vencsys_c1 {
			clocks = <0x11 0x0 0x11 0x1 0x11 0x2 0x11 0x3 0x11 0x4 0x11 0x5>;
			compatible = "mediatek,clk-disable-unused";
			power-domains = <0xc 0xd>;
		};

		disable-unused-pd-adsp_dormant {
			#set-syscore-device;
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xc 0x11>;
		};

		disable-unused-pd-audio {
			#set-syscore-device;
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xc 0x10>;
		};

		disable-unused-pd-cam {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xc 0x12>;
		};

		disable-unused-pd-cam_rawa {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xc 0x13>;
		};

		disable-unused-pd-cam_rawb {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xc 0x14>;
		};

		disable-unused-pd-cam_rawc {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xc 0x15>;
		};

		disable-unused-pd-disp {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xc 0xf>;
		};

		disable-unused-pd-ipe {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xc 0x9>;
		};

		disable-unused-pd-isp {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xc 0x7>;
		};

		disable-unused-pd-isp2 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xc 0x8>;
		};

		disable-unused-pd-mdp {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xc 0xe>;
		};

		disable-unused-pd-vdec {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xc 0xa>;
		};

		disable-unused-pd-vdec2 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xc 0xb>;
		};

		disable-unused-pd-venc {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xc 0xc>;
		};

		disable-unused-pd-venc_core1 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xc 0xd>;
		};
	};

	drm_wv {
		compatible = "mediatek,drm_wv";
		phandle = <0x293>;
		status = "okay";
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		cpus = <0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
		interrupts = <0x0 0x12 0x4 0x0>;
	};

	eem_fsm@11278000 {
		clock-names = "therm-main";
		clocks = <0x1d 0x4>;
		compatible = "mediatek,eem_fsm";
		eem-clamp-big = <0x0>;
		eem-clamp-cci = <0x0>;
		eem-clamp-gpu = <0x0>;
		eem-clamp-little = <0x0>;
		eem-initmon-big = <0xf>;
		eem-initmon-cci = <0xf>;
		eem-initmon-gpu = <0xf>;
		eem-initmon-little = <0xf>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		eem-offset-little = <0xff>;
		eem-status = <0x1>;
		interrupts = <0x0 0xa8 0x4 0x0>;
		nvmem = <0x37>;
		nvmem-cell-names = "efuse_segment_cell";
		nvmem-cells = <0x38>;
		nvmem-names = "mtk_efuse";
		phandle = <0x274>;
		reg = <0x0 0x11278000 0x0 0x1000>;
	};

	eemgpu_fsm@1100b000 {
		compatible = "mediatek,eemgpu_fsm";
		devinfo = <0x0 0x6610240a 0x98eb2424 0x4112243e 0x70152430 0x591f2450 0x4513243c 0x70152430 0x2e152404 0x56112477 0x3914243f 0xc3990089 0xdc910089 0x1b031b03 0x1b031b03 0x1b031b03 0x1b031b03 0x1b031b03>;
		devinfo-fake = <0x1>;
		devinfo-fake-ignore = <0x9860>;
		devinfo-idx = <0xc8 0xcc 0xd0 0xd4 0xd8 0xdc 0xe0 0xe4 0xe8 0xec 0xf0 0xf4 0xf8 0xfc 0x100 0x104 0x108 0x10c>;
		devinfo-mcl50 = <0x1 0x0 0x5a1e242a 0x57142476 0x49172454 0x0 0x0 0x4d152457 0x0 0x56ec00dc 0x81800a6 0x6f572444 0x725c244d 0x1b031b03 0x1b031b03 0x0 0x1b031b03 0x1b031b03>;
		eemg-clamp-gpu = <0x0>;
		eemg-initmon-gpu = <0xf>;
		eemg-offset-gpu = <0xff>;
		eemg-status = <0x1>;
		eemg_detectors = "EEMG_DET_GPU", "EEMG_DET_GPU_HI";
		golden-temp = <0x1d0>;
		golden-temp-default = <0x32>;
		golden-temp-mask = <0xff000000>;
		gpu-vb = <0x1>;
		gpu-vb-efuse = <0x120 0x1e00000>;
		gpu-vb-opp0 = <0x13880 0x13880 0x13880 0x13880 0x129da 0x11b34 0x11170>;
		gpu-vb-opp0-mcl50 = <0x13880>;
		infracfg = <0x1d>;
		interrupts = <0x0 0xa7 0x4 0x0>;
		nvmem = <0x37>;
		nvmem-cell-names = "efuse_segment_cell";
		nvmem-cells = <0x38>;
		nvmem-names = "mtk_efuse";
		phandle = <0x194>;
		reg = <0x0 0x1100b000 0x0 0x1000>;

		EEMG_DET_GPU {
			AGECONFIG = <0x555555>;
			AGEM = <0x0>;
			BDES = <0x10 0xff0000>;
			DCBDET = <0xd 0xff>;
			DCMDET = <0xd 0xff00>;
			DCONFIG = <0x1>;
			DETMAX = <0xffff>;
			DETWINDOW = <0xa28>;
			DTHI = <0x1>;
			DTLO = <0xfe>;
			DVTFIXED = <0x1>;
			EEMCTL0 = <0x540003>;
			EEMINITEN = <0x10 0x100>;
			EEMMONEN = <0x10 0x200>;
			MDES = <0x10 0xff000000>;
			MTDES = <0x10 0xff>;
			SPEC = <0x10 0xe000>;
			VBOOT = <0x38>;
			VCO = <0x18>;
			VMAX = <0x60>;
			VMIN = <0x218 0x7>;
			VMIN-idx = <0x18 0x18 0x20 0x18>;
			ctrl_id = <0x0>;
			eemg_step = <0x271>;
			eemg_v_base = <0x9c40>;
			extra_low_temp_off = <0x7>;
			features = <0x2>;
			high_temp_off = <0x0>;
			loo_couple = <0x1>;
			loo_role = <0x1>;
			low_temp_off = <0x4>;
			max_freq_khz = <0xa4cb8>;
			pmic_base = <0x0>;
			pmic_step = <0x271>;
			turn_pt = <0x6>;
			volt_policy = <0x1>;
		};

		EEMG_DET_GPU_HI {
			AGECONFIG = <0x555555>;
			AGEM = <0x0>;
			BDES = <0xf 0xff0000>;
			DCBDET = <0xd 0xff>;
			DCMDET = <0xd 0xff00>;
			DCONFIG = <0x1>;
			DETMAX = <0xffff>;
			DETWINDOW = <0xa28>;
			DTHI = <0x1>;
			DTLO = <0xfe>;
			DVTFIXED = <0x6>;
			EEMCTL0 = <0x540003>;
			EEMINITEN = <0xf 0x100>;
			EEMMONEN = <0xf 0x200>;
			MDES = <0xf 0xff000000>;
			MTDES = <0xf 0xff>;
			SPEC = <0xf 0xe000>;
			VBOOT = <0x38>;
			VCO = <0x18>;
			VMAX = <0x60>;
			VMIN = <0x218 0x7>;
			VMIN-idx = <0x18 0x18 0x20 0x18>;
			ctrl_id = <0x1>;
			eemg_step = <0x271>;
			eemg_v_base = <0x9c40>;
			extra_low_temp_off = <0x7>;
			features = <0x3>;
			high_temp_off = <0x0>;
			loo_couple = <0x0>;
			loo_role = <0x2>;
			low_temp_off = <0x4>;
			max_freq_khz = <0xcc1a0>;
			pmic_base = <0x0>;
			pmic_step = <0x271>;
			turn_pt = <0x6>;
			volt_policy = <0x1>;
		};
	};

	extcon_usb {
		charger = <0x35>;
		compatible = "mediatek,extcon-usb";
		mediatek,bypss-typec-sink = <0x1>;
		phandle = <0x28d>;
		tcpc = "type_c_port0";
		vbus-current = <0x1b7740>;
		vbus-supply = <0x152>;
		vbus-voltage = <0x4c4b40>;

		port {

			endpoint@0 {
				phandle = <0x61>;
				remote-endpoint = <0x153>;
			};
		};
	};

	fingerprint {
		compatible = "mediatek,goodix-fp";
		phandle = <0x26b>;
	};

	firmware {
		phandle = <0x15f>;

		scmi {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "arm,scmi";
			mbox-names = "tx", "rx";
			mboxes = <0x29 0x0 0x29 0x1>;
			phandle = <0x160>;
			shmem = <0x2a 0x2b>;

			protocol@80 {
				phandle = <0x161>;
				reg = <0x80>;
				scmi_apmcupm = <0xb>;
				scmi_cm = <0x9>;
				scmi_gpupm = <0x6>;
				scmi_met = <0x3>;
				scmi_plt = <0x7>;
				scmi_pmic = <0x2>;
				scmi_qos = <0x1>;
				scmi_slbc = <0xa>;
				scmi_smi = <0x8>;
				scmi_thermal = <0x4>;
			};
		};
	};

	fusb304 {
		compatible = "mediatek,fusb304";
		phandle = <0x290>;
		status = "okay";
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		phandle = <0x15e>;
		reg = <0x0 0x10005000 0x0 0x1000>;
	};

	hall_1 {
		compatible = "mediatek,hall";
		phandle = <0x298>;
	};

	hvdcp20 {
		compatible = "mediatek,charger,hvdcp20";
		gauge = <0x151>;
		phandle = <0x285>;
	};

	hwrng {
		compatible = "arm,sec-rng";
		method-fid = [02 6a];
		methods = "smc";
		phandle = <0x166>;
		quality = [03 84];
	};

	interrupt-controller {
		#address-cells = <0x2>;
		#interrupt-cells = <0x4>;
		#redistributor-regions = <0x1>;
		#size-cells = <0x2>;
		compatible = "arm,gic-v3";
		interrupt-controller;
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x9 0x4 0x0>;
		phandle = <0x1>;
		reg = <0x0 0xc000000 0x0 0x40000 0x0 0xc040000 0x0 0x200000>;

		ppi-partitions {

			interrupt-partition-0 {
				affinity = <0x2 0x3 0x4 0x5>;
				phandle = <0x15a>;
			};

			interrupt-partition-1 {
				affinity = <0x6 0x7 0x8>;
				phandle = <0x15b>;
			};

			interrupt-partition-2 {
				affinity = <0x9>;
				phandle = <0x15c>;
			};
		};
	};

	kp@10010000 {
		clock-names = "kpd";
		clocks = <0xa>;
		compatible = "mediatek,kp";
		interrupts = <0x0 0x4a 0x1 0x0>;
		mediatek,hw-init-map = <0x72 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		mediatek,hw-map-num = <0x48>;
		mediatek,key-debounce-ms = <0x400>;
		phandle = <0x141>;
		reg = <0x0 0x10010000 0x0 0x1000>;
	};

	ldo_vcamio {
		phandle = <0x29b>;
	};

	lk_charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		fast_charge_voltage = <0x2dc6c0>;
		max_charger_voltage = <0x632ea0>;
		non_std_ac_charger_current = <0x7a120>;
		pd_charger_current = <0x7a120>;
		phandle = <0x281>;
		power_path_support;
		ta_ac_charger_current = <0x2dc6c0>;
		temp_t1_threshold = <0x0>;
		temp_t3_threshold = <0x2d>;
		temp_t4_threshold = <0x32>;
		usb_charger_current = <0x7a120>;
	};

	low_battery_throttling {
		compatible = "mediatek,low_battery_throttling";
		hv_thd_volt = <0xd48>;
		lv1_thd_volt = <0xcb2>;
		lv2_thd_volt = <0xc1c>;
	};

	lvts@1100b000 {
		clock-names = "lvts_clk";
		clocks = <0x1d 0x4>;
		compatible = "mediatek,mt6893-lvts";
		interrupts = <0x0 0xa9 0x4 0x0 0x0 0xaa 0x4 0x0>;
		nvmem-cell-names = "e_data1", "e_data2";
		nvmem-cells = <0x14c 0x14d>;
		reg = <0x0 0x1100b000 0x0 0x26e200>;
		resets = <0x77 0x0 0x77 0x1>;
	};

	mcucfg@c530000 {
		compatible = "mediatek,mcucfg";
		phandle = <0x272>;
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	md_power_throttling {
		compatible = "mediatek,md-power-throttling";
		lbat_md_reduce_tx = <0x6>;
		oc_md_reduce_tx = <0x6>;
		phandle = <0x27d>;
	};

	mdpm {
		compatible = "mediatek,mt6893-mdpm";
		phandle = <0x279>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x20000000>;
	};

	memory-ssmr-features {
		2d_fr-size = <0x0 0x0>;
		compatible = "mediatek,memory-ssmr-features";
		phandle = <0x164>;
		prot-region-based-size = <0x0 0x8000000>;
		sdsp-firmware-size = <0x0 0x0>;
		sdsp-tee-sharedmem-size = <0x0 0x0>;
		svp-region-based-size = <0x0 0x10000000>;
		ta-elf-size = <0x0 0x0>;
		ta-stack-heap-size = <0x0 0x0>;
		tui-size = <0x0 0x0>;
		wfd-region-based-size = <0x0 0x4000000>;
	};

	met {

		met_emi {
			apmixedsys_reg_base = <0x1000c000>;
			apmixedsys_reg_size = <0x410>;
			cen_emi_reg_base = <0x10219000 0x1021d000>;
			cen_emi_reg_size = <0x1000>;
			chn_emi_reg_base = <0x10235000 0x10245000 0x10255000 0x10265000>;
			chn_emi_reg_size = <0xa90>;
			compatible = "mediatek,met_emi";
			ddr_ratio_default = <0x8>;
			ddrphy_ao_misc_cg_ctrl0 = <0x66c>;
			ddrphy_ao_misc_cg_ctrl2 = <0x674>;
			ddrphy_ao_reg_base = <0x10238000 0x10248000 0x10258000 0x10268000>;
			ddrphy_ao_reg_size = <0x1650>;
			dram_freq_default = <0x10aa>;
			dram_num = <0x2>;
			dram_type_default = <0x3>;
			dramc_nao_reg_base = <0x10234000 0x10244000 0x10254000 0x10264000>;
			dramc_nao_reg_size = <0x76c>;
			dramc_ver = <0x2>;
			dranc_ao_reg_base = <0x10230000 0x10240000 0x10250000 0x10260000>;
			dranc_ao_reg_size = <0x2000>;
			emi_num = <0x2>;
			met_emi_support_list = <0x4>;
			phandle = <0x289>;
			slc_pmu_reg_base = <0x10342000 0x10343000>;
			slc_pmu_reg_size = <0x1000>;
		};

		sspm-rts-header {
			node_0 = "SSPM_PTPOD", "_id,voltage";
			node_1 = "SSPM_MET_UNIT_TEST", "test";
			node_10 = "SSPM_CM_MGR_VP_RATIO", "up0,up1,up2,up3,up4,up5,down0,down1,down2,down3,down4,down5";
			node_11 = "SSPM_CM_MGR_DE_TIMES", "up0,up1,up2,up3,up4,up5,down0,down1,down2,down3,down4,down5,reset";
			node_12 = "SSPM_CM_MGR_DSU_DVFS_PWR", "up_L,up_B,up_BB,up_DSU,cur_L,cur_B,cur_BB,cur_DSU,down_L,down_B,", "down_BB,down_DSU,total_up,total_cur,total_down";
			node_13 = "SSPM_CM_MGR_DSU_DVFS_ACT_STALL_PWR", "up_L_a,up_B_a,up_BB_a,cur_L_a,cur_B_a,", "cur_BB_a,down_L_a,down_B_a,down_BB_a,", "up_L_s,up_B_s,up_BB_s,cur_L_s,cur_B_s,", "cur_BB_s,down_L_s,down_B_s,down_BB_s";
			node_14 = "SSPM_CM_MGR_DSU_DVFS_STALL", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,l3_bw_val";
			node_15 = "SSPM_CM_MGR_DSU_DVFS_ACTIVE", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_16 = "SSPM_CM_MGR_DSU_DVFS_OPP", "map_opp_50,map_opp_70,final,", "orig,L3_vote_opp,debounce_up,debounce_down";
			node_17 = "SSPM_CM_MGR_DSU_DVFS_THRESHOLD_FLAG", "up_L,up_B,up_BB,down_L,down_B,down_BB,", "up_L_flag,up_B_flag,up_BB_flag,", "down_L_flag,down_B_flag,down_BB_flag";
			node_18 = "SSPM_SWPM_CPU__CORE_ACTIVE_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_19 = "SSPM_SWPM_CPU__CORE_IDLE_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_2 = "SSPM_QOS_BOUND_STATE", "idx,state,num,event,emibw_mon_total,", "emibw_mon_cpu,emibw_mon_gpu,emibw_mon_mm,", "emibw_mon_md,emibw_req_total,", "emibw_req_cpu,emibw_req_gpu,emibw_req_mm,", "emibw_req_md,smibw_mon_venc,", "smibw_mon_cam,smibw_mon_img,smibw_mon_mdp,", "smibw_mon_gpu,smibw_mon_apu,", "smibw_mon_vpu0,smibw_mon_vpu1,smibw_mon_vpu2,", "smibw_mon_mdla0,", "smibw_mon_mdla1,smibw_mon_edma0,", "smibw_mon_edma1,smibw_mon_apumd32,", "smibw_req_venc,smibw_req_cam,", "smibw_req_img,smibw_req_mdp,smibw_req_gpu,", "smibw_req_apu,smibw_req_vpu0,", "smibw_req_vpu1,smibw_req_vpu2,", "smibw_req_mdla0,smibw_req_mdla1,", "smibw_req_edma0,smibw_req_edma1,", "smibw_req_apumd32,lat_mon_cpu,", "lat_mon_vpu0,lat_mon_vpu1,lat_mon_vpu2,", "lat_mon_mdla0,lat_mon_mdla1,", "lat_mon_edma0,lat_mon_edma1,lat_mon_apumd32";
			node_20 = "SSPM_SWPM_CPU__CORE_OFF_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_21 = "SSPM_SWPM_CPU__CORE_STALL_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_22 = "SSPM_SWPM_CPU__CORE_PMU_L3DC", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_23 = "SSPM_SWPM_CPU__CORE_PMU_INST_SPEC", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_24 = "SSPM_SWPM_CPU__CORE_PMU_CYCLES", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_25 = "SSPM_SWPM_CPU__CORE_NON_WFX_CTR", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_26 = "SSPM_SWPM_CPU__DSU_STATE_RATIO", "active,idle,off";
			node_27 = "SSPM_SWPM_CPU__DSU_L3_BW", "L3_BW";
			node_28 = "SSPM_SWPM_CPU__MCUSYS_STATE_RATIO", "active,idle,off";
			node_29 = "SSPM_SWPM_CPU__MCUSYS_EMI_BW", "cpu_emi_bw";
			node_3 = "SSPM_CM_MGR_NON_WFX", "non_wfx_0,non_wfx_1,non_wfx_2,non_wfx_3,", "non_wfx_4,non_wfx_5,non_wfx_6,non_wfx_7";
			node_30 = "SSPM_SWPM_CPU__DVFS", "vproc2,vproc1,B_volt,cpuL_freq,cpuBL_freq,cpuB_freq,cpu_L_opp,", "cpu_BL_opp,cpu_B_opp,cci_volt,cci_freq,cci_opp";
			node_31 = "SSPM_SWPM_CPU__LKG_POWER", "cpu_L,cpu_BL,cpu_B,dsu";
			node_32 = "SSPM_SWPM_CPU__POWER", "cpu_L,cpu_B,dsu,mcusys";
			node_33 = "SSPM_SWPM_GPU__GPU_STATE_RATIO", "active,idle,off";
			node_34 = "SSPM_SWPM_GPU__LOADING", "loading";
			node_35 = "SSPM_SWPM_GPU__DVFS", "vgpu,gpu_freq";
			node_36 = "SSPM_SWPM_GPU__URATE", "alu_fma,alu_cvt,alu_sfu,tex,lsc,l2c,vary,tiler,rast";
			node_37 = "SSPM_SWPM_GPU__THERMAL", "thermal,lkg";
			node_38 = "SSPM_SWPM_GPU__COUNTER", "GPU_ACTIVE,EXEC_INSTR_FMA,EXEC_INSTR_CVT,EXEC_INSTR_SFU,", "TEX,VARY_SLOT,L20,L21,L22,L23";
			node_39 = "SSPM_SWPM_GPU__POWER", "gpu";
			node_4 = "SSPM_CM_MGR_LOADING", "ratio,cps";
			node_40 = "SSPM_SWPM_CORE__CAM_STATE_RATIO", "RAW_A_active,RAW_B_active,RAW_C_active,idle,off";
			node_41 = "SSPM_SWPM_CORE__IMG_STATE_RATIO", "P2_active,P2_idle,MFB_active,WPE_active,off";
			node_42 = "SSPM_SWPM_CORE__IPE_STATE_RATIO", "FDVT_active,DVP_active,DVS_active,DV_idle,off";
			node_43 = "SSPM_SWPM_CORE__MDP_STATE_RATIO", "active,off";
			node_44 = "SSPM_SWPM_CORE__DISP_STATE_RATIO", "active,off";
			node_45 = "SSPM_SWPM_CORE__ADSP_STATE_RATIO", "active,off";
			node_46 = "SSPM_SWPM_CORE__VENC_STATE_RATIO", "active,idle,off";
			node_47 = "SSPM_SWPM_CORE__VDEC_STATE_RATIO", "active,idle,off";
			node_48 = "SSPM_SWPM_CORE__INFRA_STATE_RATIO", "dact,cact,idle,dcm";
			node_49 = "SSPM_SWPM_CORE__VDO_CODING_TYPE", "venc,vdec";
			node_5 = "SSPM_CM_MGR_POWER", "c_up_array_0,c_up_array_1,c_up_array_2,c_down_array_0,c_down_array_1,", "c_down_array_2,c_up_0,c_up_1,c_up_2,c_down_0,c_down_1,c_down_2,c_up,", "c_down,v_up,v_down,v2f_0,v2f_1,v2f_2";
			node_50 = "SSPM_SWPM_CORE__DVFS", "vcore,ddr_freq";
			node_51 = "SSPM_SWPM_CORE__POWER", "dramc,infra_top,aphy_vcore";
			node_52 = "SSPM_SWPM_CORE__LKG_POWER", "infra_top,dramc,thermal";
			node_53 = "SSPM_SWPM_DRAM__MEM_IDX", "read_bw_0,read_bw_1,write_bw_0,write_bw_1,", "srr_pct,pdir_pct_0,pdir_pct_1,", "phr_pct_0,phr_pct_1,acc_util_0,acc_util_1,", "trans_0,trans_1,mr4,ddr_freq";
			node_54 = "SSPM_SWPM_DRAM__DVFS", "ddr_freq";
			node_55 = "SSPM_SWPM_DRAM__POWER", "aphy_vddq_0p6v,aphy_vm_0p75v,aphy_vio_1p2v,dram_vddq_0p6v,", "dram_vdd2_1p1v,dram_vdd1_1p8v";
			node_56 = "SSPM_SWPM_ME__POWER", "disp,mdp,venc,vdec";
			node_57 = "SSPM_SWPM_ME__IDX", "vdec_fps,venc_fps,disp_fps,disp_resolution";
			node_58 = "SSPM_SWPM_VPU__VPU0_STATE_RATIO", "active,idle,off";
			node_59 = "SSPM_SWPM_VPU__VPU1_STATE_RATIO", "active,idle,off";
			node_6 = "SSPM_CM_MGR_OPP", "v_dram_opp,v_dram_opp_cur,c_opp_cur_0,c_opp_cur_1,c_opp_cur_2,d_times_up,", "d_times_down";
			node_60 = "__SSPM_GPU_APU_SSC_CNT__", "N_APU_0_R,N_APU_0_W,N_GPU_0_R,N_GPU_0_W,", "N_APU_1_R,N_APU_1_W,N_GPU_1_R,", "N_GPU_1_W,S_APU_0_R,S_APU_0_W,S_GPU_0_R,", "S_GPU_0_W,S_APU_1_R,S_APU_1_W,", "S_GPU_1_R,S_GPU_1_W";
			node_7 = "SSPM_CM_MGR_RATIO", "ratio_max_0,ratio_max_1,ratio_0,ratio_1,ratio_2,ratio_3,ratio_4,", "ratio_5,ratio_6,ratio_7";
			node_8 = "SSPM_CM_MGR_BW", "total_bw";
			node_9 = "SSPM_CM_MGR_CP_RATIO", "up0,up1,up2,up3,up4,up5,down0,down1,down2,down3,down4,down5";
			phandle = <0x28a>;
		};
	};

	mmsram@1f005000 {
		clock-names = "mdp_apmcu_gals", "mdp_smi0", "mdp_smi1", "mdp_smi2", "mdp_mmsysram";
		clocks = <0x44 0x21 0x44 0x24 0x44 0x28 0x44 0x2c 0x44 0x20>;
		compatible = "mediatek,mmsram";
		interrupts = <0x0 0x1ef 0x4 0x0>;
		mmsram-smidev = <0x121>;
		reg = <0x0 0x1f005000 0x0 0x1000 0x0 0x1e000000 0x0 0x160000>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		interrupts = <0x0 0x8 0x0 0x0>;
		mode = "IRQ";
		phandle = <0x292>;
		status = "okay";
	};

	mt6360_pmu_eint {
		phandle = <0x295>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		nvmem-cell-names = "efuse_segment_cell", "efuse_fabinfo2_cell";
		nvmem-cells = <0x38 0x14b>;
		phandle = <0x273>;
	};

	mt_soc_offload_common {
		compatible = "mediatek,mt_soc_offload_common";
	};

	mtk_ctd {
		bc12 = <0x35>;
		bc12_sel = <0x0>;
		compatible = "mediatek,mtk_ctd";
		phandle = <0x7b>;
	};

	mtk_lpm {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		cg-shift = <0x0>;
		compatible = "mediatek,mtk-lpm";
		constraints = <0x13c 0x13d 0x13e>;
		irq-remain = <0x125 0x126 0x127 0x128 0x129 0x12a 0x12b 0x12c 0x12d 0x12e 0x12f 0x130 0x131 0x132 0x133 0x134 0x135 0x136>;
		logger-enable-states = "mcusysoff";
		lpm-kernel-suspend = <0x0>;
		mcusys-cnt-chk = <0x1>;
		phandle = <0x26d>;
		pll-shift = <0x10>;
		ranges;
		resource-ctrl = <0x137 0x138 0x139 0x13a 0x13b>;
		spm-cond = <0x13f 0x140>;
		suspend-method = "enable";

		constraint-list {

			rc_bus26m {
				cond-info = <0x1>;
				id = <0x0>;
				phandle = <0x13c>;
				rc-name = "bus26m";
				value = <0x1>;
			};

			rc_dram {
				cond-info = <0x1>;
				id = <0x2>;
				phandle = <0x13e>;
				rc-name = "dram";
				value = <0x1>;
			};

			rc_syspll {
				cond-info = <0x1>;
				id = <0x1>;
				phandle = <0x13d>;
				rc-name = "syspll";
				value = <0x1>;
			};
		};

		cpupm-sysram@0011b000 {
			compatible = "mediatek,cpupm-sysram";
			phandle = <0x26e>;
			reg = <0x0 0x11b000 0x0 0x500>;
		};

		irq-remain-list {

			edge_keypad {
				phandle = <0x125>;
				target = <0x141>;
				value = <0x1 0x0 0x0 0x4>;
			};

			edge_mdwdt {
				phandle = <0x126>;
				target = <0x142>;
				value = <0x1 0x0 0x80000000 0x2000000>;
			};

			level_bt {
				phandle = <0x136>;
				target = <0x149>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_btif_rx {
				phandle = <0x135>;
				target = <0x14a>;
				value = <0x0 0x2 0x0 0x0>;
			};

			level_btif_tx {
				phandle = <0x134>;
				target = <0x14a>;
				value = <0x0 0x1 0x0 0x0>;
			};

			level_edma0 {
				phandle = <0x12c>;
				target = <0xb3>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_edma1 {
				phandle = <0x12d>;
				target = <0xb4>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_i2c0 {
				phandle = <0x133>;
				target = <0x148>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_mali0 {
				phandle = <0x12e>;
				target = <0x147>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_mali1 {
				phandle = <0x12f>;
				target = <0x147>;
				value = <0x0 0x1 0x0 0x0>;
			};

			level_mali2 {
				phandle = <0x130>;
				target = <0x147>;
				value = <0x0 0x2 0x0 0x0>;
			};

			level_mali3 {
				phandle = <0x131>;
				target = <0x147>;
				value = <0x0 0x3 0x0 0x0>;
			};

			level_mali4 {
				phandle = <0x132>;
				target = <0x147>;
				value = <0x0 0x4 0x0 0x0>;
			};

			level_mtk_mdla0 {
				phandle = <0x12a>;
				target = <0x146>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_mtk_mdla1 {
				phandle = <0x12b>;
				target = <0x146>;
				value = <0x0 0x1 0x0 0x0>;
			};

			level_vpu_core0 {
				phandle = <0x127>;
				target = <0x143>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_vpu_core1 {
				phandle = <0x128>;
				target = <0x144>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_vpu_core2 {
				phandle = <0x129>;
				target = <0x145>;
				value = <0x0 0x0 0x0 0x0>;
			};
		};

		lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			phandle = <0x270>;
			reg = <0x0 0x11b500 0x0 0x300>;
		};

		mcusys-ctrl@0c53a000 {
			compatible = "mediatek,mcusys-ctrl";
			phandle = <0x26f>;
			reg = <0x0 0xc53a000 0x0 0x1000>;
		};

		resource-ctrl-list {

			bus26m {
				id = <0x0>;
				phandle = <0x137>;
				value = <0x0>;
			};

			dram_s0 {
				id = <0x3>;
				phandle = <0x13a>;
				value = <0x0>;
			};

			dram_s1 {
				id = <0x4>;
				phandle = <0x13b>;
				value = <0x0>;
			};

			infra {
				id = <0x1>;
				phandle = <0x138>;
				value = <0x0>;
			};

			syspll {
				id = <0x2>;
				phandle = <0x139>;
				value = <0x0>;
			};
		};

		spm-cond-list {

			spm_cond_cg {
				cg-name = "MTCMOS_0", "INFRA_0", "INFRA_1", "INFRA_2", "INFRA_3", "MMSYS_0", "MMSYS_1", "MMSYS_2";
				phandle = <0x13f>;
			};

			spm_cond_pll {
				phandle = <0x140>;
				pll-name = "UNIVPLL", "MFGPLL", "MSDCPLL", "TVPLL", "MMPLL";
			};
		};
	};

	mtkfb@0 {
		compatible = "mediatek,mtkfb";
		phandle = <0x268>;
	};

	nebula {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,nebula-smc-v1";
		ranges;
		tee-id = <0x1>;
		tee-name = "nebula";

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x27e>;

		LDO4EN {
			compatible = "regulator-fixed";
			enable-active-low;
			gpio = <0x2d 0x93 0x0>;
			phandle = <0x27f>;
			regulator-always-on;
			regulator-boot-on;
			regulator-max-microvolt = <0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-name = "et5904en4";
		};

		flashlights_aw36515 {
			compatible = "mediatek,flashlights_aw36515";
			phandle = <0x280>;
			pinctrl-0 = <0x14e>;
			pinctrl-1 = <0x14f>;
			pinctrl-2 = <0x150>;
			pinctrl-names = "aw36515default", "aw36515hwen_high", "aw36515hwen_low";
			status = "okay";
		};

		vs2pmu {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <0x2d 0x86 0x0>;
			phandle = <0x79>;
			regulator-max-microvolt = <0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-name = "vs2pmu";
		};
	};

	opp_table0 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x20>;

		opp0 {
			opp-hz = <0x0 0x1dcd6500>;
			opp-microvolt = <0x9eb10>;
		};

		opp1 {
			opp-hz = <0x0 0x23c34600>;
			opp-microvolt = <0x9eb10>;
		};

		opp10 {
			opp-hz = <0x0 0x566d3e80>;
			opp-microvolt = <0xd2924>;
		};

		opp11 {
			opp-hz = <0x0 0x5ae5a740>;
			opp-microvolt = <0xd7262>;
		};

		opp12 {
			opp-hz = <0x0 0x60db8840>;
			opp-microvolt = <0xdd40a>;
		};

		opp13 {
			opp-hz = <0x0 0x66d16940>;
			opp-microvolt = <0xe35b2>;
		};

		opp14 {
			opp-hz = <0x0 0x6b49d200>;
			opp-microvolt = <0xe7ef0>;
		};

		opp15 {
			opp-hz = <0x0 0x77359400>;
			opp-microvolt = <0xf4240>;
		};

		opp2 {
			opp-hz = <0x0 0x283baec0>;
			opp-microvolt = <0xa344e>;
		};

		opp3 {
			opp-hz = <0x0 0x2cb41780>;
			opp-microvolt = <0xa7d8c>;
		};

		opp4 {
			opp-hz = <0x0 0x32a9f880>;
			opp-microvolt = <0xadf34>;
		};

		opp5 {
			opp-hz = <0x0 0x37226140>;
			opp-microvolt = <0xb2872>;
		};

		opp6 {
			opp-hz = <0x0 0x3b9aca00>;
			opp-microvolt = <0xb71b0>;
		};

		opp7 {
			opp-hz = <0x0 0x401332c0>;
			opp-microvolt = <0xbbaee>;
		};

		opp8 {
			opp-hz = <0x0 0x4a817c80>;
			opp-microvolt = <0xc65d4>;
		};

		opp9 {
			opp-hz = <0x0 0x50775d80>;
			opp-microvolt = <0xcc77c>;
		};
	};

	opp_table1 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x25>;

		opp0 {
			opp-hz = <0x0 0x1a0c1740>;
			opp-microvolt = <0x9eb10>;
		};

		opp1 {
			opp-hz = <0x0 0x29b92700>;
			opp-microvolt = <0x9eb10>;
		};

		opp10 {
			opp-hz = <0x0 0x6e910dc0>;
			opp-microvolt = <0xda336>;
		};

		opp11 {
			opp-hz = <0x0 0x7650b240>;
			opp-microvolt = <0xe04de>;
		};

		opp12 {
			opp-hz = <0x0 0x83215600>;
			opp-microvolt = <0xec82e>;
		};

		opp13 {
			opp-hz = <0x0 0x8c4f3080>;
			opp-microvolt = <0xf4240>;
		};

		opp14 {
			opp-hz = <0x0 0x956dc8c0>;
			opp-microvolt = <0xfbc52>;
		};

		opp15 {
			opp-hz = <0x0 0x9af8da00>;
			opp-microvolt = <0x100590>;
		};

		opp2 {
			opp-hz = <0x0 0x35c36d80>;
			opp-microvolt = <0xa95f6>;
		};

		opp3 {
			opp-hz = <0x0 0x3e58b180>;
			opp-microvolt = <0xb1008>;
		};

		opp4 {
			opp-hz = <0x0 0x4542b680>;
			opp-microvolt = <0xb71b0>;
		};

		opp5 {
			opp-hz = <0x0 0x4f927bc0>;
			opp-microvolt = <0xc042c>;
		};

		opp6 {
			opp-hz = <0x0 0x567c80c0>;
			opp-microvolt = <0xc65d4>;
		};

		opp7 {
			opp-hz = <0x0 0x5b9cc240>;
			opp-microvolt = <0xcaf12>;
		};

		opp8 {
			opp-hz = <0x0 0x60cc4600>;
			opp-microvolt = <0xcdfe6>;
		};

		opp9 {
			opp-hz = <0x0 0x67b64b00>;
			opp-microvolt = <0xd418e>;
		};
	};

	opp_table2 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x28>;

		opp0 {
			opp-hz = <0x0 0x27478ac0>;
			opp-microvolt = <0x9eb10>;
		};

		opp1 {
			opp-hz = <0x0 0x36e55840>;
			opp-microvolt = <0xa95f6>;
		};

		opp10 {
			opp-hz = <0x0 0x88231300>;
			opp-microvolt = <0xe1d48>;
		};

		opp11 {
			opp-hz = <0x0 0x92ce65c0>;
			opp-microvolt = <0xe975a>;
		};

		opp12 {
			opp-hz = <0x0 0x9af8da00>;
			opp-microvolt = <0xef902>;
		};

		opp13 {
			opp-hz = <0x0 0xa1b51840>;
			opp-microvolt = <0xf4240>;
		};

		opp14 {
			opp-hz = <0x0 0xac606b00>;
			opp-microvolt = <0xfbc52>;
		};

		opp15 {
			opp-hz = <0x0 0xb2d05e00>;
			opp-microvolt = <0x100590>;
		};

		opp2 {
			opp-hz = <0x0 0x420abd00>;
			opp-microvolt = <0xb1008>;
		};

		opp3 {
			opp-hz = <0x0 0x4afb8e80>;
			opp-microvolt = <0xb71b0>;
		};

		opp4 {
			opp-hz = <0x0 0x51a88a80>;
			opp-microvolt = <0xbbaee>;
		};

		opp5 {
			opp-hz = <0x0 0x58558680>;
			opp-microvolt = <0xc042c>;
		};

		opp6 {
			opp-hz = <0x0 0x61465800>;
			opp-microvolt = <0xc65d4>;
		};

		opp7 {
			opp-hz = <0x0 0x6c7aff00>;
			opp-microvolt = <0xcdfe6>;
		};

		opp8 {
			opp-hz = <0x0 0x77170f80>;
			opp-microvolt = <0xd59f8>;
		};

		opp9 {
			opp-hz = <0x0 0x7f9d1140>;
			opp-microvolt = <0xdbba0>;
		};
	};

	pbm {
		compatible = "mediatek,pbm";
		phandle = <0x278>;
	};

	pd_adapter {
		adapter_name = "pd_adapter";
		boot_mode = <0x31>;
		compatible = "mediatek,pd_adapter";
		force_cv;
		phandle = <0x28f>;
		phy-names = "usb2-phy";
		phys = <0x5f 0x3>;
	};

	pdc {
		compatible = "mediatek,charger,pd";
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dcs_input_current = <0x30d400>;
		dual_polling_ieoc = <0x6ddd0>;
		gauge = <0x151>;
		ibus_err = <0xe>;
		min_charger_voltage = <0x4630c0>;
		pd_stop_battery_soc = <0x50>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x4c4b40>;
		phandle = <0x286>;
		sc_charger_current = <0x2dc6c0>;
		sc_input_current = <0x30d400>;
		slave_mivr_diff = <0x186a0>;
		vbat_threshold = <0x1036>;
		vsys_watt = <0x4c4b40>;
	};

	pe {
		compatible = "mediatek,charger,pe";
		gauge = <0x151>;
		min_charger_voltage = <0x4630c0>;
		pe_charger_current = <0x2dc6c0>;
		pe_ichg_level_threshold = <0xf4240>;
		phandle = <0x282>;
		ta_12v_support;
		ta_9v_support;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_start_battery_soc = <0x0>;
		ta_stop_battery_soc = <0x55>;
		vbat_threshold = <0x1036>;
	};

	pe2 {
		cable_imp_threshold = <0x2bb>;
		compatible = "mediatek,charger,pe2";
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dcs_input_current = <0x30d400>;
		dual_polling_ieoc = <0x6ddd0>;
		gauge = <0x151>;
		min_charger_voltage = <0x4630c0>;
		pe20_ichg_level_threshold = <0xf4240>;
		phandle = <0x283>;
		sc_charger_current = <0x2dc6c0>;
		sc_input_current = <0x30d400>;
		slave_mivr_diff = <0x186a0>;
		ta_start_battery_soc = <0x0>;
		ta_stop_battery_soc = <0x55>;
		vbat_cable_imp_threshold = <0x3b8260>;
		vbat_threshold = <0x1036>;
	};

	pe4 {
		compatible = "mediatek,charger,pe4";
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dcs_input_current = <0x30d400>;
		dual_polling_ieoc = <0x6ddd0>;
		gauge = <0x151>;
		high_temp_to_enter_pe40 = <0x27>;
		high_temp_to_leave_pe40 = <0x2e>;
		ibus_err = <0xe>;
		low_temp_to_enter_pe40 = <0x10>;
		low_temp_to_leave_pe40 = <0xa>;
		min_charger_voltage = <0x4630c0>;
		pe40_r_cable_1a_lower = <0x1f4>;
		pe40_r_cable_2a_lower = <0x15f>;
		pe40_r_cable_3a_lower = <0xf0>;
		pe40_stop_battery_soc = <0x50>;
		phandle = <0x287>;
		sc_charger_current = <0x2dc6c0>;
		sc_input_current = <0x30d400>;
		slave_mivr_diff = <0x186a0>;
		vbat_threshold = <0x1036>;
	};

	pe5 {
		allow_not_check_ta_status;
		chg_time_max = <0x1518>;
		compatible = "mediatek,charger,pe5";
		force_ta_cv_vbat = <0x109a>;
		gauge = <0x151>;
		idvchg_ss_init = <0x3e8>;
		idvchg_ss_step = <0xfa>;
		idvchg_ss_step1 = <0x64>;
		idvchg_ss_step1_vbat = <0xfa0>;
		idvchg_ss_step2 = <0x32>;
		idvchg_ss_step2_vbat = <0x1068>;
		idvchg_step = <0x32>;
		idvchg_term = <0x1f4>;
		ifod_threshold = <0xc8>;
		ircmp_rbat = <0x28>;
		ircmp_vclamp = <0x50>;
		ita_cap_min = <0x3e8>;
		ita_level = <0xbb8 0x9c4 0x7d0 0x5dc>;
		ita_level_dual = <0x1388 0xe74 0xd48 0xbb8>;
		phandle = <0x288>;
		polling_interval = <0x2710>;
		rcable_level = <0xfa 0x12c 0x177 0x1f4>;
		rcable_level_dual = <0xe6 0x15e 0x1c2 0x226>;
		rsw_min = <0x14>;
		start_soc_max = <0x50>;
		start_soc_min = <0x0>;
		start_vbat_max = <0x10cc>;
		support_ta = "pca_ta_pps", "pd_adapter";
		swchg_aicr = <0x0>;
		swchg_aicr_ss_init = <0x190>;
		swchg_aicr_ss_step = <0xc8>;
		swchg_ichg = <0x4b0>;
		swchg_off_vbat = <0x109a>;
		ta_blanking = <0x190>;
		ta_cv_ss_repeat_tmin = <0x19>;
		tbat_curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x0 0x258 0x384 0x41a 0xffffffff>;
		tbat_level_def = <0x0 0x0 0x0 0x5 0x19 0x28 0x2b 0x2e 0x32>;
		tbat_recovery_area = <0x3>;
		tdvchg_curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x0 0x12c 0x258 0x384 0xffffffff>;
		tdvchg_level_def = <0x0 0x0 0x0 0x5 0x19 0x37 0x3c 0x41 0x46>;
		tdvchg_recovery_area = <0x3>;
		tswchg_curlmt = <0xffffffff 0xffffffff 0xffffffff 0xc8 0x0 0xc8 0x12c 0x190 0xffffffff>;
		tswchg_level_def = <0x0 0x0 0x0 0x5 0x19 0x41 0x46 0x4b 0x50>;
		tswchg_recovery_area = <0x3>;
		tta_curlmt = <0x0 0x0 0x0 0x0 0x0 0x12c 0x258 0x384 0xffffffff>;
		tta_level_def = <0x0 0x0 0x0 0x0 0x19 0x32 0x3c 0x46 0x50>;
		tta_recovery_area = <0x3>;
		vbat_cv = <0x10fe>;
		vbat_threshold = <0x1036>;
		vta_cap_max = <0x2af8>;
		vta_cap_min = <0x1a90>;
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-config = <0x2 0x1 0x1 0x2 0x0 0x0 0x1>;
		mediatek,clkbuf-controls-for-desense = <0x0 0x4 0x0 0x4 0x0 0x0 0x0>;
		mediatek,clkbuf-output-impedance = <0x6 0x6 0x4 0x6 0x0 0x0 0x4>;
		mediatek,clkbuf-quantity = <0x7>;
		phandle = <0x296>;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x7 0x4 0x0>;
	};

	power_throttling {
		compatible = "mediatek,power_throttling";
		lbat_cpu_limit = <0xdbba0 0xdbba0 0xdbba0>;
		lbat_md_reduce_tx = <0x6>;
		oc_cpu_limit = <0xdbba0 0xdbba0 0xdbba0>;
		oc_md_reduce_tx = <0x6>;
		phandle = <0x27a>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	ptn36241g {
		compatible = "mediatek,ptn36241g";
		phandle = <0x291>;
		status = "okay";
	};

	pwrap@10026000 {
		clock-names = "spi", "wrap", "ulposc", "ulposc_osc";
		clocks = <0x1d 0x1 0x1d 0x0 0x1e 0xde 0x1e 0x70>;
		compatible = "mediatek,mt6885-pwrap", "syscon";
		interrupts = <0x0 0xdc 0x4 0x0>;
		phandle = <0x11d>;
		reg = <0x0 0x10026000 0x0 0x1000>;
		reg-names = "pwrap";

		mt6359p {
			#interrupt-cells = <0x2>;
			compatible = "mediatek,mt6359p";
			interrupt-controller;
			interrupt-parent = <0x2d>;
			interrupts = <0xde 0x4 0xde 0x0>;
			phandle = <0x57>;

			accdet {
				accdet-mic-mode = <0x2>;
				accdet-mic-vol = <0x8>;
				accdet-name = "mt63xx-accdet";
				accdet-plugout-debounce = <0x1>;
				compatible = "mediatek,mt6359p-accdet";
				eint_use_ext_res = <0x0>;
				headset-eint-num = <0x0>;
				headset-eint-trig-mode = <0x1>;
				headset-four-key-threshold = <0x0 0x3a 0x79 0xc0 0x190>;
				headset-key-mode = <0x0>;
				headset-mode-setting = <0x500 0x500 0x1 0x1f0 0x800 0x800 0x20 0x44 0x4 0x1 0x5 0x3 0x3 0x5 0xe>;
				headset-three-key-threshold = <0x0 0x50 0xdc 0x190>;
				headset-three-key-threshold-CDD = <0x0 0x79 0xc0 0x258>;
				headset-use-ap-eint = <0x0>;
				io-channel-names = "pmic_accdet";
				io-channels = <0x2e 0x9>;
				nvmem = <0x2f>;
				nvmem-names = "mt63xx-accdet-efuse";
				phandle = <0x123>;
				status = "okay";
			};

			mt6359codec {
				compatible = "mediatek,mt6359p-sound";
				io-channel-names = "pmic_hpofs_cal";
				io-channels = <0x2e 0xc>;
				mediatek,mic-type-0 = <0x3>;
				mediatek,mic-type-1 = <0x3>;
				mediatek,mic-type-2 = <0x3>;
				nvmem = <0x2f>;
				nvmem-names = "pmic-hp-efuse";
				phandle = <0x18e>;
			};

			mt6359dcxo {
				compatible = "mediatek,mt6359dcxo";
				interconnects = <0x30 0x1>;
				io-channel-names = "pmic_dcxo_temp";
				io-channels = <0x2e 0xd>;
				phandle = <0x16b>;
			};

			mt6359keys {
				compatible = "mediatek,mt6359p-keys";
				mediatek,long-press-mode = <0x1>;
				phandle = <0x18d>;
				power-off-time-sec = <0x0>;

				power {
					linux,keycodes = <0x74>;
					wakeup-source;
				};
			};

			mt6359p_clock_buffer {
				clkbuf_ctl = <0x36>;
				compatible = "mediatek,clock_buffer";
				mediatek,bblpm-support;
				mediatek,clkbuf-pmic-central-base;
				mediatek,dcxo-de-sense-support;
				mediatek,dcxo-impedance-support;
				mediatek,enable;
				mediatek,hwbblpm-support;
				mediatek,pmrc-en-support;
				mediatek,xo-buf-allow-control = <0x0 0x1 0x1 0x1 0x0 0x0 0x1>;
				mediatek,xo-buf-name = "XO_SOC", "XO_WCN", "XO_NFC", "XO_CEL", "NAN", "NAN", "XO_EXT";
				mediatek,xo-buf-support = <0x1 0x1 0x1 0x1 0x0 0x0 0x1>;
				mediatek,xo-mode-num = <0x4>;
				mediatek,xo-voter-support;
				phandle = <0x18f>;
			};

			mt6359pregulator {
				compatible = "mediatek,mt6359p-regulator";
				phandle = <0x16c>;

				buck_vcore {
					phandle = <0x16f>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x7b98a>;
					regulator-name = "vcore";
					regulator-ramp-delay = <0x1388>;
				};

				buck_vcore_sshub {
					phandle = <0x58>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vcore_sshub";
				};

				buck_vgpu11 {
					phandle = <0x47>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vgpu11";
					regulator-ramp-delay = <0x1388>;
				};

				buck_vmodem {
					phandle = <0x16e>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vmodem";
					regulator-ramp-delay = <0x2a08>;
				};

				buck_vpa {
					phandle = <0x171>;
					regulator-enable-ramp-delay = <0x12c>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vpa";
				};

				buck_vproc1 {
					phandle = <0xb5>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vproc1";
					regulator-ramp-delay = <0x1d4c>;
				};

				buck_vproc2 {
					phandle = <0xb7>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vproc2";
					regulator-ramp-delay = <0x1d4c>;
				};

				buck_vpu {
					phandle = <0x51>;
					regulator-allowed-modes = <0x0 0x1 0x2>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vpu";
					regulator-ramp-delay = <0x1388>;
				};

				buck_vs1 {
					phandle = <0x16d>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "vs1";
				};

				buck_vs2 {
					phandle = <0x170>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "vs2";
				};

				isnk_load {
					phandle = <0x18a>;
					regulator-name = "isnk_load";
				};

				ldo_va09 {
					phandle = <0x184>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "va09";
				};

				ldo_va12 {
					phandle = <0x183>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "va12";
				};

				ldo_vaud18 {
					phandle = <0x172>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaud18";
				};

				ldo_vaux18 {
					phandle = <0x17b>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaux18";
				};

				ldo_vbbck {
					phandle = <0x188>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "vbbck";
				};

				ldo_vbif28 {
					phandle = <0x17f>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vbif28";
				};

				ldo_vcamio {
					phandle = <0xe7>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vcamio";
				};

				ldo_vcn13 {
					phandle = <0x178>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "vcn13";
				};

				ldo_vcn18 {
					phandle = <0x176>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcn18";
				};

				ldo_vcn33_1_bt {
					phandle = <0x179>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_1_bt";
				};

				ldo_vcn33_1_wifi {
					phandle = <0x17a>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_1_wifi";
				};

				ldo_vcn33_2_bt {
					phandle = <0x181>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_2_bt";
				};

				ldo_vcn33_2_wifi {
					phandle = <0x182>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_2_wifi";
				};

				ldo_vefuse {
					phandle = <0x17c>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vefuse";
				};

				ldo_vemc {
					phandle = <0x76>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2625a0>;
					regulator-name = "vemc";
				};

				ldo_vfe28 {
					phandle = <0x177>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vfe28";
				};

				ldo_vibr {
					phandle = <0x78>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vibr";
				};

				ldo_vio18 {
					phandle = <0x175>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vio18";
				};

				ldo_vio28 {
					phandle = <0x180>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vio28";
				};

				ldo_vm18 {
					phandle = <0x187>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vm18";
				};

				ldo_vrf12 {
					phandle = <0x173>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "vrf12";
				};

				ldo_vrf18 {
					phandle = <0x185>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vrf18";
				};

				ldo_vrfck {
					phandle = <0x17e>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-min-microvolt = <0x12ebc0>;
					regulator-name = "vrfck";
				};

				ldo_vsram_md {
					phandle = <0xb6>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_md";
					regulator-ramp-delay = <0x2a08>;
				};

				ldo_vsram_others {
					phandle = <0x8f>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_others";
					regulator-ramp-delay = <0x1388>;
				};

				ldo_vsram_others_sshub {
					phandle = <0x59>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_others_sshub";
				};

				ldo_vsram_proc1 {
					phandle = <0x189>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc1";
					regulator-ramp-delay = <0x1d4c>;
				};

				ldo_vsram_proc2 {
					phandle = <0x174>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc2";
					regulator-ramp-delay = <0x1d4c>;
				};

				ldo_vufs {
					phandle = <0x186>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vufs";
				};

				ldo_vusb {
					phandle = <0x5e>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "vusb";
				};

				ldo_vxo22 {
					phandle = <0x17d>;
					regulator-always-on;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vxo22";
				};
			};

			mt6359prtc {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				compatible = "mediatek,mt6359p-rtc";
				phandle = <0x18b>;

				ext_32k {
					bits = <0x6 0x1>;
					phandle = <0x52>;
					reg = <0x2 0x1>;
				};

				fg_init {
					phandle = <0x33>;
					reg = <0x0 0x1>;
				};

				fg_soc {
					phandle = <0x34>;
					reg = <0x1 0x1>;
				};
			};

			mt6359tsx {
				compatible = "mediatek,mt6359tsx";
				interconnects = <0x30 0x1>;
				io-channel-names = "pmic_tsx_temp";
				io-channels = <0x2e 0xb>;
				phandle = <0x16a>;
			};

			mt6359vcore {
				compatible = "mediatek,mt6359vcore";
				interconnects = <0x30 0x1>;
				io-channel-names = "pmic_buck1_temp";
				io-channels = <0x2e 0x6>;
				phandle = <0x167>;
			};

			mt6359vgpu {
				compatible = "mediatek,mt6359vgpu";
				interconnects = <0x30 0x1>;
				io-channel-names = "pmic_buck3_temp";
				io-channels = <0x2e 0x8>;
				phandle = <0x169>;
			};

			mt6359vproc {
				compatible = "mediatek,mt6359vproc";
				interconnects = <0x30 0x1>;
				io-channel-names = "pmic_buck2_temp";
				io-channels = <0x2e 0x7>;
				phandle = <0x168>;
			};

			mt63xx_debug {
				compatible = "mediatek,mt63xx-debug";
			};

			mtk_battery_oc_throttling {
				compatible = "mediatek,mt6359p-battery_oc_throttling";
				oc-thd-h = <0x1a90>;
				oc-thd-l = <0x1f40>;
				phandle = <0x192>;
			};

			mtk_dynamic_loading_throttling {
				compatible = "mediatek,mt6359p-dynamic_loading_throttling";
				io-channel-names = "pmic_ptim", "pmic_imix_r", "pmic_batadc";
				io-channels = <0x2e 0xf 0x2e 0x10 0x2e 0x0>;
				phandle = <0x190>;
				uvlo-level = <0xa28>;
			};

			mtk_gauge {
				ACTIVE_TABLE = <0x5>;
				CAR_TUNE_VALUE = <0x64>;
				COM_FG_METER_RESISTANCE = <0x64>;
				COM_R_FG_VALUE = <0x0>;
				DIFFERENCE_FULLOCV_ITH = <0xc8>;
				EMBEDDED_SEL = <0x1>;
				FG_METER_RESISTANCE = <0x64>;
				KEEP_100_PERCENT = <0x1>;
				MULTI_TEMP_GAUGE0 = <0x1>;
				PMIC_MIN_VOL = <0x82dc>;
				PMIC_SHUTDOWN_CURRENT = <0x14>;
				POWERON_SYSTEM_IBOOT = <0x1f4>;
				Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
				Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
				Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
				Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
				R_FG_VALUE = <0x5>;
				SHUTDOWN_1_TIME = <0x1e>;
				SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
				TEMPERATURE_T0 = <0x32>;
				TEMPERATURE_T1 = <0x19>;
				TEMPERATURE_T2 = <0xa>;
				TEMPERATURE_T3 = <0x0>;
				TEMPERATURE_T4 = <0xfffffff6>;
				battery0_profile_t0 = <0x0 0xacf5 0x33e 0x2eb 0x1ff 0xac6d 0x33e 0x2eb 0x3fe 0xabf6 0x33e 0x2eb 0x5fd 0xab84 0x340 0x2ed 0x7fc 0xab16 0x33b 0x2e8 0x9fc 0xaaa9 0x33c 0x2e9 0xbfb 0xaa3d 0x340 0x2ed 0xdfa 0xa9ce 0x33e 0x2eb 0xff9 0xa95f 0x33e 0x2eb 0x11f8 0xa8ed 0x33e 0x2eb 0x13f7 0xa87a 0x342 0x2ef 0x15f6 0xa805 0x346 0x2f2 0x17f5 0xa78e 0x347 0x2f3 0x19f4 0xa714 0x346 0x2f2 0x1bf4 0xa69a 0x348 0x2f4 0x1df3 0xa620 0x34a 0x2f6 0x1ff2 0xa5a6 0x350 0x2fb 0x21f1 0xa52b 0x352 0x2fd 0x23f0 0xa4ae 0x34f 0x2fa 0x25ef 0xa433 0x352 0x2fd 0x27ee 0xa3b9 0x353 0x2fe 0x29ed 0xa340 0x357 0x302 0x2bec 0xa2c8 0x35b 0x305 0x2deb 0xa250 0x35b 0x305 0x2feb 0xa1db 0x35d 0x307 0x31ea 0xa167 0x361 0x30b 0x33e9 0xa0f4 0x365 0x30e 0x35e8 0xa084 0x369 0x312 0x37e7 0xa014 0x36c 0x314 0x39e6 0x9fa7 0x372 0x31a 0x3be5 0x9f3b 0x377 0x31e 0x3de4 0x9ed1 0x37d 0x324 0x3fe3 0x9e69 0x381 0x327 0x41e3 0x9e03 0x383 0x329 0x43e2 0x9d9f 0x38a 0x32f 0x45e1 0x9d3d 0x38d 0x332 0x47e0 0x9cde 0x39c 0x340 0x49df 0x9c80 0x3aa 0x34c 0x4bde 0x9c25 0x3b7 0x358 0x4ddd 0x9bcb 0x3ca 0x369 0x4fdc 0x9b72 0x3e3 0x380 0x51db 0x9b15 0x3fc 0x396 0x53db 0x9aad 0x403 0x39c 0x55da 0x9a25 0x3cf 0x36e 0x57d9 0x998f 0x388 0x32e 0x59d8 0x990b 0x35a 0x304 0x5bd7 0x98aa 0x34b 0x2f7 0x5dd6 0x9859 0x34a 0x2f6 0x5fd5 0x9810 0x346 0x2f2 0x61d4 0x97cb 0x346 0x2f2 0x63d3 0x978a 0x345 0x2f1 0x65d2 0x974b 0x343 0x2f0 0x67d2 0x9710 0x345 0x2f1 0x69d1 0x96d7 0x343 0x2f0 0x6bd0 0x96a0 0x346 0x2f2 0x6dcf 0x966b 0x346 0x2f2 0x6fce 0x9638 0x34a 0x2f6 0x71cd 0x9607 0x34f 0x2fa 0x73cc 0x95d7 0x34f 0x2fa 0x75cb 0x95aa 0x355 0x300 0x77ca 0x957e 0x359 0x303 0x79ca 0x9555 0x361 0x30b 0x7bc9 0x952d 0x369 0x312 0x7dc8 0x9506 0x36e 0x316 0x7fc7 0x94df 0x371 0x319 0x81c6 0x94bb 0x378 0x31f 0x83c5 0x9497 0x380 0x326 0x85c4 0x9476 0x38b 0x330 0x87c3 0x9453 0x393 0x338 0x89c2 0x9428 0x38f 0x334 0x8bc2 0x93ea 0x374 0x31c 0x8dc1 0x9399 0x34e 0x2f9 0x8fc0 0x934f 0x346 0x2f2 0x91bf 0x931a 0x351 0x2fc 0x93be 0x92e9 0x358 0x302 0x95bd 0x92b8 0x355 0x300 0x97bc 0x9284 0x352 0x2fd 0x99bb 0x9251 0x34e 0x2f9 0x9bba 0x9225 0x354 0x2ff 0x9db9 0x91fc 0x35d 0x307 0x9fb9 0x91cf 0x366 0x30f 0xa1b8 0x9199 0x367 0x310 0xa3b7 0x9157 0x35c 0x306 0xa5b6 0x9110 0x353 0x2fe 0xa7b5 0x90d0 0x35f 0x309 0xa9b4 0x9088 0x368 0x311 0xabb3 0x902f 0x33b 0x2e8 0xadb2 0x8fff 0x330 0x2de 0xafb1 0x8fef 0x340 0x2ed 0xb1b1 0x8fe4 0x35e 0x308 0xb3b0 0x8fd7 0x37a 0x321 0xb5af 0x8fc9 0x3c1 0x361 0xb7ae 0x8fab 0x404 0x361 0xb9ad 0x8f45 0x3ff 0x361 0xbbac 0x8e0d 0x391 0x336 0xbdab 0x8c33 0x39f 0x342 0xbfaa 0x89c4 0x3d3 0x371 0xc1a9 0x8665 0x42c 0x371 0xc288 0x8273 0x4c2 0x371 0xc350 0x8273 0x4c2 0x371>;
				battery0_profile_t0_col = <0x4>;
				battery0_profile_t0_num = <0x64>;
				battery0_profile_t1 = <0x0 0xad2b 0x4a6 0x3e3 0x1ff 0xaca3 0x4a1 0x3de 0x3fe 0xac2a 0x48f 0x3e3 0x5fd 0xabbb 0x48a 0x3de 0x7fc 0xab4f 0x47d 0x3d3 0x9fc 0xaae3 0x472 0x3ca 0xbfb 0xaa79 0x473 0x3cb 0xdfa 0xaa0c 0x46c 0x3c4 0xff9 0xa99f 0x469 0x3c1 0x11f8 0xa92f 0x465 0x3bf 0x13f7 0xa8bc 0x461 0x3bb 0x15f6 0xa847 0x45d 0x3b7 0x17f5 0xa7cf 0x45c 0x3b6 0x19f4 0xa757 0x45e 0x3b8 0x1bf4 0xa6dd 0x45e 0x3b8 0x1df3 0xa661 0x459 0x3b5 0x1ff2 0xa5e5 0x45b 0x3b5 0x21f1 0xa568 0x459 0x3b5 0x23f0 0xa4ec 0x458 0x3b4 0x25ef 0xa472 0x45d 0x3b7 0x27ee 0xa3f7 0x45e 0x3b8 0x29ed 0xa37c 0x45d 0x3b7 0x2bec 0xa302 0x45f 0x3b9 0x2deb 0xa289 0x461 0x3bb 0x2feb 0xa213 0x466 0x3c0 0x31ea 0xa19e 0x466 0x3c0 0x33e9 0xa12b 0x46b 0x3c3 0x35e8 0xa0b9 0x473 0x3cb 0x37e7 0xa047 0x478 0x3ce 0x39e6 0x9fd8 0x47f 0x3d5 0x3be5 0x9f6c 0x488 0x3dc 0x3de4 0x9f00 0x48e 0x3e2 0x3fe3 0x9e97 0x497 0x3e9 0x41e3 0x9e31 0x4a3 0x3f3 0x43e2 0x9dcb 0x4ae 0x3fc 0x45e1 0x9d69 0x4bc 0x408 0x47e0 0x9d08 0x4cd 0x417 0x49df 0x9caa 0x4e3 0x429 0x4bde 0x9c4d 0x4f6 0x43a 0x4ddd 0x9bf0 0x505 0x447 0x4fdc 0x9b93 0x515 0x455 0x51db 0x9b33 0x529 0x465 0x53db 0x9ac9 0x528 0x464 0x55da 0x9a50 0x502 0x444 0x57d9 0x99c8 0x4c3 0x40f 0x59d8 0x9942 0x477 0x3cd 0x5bd7 0x98cf 0x447 0x3a5 0x5dd6 0x9870 0x430 0x392 0x5fd5 0x981d 0x426 0x388 0x61d4 0x97d2 0x41f 0x383 0x63d3 0x978d 0x419 0x37d 0x65d2 0x974e 0x416 0x37b 0x67d2 0x9712 0x41a 0x37e 0x69d1 0x96d9 0x418 0x37c 0x6bd0 0x96a2 0x41b 0x37f 0x6dcf 0x966d 0x420 0x384 0x6fce 0x963b 0x423 0x387 0x71cd 0x960b 0x42b 0x38d 0x73cc 0x95dd 0x430 0x392 0x75cb 0x95b0 0x42f 0x391 0x77ca 0x9587 0x433 0x393 0x79ca 0x955e 0x43b 0x39b 0x7bc9 0x9536 0x444 0x3a2 0x7dc8 0x9510 0x44c 0x3a9 0x7fc7 0x94ec 0x44f 0x3ab 0x81c6 0x94ca 0x457 0x3b3 0x83c5 0x94aa 0x45b 0x3b5 0x85c4 0x948b 0x463 0x3bd 0x87c3 0x946a 0x467 0x3c0 0x89c2 0x9449 0x466 0x3c0 0x8bc2 0x9427 0x466 0x3c0 0x8dc1 0x9401 0x45b 0x3b5 0x8fc0 0x93d8 0x450 0x3ac 0x91bf 0x93ab 0x440 0x39e 0x93be 0x937d 0x430 0x392 0x95bd 0x934f 0x42a 0x38c 0x97bc 0x931e 0x426 0x388 0x99bb 0x92ec 0x420 0x384 0x9bba 0x92bf 0x421 0x385 0x9db9 0x9297 0x425 0x387 0x9fb9 0x926f 0x42e 0x390 0xa1b8 0x9243 0x434 0x394 0xa3b7 0x920a 0x431 0x392 0xa5b6 0x91c5 0x42c 0x38e 0xa7b5 0x9184 0x42c 0x38e 0xa9b4 0x9146 0x439 0x399 0xabb3 0x90f9 0x43d 0x39d 0xadb2 0x90a0 0x42b 0x38d 0xafb1 0x907b 0x429 0x38b 0xb1b1 0x906b 0x43c 0x39c 0xb3b0 0x905f 0x451 0x3ad 0xb5af 0x9052 0x46a 0x3c2 0xb7ae 0x903d 0x48f 0x3e3 0xb9ad 0x9015 0x4c6 0x3e3 0xbbac 0x8f9d 0x4e3 0x3e3 0xbdab 0x8e3b 0x495 0x3e7 0xbfaa 0x8c2a 0x4b8 0x3e7 0xc1a9 0x8960 0x4fd 0x3e7 0xc288 0x853d 0x58d 0x3e7 0xc350 0x8028 0x6ae 0x3e7>;
				battery0_profile_t1_col = <0x4>;
				battery0_profile_t1_num = <0x64>;
				battery0_profile_t2 = <0x0 0xad4a 0x8b6 0x7b5 0x1ff 0xacb0 0x8b8 0x7b7 0x3fe 0xac36 0x8a9 0x7aa 0x5fd 0xabc7 0x89e 0x7a0 0x7fc 0xab5d 0x88a 0x78f 0x9fc 0xaaf5 0x876 0x77d 0xbfb 0xaa8d 0x868 0x770 0xdfa 0xaa24 0x854 0x75f 0xff9 0xa9ba 0x83f 0x74c 0x11f8 0xa949 0x82b 0x73a 0x13f7 0xa8d9 0x814 0x726 0x15f6 0xa866 0x7ff 0x714 0x17f5 0xa7f0 0x7ed 0x704 0x19f4 0xa778 0x7e6 0x6fd 0x1bf4 0xa6fe 0x7d7 0x6f0 0x1df3 0xa682 0x7c4 0x6df 0x1ff2 0xa605 0x7ba 0x6d6 0x21f1 0xa589 0x7ae 0x6cc 0x23f0 0xa50d 0x7a1 0x6c0 0x25ef 0xa492 0x791 0x6b2 0x27ee 0xa416 0x787 0x6a9 0x29ed 0xa39a 0x780 0x6a3 0x2bec 0xa320 0x77e 0x6a1 0x2deb 0xa2a7 0x780 0x6a3 0x2feb 0xa231 0x77f 0x6a2 0x31ea 0xa1ba 0x77e 0x6a1 0x33e9 0xa145 0x781 0x6a4 0x35e8 0xa0d2 0x783 0x6a6 0x37e7 0xa061 0x783 0x6a6 0x39e6 0x9ff1 0x782 0x6a5 0x3be5 0x9f81 0x789 0x6ab 0x3de4 0x9f16 0x79c 0x6bc 0x3fe3 0x9eaa 0x7a8 0x6c7 0x41e3 0x9e42 0x7b2 0x6cf 0x43e2 0x9dda 0x7bc 0x6d8 0x45e1 0x9d75 0x7cc 0x6e6 0x47e0 0x9d12 0x7dc 0x6f5 0x49df 0x9cad 0x7e5 0x6fc 0x4bde 0x9c4b 0x7ed 0x704 0x4ddd 0x9be7 0x7ee 0x704 0x4fdc 0x9b81 0x7f5 0x70b 0x51db 0x9b12 0x7df 0x6f7 0x53db 0x9a9f 0x7be 0x6da 0x55da 0x9a22 0x77e 0x6a1 0x57d9 0x99a2 0x73c 0x667 0x59d8 0x992a 0x6fc 0x62e 0x5bd7 0x98be 0x6c9 0x601 0x5dd6 0x9861 0x6b2 0x5ed 0x5fd5 0x980c 0x69c 0x5d9 0x61d4 0x97bf 0x698 0x5d6 0x63d3 0x9779 0x69d 0x5da 0x65d2 0x9736 0x69c 0x5d9 0x67d2 0x96f8 0x699 0x5d7 0x69d1 0x96be 0x6a5 0x5e1 0x6bd0 0x9685 0x6ab 0x5e7 0x6dcf 0x964f 0x6a8 0x5e4 0x6fce 0x961c 0x6ac 0x5e8 0x71cd 0x95ea 0x6b1 0x5ec 0x73cc 0x95ba 0x6bd 0x5f7 0x75cb 0x958d 0x6cd 0x605 0x77ca 0x9560 0x6d5 0x60c 0x79ca 0x9536 0x6d9 0x60f 0x7bc9 0x950c 0x6e0 0x616 0x7dc8 0x94e5 0x6ea 0x61e 0x7fc7 0x94c0 0x6f3 0x626 0x81c6 0x949d 0x6fa 0x62d 0x83c5 0x947b 0x701 0x633 0x85c4 0x945b 0x70d 0x63d 0x87c3 0x943c 0x718 0x647 0x89c2 0x941e 0x721 0x64f 0x8bc2 0x9401 0x728 0x655 0x8dc1 0x93e6 0x72f 0x65b 0x8fc0 0x93cc 0x737 0x663 0x91bf 0x93b1 0x738 0x663 0x93be 0x9395 0x736 0x662 0x95bd 0x9376 0x735 0x661 0x97bc 0x9350 0x733 0x65f 0x99bb 0x9324 0x72d 0x65a 0x9bba 0x92f7 0x730 0x65c 0x9db9 0x92cb 0x738 0x663 0x9fb9 0x92a1 0x749 0x672 0xa1b8 0x9274 0x766 0x68c 0xa3b7 0x923a 0x778 0x69c 0xa5b6 0x91f6 0x78a 0x6ac 0xa7b5 0x91b0 0x7a2 0x6c1 0xa9b4 0x9170 0x7d2 0x6ec 0xabb3 0x9122 0x7fc 0x711 0xadb2 0x90c5 0x829 0x739 0xafb1 0x9082 0x857 0x761 0xb1b1 0x9063 0x89d 0x79f 0xb3b0 0x904b 0x8fb 0x7f3 0xb5af 0x9032 0x96c 0x857 0xb7ae 0x9014 0xa12 0x8e9 0xb9ad 0x8fe6 0xb00 0x9bc 0xbbac 0x8f8b 0xc85 0xb14 0xbdab 0x8ea0 0xe79 0xccf 0xbfaa 0x8cc8 0x118b 0xf86 0xc1a9 0x8a28 0x157c 0x1149 0xc288 0x8685 0x157c 0x1149 0xc350 0x811f 0x157c 0x1149>;
				battery0_profile_t2_col = <0x4>;
				battery0_profile_t2_num = <0x64>;
				battery0_profile_t3 = <0x0 0xad47 0x11e4 0x11e4 0x1ff 0xaca3 0x11de 0x11de 0x3fe 0xac20 0x11af 0x11af 0x5fd 0xabac 0x1198 0x1198 0x7fc 0xab3d 0x1188 0x1188 0x9fc 0xaad1 0x1185 0x1185 0xbfb 0xaa66 0x1152 0x1152 0xdfa 0xa9fb 0x10ef 0x10ef 0xff9 0xa98f 0x10a7 0x10a7 0x11f8 0xa924 0x1066 0x1066 0x13f7 0xa8b5 0x1090 0x1090 0x15f6 0xa841 0x104d 0x104d 0x17f5 0xa7cc 0x100b 0x100b 0x19f4 0xa758 0xfe3 0xfe3 0x1bf4 0xa6e1 0xfc6 0xfc6 0x1df3 0xa669 0xf9d 0xf9d 0x1ff2 0xa5ee 0xf51 0xf51 0x21f1 0xa576 0xf07 0xf07 0x23f0 0xa4fd 0xeee 0xeee 0x25ef 0xa482 0xedf 0xedf 0x27ee 0xa409 0xec3 0xec3 0x29ed 0xa392 0xe85 0xe85 0x2bec 0xa31a 0xe61 0xe61 0x2deb 0xa2a2 0xe41 0xe41 0x2feb 0xa22b 0xe3b 0xe3b 0x31ea 0xa1b5 0xe4d 0xe4d 0x33e9 0xa142 0xe42 0xe42 0x35e8 0xa0ce 0xe23 0xe23 0x37e7 0xa05a 0xe07 0xe07 0x39e6 0x9feb 0xdf7 0xdf7 0x3be5 0x9f7d 0xddd 0xddd 0x3de4 0x9f0e 0xdde 0xdde 0x3fe3 0x9ea0 0xdbe 0xdbe 0x41e3 0x9e30 0xdd3 0xdd3 0x43e2 0x9dc3 0xde8 0xde8 0x45e1 0x9d58 0xdd3 0xdd3 0x47e0 0x9ced 0xdc2 0xdc2 0x49df 0x9c80 0xd96 0xd96 0x4bde 0x9c10 0xd83 0xd83 0x4ddd 0x9b9a 0xd5c 0xd5c 0x4fdc 0x9b22 0xd5c 0xd5c 0x51db 0x9aa8 0xd2a 0xd2a 0x53db 0x9a34 0xcef 0xcef 0x55da 0x99be 0xca9 0xca9 0x57d9 0x9955 0xc71 0xc71 0x59d8 0x98ef 0xc72 0xc72 0x5bd7 0x988d 0xc43 0xc43 0x5dd6 0x9837 0xc32 0xc32 0x5fd5 0x97e7 0xc3b 0xc3b 0x61d4 0x979c 0xc54 0xc54 0x63d3 0x9754 0xc5d 0xc5d 0x65d2 0x9710 0xc62 0xc62 0x67d2 0x96d2 0xc48 0xc48 0x69d1 0x9697 0xc50 0xc50 0x6bd0 0x965d 0xc54 0xc54 0x6dcf 0x9622 0xc86 0xc86 0x6fce 0x95ee 0xcb3 0xcb3 0x71cd 0x95ba 0xcbf 0xcbf 0x73cc 0x9588 0xcce 0xcce 0x75cb 0x9558 0xce2 0xce2 0x77ca 0x952a 0xcfc 0xcfc 0x79ca 0x94ff 0xd0e 0xd0e 0x7bc9 0x94d6 0xd13 0xd13 0x7dc8 0x94ae 0xd3d 0xd3d 0x7fc7 0x948a 0xd68 0xd68 0x81c6 0x9467 0xd89 0xd89 0x83c5 0x9444 0xd8b 0xd8b 0x85c4 0x9424 0xd8a 0xd8a 0x87c3 0x9408 0xda2 0xda2 0x89c2 0x93ee 0xdcd 0xdcd 0x8bc2 0x93d3 0xe26 0xe26 0x8dc1 0x93bb 0xe6b 0xe6b 0x8fc0 0x93a6 0xea0 0xea0 0x91bf 0x938f 0xed4 0xed4 0x93be 0x9377 0xf16 0xf16 0x95bd 0x9358 0xf66 0xf66 0x97bc 0x9336 0xfba 0xfba 0x99bb 0x9311 0x1015 0x1015 0x9bba 0x92e7 0x1089 0x1089 0x9db9 0x92b9 0x110f 0x110f 0x9fb9 0x9288 0x11b1 0x11b1 0xa1b8 0x924d 0x124f 0x124f 0xa3b7 0x9210 0x12e6 0x12e6 0xa5b6 0x91cd 0x1389 0x1389 0xa7b5 0x9185 0x1456 0x1456 0xa9b4 0x9135 0x15b3 0x15b3 0xabb3 0x90df 0x16eb 0x16eb 0xadb2 0x908e 0x1853 0x1853 0xafb1 0x904b 0x19e0 0x19e0 0xb1b1 0x9012 0x1c43 0x1c43 0xb3b0 0x8fe5 0x1f2a 0x1f2a 0xb5af 0x8fbb 0x2367 0x2367 0xb7ae 0x8f87 0x2985 0x2985 0xb9ad 0x8f40 0x329e 0x329e 0xbbac 0x8ed0 0x3e48 0x3e48 0xbdab 0x8e1e 0x4ba2 0x4ba2 0xbfaa 0x8cc0 0x4e71 0x4e71 0xc1a9 0x8a53 0x485f 0x485f 0xc288 0x894a 0x45d0 0x45d0 0xc350 0x894a 0x45d0 0x45d0>;
				battery0_profile_t3_col = <0x4>;
				battery0_profile_t3_num = <0x64>;
				battery0_profile_t4 = <0x0 0xad5a 0x2580 0x2580 0x1ff 0xac6f 0x257f 0x257f 0x3fe 0xabb9 0x25fe 0x25fe 0x5fd 0xab15 0x25ef 0x25ef 0x7fc 0xaa7f 0x25bf 0x25bf 0x9fc 0xa9ec 0x2575 0x2575 0xbfb 0xa95e 0x2522 0x2522 0xdfa 0xa8d4 0x24ca 0x24ca 0xff9 0xa84a 0x246f 0x246f 0x11f8 0xa7c2 0x2411 0x2411 0x13f7 0xa73d 0x23bb 0x23bb 0x15f6 0xa6ba 0x2367 0x2367 0x17f5 0xa637 0x230f 0x230f 0x19f4 0xa5b7 0x22bb 0x22bb 0x1bf4 0xa538 0x226e 0x226e 0x1df3 0xa4b8 0x221d 0x221d 0x1ff2 0xa43b 0x21d3 0x21d3 0x21f1 0xa3bf 0x218e 0x218e 0x23f0 0xa345 0x214e 0x214e 0x25ef 0xa2cb 0x210e 0x210e 0x27ee 0xa254 0x20d5 0x20d5 0x29ed 0xa1de 0x209e 0x209e 0x2bec 0xa167 0x2064 0x2064 0x2deb 0xa0f3 0x202f 0x202f 0x2feb 0xa080 0x2002 0x2002 0x31ea 0xa00d 0x1fd3 0x1fd3 0x33e9 0x9f9c 0x1fa9 0x1fa9 0x35e8 0x9f2d 0x1f88 0x1f88 0x37e7 0x9ebc 0x1f62 0x1f62 0x39e6 0x9e4d 0x1f3d 0x1f3d 0x3be5 0x9dde 0x1f18 0x1f18 0x3de4 0x9d70 0x1ef5 0x1ef5 0x3fe3 0x9d02 0x1ecd 0x1ecd 0x41e3 0x9c95 0x1eab 0x1eab 0x43e2 0x9c28 0x1e86 0x1e86 0x45e1 0x9bbb 0x1e60 0x1e60 0x47e0 0x9b4e 0x1e3c 0x1e3c 0x49df 0x9ae2 0x1e1d 0x1e1d 0x4bde 0x9a76 0x1df7 0x1df7 0x4ddd 0x9a0c 0x1dd6 0x1dd6 0x4fdc 0x99a5 0x1dbd 0x1dbd 0x51db 0x993e 0x1d9e 0x1d9e 0x53db 0x98dd 0x1d89 0x1d89 0x55da 0x9881 0x1d7e 0x1d7e 0x57d9 0x9827 0x1d7a 0x1d7a 0x59d8 0x97d2 0x1d76 0x1d76 0x5bd7 0x9783 0x1d7e 0x1d7e 0x5dd6 0x9737 0x1d8f 0x1d8f 0x5fd5 0x96ef 0x1d9c 0x1d9c 0x61d4 0x96ad 0x1db6 0x1db6 0x63d3 0x966c 0x1dd5 0x1dd5 0x65d2 0x962e 0x1df7 0x1df7 0x67d2 0x95f4 0x1e1c 0x1e1c 0x69d1 0x95be 0x1e47 0x1e47 0x6bd0 0x958a 0x1e78 0x1e78 0x6dcf 0x9558 0x1ea2 0x1ea2 0x6fce 0x9529 0x1ed8 0x1ed8 0x71cd 0x94fe 0x1f10 0x1f10 0x73cc 0x94d5 0x1f4e 0x1f4e 0x75cb 0x94b2 0x1f95 0x1f95 0x77ca 0x9491 0x1fe4 0x1fe4 0x79ca 0x9475 0x2043 0x2043 0x7bc9 0x945a 0x20b3 0x20b3 0x7dc8 0x9442 0x2132 0x2132 0x7fc7 0x942b 0x21c2 0x21c2 0x81c6 0x9413 0x225e 0x225e 0x83c5 0x93fd 0x230e 0x230e 0x85c4 0x93e5 0x23d3 0x23d3 0x87c3 0x93cd 0x24a8 0x24a8 0x89c2 0x93b5 0x258f 0x258f 0x8bc2 0x939b 0x2687 0x2687 0x8dc1 0x9381 0x2796 0x2796 0x8fc0 0x9366 0x28bd 0x28bd 0x91bf 0x9348 0x29fa 0x29fa 0x93be 0x9328 0x2b48 0x2b48 0x95bd 0x9306 0x2ca9 0x2ca9 0x97bc 0x92e2 0x2e1b 0x2e1b 0x99bb 0x92ba 0x2f9c 0x2f9c 0x9bba 0x9291 0x312a 0x312a 0x9db9 0x9263 0x32c0 0x32c0 0x9fb9 0x9230 0x3450 0x3450 0xa1b8 0x91fa 0x35d9 0x35d9 0xa3b7 0x91c2 0x376a 0x376a 0xa5b6 0x9184 0x38f2 0x38f2 0xa7b5 0x9144 0x3a9c 0x3a9c 0xa9b4 0x9101 0x3c6e 0x3c6e 0xabb3 0x90bc 0x3e7e 0x3e7e 0xadb2 0x9079 0x4101 0x4101 0xafb1 0x903a 0x442e 0x442e 0xb1b1 0x9000 0x4851 0x4851 0xb3b0 0x8fce 0x4e2e 0x4e2e 0xb5af 0x8fa2 0x55a6 0x55a6 0xb7ae 0x8f76 0x5537 0x5537 0xb9ad 0x8f35 0x5497 0x5497 0xbbac 0x8eb9 0x535f 0x535f 0xbdab 0x8e6b 0x529d 0x529d 0xbfaa 0x8e6b 0x529d 0x529d 0xc1a9 0x8e6b 0x529d 0x529d 0xc288 0x8e6b 0x529d 0x529d 0xc350 0x8e6b 0x529d 0x529d>;
				battery0_profile_t4_col = <0x4>;
				battery0_profile_t4_num = <0x64>;
				bootmode = <0x31>;
				charger = <0x35>;
				compatible = "mediatek,mt6359p-gauge";
				enable_tmp_intr_suspend = <0x0>;
				g_FG_PSEUDO100 = <0x5f 0x5f 0x5f 0x5f 0x60 0x60 0x60 0x60 0x5f 0x5f 0x5f 0x5f 0x5f 0x5f 0x5f 0x5f 0x5f 0x5f 0x5f 0x5f 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
				g_FG_PSEUDO100_T0 = <0x5f>;
				g_FG_PSEUDO100_T1 = <0x60>;
				g_FG_PSEUDO100_T2 = <0x5f>;
				g_FG_PSEUDO100_T3 = <0x5f>;
				g_FG_PSEUDO100_T4 = <0x5f>;
				g_FG_PSEUDO100_col = <0xa>;
				g_FG_PSEUDO100_row = <0x4>;
				g_PMIC_MIN_VOL = <0x82dc 0x82dc 0x82dc 0x82dc 0x80e8 0x80e8 0x80e8 0x80e8 0x82dc 0x82dc 0x82dc 0x82dc 0x7dc8 0x7dc8 0x7dc8 0x7dc8 0x7918 0x7918 0x7918 0x7918 0x7b0c 0x7b0c 0x7b0c 0x7b0c 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x79e0>;
				g_PMIC_MIN_VOL_col = <0xa>;
				g_PMIC_MIN_VOL_row = <0x4>;
				g_PON_SYS_IBOOT = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
				g_PON_SYS_IBOOT_col = <0xa>;
				g_PON_SYS_IBOOT_row = <0x4>;
				g_QMAX_SYS_VOL = <0x8886 0x8886 0x8886 0x8886 0x8886 0x8886 0x8886 0x8886 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020>;
				g_QMAX_SYS_VOL_col = <0xa>;
				g_QMAX_SYS_VOL_row = <0x4>;
				io-channel-names = "pmic_battery_temp", "pmic_battery_voltage", "pmic_bif_voltage", "pmic_ptim_voltage", "pmic_ptim_r", "batteryID-channel";
				io-channels = <0x2e 0x3 0x2e 0x0 0x2e 0xe 0x2e 0xf 0x2e 0x10 0x32 0x4>;
				nvmem-cell-names = "initialization", "state-of-charge";
				nvmem-cells = <0x33 0x34>;
				phandle = <0x151>;
				tran_Q_diff = <0x1388 0x1388 0x1388 0x1388>;
			};

			mtk_ts_pmic {
				#interconnect-cells = <0x1>;
				compatible = "mediatek,mtk_ts_pmic";
				interconnects = <0x2e 0x1>;
				io-channel-names = "pmic_chip_temp", "pmic_buck1_temp", "pmic_buck2_temp", "pmic_buck3_temp", "pmic_tsx_temp", "pmic_dcxo_temp";
				io-channels = <0x2e 0x5 0x2e 0x6 0x2e 0x7 0x2e 0x8 0x2e 0xb 0x2e 0xd>;
				phandle = <0x30>;
			};

			pmic_auxadc {
				#io-channel-cells = <0x1>;
				compatible = "mediatek,pmic-auxadc", "mediatek,mt6359p-auxadc";
				phandle = <0x2e>;

				accdet {
					channel = <0x9>;
				};

				bat_temp {
					channel = <0x3>;
					resistance-ratio = <0x5 0x2>;
				};

				batadc {
					avg-num = <0x80>;
					channel = <0x0>;
					resistance-ratio = <0x7 0x2>;
				};

				chip_temp {
					channel = <0x5>;
				};

				dcxo_temp {
					avg-num = <0x10>;
					channel = <0xd>;
				};

				dcxo_volt {
					channel = <0xa>;
					resistance-ratio = <0x3 0x2>;
				};

				hpofs_cal {
					avg-num = <0x100>;
					channel = <0xc>;
				};

				imix_r {
					channel = <0x10>;
					val = <0x5a>;
				};

				imp {
					avg-num = <0x80>;
					channel = <0xf>;
					resistance-ratio = <0x7 0x2>;
				};

				tsx_temp {
					avg-num = <0x80>;
					channel = <0xb>;
				};

				vbif {
					channel = <0xe>;
					resistance-ratio = <0x5 0x2>;
				};

				vcore_temp {
					channel = <0x6>;
				};

				vgpu_temp {
					channel = <0x8>;
				};

				vproc_temp {
					channel = <0x7>;
				};
			};

			pmic_efuse {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				compatible = "mediatek,mt6359p-efuse";
				phandle = <0x2f>;

				e_data1 {
					phandle = <0x18c>;
					reg = <0x3e 0xa>;
				};
			};

			pmic_lbat_service {
				compatible = "mediatek,mt6359p-lbat_service";
				phandle = <0x191>;
			};
		};
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0x162>;
		ranges;

		consys-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x50000000 0x0 0x40000000>;
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			phandle = <0x11c>;
			size = <0x0 0x450000>;
		};

		gps-reserve-memory {
			alignment = <0x0 0x100000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,gps-reserve-memory";
			no-map;
			phandle = <0x11b>;
			size = <0x0 0x100000>;
		};

		ktf_clkmgr_mem_region@50000000 {
			alignment = <0x0 0x1000>;
			no-map;
			phandle = <0x163>;
			reg = <0x0 0x50000000 0x0 0x1000>;
		};

		reserve-memory-adsp_share {
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x40000000>;
			compatible = "mediatek,reserve-memory-adsp_share";
			no-map;
			size = <0x0 0x1000000>;
		};

		reserve-memory-gpueb_share {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x40000000>;
			compatible = "mediatek,reserve-memory-gpueb_share";
			no-map;
			size = <0x0 0x300000>;
		};

		reserve-memory-mcupm_share {
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
			compatible = "mediatek,reserve-memory-mcupm_share";
			no-map;
			size = <0x0 0x200000>;
			status = "okay";
		};

		reserve-memory-scp_share {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x50000000 0x0 0x40000000>;
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x0 0x320000>;
		};

		reserve-memory-sspm_share {
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			size = <0x0 0x910000>;
			status = "okay";
		};

		ssmr-reserved-cma_memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x80000000 0x0 0xc0000000>;
			compatible = "shared-dma-pool";
			phandle = <0x2c>;
			reusable;
			size = <0x0 0x10000000>;
		};

		wifi-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "shared-dma-pool";
			no-map;
			phandle = <0x11a>;
			size = <0x0 0xf20000>;
		};
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	slbc {
		compatible = "mediatek,mtk-slbc";
		phandle = <0x269>;
		status = "enable";
	};

	smart_pa {
		phandle = <0x29a>;
	};

	snd_audio_dsp {
		compatible = "mediatek,snd_audio_dsp";
		mtk_dsp_a2dp = <0x1 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk_dsp_bledl = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_call_final = <0x5 0x4 0x10 0x14 0x18000>;
		mtk_dsp_capture1 = <0x1 0xffffffff 0xd 0x13 0x20000>;
		mtk_dsp_capture_raw = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk_dsp_dataprovider = <0x0 0xffffffff 0xf 0xffffffff 0x30000>;
		mtk_dsp_deep = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_fast = <0x5 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk_dsp_fm = <0x1 0xffffffff 0x10 0xffffffff 0x10000>;
		mtk_dsp_ktv = <0x1 0x8 0x12 0xffffffff 0x10000>;
		mtk_dsp_mem_afe = <0x1 0x40000>;
		mtk_dsp_music = <0x1 0xffffffff 0xffffffff 0xffffffff 0x0>;
		mtk_dsp_offload = <0x1d 0xffffffff 0xffffffff 0xffffffff 0x400000>;
		mtk_dsp_playback = <0x1 0x4 0xffffffff 0x14 0x30000>;
		mtk_dsp_primary = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_ver = <0x1>;
		mtk_dsp_voip = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		phandle = <0x122>;
		swdsp_smartpa_process_enable = <0x5>;
	};

	soc {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "simple-bus";
		ranges;

		APUCORE {
			compatible = "mtk688x,apucore";
			depth = <0x4>;
			gov = "apuuser";
			operating-points-v2 = <0xb8>;
			phandle = <0xbc>;
			sys-mux = <0x1e 0xd1>;
			sys-mux-parent = <0x1e 0x64 0x1e 0xa 0x1e 0x1f 0x1e 0x27 0x1e 0x4e 0x1e 0x4b>;
			vcore-supply = <0x48>;

			APUCONN {
				bin = <0xdeadbeef 0xdeadbeef 0xdeadbeef 0xdeadbeef 0xbd358 0xba284 0xb71b0>;
				bin-mask = <0x7>;
				bin-offset = <0xc>;
				compatible = "mtk688x,apucon";
				depth = <0x3>;
				devfreq = <0xbc>;
				gov = "apuconstrain";
				nvmem-cell-names = "efuse_seg", "efuse_bin", "efuse_raise";
				nvmem-cells = <0x38 0xba 0xbb>;
				operating-points-v2 = <0xb9>;
				phandle = <0xbe>;
				raise = <0xdeadbeef 0x927c0 0x98968>;
				raise-mask = <0x7>;
				raise-offset = <0x0>;
				sys-mux = <0x1e 0xc9>;
				sys-mux-parent = <0x1e 0x28 0x1e 0x1f 0x1e 0x4e 0x1e 0x4b 0x1e 0x48>;
				vb_mtd = "vb_intpl";
				vsram-supply = <0xb6>;
				vvpu-supply = <0xb5>;

				APUIOMMU {
					bin = <0xdeadbeef 0xdeadbeef 0xdeadbeef 0xdeadbeef 0xbd358 0xba284 0xb71b0>;
					bin-mask = <0x7>;
					bin-offset = <0xc>;
					compatible = "mtk688x,apuiommu";
					consumer = <0xa9 0xaa>;
					depth = <0x2>;
					devfreq = <0xbe>;
					gov = "apupassive";
					nvmem-cell-names = "efuse_seg", "efuse_bin", "efuse_raise";
					nvmem-cells = <0x38 0xba 0xbb>;
					operating-points-v2 = <0xbd>;
					phandle = <0xc0>;
					raise = <0xdeadbeef 0x927c0 0x98968>;
					raise-mask = <0x7>;
					raise-offset = <0x0>;
					sys-mux = <0x1e 0xd0>;
					sys-mux-parent = <0x1e 0x28 0x1e 0x1f 0x1e 0x4e 0x1e 0x4b 0x1e 0x1e>;
					vb_mtd = "vb_intpl";
				};
			};
		};

		MD1_SIM1_HOT_PLUG_EINT {
			compatible = "mediatek,MD1_SIM1_HOT_PLUG_EINT-eint";
			debounce = <0x0 0x2710>;
			dedicated = <0x0 0x0>;
			interrupts = <0x0 0x4>;
			phandle = <0x1b5>;
			sockettype = <0x0 0x0>;
			src_pin = <0x0 0x1>;
			status = "okay";
		};

		MD1_SIM2_HOT_PLUG_EINT {
			compatible = "mediatek,MD1_SIM2_HOT_PLUG_EINT-eint";
			debounce = <0x1 0x2710>;
			dedicated = <0x1 0x0>;
			interrupts = <0x1 0x4>;
			phandle = <0x1b6>;
			sockettype = <0x1 0x0>;
			src_pin = <0x1 0x2>;
			status = "okay";
		};

		adsp_common@10800000 {
			#mbox-cells = <0x1>;
			adsp-rsv-audio = <0x5c0000>;
			adsp-rsv-c2c = <0x40000>;
			adsp-rsv-core-dump-a = <0x400>;
			adsp-rsv-core-dump-b = <0x400>;
			adsp-rsv-dbg-dump-a = <0x80000>;
			adsp-rsv-dbg-dump-b = <0x80000>;
			adsp-rsv-ipidma-a = <0x100000>;
			adsp-rsv-ipidma-b = <0x100000>;
			adsp-rsv-logger-a = <0x80000>;
			adsp-rsv-logger-b = <0x80000>;
			clock-names = "clk_adsp_ck_cg", "clk_top_adsp_sel", "clk_top_clk26m", "clk_top_adsppll", "clk_top_scp_sel";
			clocks = <0x1c 0x0 0x1e 0xf2 0xa 0x1e 0x42 0x1e 0xbf>;
			compatible = "mediatek,adsp_common";
			core_num = <0x2>;
			interrupt-names = "mbox0", "mbox1", "mbox2", "mbox3";
			interrupts = <0x0 0x1c2 0x4 0x0 0x0 0x1c3 0x4 0x0 0x0 0x1c4 0x4 0x0 0x0 0x1c5 0x4 0x0>;
			phandle = <0x5b>;
			power-domains = <0xc 0x11>;
			reg = <0x0 0x10800000 0x0 0x6000 0x0 0x1080b000 0x0 0x50 0x0 0x10806000 0x0 0x100 0x0 0x10806100 0x0 0x4 0x0 0x1080610c 0x0 0x4 0x0 0x10806104 0x0 0x4 0x0 0x10806108 0x0 0x4 0x0 0x1080b050 0x0 0x4 0x0 0x10807000 0x0 0x100 0x0 0x10807100 0x0 0x4 0x0 0x1080710c 0x0 0x4 0x0 0x10807104 0x0 0x4 0x0 0x10807108 0x0 0x4 0x0 0x1080b054 0x0 0x4 0x0 0x10808000 0x0 0x100 0x0 0x10808100 0x0 0x4 0x0 0x1080810c 0x0 0x4 0x0 0x10808104 0x0 0x4 0x0 0x10808108 0x0 0x4 0x0 0x1080b058 0x0 0x4 0x0 0x10809000 0x0 0x100 0x0 0x10809100 0x0 0x4 0x0 0x1080910c 0x0 0x4 0x0 0x10809104 0x0 0x4 0x0 0x10809108 0x0 0x4 0x0 0x1080b05c 0x0 0x4 0x0 0x10720180 0x0 0x4>;
			reg-names = "cfg", "cfg_secure", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_send", "mbox0_recv", "mbox0_init", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_send", "mbox1_recv", "mbox1_init", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_send", "mbox2_recv", "mbox2_init", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_send", "mbox3_recv", "mbox3_init", "clock_cg";
			status = "okay";
		};

		adsp_core0@10820000 {
			compatible = "mediatek,adsp_core_0";
			feature_control_bits = <0x2703ff>;
			interrupts = <0x0 0x1bc 0x4 0x0 0x0 0x1be 0x4 0x0 0x0 0x1c0 0x4 0x0>;
			mboxes = <0x5b 0x0 0x5b 0x1>;
			phandle = <0x1be>;
			reg = <0x0 0x10840000 0x0 0x9000 0x0 0x10820000 0x0 0x8000>;
			status = "okay";
			system = <0x0 0x56000000 0x0 0x700000>;
		};

		adsp_core1@10850000 {
			compatible = "mediatek,adsp_core_1";
			feature_control_bits = <0x18f00f>;
			interrupts = <0x0 0x1bd 0x4 0x0 0x0 0x1bf 0x4 0x0 0x0 0x1c1 0x4 0x0>;
			mboxes = <0x5b 0x2 0x5b 0x3>;
			phandle = <0x1bf>;
			reg = <0x0 0x10870000 0x0 0x9000 0x0 0x10850000 0x0 0x8000>;
			status = "okay";
			system = <0x0 0x56700000 0x0 0x700000>;
		};

		aie@1b001000 {
			clock-names = "aie", "FDVT_CLK_IPE_LARB20";
			clocks = <0xb 0x3 0xb 0x1>;
			compatible = "mediatek,mt6873-aie", "mediatek,aie-hw2.0";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			fdvt_frame_done = <0x81>;
			interrupts = <0x0 0x165 0x4 0x0>;
			iommus = <0xa7 0x20280 0xa7 0x20281 0xa7 0x20282 0xa7 0x20283>;
			mboxes = <0x55 0x11 0x0 0x1 0xf0 0xb 0x0 0x1>;
			mediatek,larb = <0xa5>;
			power-domains = <0xc 0x9>;
			reg = <0x0 0x1b001000 0x0 0x1000>;
		};

		apirq@1000b000 {
			compatible = "mediatek,mtk-eint";
			interrupts = <0x0 0xd4 0x4 0x0>;
			mediatek,total-pin-number = <0xdf>;
			phandle = <0x43>;
			reg = <0x0 0x1000b000 0x0 0x1000>;
			reg-name = "eint";
		};

		apu_iommu_data {
			compatible = "mediatek,apu_iommu_data";
			dma-ranges = <0x3 0x0 0x3 0x0 0x1 0x0>;
			iommus = <0xaa 0x502a0>;
			phandle = <0x1fc>;
		};

		apu_rpc@190f0000 {
			cg-names = "vcore_cg_con", "conn_cg_con", "vpu0_cg_con", "vpu1_cg_con", "vpu2_cg_con", "mdla0_cg_con", "mdla1_cg_con";
			cgs = <0x0 0x19029000 0x0 0x0 0x0 0x19020000 0x0 0x0 0x0 0x19030000 0x0 0x100 0x0 0x19031000 0x0 0x100 0x0 0x19032000 0x0 0x100 0x0 0x19034000 0x0 0x0 0x0 0x19038000 0x0 0x0>;
			clock-names = "conn", "vpu0", "vpu1", "vpu2", "mdla0", "mdla1", "iommu", "vcore";
			clocks = <0x1e 0xc9 0x1e 0xca 0x1e 0xcb 0x1e 0xcc 0x1e 0xcf 0x1e 0xcf 0x1e 0xd0 0x1e 0xd1>;
			compatible = "mtk68xx,apurpc";
			phandle = <0x209>;
			reg = <0x0 0x190f0000 0x0 0x1000 0x0 0x10000000 0x0 0x2000 0x0 0x10006000 0x0 0x1000>;
			vcore-supply = <0x47>;
			vmdla-supply = <0xb7>;
			voltage-names = "vvpu", "vmdla", "vcore", "vsram";
			vsram-supply = <0xb6>;
			vvpu-supply = <0xb5>;
		};

		apusys_debug {
			compatible = "mediatek,mt6885-debug";
			phandle = <0x208>;
		};

		apusys_devapc@19064000 {
			compatible = "mediatek,mt6893-apusys_devapc";
			interrupts = <0x0 0x196 0x4 0x0>;
			reg = <0x0 0x19064000 0x0 0x1000>;
		};

		apusys_mnoc {
			compatible = "mediatek,mt6893-mnoc";
			interconnect-names = "apu-bw";
			interconnects = <0x3b 0x10 0x3b 0x0>;
			interrupts = <0x0 0x196 0x4 0x0>;
			phandle = <0x207>;
			reg = <0x0 0x1906e000 0x0 0xa000 0x0 0x19001000 0x0 0x1000 0x0 0x19020000 0x0 0x1000 0x0 0x10001000 0x0 0x1000 0x0 0x10215000 0x0 0x1000>;
		};

		apusys_power {
			compatible = "mediatek,apusys_power";
			phandle = <0xab>;

			APUCB {
				compatible = "mediatek,apusys_cb";
				phandle = <0x20a>;
			};

			APUMDLA {
				bin = <0xdeadbeef 0xdeadbeef 0xdeadbeef 0xdeadbeef 0xc3500 0xc042c 0xbd358>;
				bin-mask = <0x7>;
				bin-offset = <0xf>;
				compatible = "mtk688x,apumdla";
				depth = <0x1>;
				devfreq = <0xc0>;
				gov = "apupassive";
				nvmem-cell-names = "efuse_seg", "efuse_bin", "efuse_raise";
				nvmem-cells = <0x38 0xba 0xbb>;
				operating-points-v2 = <0xbf>;
				phandle = <0xc1>;
				raise = <0xdeadbeef 0x927c0 0x98968>;
				raise-mask = <0x7>;
				raise-offset = <0x0>;
				sys-mux = <0x1e 0x1f>;
				top-mux = <0x1e 0xcf>;
				top-pll = <0x1e 0x52>;
				vb_mtd = "vb_intpl";
				vmdla-supply = <0xb7>;

				APUMDLA@0 {
					compatible = "mtk688x,apumdla0";
					depth = <0x0>;
					devfreq = <0xc1>;
					gov = "apupassive-pe";
					operating-points-v2 = <0xbf>;
					top-mux = <0x1e 0xcf>;
				};

				APUMDLA@1 {
					compatible = "mtk688x,apumdla1";
					depth = <0x0>;
					devfreq = <0xc1>;
					gov = "apupassive-pe";
					operating-points-v2 = <0xbf>;
					top-mux = <0x1e 0xcf>;
				};
			};

			APUVB {
				compatible = "mtk6893,vb";
				phandle = <0x20e>;
			};

			APUVPU@0 {
				bin = <0xdeadbeef 0xdeadbeef 0xdeadbeef 0xdeadbeef 0xbd358 0xba284 0xb71b0>;
				bin-mask = <0x7>;
				bin-offset = <0xc>;
				compatible = "mtk688x,apuvpu0";
				depth = <0x0>;
				devfreq = <0xc0>;
				gov = "apupassive-pe";
				nvmem-cell-names = "efuse_seg", "efuse_bin", "efuse_raise";
				nvmem-cells = <0x38 0xba 0xbb>;
				operating-points-v2 = <0xc2>;
				phandle = <0x20b>;
				raise = <0xdeadbeef 0x927c0 0x98968>;
				raise-mask = <0x7>;
				raise-offset = <0x0>;
				sys-mux = <0x1e 0xca>;
				sys-mux-parent = <0x1e 0xa 0x1e 0x22 0x1e 0x1e 0x1e 0x8 0x1e 0x1d>;
				vb_mtd = "vb_intpl";
			};

			APUVPU@1 {
				compatible = "mtk688x,apuvpu1";
				depth = <0x0>;
				devfreq = <0xc0>;
				gov = "apupassive-pe";
				operating-points-v2 = <0xc2>;
				phandle = <0x20c>;
				sys-mux = <0x1e 0xcb>;
				sys-mux-parent = <0x1e 0xa 0x1e 0x22 0x1e 0x1e 0x1e 0x8 0x1e 0x1d>;
			};

			APUVPU@2 {
				compatible = "mtk688x,apuvpu2";
				depth = <0x0>;
				devfreq = <0xc0>;
				gov = "apupassive-pe";
				operating-points-v2 = <0xc2>;
				phandle = <0x20d>;
				sys-mux = <0x1e 0xcc>;
				sys-mux-parent = <0x1e 0xa 0x1e 0x22 0x1e 0x1e 0x1e 0x8 0x1e 0x1d>;
			};
		};

		apusys_reviser@19021000 {
			boundary = <0x3>;
			compatible = "mediatek, mt6893-reviser";
			default-dram = <0x4000000>;
			dma-ranges = <0x3 0x0 0x3 0x0 0x1 0x0>;
			interrupts = <0x0 0x196 0x4 0x0>;
			iommus = <0xa9 0x602a1>;
			reg = <0x0 0x19021000 0x0 0x1000 0x0 0x1d800000 0x0 0x200000 0x0 0x1d000000 0x0 0x100000 0x0 0x19001000 0x0 0x1000>;
		};

		apxgpt@10008000 {
			compatible = "mediatek,apxgpt";
			phandle = <0x1a3>;
			reg = <0x0 0x10008000 0x0 0x1000>;
		};

		audio_sram@11212000 {
			block_size = <0x1000>;
			compatible = "mediatek,audio_sram";
			mode_size = <0x12000 0x18000>;
			prefer_mode = <0x0>;
			reg = <0x0 0x11212000 0x0 0x18000>;
		};

		auxadc@11001000 {
			#io-channel-cells = <0x1>;
			clock-names = "main";
			clocks = <0x1d 0x1a>;
			compatible = "mediatek,mt6765-auxadc";
			interrupts = <0x0 0x40 0x1 0x0>;
			mediatek,cali-efuse-reg-offset = <0x1c4>;
			mediatek,cali-en-bit = <0x14>;
			mediatek,cali-ge-bit = <0xa>;
			mediatek,cali-oe-bit = <0x0>;
			nvmem = <0x37>;
			nvmem-names = "mtk_efuse";
			phandle = <0x32>;
			reg = <0x0 0x11001000 0x0 0x1000>;
		};

		bt@18000000 {
			compatible = "mediatek,bt";
			flavor_bin = [61 00];
			interrupts = <0x0 0x178 0x4 0x0 0x0 0x179 0x4 0x0>;
			phandle = <0x149>;
			reg = <0x0 0x18000000 0x0 0x1000 0x0 0x18001000 0x0 0x1000 0x0 0x18050000 0x0 0x1000 0x0 0x18060000 0x0 0x1000 0x0 0x18800000 0x0 0x1000 0x0 0x18812000 0x0 0x1000 0x0 0x10001000 0x0 0x1000>;
		};

		btif@1100c000 {
			clock-names = "btifc", "apdmac";
			clocks = <0x1d 0x15 0x1d 0x53>;
			compatible = "mediatek,btif";
			interrupts = <0x0 0x9e 0x4 0x0 0x0 0x98 0x4 0x0 0x0 0x99 0x4 0x0>;
			phandle = <0x14a>;
			reg = <0x0 0x1100c000 0x0 0x1000 0x0 0x11000d80 0x0 0x80 0x0 0x11000e00 0x0 0x80>;
		};

		cam-smi-subcom1@1a00d000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x45 0x30 0x45 0x31 0x45 0x32 0x45 0x33>;
			compatible = "mediatek,cam_smi_subcom1", "mediatek,mt6893-smi-common", "mediatek,smi-common";
			mediatek,common-id = <0x2>;
			power-domains = <0xc 0x12>;
			reg = <0x0 0x1a00d000 0x0 0x1000>;
		};

		cam-smi-subcom2@1a00e000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x45 0x30 0x45 0x31 0x45 0x32 0x45 0x33>;
			compatible = "mediatek,cam_smi_subcom2", "mediatek,mt6893-smi-common", "mediatek,smi-common";
			mediatek,common-id = <0x3>;
			power-domains = <0xc 0x12>;
			reg = <0x0 0x1a00e000 0x0 0x1000>;
		};

		cam-smi-subcom@1a00c000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x45 0x30 0x45 0x31 0x45 0x32 0x45 0x33>;
			compatible = "mediatek,cam_smi_subcom", "mediatek,mt6893-smi-common", "mediatek,smi-common";
			mediatek,common-id = <0x1>;
			power-domains = <0xc 0x12>;
			reg = <0x0 0x1a00c000 0x0 0x1000>;
		};

		cam1_inner_legacy@1a038000 {
			compatible = "mediatek,cam1_inner_legacy";
			reg = <0x0 0x1a038000 0x0 0x8000>;
		};

		cam1_legacy@1a030000 {
			compatible = "mediatek,cam1_legacy";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <0x0 0x13e 0x4 0x0>;
			iommus = <0xa8 0x20200 0xa8 0x20201 0xa8 0x20202 0xa8 0x20203 0xa8 0x20204 0xa8 0x20205 0xa8 0x20206 0xa8 0x20207 0xa8 0x20208 0xa8 0x20209 0xa8 0x2020a 0xa8 0x2020b 0xa8 0x2020c 0xa8 0x2020d 0xa8 0x2020e 0xa8 0x2020f 0xa8 0x20210>;
			mediatek,larb = <0xa1>;
			power-domains = <0xc 0x13>;
			reg = <0x0 0x1a030000 0x0 0x8000>;
		};

		cam2_inner_legacy@1a058000 {
			compatible = "mediatek,cam2_inner_legacy";
			reg = <0x0 0x1a058000 0x0 0x8000>;
		};

		cam2_legacy@1a050000 {
			compatible = "mediatek,cam2_legacy";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <0x0 0x13f 0x4 0x0>;
			iommus = <0xa7 0x20220 0xa7 0x20221 0xa7 0x20222 0xa7 0x20223 0xa7 0x20224 0xa7 0x20225 0xa7 0x20226 0xa7 0x20227 0xa7 0x20228 0xa7 0x20229 0xa7 0x2022a 0xa7 0x2022b 0xa7 0x2022c 0xa7 0x2022d 0xa7 0x2022e 0xa7 0x2022f 0xa7 0x20230>;
			mediatek,larb = <0xa2>;
			power-domains = <0xc 0x14>;
			reg = <0x0 0x1a050000 0x0 0x8000>;
		};

		cam3_inner_legacy@1a078000 {
			compatible = "mediatek,cam3_inner_legacy";
			reg = <0x0 0x1a078000 0x0 0x8000>;
		};

		cam3_legacy@1a070000 {
			compatible = "mediatek,cam3_legacy";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <0x0 0x140 0x4 0x0>;
			iommus = <0xa8 0x20240 0xa8 0x20241 0xa8 0x20242 0xa8 0x20243 0xa8 0x20244 0xa8 0x20245 0xa8 0x20246 0xa8 0x20247 0xa8 0x20248 0xa8 0x20249 0xa8 0x2024a 0xa8 0x2024b 0xa8 0x2024c 0xa8 0x2024d 0xa8 0x2024e 0xa8 0x2024f 0xa8 0x20250>;
			mediatek,larb = <0xa3>;
			power-domains = <0xc 0x15>;
			reg = <0x0 0x1a070000 0x0 0x8000>;
		};

		cam_mem {
			compatible = "mediatek,cam_mem";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <0xa8 0x20200>;
			mediatek,platform = "mt6893";
		};

		cam_qos_legacy {
			compatible = "mediatek,cam_qos_legacy";
			dvfsrc-vcore-supply = <0x48>;
			l13_cam_camsv1 = <0x201a3>;
			l13_cam_camsv2 = <0x201a4>;
			l13_cam_camsv3 = <0x201a5>;
			l13_cam_camsv4 = <0x201a6>;
			l13_cam_camsv5 = <0x201a7>;
			l13_cam_camsv6 = <0x201a8>;
			l13_cam_mrawi = <0x201a0>;
			l13_cam_mrawo0 = <0x201a1>;
			l13_cam_mrawo1 = <0x201a2>;
			l14_cam_camsv0 = <0x201c3>;
			l14_cam_mrawi = <0x201c0>;
			l14_cam_mrawo0 = <0x201c1>;
			l14_cam_mrawo1 = <0x201c2>;
			l16_cam_aaho_r1_a = <0x2020f>;
			l16_cam_aao_r1_a = <0x20208>;
			l16_cam_afo_r1_a = <0x20209>;
			l16_cam_bpci_r1_a = <0x20203>;
			l16_cam_cqi_r1_a = <0x20202>;
			l16_cam_crzo_r1_a = <0x2020c>;
			l16_cam_flko_r1_a = <0x2020a>;
			l16_cam_imgo_r1_a = <0x20200>;
			l16_cam_lceso_r1_a = <0x2020b>;
			l16_cam_lsci_r1_a = <0x20210>;
			l16_cam_ltmso_r1_a = <0x2020d>;
			l16_cam_rawi_r2_a = <0x20206>;
			l16_cam_rawi_r3_a = <0x20207>;
			l16_cam_rrzo_r1_a = <0x20201>;
			l16_cam_rsso_r1_a = <0x2020e>;
			l16_cam_ufdi_r2_a = <0x20205>;
			l16_cam_yuvo_r1_a = <0x20204>;
			l17_cam_aaho_r1_b = <0x2022f>;
			l17_cam_aao_r1_b = <0x20228>;
			l17_cam_afo_r1_b = <0x20229>;
			l17_cam_bpci_r1_b = <0x20223>;
			l17_cam_cqi_r1_b = <0x20222>;
			l17_cam_crzo_r1_b = <0x2022c>;
			l17_cam_flko_r1_b = <0x2022a>;
			l17_cam_imgo_r1_b = <0x20220>;
			l17_cam_lceso_r1_b = <0x2022b>;
			l17_cam_lsci_r1_b = <0x20230>;
			l17_cam_ltmso_r1_b = <0x2022d>;
			l17_cam_rawi_r2_b = <0x20226>;
			l17_cam_rawi_r3_b = <0x20227>;
			l17_cam_rrzo_r1_b = <0x20221>;
			l17_cam_rsso_r1_b = <0x2022e>;
			l17_cam_ufdi_r2_b = <0x20225>;
			l17_cam_yuvo_r1_b = <0x20224>;
			l18_cam_aaho_r1_c = <0x2024f>;
			l18_cam_aao_r1_c = <0x20248>;
			l18_cam_afo_r1_c = <0x20249>;
			l18_cam_bpci_r1_c = <0x20243>;
			l18_cam_cqi_r1_c = <0x20242>;
			l18_cam_crzo_r1_c = <0x2024c>;
			l18_cam_flko_r1_c = <0x2024a>;
			l18_cam_imgo_r1_c = <0x20240>;
			l18_cam_lceso_r1_c = <0x2024b>;
			l18_cam_lsci_r1_c = <0x20250>;
			l18_cam_ltmso_r1_c = <0x2024d>;
			l18_cam_rawi_r2_c = <0x20246>;
			l18_cam_rawi_r3_c = <0x20247>;
			l18_cam_rrzo_r1_c = <0x20241>;
			l18_cam_rsso_r1_c = <0x2024e>;
			l18_cam_ufdi_r2_c = <0x20245>;
			l18_cam_yuvo_r1_c = <0x20244>;
			operating-points-v2 = <0xc3>;
		};

		camera_af_hw_node {
			compatible = "mediatek,camera_af_lens";
			phandle = <0x216>;
		};

		camisp_legacy@1a000000 {
			#clock-cells = <0x1>;
			clock-names = "CAMSYS_CAM_CGPDN", "CAMSYS_CAMTG_CGPDN", "CAMSYS_CAMSV0_CGPDN", "CAMSYS_CAMSV1_CGPDN", "CAMSYS_CAMSV2_CGPDN", "CAMSYS_CAMSV3_CGPDN", "CAMSYS_LARB13_CGPDN", "CAMSYS_LARB14_CGPDN", "CAMSYS_LARB15_CGPDN", "CAMSYS_CCU0_CGPDN", "CAMSYS_SENINF_CGPDN", "CAMSYS_RAWALARB16_CGPDN", "CAMSYS_RAWACAM_CGPDN", "CAMSYS_RAWATG_CGPDN", "CAMSYS_RAWBLARB17_CGPDN", "CAMSYS_RAWBCAM_CGPDN", "CAMSYS_RAWBTG_CGPDN", "CAMSYS_RAWCLARB18_CGPDN", "CAMSYS_RAWCCAM_CGPDN", "CAMSYS_RAWCTG_CGPDN", "TOPCKGEN_TOP_MUX_CCU", "TOPCKGEN_TOP_MUX_CAMTM";
			clocks = <0x10 0x4 0x10 0x5 0x10 0x7 0x10 0x8 0x10 0x9 0x10 0xa 0x10 0x0 0x10 0x2 0x10 0x3 0x10 0xb 0x10 0x6 0xf 0x0 0xf 0x1 0xf 0x2 0xe 0x0 0xe 0x1 0xe 0x2 0xd 0x0 0xd 0x1 0xd 0x2 0x1e 0xc8 0x1e 0xf7>;
			compatible = "mediatek,camisp_legacy";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			mediatek,larbs = <0x9e 0x9f>;
			mediatek,platform = "mt6893";
			phandle = <0x211>;
			power-domains = <0xc 0xe>;
			reg = <0x0 0x1a000000 0x0 0x10000>;
		};

		camsv0_legacy@1a090000 {
			compatible = "mediatek,camsv0_legacy";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <0x0 0x143 0x4 0x0>;
			iommus = <0xa7 0x201c3>;
			reg = <0x0 0x1a090000 0x0 0x1000>;
		};

		camsv1_legacy@1a091000 {
			compatible = "mediatek,camsv1_legacy";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <0x0 0x144 0x4 0x0>;
			iommus = <0xa8 0x201a3>;
			reg = <0x0 0x1a091000 0x0 0x1000>;
		};

		camsv2_legacy@1a092000 {
			compatible = "mediatek,camsv2_legacy";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <0x0 0x145 0x4 0x0>;
			iommus = <0xa8 0x201a4>;
			reg = <0x0 0x1a092000 0x0 0x1000>;
		};

		camsv3_legacy@1a093000 {
			compatible = "mediatek,camsv3_legacy";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <0x0 0x146 0x4 0x0>;
			iommus = <0xa8 0x201a5>;
			reg = <0x0 0x1a093000 0x0 0x1000>;
		};

		camsv4_legacy@1a094000 {
			compatible = "mediatek,camsv4_legacy";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <0x0 0x147 0x4 0x0>;
			iommus = <0xa8 0x201a6>;
			reg = <0x0 0x1a094000 0x0 0x1000>;
		};

		camsv5_legacy@1a095000 {
			compatible = "mediatek,camsv5_legacy";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <0x0 0x148 0x4 0x0>;
			iommus = <0xa8 0x201a7>;
			reg = <0x0 0x1a095000 0x0 0x1000>;
		};

		camsv6_legacy@1a096000 {
			compatible = "mediatek,camsv6_legacy";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <0x0 0x14c 0x4 0x0>;
			iommus = <0xa8 0x201a8>;
			reg = <0x0 0x1a096000 0x0 0x1000>;
		};

		camsv7_legacy@1a097000 {
			compatible = "mediatek,camsv7_legacy";
			interrupts = <0x0 0x14d 0x4 0x0>;
			reg = <0x0 0x1a097000 0x0 0x1000>;
		};

		camsys_rawa@1a04f000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt8192-camsys_rawa", "syscon";
			phandle = <0x219>;
			reg = <0x0 0x1a04f000 0x0 0x1000>;
		};

		camsys_rawa_legacy@1a04f000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,camsys_rawa_legacy";
			phandle = <0x212>;
			reg = <0x0 0x1a04f000 0x0 0x1000>;
		};

		camsys_rawb@1a06f000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt8192-camsys_rawb", "syscon";
			phandle = <0x21a>;
			reg = <0x0 0x1a06f000 0x0 0x1000>;
		};

		camsys_rawb_legacy@1a06f000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,camsys_rawb_legacy";
			phandle = <0x213>;
			reg = <0x0 0x1a06f000 0x0 0x1000>;
		};

		camsys_rawc@1a08f000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt8192-camsys_rawc", "syscon";
			phandle = <0x21b>;
			reg = <0x0 0x1a08f000 0x0 0x1000>;
		};

		camsys_rawc_legacy@1a08f000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,camsys_rawc_legacy";
			phandle = <0x214>;
			reg = <0x0 0x1a08f000 0x0 0x1000>;
		};

		ccci_scp@1023c000 {
			clock-names = "infra-ccif2-ap", "infra-ccif2-md";
			clocks = <0x1d 0x48 0x1d 0x49>;
			compatible = "mediatek,ccci_md_scp";
			phandle = <0x1b3>;
			reg = <0x0 0x1023c000 0x0 0x1000 0x0 0x1023d000 0x0 0x1000>;
		};

		ccifdriver@10209000 {
			ccif-pericfg = <0x4c>;
			clock-names = "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif4-md", "infra-ccif5-md";
			clocks = <0x1d 0x21 0x1d 0x23 0x1d 0x1c 0x1d 0x1d 0x1d 0x50 0x1d 0x47>;
			compatible = "mediatek,ccci_ccif";
			interrupts = <0x0 0xc2 0x4 0x0 0x0 0xc3 0x4 0x0>;
			mediatek,sram_size = <0x200>;
			phandle = <0x1b0>;
			reg = <0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
		};

		ccu1@1a181000 {
			compatible = "mediatek,ccu1";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <0xa8 0x301a9 0xa8 0x301aa>;
			phandle = <0xee>;
		};

		ccu@1a101000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			ccu_version = <0x1aed>;
			clock-names = "TOP_CCU_CLK", "CCU_CLK_CAM_CAM", "CCU_CLK_CAM_LARB13", "CCU_CLK_CAM_CCU0";
			clocks = <0x1e 0xc8 0x10 0x4 0x10 0x0 0x10 0xb>;
			compatible = "mediatek,ccu";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			dvfsrc-vcore-supply = <0x48>;
			interconnect-names = "ccu_g", "ccu_i", "ccu_o";
			interconnects = <0xad 0x30015 0xad 0x10001 0xad 0x401a9 0xad 0x10001 0xad 0x401aa 0xad 0x10001>;
			interrupts = <0x0 0x149 0x4 0x0>;
			iommus = <0xa8 0x301a9 0xa8 0x301aa>;
			mediatek,ccu1 = <0xee>;
			mediatek,larbs = <0x9e>;
			operating-points-v2 = <0xef>;
			phandle = <0x21c>;
			power-domains = <0xc 0x12>;
			reg = <0x0 0x1a101000 0x0 0x1000>;
		};

		clock_buffer_ctrl {
			compatible = "mediatek,clock_buffer_ctrl";
			mediatek,clkbuf-config = <0x2 0x1 0x1 0x2 0x0 0x0 0x1>;
			mediatek,clkbuf-conn-inf-target = "XO_WCN";
			mediatek,clkbuf-controls-for-desense = <0x0 0x4 0x0 0x4 0x0 0x0 0x0>;
			mediatek,clkbuf-nfc-inf-target = "XO_NFC";
			mediatek,clkbuf-output-impedance = <0x6 0x6 0x4 0x6 0x0 0x0 0x4>;
			mediatek,clkbuf-quantity = <0x7>;
			mediatek,enable;
			mediatek,xo-buf-hwbblpm-bypass = <0x0 0x0 0x0 0x1 0x0 0x0 0x0>;
			mediatek,xo-buf-hwbblpm-mask = <0x1 0x0 0x0 0x0 0x0 0x0 0x0>;
			mediatek,xo-nfc = <0x1>;
			phandle = <0x36>;
			pmif = <0x11d 0x0 0x11e 0x0>;
			srclken_rc = <0x11f>;
		};

		cm_mgr@0c530000 {
			cm_mgr,cp_down = <0x64 0x64 0x64 0x64 0x64>;
			cm_mgr,cp_up = <0x8c 0x8c 0x64 0x64 0x64>;
			cm_mgr,dt_down = <0x3 0x0 0x0 0x0 0x0>;
			cm_mgr,dt_up = <0x0 0x0 0x0 0x0 0x0>;
			cm_mgr,vp_down = <0x64 0x64 0x64 0x64 0x64>;
			cm_mgr,vp_up = <0x64 0x64 0x64 0x64 0x64>;
			cm_mgr_cpu_opp_to_dram = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x1>;
			compatible = "mediatek,mt6893-cm_mgr";
			interconnect-names = "cm-perf-bw";
			interconnects = <0x3b 0x1 0x3b 0x0>;
			phandle = <0x19a>;
			reg = <0x0 0xc530000 0x0 0x9000>;
			reg-names = "cm_mgr_base";
			required-opps = <0x3c 0x3d 0x3e 0x3f 0x40 0x41 0x42>;
			use_cpu_to_dram_map = "enable";
		};

		cmdq-test {
			compatible = "mediatek,cmdq-test";
			mboxes = <0x54 0x17 0x0 0x1 0x55 0x17 0xffffffff 0x1>;
			mediatek,gce = <0x55>;
			mediatek,gce-subsys = <0x63 0x1>;
			mmsys_config = <0x45>;
			token_gpr_set4 = [02 c0];
			token_user0 = [02 89];
		};

		consys@18000000 {
			#thermal-sensor-cells = <0x0>;
			compatible = "mediatek,mt6893-consys";
			memory-region = <0x11c>;
			phandle = <0x267>;
			pmic = <0x57>;
			power-domains = <0xc 0x18>;
			reg = <0x0 0x18000000 0x0 0x1000 0x0 0x18001000 0x0 0x1000 0x0 0x18060000 0x0 0x10000 0x0 0x10001000 0x0 0x1000 0x0 0x10007000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x18005000 0x0 0x1000 0x0 0x18003000 0x0 0x1000 0x0 0x18050000 0x0 0x10000 0x0 0x10005000 0x0 0x1000 0x0 0x18004000 0x0 0x1000 0x0 0x18070000 0x0 0x10000 0x0 0x18002000 0x0 0x1000 0x0 0x11ea0000 0x0 0x1000 0x0 0x1800f000 0x0 0x1000>;
		};

		cqdma-controller@10212000 {
			#dma-cells = <0x1>;
			clock-names = "cqdma";
			clocks = <0x1d 0x3a>;
			compatible = "mediatek,mt6765-cqdma";
			dma-channel-mask = <0x3f>;
			dma-channels = <0x4>;
			dma-requests = <0xa>;
			interrupts = <0x0 0x9a 0x4 0x0 0x0 0x9b 0x4 0x0 0x0 0x9c 0x4 0x0 0x0 0x9d 0x4 0x0>;
			reg = <0x0 0x10212000 0x0 0x80 0x0 0x10212100 0x0 0x80 0x0 0x10212200 0x0 0x80 0x0 0x10212300 0x0 0x80>;
		};

		devapc@10207000 {
			clock-names = "devapc-infra-clock";
			clocks = <0x1d 0x20>;
			compatible = "mediatek,mt6893-devapc";
			interrupts = <0x0 0xbb 0x4 0x0>;
			phandle = <0x1af>;
			reg = <0x0 0x10207000 0x0 0x1000 0x0 0x11021000 0x0 0x1000 0x0 0x11022000 0x0 0x1000 0x0 0x10030000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x10033000 0x0 0x1000 0x0 0x10c000 0x0 0x1000>;
		};

		device_mpu_acp@1030d000 {
			compatible = "mediatek,device_mpu_acp";
			interrupts = <0x0 0xc8 0x4 0x0>;
			page-size = <0x200000>;
			prot-base = <0x0 0x40000000>;
			prot-size = <0x4 0x0>;
			reg = <0x0 0x1030d000 0x0 0x1000>;
		};

		device_mpu_low@1021a000 {
			compatible = "mediatek,device_mpu_low";
			interrupts = <0x0 0xbc 0x4 0x0>;
			page-size = <0x200000>;
			prot-base = <0x0 0x40000000>;
			prot-size = <0x4 0x0>;
			reg = <0x0 0x1021a000 0x0 0x1000>;
		};

		device_mpu_sub@1021b000 {
			compatible = "mediatek,device_mpu_sub";
			interrupts = <0x0 0xfa 0x4 0x0>;
			page-size = <0x200000>;
			prot-base = <0x0 0x40000000>;
			prot-size = <0x4 0x0>;
			reg = <0x0 0x1021b000 0x0 0x1000>;
		};

		dip_a0@15021000 {
			compatible = "mediatek,dip1";
			interrupts = <0x0 0x158 0x4 0x0>;
			reg = <0x0 0x15021000 0x0 0xc000>;
		};

		dip_a10@1502b000 {
			compatible = "mediatek,dip_a10";
			reg = <0x0 0x1502b000 0x0 0x1000>;
		};

		dip_a11@1502c000 {
			compatible = "mediatek,dip_a11";
			reg = <0x0 0x1502c000 0x0 0x1000>;
		};

		dip_a1@15022000 {
			compatible = "mediatek,dip_a1";
			reg = <0x0 0x15022000 0x0 0x1000>;
		};

		dip_a2@15023000 {
			compatible = "mediatek,dip_a2";
			reg = <0x0 0x15023000 0x0 0x1000>;
		};

		dip_a3@15024000 {
			compatible = "mediatek,dip_a3";
			reg = <0x0 0x15024000 0x0 0x1000>;
		};

		dip_a4@15025000 {
			compatible = "mediatek,dip_a4";
			reg = <0x0 0x15025000 0x0 0x1000>;
		};

		dip_a5@15026000 {
			compatible = "mediatek,dip_a5";
			reg = <0x0 0x15026000 0x0 0x1000>;
		};

		dip_a6@15027000 {
			compatible = "mediatek,dip_a6";
			reg = <0x0 0x15027000 0x0 0x1000>;
		};

		dip_a7@15028000 {
			compatible = "mediatek,dip_a7";
			reg = <0x0 0x15028000 0x0 0x1000>;
		};

		dip_a8@15029000 {
			compatible = "mediatek,dip_a8";
			reg = <0x0 0x15029000 0x0 0x1000>;
		};

		dip_a9@1502a000 {
			compatible = "mediatek,dip_a9";
			reg = <0x0 0x1502a000 0x0 0x1000>;
		};

		dip_b0@15821000 {
			compatible = "mediatek,dip2";
			interrupts = <0x0 0x15f 0x4>;
			reg = <0x0 0x15821000 0x0 0xc000>;
		};

		dip_b10@1582b000 {
			compatible = "mediatek,dip_b10";
			reg = <0x0 0x1582b000 0x0 0x1000>;
		};

		dip_b11@1582c000 {
			compatible = "mediatek,dip_b11";
			reg = <0x0 0x1582c000 0x0 0x1000>;
		};

		dip_b1@15822000 {
			compatible = "mediatek,dip_b1";
			reg = <0x0 0x15822000 0x0 0x1000>;
		};

		dip_b2@15823000 {
			compatible = "mediatek,dip_b2";
			reg = <0x0 0x15823000 0x0 0x1000>;
		};

		dip_b3@15824000 {
			compatible = "mediatek,dip_b3";
			reg = <0x0 0x15824000 0x0 0x1000>;
		};

		dip_b4@15825000 {
			compatible = "mediatek,dip_b4";
			reg = <0x0 0x15825000 0x0 0x1000>;
		};

		dip_b5@15826000 {
			compatible = "mediatek,dip_b5";
			reg = <0x0 0x15826000 0x0 0x1000>;
		};

		dip_b6@15827000 {
			compatible = "mediatek,dip_b6";
			reg = <0x0 0x15827000 0x0 0x1000>;
		};

		dip_b7@15828000 {
			compatible = "mediatek,dip_b7";
			reg = <0x0 0x15828000 0x0 0x1000>;
		};

		dip_b8@15829000 {
			compatible = "mediatek,dip_b8";
			reg = <0x0 0x15829000 0x0 0x1000>;
		};

		dip_b9@1582a000 {
			compatible = "mediatek,dip_b9";
			reg = <0x0 0x1582a000 0x0 0x1000>;
		};

		disp-smi-subcom1@14121000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x45 0x30 0x45 0x31 0x45 0x32 0x45 0x33>;
			compatible = "mediatek,disp_smi_subcom1", "mediatek,mt6893-smi-common", "mediatek,smi-common";
			mediatek,common-id = <0x6>;
			power-domains = <0xc 0xf>;
			reg = <0x0 0x14121000 0x0 0x3000>;
		};

		disp-smi-subcom@14120000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x45 0x30 0x45 0x31 0x45 0x32 0x45 0x33>;
			compatible = "mediatek,disp_smi_subcom", "mediatek,mt6893-smi-common", "mediatek,smi-common";
			mediatek,common-id = <0x5>;
			power-domains = <0xc 0xf>;
			reg = <0x0 0x14120000 0x0 0x1000>;
		};

		disp_aal0@14009000 {
			aal_dre3 = <0x115>;
			clocks = <0x45 0x22>;
			compatible = "mediatek,disp_aal0", "mediatek,mt6885-disp-aal";
			interrupts = <0x0 0x103 0x4 0x0>;
			mtk_aal_support = <0x1>;
			mtk_dre30_support = <0x0>;
			phandle = <0x249>;
			reg = <0x0 0x14009000 0x0 0x1000>;
		};

		disp_aal1@14109000 {
			aal_dre3 = <0x117>;
			clocks = <0x45 0x23>;
			compatible = "mediatek,disp_aal1", "mediatek,mt6885-disp-aal";
			interrupts = <0x0 0x10e 0x4 0x0>;
			mtk_aal_support = <0x1>;
			mtk_dre30_support = <0x0>;
			phandle = <0x25b>;
			reg = <0x0 0x14109000 0x0 0x1000>;
		};

		disp_ccorr0@14008000 {
			ccorr_bit = <0xc>;
			ccorr_linear = <0x0>;
			ccorr_linear_per_pipe = <0x1>;
			ccorr_num_per_pipe = <0x1>;
			ccorr_prim_force_linear = <0x0>;
			clocks = <0x45 0x16>;
			compatible = "mediatek,disp_ccorr0", "mediatek,mt6885-disp-ccorr";
			interrupts = <0x0 0x102 0x4 0x0>;
			phandle = <0x248>;
			reg = <0x0 0x14008000 0x0 0x1000>;
		};

		disp_ccorr1@14108000 {
			ccorr-bit = <0xc>;
			ccorr_linear = <0x0>;
			ccorr_linear_per_pipe = <0x1>;
			ccorr_num_per_pipe = <0x1>;
			ccorr_prim_force_linear = <0x0>;
			clocks = <0x45 0x17>;
			compatible = "mediatek,disp_ccorr1", "mediatek,mt6885-disp-ccorr";
			interrupts = <0x0 0x10d 0x4 0x0>;
			phandle = <0x25a>;
			reg = <0x0 0x14108000 0x0 0x1000>;
		};

		disp_color0@14007000 {
			clocks = <0x45 0x18>;
			compatible = "mediatek,disp_color0", "mediatek,mt6885-disp-color";
			interrupts = <0x0 0x101 0x4 0x0>;
			phandle = <0x247>;
			reg = <0x0 0x14007000 0x0 0x1000>;
		};

		disp_color1@14107000 {
			clocks = <0x45 0x19>;
			compatible = "mediatek,disp_color1", "mediatek,mt6885-disp-color";
			interrupts = <0x0 0x10c 0x4 0x0>;
			phandle = <0x259>;
			reg = <0x0 0x14107000 0x0 0x1000>;
		};

		disp_dither0@1400b000 {
			clocks = <0x45 0x1c>;
			compatible = "mediatek,disp_dither0", "mediatek,mt6885-disp-dither";
			interrupts = <0x0 0x105 0x4 0x0>;
			phandle = <0x24b>;
			pure_clr_det = <0x0>;
			pure_clr_num = <0x7>;
			pure_clr_rgb = <0xff 0x0 0x0 0x0 0xff 0x0 0x0 0x0 0xff 0xff 0xff 0x0 0xff 0x0 0xff 0x0 0xff 0xff 0xff 0xff 0xff>;
			reg = <0x0 0x1400b000 0x0 0x1000>;
		};

		disp_dither1@1410b000 {
			clocks = <0x45 0x1d>;
			compatible = "mediatek,disp_dither1", "mediatek,mt6885-disp-dither";
			interrupts = <0x0 0x110 0x4 0x0>;
			phandle = <0x25d>;
			pure_clr_det = <0x0>;
			pure_clr_num = <0x7>;
			pure_clr_rgb = <0xff 0x0 0x0 0x0 0xff 0x0 0x0 0x0 0xff 0xff 0xff 0x0 0xff 0x0 0xff 0x0 0xff 0xff 0xff 0xff 0xff>;
			reg = <0x0 0x1410b000 0x0 0x1000>;
		};

		disp_dsc_wrap@14124000 {
			clocks = <0x45 0x2c>;
			compatible = "mediatek,disp_dsc_wrap", "mediatek,mt6885-disp-dsc";
			interrupts = <0x0 0x119 0x4 0x0>;
			phandle = <0x262>;
			reg = <0x0 0x14124000 0x0 0x1000>;
		};

		disp_gamma0@1400a000 {
			clocks = <0x45 0x20>;
			color_protect_black = <0x0>;
			color_protect_blue = <0x0>;
			color_protect_green = <0x0>;
			color_protect_lsb = <0x0>;
			color_protect_red = <0x0>;
			color_protect_white = <0x0>;
			compatible = "mediatek,disp_gamma0", "mediatek,mt6885-disp-gamma";
			gamma_data_mode = <0x0>;
			interrupts = <0x0 0x104 0x4 0x0>;
			phandle = <0x24a>;
			reg = <0x0 0x1400a000 0x0 0x1000>;
		};

		disp_gamma1@1410a000 {
			clocks = <0x45 0x21>;
			color_protect_black = <0x0>;
			color_protect_blue = <0x0>;
			color_protect_green = <0x0>;
			color_protect_lsb = <0x0>;
			color_protect_red = <0x0>;
			color_protect_white = <0x0>;
			compatible = "mediatek,disp_gamma1", "mediatek,mt6885-disp-gamma";
			gamma_data_mode = <0x0>;
			interrupts = <0x0 0x10f 0x4 0x0>;
			phandle = <0x25c>;
			reg = <0x0 0x1410a000 0x0 0x1000>;
		};

		disp_merge0@14015000 {
			clocks = <0x45 0x2e>;
			compatible = "mediatek,disp_merge0", "mediatek,mt6885-disp-merge";
			interrupts = <0x0 0x117 0x4 0x0>;
			phandle = <0x252>;
			reg = <0x0 0x14015000 0x0 0x1000>;
		};

		disp_merge1@14115000 {
			clocks = <0x45 0x2f>;
			compatible = "mediatek,disp_merge1", "mediatek,mt6885-disp-merge";
			interrupts = <0x0 0x118 0x4 0x0>;
			phandle = <0x261>;
			reg = <0x0 0x14115000 0x0 0x1000>;
		};

		disp_mtee_sec {
			compatible = "mediatek,disp_mtee";
			gce-client-names = "CLIENT_SEC_CFG0", "CLIENT_SEC_CFG1", "CLIENT_SEC_CFG2";
			mboxes = <0xaf 0x8 0x0 0x3 0xaf 0x9 0x0 0x3 0xaf 0x9 0x0 0x3>;
			mediatek,mailbox-gce = <0x54>;
			phandle = <0x23f>;
		};

		disp_mutex@14117000 {
			clocks = <0x45 0x13>;
			compatible = "mediatek,disp_mutex0", "mediatek,mt6885-disp-mutex";
			interrupts = <0x0 0xfb 0x4 0x0>;
			phandle = <0x240>;
			reg = <0x0 0x14117000 0x0 0x1000>;
		};

		disp_ovl0@14000000 {
			clocks = <0x45 0x2>;
			compatible = "mediatek,disp_ovl0", "mediatek,mt6885-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL0_qos", "DDP_COMPONENT_OVL0_fbdc_qos", "DDP_COMPONENT_OVL0_hrt_qos";
			interconnects = <0xad 0x40005 0xad 0x10000 0xad 0x40005 0xad 0x10000 0xad 0x40005 0xad 0x10000>;
			interrupts = <0x0 0xfd 0x4 0x0>;
			iommus = <0xa7 0x5 0xa7 0x2>;
			mediatek,larb = <0x94>;
			mediatek,smi-id = <0x0>;
			phandle = <0x241>;
			reg = <0x0 0x14000000 0x0 0x1000>;
		};

		disp_ovl1@14100000 {
			clocks = <0x45 0x14>;
			compatible = "mediatek,disp_ovl1", "mediatek,mt6885-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL1_qos", "DDP_COMPONENT_OVL1_fbdc_qos", "DDP_COMPONENT_OVL1_hrt_qos";
			interconnects = <0xad 0x40025 0xad 0x10000 0xad 0x40025 0xad 0x10000 0xad 0x40025 0xad 0x10000>;
			interrupts = <0x0 0x108 0x4 0x0>;
			iommus = <0xa7 0x25 0xa7 0x22>;
			mediatek,larb = <0x95>;
			mediatek,smi-id = <0x1>;
			phandle = <0x253>;
			reg = <0x0 0x14100000 0x0 0x1000>;
		};

		disp_ovl1_2l@14101000 {
			clocks = <0x45 0x11>;
			compatible = "mediatek,disp_ovl1_2l", "mediatek,mt6885-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL1_2L_qos", "DDP_COMPONENT_OVL1_2L_fbdc_qos", "DDP_COMPONENT_OVL1_2L_hrt_qos";
			interconnects = <0xad 0x40006 0xad 0x10000 0xad 0x40006 0xad 0x10000 0xad 0x40006 0xad 0x10000>;
			interrupts = <0x0 0x109 0x4 0x0>;
			iommus = <0xa7 0x6 0xa7 0x3>;
			mediatek,larb = <0x94>;
			mediatek,smi-id = <0x0>;
			phandle = <0x254>;
			reg = <0x0 0x14101000 0x0 0x1000>;
		};

		disp_ovl2_2l@14002000 {
			clocks = <0x45 0x12>;
			compatible = "mediatek,disp_ovl2_2l", "mediatek,mt6885-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL2_2L_qos", "DDP_COMPONENT_OVL2_2L_fbdc_qos", "DDP_COMPONENT_OVL2_2L_hrt_qos";
			interconnects = <0xad 0x40027 0xad 0x10000 0xad 0x40027 0xad 0x10000 0xad 0x40027 0xad 0x10000>;
			interrupts = <0x0 0x113 0x4 0x0>;
			iommus = <0xa7 0x27 0xa7 0x24>;
			mediatek,larb = <0x95>;
			mediatek,smi-id = <0x1>;
			phandle = <0x243>;
			reg = <0x0 0x14002000 0x0 0x1000>;
		};

		disp_ovl3_2l@14102000 {
			clocks = <0x45 0x15>;
			compatible = "mediatek,disp_ovl3_2l", "mediatek,mt6885-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL3_2L_qos", "DDP_COMPONENT_OVL3_2L_fbdc_qos", "DDP_COMPONENT_OVL3_2L_hrt_qos";
			interconnects = <0xad 0x40007 0xad 0x10000 0xad 0x40007 0xad 0x10000 0xad 0x40007 0xad 0x10000>;
			interrupts = <0x0 0x114 0x4 0x0>;
			iommus = <0xa7 0x7 0xa7 0x4>;
			mediatek,larb = <0x94>;
			mediatek,smi-id = <0x0>;
			phandle = <0x255>;
			reg = <0x0 0x14102000 0x0 0x1000>;
		};

		disp_ovl_2l@14001000 {
			clocks = <0x45 0x10>;
			compatible = "mediatek,disp_ovl0_2l", "mediatek,mt6885-disp-ovl";
			interconnect-names = "DDP_COMPONENT_OVL0_2L_qos", "DDP_COMPONENT_OVL0_2L_fbdc_qos", "DDP_COMPONENT_OVL0_2L_hrt_qos";
			interconnects = <0xad 0x40026 0xad 0x10000 0xad 0x40026 0xad 0x10000 0xad 0x40026 0xad 0x10000>;
			interrupts = <0x0 0xfe 0x4 0x0>;
			iommus = <0xa7 0x26 0xa7 0x23>;
			mediatek,larb = <0x95>;
			mediatek,smi-id = <0x1>;
			phandle = <0x242>;
			reg = <0x0 0x14001000 0x0 0x1000>;
		};

		disp_postmask0@1400d000 {
			clocks = <0x45 0x1a>;
			compatible = "mediatek,disp_postmask0", "mediatek,mt6885-disp-postmask";
			interrupts = <0x0 0x115 0x4 0x0>;
			iommus = <0xa7 0x0>;
			mediatek,larb = <0x94>;
			mediatek,smi-id = <0x0>;
			phandle = <0x24d>;
			reg = <0x0 0x1400d000 0x0 0x1000>;
		};

		disp_postmask1@1410d000 {
			clocks = <0x45 0x1b>;
			compatible = "mediatek,disp_postmask1", "mediatek,mt6885-disp-postmask";
			interrupts = <0x0 0x116 0x4 0x0>;
			iommus = <0xa7 0x20>;
			mediatek,larb = <0x95>;
			mediatek,smi-id = <0x1>;
			phandle = <0x25f>;
			reg = <0x0 0x1410d000 0x0 0x1000>;
		};

		disp_rdma0@14003000 {
			clocks = <0x45 0x28>;
			compatible = "mediatek,disp_rdma0", "mediatek,mt6885-disp-rdma";
			interconnect-names = "DDP_COMPONENT_RDMA0_qos", "DDP_COMPONENT_RDMA0_hrt_qos";
			interconnects = <0xad 0x4000c 0xad 0x10000 0xad 0x4000c 0xad 0x10000>;
			interrupts = <0x0 0xff 0x4 0x0>;
			iommus = <0xa7 0xc>;
			mediatek,larb = <0x94>;
			mediatek,smi-id = <0x0>;
			phandle = <0x244>;
			reg = <0x0 0x14003000 0x0 0x1000>;
		};

		disp_rdma1@14103000 {
			clocks = <0x45 0x29>;
			compatible = "mediatek,disp_rdma1", "mediatek,mt6885-disp-rdma";
			interconnect-names = "DDP_COMPONENT_RDMA1_qos", "DDP_COMPONENT_RDMA1_hrt_qos";
			interconnects = <0xad 0x4002c 0xad 0x10000 0xad 0x4002c 0xad 0x10000>;
			interrupts = <0x0 0x10a 0x4 0x0>;
			iommus = <0xa7 0x2c>;
			mediatek,larb = <0x95>;
			mediatek,smi-id = <0x1>;
			phandle = <0x256>;
			reg = <0x0 0x14103000 0x0 0x1000>;
		};

		disp_rdma4@14005000 {
			clocks = <0x45 0x2a>;
			compatible = "mediatek,disp_rdma4", "mediatek,mt6885-disp-rdma";
			interconnect-names = "DDP_COMPONENT_RDMA4_qos", "DDP_COMPONENT_RDMA4_hrt_qos";
			interconnects = <0xad 0x4000e 0xad 0x10000 0xad 0x4000e 0xad 0x10000>;
			interrupts = <0x0 0x127 0x4 0x0>;
			iommus = <0xa7 0xe>;
			mediatek,larb = <0x94>;
			mediatek,smi-id = <0x0>;
			phandle = <0x245>;
			reg = <0x0 0x14005000 0x0 0x1000>;
		};

		disp_rdma5@14105000 {
			clocks = <0x45 0x2b>;
			compatible = "mediatek,disp_rdma5", "mediatek,mt6885-disp-rdma";
			interconnect-names = "DDP_COMPONENT_RDMA5_qos", "DDP_COMPONENT_RDMA5_hrt_qos";
			interconnects = <0xad 0x4002e 0xad 0x10000 0xad 0x4002e 0xad 0x10000>;
			interrupts = <0x0 0x128 0x4 0x0>;
			iommus = <0xa7 0x2e>;
			mediatek,larb = <0x95>;
			mediatek,smi-id = <0x1>;
			phandle = <0x257>;
			reg = <0x0 0x14105000 0x0 0x1000>;
		};

		disp_rsz0@1400c000 {
			clocks = <0x45 0x0>;
			compatible = "mediatek,disp_rsz0", "mediatek,mt6885-disp-rsz";
			interrupts = <0x0 0x107 0x4 0x0>;
			phandle = <0x24c>;
			reg = <0x0 0x1400c000 0x0 0x1000>;
		};

		disp_rsz1@1410c000 {
			clocks = <0x45 0x1>;
			compatible = "mediatek,disp_rsz1", "mediatek,mt6885-disp-rsz";
			interrupts = <0x0 0x112 0x4 0x0>;
			phandle = <0x25e>;
			reg = <0x0 0x1410c000 0x0 0x1000>;
		};

		disp_ufbc_wdma0@14012000 {
			compatible = "mediatek,disp_ufbc_wdma0";
			interrupts = <0x0 0x10b 0x4 0x0>;
			mediatek,larb = <0x95>;
			reg = <0x0 0x14012000 0x0 0x1000>;
		};

		disp_wdma0@14006000 {
			clocks = <0x45 0x24>;
			compatible = "mediatek,disp_wdma0", "mediatek,mt6885-disp-wdma";
			interrupts = <0x0 0x100 0x4 0x0>;
			iommus = <0xa7 0xb>;
			mediatek,larb = <0x94>;
			mediatek,smi-id = <0x0>;
			phandle = <0x246>;
			reg = <0x0 0x14006000 0x0 0x1000>;
		};

		disp_wdma1@14106000 {
			clocks = <0x45 0x25>;
			compatible = "mediatek,disp_wdma1", "mediatek,mt6885-disp-wdma";
			interrupts = <0x0 0x10b 0x4 0x0>;
			iommus = <0xa7 0x2b>;
			mediatek,larb = <0x95>;
			mediatek,smi-id = <0x0>;
			phandle = <0x258>;
			reg = <0x0 0x14106000 0x0 0x1000>;
		};

		dispsys_config@14116000 {
			#clock-cells = <0x1>;
			clock-num = <0x2>;
			clocks = <0x45 0x37 0x45 0x13>;
			compatible = "mediatek,mt6893-disp";
			dvfsrc-vcore-supply = <0x48>;
			fake-engine = <0x94 0xe 0x95 0x2e>;
			gce-client-names = "CLIENT_CFG0", "CLIENT_CFG1", "CLIENT_CFG2", "CLIENT_TRIG_LOOP0", "CLIENT_TRIG_LOOP1", "CLIENT_SUB_CFG0", "CLIENT_DSI_CFG0";
			gce-event-names = "disp_mutex0_eof", "disp_mutex1_eof", "disp_token_stream_dirty0", "disp_token_stream_dirty1", "disp_wait_dsi0_te", "disp_wait_dsi1_te", "disp_token_stream_eof0", "disp_token_stream_eof1", "disp_dsi0_eof", "disp_dsi1_eof", "disp_token_esd_eof0", "disp_token_esd_eof1", "disp_rdma0_eof0", "disp_wdma0_eof0", "disp_token_stream_block0", "disp_token_stream_block1", "disp_token_cabc_eof0", "disp_token_cabc_eof1", "disp_wdma0_eof2", "disp_wait_dp_intf0_te", "disp_dp_intf0_eof", "disp_mutex2_eof", "disp_wdma1_eof2", "disp_dsi0_sof0", "disp_token_vfp_period0", "disp_gpio_te1";
			gce-events = <0x54 0x80 0x54 0x3a 0x54 0x280 0x54 0x29e 0x54 0x93 0x54 0x90 0x54 0x281 0x54 0x29f 0x54 0x39 0x54 0x38 0x54 0x282 0x54 0x2a0 0x54 0x44 0x54 0x3c 0x54 0x283 0x54 0x2a1 0x54 0x284 0x54 0x2a2 0x54 0x3c 0x54 0x1f 0x54 0x3a 0x54 0x3a 0x54 0x3b 0x54 0x9 0x54 0x285 0x54 0x383>;
			gce-subsys = <0x54 0x14000000 0x1 0x54 0x14010000 0x2 0x54 0x14020000 0x3>;
			helper-name = "MTK_DRM_OPT_STAGE", "MTK_DRM_OPT_USE_CMDQ", "MTK_DRM_OPT_USE_M4U", "MTK_DRM_OPT_MMQOS_SUPPORT", "MTK_DRM_OPT_MMDVFS_SUPPORT", "MTK_DRM_OPT_SODI_SUPPORT", "MTK_DRM_OPT_IDLE_MGR", "MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE", "MTK_DRM_OPT_IDLEMGR_BY_REPAINT", "MTK_DRM_OPT_IDLEMGR_ENTER_ULPS", "MTK_DRM_OPT_IDLEMGR_KEEP_LP11", "MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING", "MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ", "MTK_DRM_OPT_MET_LOG", "MTK_DRM_OPT_USE_PQ", "MTK_DRM_OPT_ESD_CHECK_RECOVERY", "MTK_DRM_OPT_ESD_CHECK_SWITCH", "MTK_DRM_OPT_PRESENT_FENCE", "MTK_DRM_OPT_RDMA_UNDERFLOW_AEE", "MTK_DRM_OPT_DSI_UNDERRUN_AEE", "MTK_DRM_OPT_HRT", "MTK_DRM_OPT_HRT_MODE", "MTK_DRM_OPT_DELAYED_TRIGGER", "MTK_DRM_OPT_OVL_EXT_LAYER", "MTK_DRM_OPT_AOD", "MTK_DRM_OPT_RPO", "MTK_DRM_OPT_DUAL_PIPE", "MTK_DRM_OPT_DC_BY_HRT", "MTK_DRM_OPT_OVL_WCG", "MTK_DRM_OPT_OVL_SBCH", "MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK", "MTK_DRM_OPT_MET", "MTK_DRM_OPT_REG_PARSER_RAW_DUMP", "MTK_DRM_OPT_VP_PQ", "MTK_DRM_OPT_GAME_PQ", "MTK_DRM_OPT_MMPATH", "MTK_DRM_OPT_HBM", "MTK_DRM_OPT_VDS_PATH_SWITCH", "MTK_DRM_OPT_LAYER_REC", "MTK_DRM_OPT_CLEAR_LAYER", "MTK_DRM_OPT_LFR", "MTK_DRM_OPT_SF_PF", "MTK_DRM_OPT_DYN_MIPI_CHANGE", "MTK_DRM_OPT_PRIM_DUAL_PIPE", "MTK_DRM_OPT_MSYNC2_0", "MTK_DRM_OPT_MML_PRIMARY", "MTK_DRM_OPT_DUAL_TE", "MTK_DRM_OPT_SHARE_SRAM";
			helper-value = <0x0 0x1 0x1 0x1 0x1 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x1 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x1 0x1 0x0 0x1 0x0 0x1 0x0 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x0 0x1 0x0>;
			interconnect-names = "disp_hrt_qos";
			interconnects = <0xad 0x30017 0xad 0x10000>;
			iommus = <0xa7 0x26>;
			mboxes = <0x54 0x0 0x0 0x4 0x54 0x1 0x0 0x4 0x54 0x2 0x0 0x4 0x54 0x3 0xffffffff 0x2 0x54 0x5 0xffffffff 0x2 0x54 0x4 0x0 0x4 0x54 0x6 0x0 0x3>;
			mediatek,larb = <0x95>;
			mediatek,mailbox-gce = <0x54>;
			mediatek,smi-id = <0x1>;
			operating-points-v2 = <0x92>;
			phandle = <0x91>;
			power-domains = <0xc 0xf>;
			reg = <0x0 0x14116000 0x0 0x1000>;
		};

		dma-controller@11000a80 {
			#dma-cells = <0x1>;
			clock-names = "apdma";
			clocks = <0x1d 0x1f>;
			compatible = "mediatek,mt6779-uart-dma";
			dma-requests = <0x4>;
			interrupts = <0x0 0x92 0x4 0x0 0x0 0x93 0x4 0x0 0x0 0x94 0x4 0x0 0x0 0x95 0x4 0x0>;
			phandle = <0x5c>;
			reg = <0x0 0x11000a80 0x0 0x80 0x0 0x11000b00 0x0 0x80 0x0 0x11000b80 0x0 0x80 0x0 0x11000c00 0x0 0x80>;
		};

		dmaheap_test0 {
			compatible = "mediatek, mtk_dmabufheap, iommu0";
			iommus = <0xa7 0xb>;
			phandle = <0x1f4>;
		};

		dmaheap_test1 {
			compatible = "mediatek, mtk_dmabufheap, iommu1";
			iommus = <0xa7 0x2e>;
			phandle = <0x1f5>;
		};

		dp_intf@14125000 {
			clock-names = "hf_fmm_ck", "hf_fdp_ck", "MUX_DP", "TVDPLL_D2", "TVDPLL_D4", "TVDPLL_D8", "TVDPLL_D16", "DPI_CK";
			clocks = <0x45 0x2d 0x45 0x36 0x1e 0xe1 0x1e 0x54 0x1e 0x55 0x1e 0x56 0x1e 0x57 0x1e 0x53>;
			compatible = "mediatek,dp_intf", "mediatek,mt6885-dp-intf";
			interrupts = <0x0 0x11a 0x4 0x0>;
			phandle = <0x263>;
			phy-names = "dp_tx";
			phys = <0x119>;
			reg = <0x0 0x14125000 0x0 0x1000>;
		};

		dp_tx@14800000 {
			compatible = "mediatek,mt6885-dp_tx", "mediatek,dp_tx";
			interrupts = <0x0 0x1ae 0x4 0x0>;
			phandle = <0x119>;
			power-domains = <0xc 0x16>;
			reg = <0x0 0x14800000 0x0 0x8000>;
		};

		dpi0@14016000 {
			compatible = "mediatek,dpi0";
			interrupts = <0x0 0x10e 0x4 0x0>;
			reg = <0x0 0x14016000 0x0 0x1000>;
		};

		dpmaif@10014000 {
			clock-names = "infra-dpmaif-clk", "infra-dpmaif-blk-clk";
			clocks = <0x1d 0x4e 0x1d 0x27>;
			compatible = "mediatek,dpmaif";
			interconnect-names = "icc-mdspd-bw";
			interconnects = <0x3b 0x24 0x3b 0x0>;
			interrupts = <0x0 0xd1 0x4 0x0>;
			mediatek,dpmaif_cap = <0x4>;
			mediatek,dpmaif_ver = <0x2>;
			net_spd_ver = <0x3>;
			phandle = <0x1a6>;
			reg = <0x0 0x10014000 0x0 0x1000 0x0 0x1022d000 0x0 0x1000 0x0 0x1022c000 0x0 0x1000 0x0 0x1022e000 0x0 0x1000>;
			required-opps = <0x3c 0x3d>;
		};

		dramc@10230000 {
			ckdiv4 = <0x874 0x4 0x2 0x874 0x4 0x2>;
			ckdiv4_ca = <0xb74 0x4 0x2 0xb74 0x4 0x2>;
			cldiv2 = <0x8b4 0x2 0x1 0x8b4 0x2 0x1>;
			compatible = "mediatek,mt6885-dramc", "mediatek,common-dramc";
			crystal_freq = <0x34>;
			dqopen = <0x870 0x200000 0x15 0x870 0x200000 0x15>;
			dqsopen = <0x870 0x100000 0x14 0x870 0x100000 0x14>;
			fbksel = <0x70c 0x40 0x6 0x70c 0x40 0x6>;
			fmeter_version = <0x1>;
			mr4_rg = <0x90 0xffff 0x0>;
			mr4_version = <0x1>;
			phandle = <0x1b9>;
			pll_id = <0x50c 0x100 0x8>;
			pll_md = <0x744 0x100 0x8 0x744 0x100 0x8>;
			posdiv = <0x708 0x7 0x0 0x728 0x7 0x0>;
			prediv = <0x708 0xc0000 0x12 0x728 0xc0000 0x12>;
			reg = <0x0 0x10230000 0x0 0x2000 0x0 0x10240000 0x0 0x2000 0x0 0x10250000 0x0 0x2000 0x0 0x10260000 0x0 0x2000 0x0 0x10234000 0x0 0x1000 0x0 0x10244000 0x0 0x1000 0x0 0x10254000 0x0 0x1000 0x0 0x10264000 0x0 0x1000 0x0 0x10238000 0x0 0x2000 0x0 0x10248000 0x0 0x2000 0x0 0x10258000 0x0 0x2000 0x0 0x10268000 0x0 0x2000 0x0 0x10236000 0x0 0x1000 0x0 0x10246000 0x0 0x1000 0x0 0x10256000 0x0 0x1000 0x0 0x10266000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
			sdmpcw = <0x704 0xffff0000 0x10 0x724 0xffff0000 0x10>;
			shu_lv = <0x50c 0x30000 0x10>;
			shu_of = <0x700>;
		};

		drm@1000d000 {
			compatible = "mediatek,dbgtop-drm";
			phandle = <0x1a5>;
			reg = <0x0 0x1000d000 0x0 0x1000>;
			rgu_timeout = <0xea60>;
			ver = <0x1>;
		};

		dsi1_te {
			compatible = "mediatek, dsi1_te-int";
			phandle = <0x250>;
			status = "disabled";
		};

		dsi@1400e000 {
			clock-names = "engine", "digital", "hs";
			clocks = <0x45 0x1e 0x45 0x34 0x116>;
			compatible = "mediatek,dsi0", "mediatek,mt6885-dsi";
			interrupts = <0x0 0x106 0x4 0x0>;
			phandle = <0x24f>;
			phy-names = "dphy";
			phys = <0x116>;
			reg = <0x0 0x1400e000 0x0 0x1000>;
		};

		dsi@1410e000 {
			clock-names = "engine", "digital", "hs";
			clocks = <0x45 0x1f 0x45 0x35 0x118>;
			compatible = "mediatek,dsi1", "mediatek,mt6885-dsi";
			interrupts = <0x0 0x111 0x4 0x0>;
			phandle = <0x260>;
			phy-names = "dphy";
			phys = <0x118>;
			reg = <0x0 0x1410e000 0x0 0x1000>;
			status = "disabled";
		};

		dsi_te {
			compatible = "mediatek, dsi_te-eint";
			phandle = <0x251>;
			status = "disabled";
		};

		dvfsp@0011bc00 {
			big-down-time = <0x2ee>;
			big-rise-time = <0x3e8>;
			change_flag = <0x0>;
			compatible = "mediatek,mt6885-dvfsp";
			imax_state = <0x2>;
			little-down-time = <0x2ee>;
			little-rise-time = <0x3e8>;
			phandle = <0x198>;
			proc1-supply = <0x39>;
			proc2-supply = <0x3a>;
			reg = <0x0 0x11bc00 0x0 0x1400 0x0 0x11bc00 0x0 0x1400>;
			state = <0x1>;
		};

		dvfsrc@10012000 {
			#interconnect-cells = <0x1>;
			compatible = "mediatek,mt6893-dvfsrc";
			phandle = <0x3b>;
			reg = <0x0 0x10012000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
			reg-names = "dvfsrc", "spm";

			dvfsrc-helper {
				compatible = "mediatek,dvfsrc-helper";
				interconnect-names = "icc-bw", "icc-perf-bw", "icc-hrt-bw";
				interconnects = <0x3b 0x18 0x3b 0x0 0x3b 0x18 0x3b 0x0 0x3b 0x21 0x3b 0x19>;
				rc-vcore-supply = <0x48>;
				rc-vscp-supply = <0x49>;
				required-opps = <0x3c 0x3d 0x3e 0x3f 0x40 0x41 0x42 0x4a>;
				vcore-supply = <0x47>;
			};

			dvfsrc-met {
				compatible = "mediatek,dvfsrc-met";
			};

			dvfsrc-vcore {
				phandle = <0x48>;
				regulator-always-on;
				regulator-max-microvolt = <0xb71b0>;
				regulator-min-microvolt = <0x8c618>;
				regulator-name = "dvfsrc-vcore";
			};

			dvfsrc-vscp {
				phandle = <0x49>;
				regulator-always-on;
				regulator-max-microvolt = <0xb71b0>;
				regulator-min-microvolt = <0x8c618>;
				regulator-name = "dvfsrc-vscp";
			};

			opp0 {
				opp-peak-KBps = <0x16b28c0>;
				phandle = <0x3c>;
			};

			opp1 {
				opp-peak-KBps = <0x1374780>;
				phandle = <0x3d>;
			};

			opp2 {
				opp-peak-KBps = <0xe975a0>;
				phandle = <0x3e>;
			};

			opp3 {
				opp-peak-KBps = <0xb59460>;
				phandle = <0x3f>;
			};

			opp4 {
				opp-peak-KBps = <0x958940>;
				phandle = <0x40>;
			};

			opp5 {
				opp-peak-KBps = <0x73f780>;
				phandle = <0x41>;
			};

			opp6 {
				opp-peak-KBps = <0x4dd1e0>;
				phandle = <0x42>;
			};

			opp7 {
				opp-peak-KBps = <0x0>;
				phandle = <0x4a>;
			};
		};

		dvp@1b100800 {
			EVENT_IPE_DVP_DONE = <0x85>;
			clock-names = "DPE_TOP_MUX", "DPE_CLK_IPE_SMI_SUBCOM", "DPE_CLK_IPE_DPE", "DPE_CLK_IPE_LARB19", "DPE_CLK_IPE_LARB20";
			clocks = <0x1e 0xc6 0xb 0x2 0xb 0x6 0xb 0x0 0xb 0x1>;
			compatible = "mediatek,dvp";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <0x0 0x169 0x4 0x0>;
			iommus = <0xa7 0x20260 0xa7 0x20261 0xa7 0x20262 0xa7 0x20263>;
			mboxes = <0x55 0x10 0x0 0x1>;
			mediatek,larbs = <0xa4 0xa5>;
			phandle = <0x21e>;
			power-domains = <0xc 0x9>;
			reg = <0x0 0x1b100000 0x0 0x1000>;
		};

		dvs@1b100000 {
			EVENT_IPE_DVS_DONE = <0x84>;
			clock-names = "DPE_TOP_MUX", "DPE_CLK_IPE_SMI_SUBCOM", "DPE_CLK_IPE_DPE", "DPE_CLK_IPE_LARB19", "DPE_CLK_IPE_LARB20";
			clocks = <0x1e 0xc6 0xb 0x2 0xb 0x6 0xb 0x0 0xb 0x1>;
			compatible = "mediatek,dvs";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <0x0 0x168 0x4 0x0>;
			iommus = <0xa7 0x20260 0xa7 0x20261 0xa7 0x20262 0xa7 0x20263>;
			mboxes = <0x55 0x10 0x0 0x1>;
			mediatek,larbs = <0xa4 0xa5>;
			phandle = <0x21d>;
			power-domains = <0xc 0x9>;
			reg = <0x0 0x1b100000 0x0 0x1000>;
		};

		edma {
			compatible = "mtk,edma";
			mediatek,edma-sub = <0xb3 0xb4>;
			phandle = <0x1fd>;
			sub_nr = <0x2>;
		};

		edma0@19027000 {
			compatible = "mtk,edma-sub-v20";
			interrupts = <0x0 0x19f 0x4 0x0>;
			phandle = <0xb3>;
			reg = <0x0 0x19027000 0x0 0x1000>;
		};

		edma1@19028000 {
			compatible = "mtk,edma-sub-v20";
			interrupts = <0x0 0x1a0 0x4 0x0>;
			phandle = <0xb4>;
			reg = <0x0 0x19028000 0x0 0x1000>;
		};

		efuse@11c10000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "mediatek,devinfo";
			phandle = <0x37>;
			reg = <0x0 0x11c10000 0x0 0x10000>;

			apu_efuse2 {
				phandle = <0x8c>;
				reg = <0x114 0x4>;
			};

			apu_efuse3 {
				phandle = <0x1d7>;
				reg = <0x344 0x4>;
			};

			cpu_data {
				phandle = <0x1d8>;
				reg = <0x234 0x4>;
			};

			data1 {
				phandle = <0x14c>;
				reg = <0x1d0 0x10>;
			};

			data2 {
				phandle = <0x14d>;
				reg = <0x2f8 0x48>;
			};

			fabinfo2@210 {
				phandle = <0x14b>;
				reg = <0x210 0x4>;
			};

			fabinfo4l@218 {
				phandle = <0xbb>;
				reg = <0x218 0x4>;
			};

			ptpod22@120 {
				phandle = <0xba>;
				reg = <0x120 0x4>;
			};

			segment@78 {
				phandle = <0x38>;
				reg = <0x78 0x4>;
			};

			u2_phy_data {
				phandle = <0x1d6>;
				reg = <0x1b0 0x4>;
			};

			u3_phy_data {
				phandle = <0x1d5>;
				reg = <0x1ac 0x4>;
			};
		};

		emicen@10219000 {
			a2d_disph = <0xe>;
			compatible = "mediatek,mt6885-emicen", "mediatek,common-emicen";
			mediatek,emi-reg = <0x53>;
			phandle = <0x56>;
			reg = <0x0 0x10219000 0x0 0x1000 0x0 0x1021d000 0x0 0x1000>;
		};

		emichn@10235000 {
			compatible = "mediatek,mt6885-emichn", "mediatek,common-emichn";
			phandle = <0x53>;
			reg = <0x0 0x10235000 0x0 0x1000 0x0 0x10245000 0x0 0x1000 0x0 0x10255000 0x0 0x1000 0x0 0x10265000 0x0 0x1000>;
		};

		emiisu {
			compatible = "mediatek,mt6885-emiisu", "mediatek,common-emiisu";
			ctrl_intf = <0x1>;
			phandle = <0x1b7>;
		};

		emimpu@10226000 {
			addr_align = <0x10>;
			ap_apc = <0x0 0x5 0x5 0x5 0x0 0x0 0x6 0x5 0x0 0x0 0x5 0x0 0x0 0x0 0x5 0x5>;
			ap_region = <0x1f>;
			bypass = <0x1>;
			clear = <0x160 0xffffffff 0x10 0x200 0x3 0x10 0x1f0 0x80000000 0x1>;
			clear_md = <0x1fc 0x80000000 0x1>;
			compatible = "mediatek,mt6885-emimpu", "mediatek,common-emimpu";
			ctrl_intf = <0x1>;
			domain_cnt = <0x10>;
			dump = <0x1f0 0x1f8 0x1fc>;
			interrupts = <0x0 0xbd 0x4 0x0>;
			mediatek,emi-reg = <0x56>;
			phandle = <0x1b8>;
			reg = <0x0 0x10226000 0x0 0x1000 0x0 0x10225000 0x0 0x1000>;
			region_cnt = <0x20>;
			slverr = <0x0>;
		};

		fhctl@1000ce00 {
			compatible = "mediatek,mt6885-fhctl";
			mcupm-supply = <0x46>;
			phandle = <0x1a4>;
			reg = <0x0 0x1000ce00 0x0 0x200 0x0 0x1000c000 0x0 0xe00>;

			map0 {
				domain = "top";
				method = "fhctl-mcupm";

				adsppll {
					fh-id = <0xc>;
					perms = <0x1c>;
					pll-id = <0xa>;
				};

				armpll_bl0 {
					fh-id = <0x1>;
					perms = <0x1c>;
					pll-id = <0x3e7>;
				};

				armpll_bl1 {
					fh-id = <0x2>;
					perms = <0x1c>;
					pll-id = <0x3e7>;
				};

				armpll_bl2 {
					fh-id = <0x3>;
					perms = <0x1c>;
					pll-id = <0x3e7>;
				};

				armpll_bl3 {
					fh-id = <0x4>;
					perms = <0x1c>;
					pll-id = <0x3e7>;
				};

				armpll_ll {
					fh-id = <0x0>;
					perms = <0x1c>;
					pll-id = <0x3e7>;
				};

				ccipll {
					fh-id = <0x5>;
					perms = <0x1c>;
					pll-id = <0x3e7>;
				};

				mainpll {
					fh-id = <0xa>;
					perms = <0x1c>;
					pll-id = <0x6>;
				};

				mfgpll {
					fh-id = <0x6>;
					pll-id = <0xb>;
				};

				mmpll {
					fh-id = <0x9>;
					pll-id = <0x9>;
				};

				mpll {
					fh-id = <0x8>;
					perms = <0x1c>;
					pll-id = <0x3e7>;
				};

				msdcpll {
					fh-id = <0xb>;
					perms = <0x1c>;
					pll-id = <0x8>;
				};

				tvdpll {
					fh-id = <0xe>;
					perms = <0x1c>;
					pll-id = <0xc>;
				};
			};
		};

		flashlight_core {
			compatible = "mediatek,flashlight_core";
			phandle = <0x215>;
		};

		fm@18000000 {
			compatible = "mediatek,fm";
			conn-id = <0x2001>;
			family-id = <0x6885>;
			host-id = <0x6893>;
			interrupts = <0x0 0x17c 0x4 0x0>;
			phandle = <0x265>;
		};

		fpsgo {
			adj_count = <0x1e>;
			compatible = "mediatek,fpsgo";
			cpu_limit = <0x1>;
			fbt_cpu_mask = <0xff 0x80 0xf 0x7f>;
			interconnect-names = "fpsgo-perf-bw";
			interconnects = <0x3b 0x1 0x3b 0x0>;
			phandle = <0x19b>;
			required-opps = <0x3c>;
			sbe_resceue_enable = <0x1>;
		};

		g3d_config@13fbf000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,g3d_config", "syscon";
			phandle = <0x1ef>;
			reg = <0x0 0x13fbf000 0x0 0x1000>;
		};

		g3d_secure_reg@13fbc000 {
			compatible = "mediatek,g3d_secure_reg";
			reg = <0x0 0x13fbc000 0x0 0x1000>;
		};

		g3d_testbench@13fbd000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,g3d_testbench", "syscon";
			reg = <0x0 0x13fbd000 0x0 0x1000>;
		};

		gateic@0 {
			compatible = "mediatek,mtk-drm-gateic-drv";
			phandle = <0x24e>;
		};

		gce_mbox_m_sec@10318000 {
			#mbox-cells = <0x3>;
			clock-names = "gce";
			clocks = <0x1d 0x3>;
			compatible = "mediatek,mailbox-gce-sec";
			mboxes = <0x55 0xf 0xffffffff 0x1>;
			phandle = <0xf0>;
			reg = <0x0 0x10318000 0x0 0x4000>;
		};

		gce_mbox_sec@10228000 {
			#mbox-cells = <0x3>;
			clock-names = "gce";
			clocks = <0x1d 0x2>;
			compatible = "mediatek,mailbox-gce-sec";
			mboxes = <0x54 0xf 0xffffffff 0x1>;
			phandle = <0xaf>;
			reg = <0x0 0x10228000 0x0 0x4000>;
		};

		ged {
			compatible = "mediatek,ged";
			gpufreq-supply = <0x90>;
			phandle = <0x89>;
		};

		gpio {
			compatible = "mediatek,gpio_usage_mapping";
			phandle = <0x1b4>;
		};

		gps@18C00000 {
			compatible = "mediatek,mt6885-gps";
			interrupts = <0x0 0x17f 0x4 0x0 0x0 0x180 0x4 0x0 0x0 0x181 0x4 0x0 0x0 0x182 0x4 0x0 0x0 0x183 0x4 0x0 0x0 0x184 0x4 0x0 0x0 0x185 0x4 0x0>;
			memory-region = <0x11b>;
			phandle = <0x266>;
			reg = <0x0 0x18000000 0x0 0x100000 0x0 0x18c00000 0x0 0x100000 0x0 0x10003304 0x0 0x4 0x0 0x1001c018 0x0 0xc>;
			reg-names = "conn_infra_base", "conn_gps_base", "status_dummy_cr", "tia_gps";
		};

		gpueb@13c00000 {
			compatible = "mediatek,gpueb";
			gpueb-logger-support = <0x0>;
			gpueb-support = <0x0>;
			gpueb_mem_name_table = "MEM_ID_LOG";
			gpueb_mem_table = <0x0 0x180000>;
			interrupt-names = "mbox0";
			interrupts = <0x0 0x224 0x4 0x0>;
			mbox_count = <0x1>;
			mbox_size = <0xa0>;
			phandle = <0x1f0>;
			recv_name_table = "IPI_ID_PLATFORM", "IPI_ID_GPUFREQ", "IPI_ID_SLEEP", "IPI_ID_TIMER", "IPI_ID_FHCTL", "IPI_ID_CCF", "IPI_ID_GPUMPU", "IPI_ID_FAST_DVFS";
			recv_table = <0x0 0x0 0x4 0x0 0x1 0x0 0x16 0x0 0x2 0x0 0x1 0x0 0x3 0x0 0x1 0x0 0x4 0x0 0x1 0x0 0x5 0x0 0x4 0x0 0x6 0x0 0x1 0x0 0x7 0x0 0x6 0x0>;
			reg = <0x0 0x13c40000 0x0 0x22000 0x0 0x13c5fd80 0x0 0x280 0x0 0x13c62004 0x0 0x4 0x0 0x13c62074 0x0 0x4 0x0 0x13c62000 0x0 0x4 0x0 0x13c62078 0x0 0x4>;
			reg-names = "gpueb_base", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_send", "mbox0_recv";
			send_name_table = "IPI_ID_PLATFORM", "IPI_ID_GPUFREQ", "IPI_ID_SLEEP", "IPI_ID_TIMER", "IPI_ID_FHCTL", "IPI_ID_CCF", "IPI_ID_GPUMPU", "IPI_ID_FAST_DVFS";
			send_table = <0x0 0x0 0x4 0x1 0x0 0x16 0x2 0x0 0x3 0x3 0x0 0x3 0x4 0x0 0x9 0x5 0x0 0x4 0x6 0x0 0x6 0x7 0x0 0x6>;
			slot_size = <0x4>;
		};

		gpufreq {
			_vgpu-supply = <0x8e>;
			_vsram_gpu-supply = <0x8f>;
			clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent", "subsys_mfg_cg", "mtcmos_mfg_async", "mtcmos_mfg", "mtcmos_mfg_core0", "mtcmos_mfg_core1_2", "mtcmos_mfg_core3_4", "mtcmos_mfg_core5_6", "mtcmos_mfg_core7_8";
			clocks = <0x1e 0xd2 0x1e 0x6 0x1e 0xf 0x8a 0x0 0x8b 0x2 0x8b 0x3 0x8b 0x4 0x8b 0x5 0x8b 0x6 0x8b 0x7 0x8b 0x8>;
			compatible = "mediatek,gpufreq";
			gpufreq_wrapper-supply = <0x8d>;
			nvmem-cell-names = "efuse_segment_cell", "efuse_pod19";
			nvmem-cells = <0x38 0x8c>;
			phandle = <0x90>;
			reg = <0x0 0x1020e000 0x0 0x1000 0x0 0x1021e000 0x0 0x1000 0x0 0x10023000 0x0 0x1000 0x0 0x10025000 0x0 0x1000 0x0 0x1002b000 0x0 0x1000 0x0 0x1002e000 0x0 0x1000>;
			reg-names = "infracfg", "bpi_bsi_slv0", "devapc_ao_infra_peri_debug1", "devapc_ao_infra_peri_debug2", "devapc_ao_infra_peri_debug3", "devapc_ao_infra_peri_debug4";
		};

		gpufreq_wrapper {
			compatible = "mediatek,gpufreq_wrapper";
			dual-buck = <0x0>;
			gpufreq-version = <0x2>;
			phandle = <0x8d>;
		};

		i2c@11007000 {
			clock-div = <0x1>;
			clock-names = "main";
			clocks = <0x1b 0x4>;
			compatible = "mediatek,mt6873-i2c-fifo";
			interrupts = <0x0 0x7d 0x4 0x0>;
			mediatek,fifo_only;
			phandle = <0x1cc>;
			reg = <0x0 0x11007000 0x0 0x1000>;
		};

		i2c@11015000 {
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x1b 0x0 0x1d 0x1f>;
			compatible = "mediatek,mt6873-i2c";
			interrupts = <0x0 0x70 0x4 0x0>;
			phandle = <0x148>;
			reg = <0x0 0x11015000 0x0 0x1000 0x0 0x11000080 0x0 0x80>;
		};

		i2c@11017000 {
			clock-div = <0x1>;
			clock-names = "main";
			clocks = <0x1b 0x1>;
			compatible = "mediatek,mt6873-i2c-fifo";
			interrupts = <0x0 0x7a 0x4 0x0>;
			mediatek,fifo_only;
			phandle = <0x1c9>;
			reg = <0x0 0x11017000 0x0 0x1000>;
		};

		i2c@1101a000 {
			clock-div = <0x1>;
			clock-names = "main";
			clocks = <0x1b 0x2>;
			compatible = "mediatek,mt6873-i2c-fifo";
			interrupts = <0x0 0x7b 0x4 0x0>;
			mediatek,fifo_only;
			phandle = <0x1ca>;
			reg = <0x0 0x1101a000 0x0 0x1000>;
		};

		i2c@1101b000 {
			clock-div = <0x1>;
			clock-names = "main";
			clocks = <0x1b 0x3>;
			compatible = "mediatek,mt6873-i2c-fifo";
			interrupts = <0x0 0x7c 0x4 0x0>;
			mediatek,fifo_only;
			phandle = <0x1cb>;
			reg = <0x0 0x1101b000 0x0 0x1000>;
		};

		i2c@11cb0000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-div = <0x1>;
			clock-frequency = <0x61a80>;
			clock-names = "main", "dma";
			clocks = <0x19 0x0 0x1d 0x1f>;
			compatible = "mediatek,mt6873-i2c";
			interrupts = <0x0 0x73 0x4 0x0>;
			mediatek,use-open-drain;
			phandle = <0x1d9>;
			reg = <0x0 0x11cb0000 0x0 0x1000 0x0 0x11000300 0x0 0x80>;

			cam_vdd_ext@28 {
				compatible = "mediatek,cam_vdd_ext";
				reg = <0x28>;
				status = "okay";
			};

			et5904@28 {
				VIND-supply = <0x79>;
				compatible = "tran,et5904";
				reg = <0x28>;

				regulators {

					ET5904LDO13 {
						phandle = <0xeb>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "ET5904LDO13";
					};

					ET5904LDO23 {
						phandle = <0xe9>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "ET5904LDO23";
					};

					ET5904LDO33 {
						phandle = <0xea>;
						regulator-max-microvolt = <0x325aa0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "ET5904LDO33";
					};

					ET5904LDO43 {
						phandle = <0xe8>;
						regulator-max-microvolt = <0x325aa0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "ET5904LDO43";
					};
				};
			};
		};

		i2c@11cb1000 {
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x19 0x1 0x1d 0x1f>;
			compatible = "mediatek,mt6873-i2c";
			interrupts = <0x0 0x79 0x4 0x0>;
			phandle = <0x1dc>;
			reg = <0x0 0x11cb1000 0x0 0x1000 0x0 0x11000900 0x0 0x180>;

			camera_eeprom1@51 {
				compatible = "mediatek,camera_eeprom";
				phandle = <0x1dd>;
				reg = <0x51>;
				status = "okay";
			};
		};

		i2c@11d00000 {
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x18 0x0 0x1d 0x1f>;
			compatible = "mediatek,mt6873-i2c";
			interrupts = <0x0 0x71 0x4 0x0>;
			phandle = <0x1de>;
			reg = <0x0 0x11d00000 0x0 0x1000 0x0 0x11000100 0x0 0x80>;
		};

		i2c@11d01000 {
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x18 0x1 0x1d 0x1f>;
			compatible = "mediatek,mt6873-i2c";
			interrupts = <0x0 0x72 0x4 0x0>;
			phandle = <0x1df>;
			reg = <0x0 0x11d01000 0x0 0x1000 0x0 0x11000180 0x0 0x180>;

			camera_eeprom0@50 {
				compatible = "mediatek,camera_eeprom";
				phandle = <0x1e0>;
				reg = <0x50>;
				status = "okay";
			};
		};

		i2c@11d02000 {
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x18 0x2 0x1d 0x1f>;
			compatible = "mediatek,mt6873-i2c";
			interrupts = <0x0 0x74 0x4 0x0>;
			phandle = <0x1e1>;
			reg = <0x0 0x11d02000 0x0 0x1000 0x0 0x11000380 0x0 0x180>;
		};

		i2c@11d03000 {
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x18 0x3 0x1d 0x1f>;
			compatible = "mediatek,mt6873-i2c";
			interrupts = <0x0 0x77 0x4 0x0>;
			phandle = <0x1da>;
			reg = <0x0 0x11d03000 0x0 0x1000 0x0 0x11000600 0x0 0x180>;
		};

		i2c@11d04000 {
			clock-div = <0x1>;
			clock-names = "main", "dma";
			clocks = <0x18 0x4 0x1d 0x1f>;
			compatible = "mediatek,mt6873-i2c";
			interrupts = <0x0 0x78 0x4 0x0>;
			phandle = <0x1db>;
			reg = <0x0 0x11d04000 0x0 0x1000 0x0 0x11000780 0x0 0x180>;
		};

		i2c@11f00000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-div = <0x1>;
			clock-frequency = <0x33e140>;
			clock-names = "main", "dma";
			clocks = <0x17 0x0 0x1d 0x1f>;
			compatible = "mediatek,mt6873-i2c";
			interrupts = <0x0 0x75 0x4 0x0>;
			phandle = <0x1e2>;
			reg = <0x0 0x11f00000 0x0 0x1000 0x0 0x11000500 0x0 0x80>;
			status = "okay";

			mt6360_pmu@34 {
				#interrupt-cells = <0x2>;
				compatible = "mediatek,mt6360_pmu";
				interrupt-controller;
				interrupt-names = "IRQB";
				interrupt-parent = <0x2d>;
				interrupts = <0x18 0x2>;
				phandle = <0x7e>;
				reg = <0x34>;
				status = "ok";
				wakeup-source;

				adc {
					#io-channel-cells = <0x1>;
					compatible = "mediatek,mt6360_adc";
					phandle = <0x7a>;
				};

				chg {
					aicc_once = <0x1>;
					aicr = <0x7a120>;
					batoc_notify = <0x0>;
					bc12_ref = <0x7b>;
					charger = <0x35>;
					chg_name = "primary_chg";
					compatible = "mediatek,mt6360_chg";
					cv = <0x426030>;
					en_te = <0x1>;
					en_wdt = <0x1>;
					ichg = <0x1e8480>;
					ieoc = <0x249f0>;
					io-channel-names = "USBID", "VBUSDIV5", "VSYS", "VBAT", "IBUS", "IBAT", "TEMP_JC", "TS";
					io-channels = <0x7a 0x0 0x7a 0x1 0x7a 0x3 0x7a 0x4 0x7a 0x5 0x7a 0x6 0x7a 0x8 0x7a 0xa>;
					ircmp_resistor = <0x61a8>;
					ircmp_vclamp = <0x7d00>;
					mivr = <0x432380>;
					phandle = <0x35>;
					phy-names = "usb2-phy";
					phys = <0x5f 0x3>;
					post_aicc = <0x1>;
					safety_timer = <0xc>;
					usb = <0x5d>;
					vinovp = <0xdd40a0>;

					usb-otg-vbus {
						phandle = <0x152>;
						regulator-compatible = "usb-otg-vbus";
						regulator-max-microamp = <0x2dc6c0>;
						regulator-max-microvolt = <0x58e1e8>;
						regulator-min-microamp = <0x7a120>;
						regulator-min-microvolt = <0x438528>;
						regulator-name = "usb-otg-vbus";
					};
				};

				ldo {
					compatible = "mediatek,mt6360_ldo";

					ldo1 {
						phandle = <0x1e6>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "LDO1";
						regulator-max-microvolt = <0x325aa0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6360,ldo1";
					};

					ldo2 {
						phandle = <0x1e7>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "LDO2";
						regulator-max-microvolt = <0x36ee80>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "vtp";
					};

					ldo3 {
						phandle = <0x87>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "LDO3";
						regulator-max-microvolt = <0x36ee80>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6360,ldo3";
					};

					ldo5 {
						phandle = <0x86>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "LDO5";
						regulator-max-microvolt = <0x36ee80>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-name = "mt6360,ldo5";
					};
				};

				led {
					compatible = "mediatek,mt6360_led";
					phandle = <0x1e3>;
					rgbon_sync = <0x1>;

					fled {
						#address-cells = <0x1>;
						#size-cells = <0x0>;

						flash@0 {
							ct = <0x0>;
							flash-max-microamp = <0x16e360>;
							flash-max-timeout = <0x130b00>;
							label = "mt6360_flash_ch1";
							led-max-microamp = <0x61a80>;
							part = <0x0>;
							reg = <0x0>;
							type = <0x0>;

							port@0 {

								endpoint {
									phandle = <0xec>;
									remote-endpoint = <0x7c>;
								};
							};
						};

						flash@1 {
							ct = <0x1>;
							flash-max-microamp = <0x16e360>;
							flash-max-timeout = <0x130b00>;
							label = "mt6360_flash_ch2";
							led-max-microamp = <0x61a80>;
							part = <0x0>;
							reg = <0x1>;
							type = <0x0>;

							port@1 {

								endpoint {
									phandle = <0xed>;
									remote-endpoint = <0x7d>;
								};
							};
						};
					};

					iled {
						#address-cells = <0x1>;
						#size-cells = <0x0>;

						led@0 {
							label = "isink1";
							reg = <0x0>;
						};

						led@1 {
							label = "isink2";
							reg = <0x1>;
						};

						led@2 {
							label = "isink3";
							reg = <0x2>;
						};

						led@3 {
							label = "isink4";
							reg = <0x3>;
						};
					};
				};

				pmic {
					compatible = "mediatek,mt6360_pmic";
					phandle = <0x1e4>;

					buck1 {
						phandle = <0x1e5>;
						regulator-allowed-modes = <0x0 0x2 0x3>;
						regulator-always-on;
						regulator-compatible = "BUCK1";
						regulator-max-microvolt = <0x13d620>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6360,buck1";
					};

					buck2 {
						regulator-allowed-modes = <0x0 0x2 0x3>;
						regulator-always-on;
						regulator-compatible = "BUCK2";
						regulator-max-microvolt = <0x13d620>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6360,buck2";
					};

					ldo6 {
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "LDO6";
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "mt6360,ldo6";
					};

					ldo7 {
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "LDO7";
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "mt6360,ldo7";
					};
				};
			};

			usb_type_c@4e {
				bootmode = <0x31>;
				charger = <0x35>;
				compatible = "mediatek,usb_type_c";
				interrupt-names = "usbid_evt";
				interrupt-parent = <0x7e>;
				interrupts = <0x40 0x0>;
				mt-dual,supported_modes = <0x0>;
				mt-tcpc,name = "type_c_port0";
				mt-tcpc,role_def = <0x5>;
				mt-tcpc,rp_level = <0x1>;
				mt-tcpc,vconn_supply = <0x1>;
				mt6360pd,intr_gpio = <0x2d 0x19 0x0>;
				mt6360pd,intr_gpio_num = <0x19>;
				mt6360pd,pcb_gpio = <0x2d 0x13 0x0>;
				mt6360pd,pcb_gpio_num = <0x13>;
				phandle = <0x1e8>;
				reg = <0x4e>;
				switch = <0x7f>;

				displayport {
					1st_connection = "dfp_d";
					2nd_connection = "dfp_d";
					signal,dp_v13;
					typec,receptacle;

					dfp_d {
						pin_assignment,mode_c;
						pin_assignment,mode_d;
						pin_assignment,mode_e;
					};

					ufp_d {
					};
				};

				dpm_caps {
					attempt_discover_cable;
					attempt_discover_id;
					attempt_enter_dp_mode;
					dr_check = <0x0>;
					local_dr_data;
					local_dr_power;
					local_no_suspend;
					local_usb_comm;
					local_vconn_supply;
					pr_check = <0x0>;
				};

				pd-data {
					bat,nr = <0x1>;
					pd,charging_policy = <0x31>;
					pd,id-vdo-data = <0xd14029cf 0x0 0x63600000 0x41800000 0x0 0x21800000>;
					pd,id-vdo-size = <0x6>;
					pd,mfrs = "RichtekTCPC";
					pd,pid = <0x6360>;
					pd,sink-pdo-data = <0x190c8>;
					pd,sink-pdo-size = <0x1>;
					pd,source-cap-ext = <0x636029cf 0x0 0x0 0x0 0x0 0x7000000>;
					pd,source-pdo-data = <0x19096>;
					pd,source-pdo-size = <0x1>;
					pd,vid = <0x29cf>;

					bat-info0 {
						bat,design_cap = <0xbb8>;
						bat,mfrs = "bat1";
						bat,pid = <0x6360>;
						bat,vid = <0x29cf>;
					};
				};
			};
		};

		i2c@11f01000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-div = <0x1>;
			clock-frequency = <0x61a80>;
			clock-names = "main", "dma";
			clocks = <0x17 0x1 0x1d 0x1f>;
			compatible = "mediatek,mt6873-i2c";
			interrupts = <0x0 0x76 0x4 0x0>;
			mediatek,use-open-drain;
			phandle = <0x1eb>;
			reg = <0x0 0x11f01000 0x0 0x1000 0x0 0x11000580 0x0 0x80>;

			i2c_lcd_bias@3e {
				compatible = "mediatek,i2c_lcd_bias";
				id = <0x6>;
				phandle = <0x1ec>;
				reg = <0x3e>;
				status = "okay";
			};
		};

		imgsys2_config@15820000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,imgsys2", "syscon";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <0xa7 0x20160 0xa7 0x20161 0xa7 0x20162 0xa7 0x20163 0xa7 0x20164 0xa7 0x20165 0xa7 0x20166 0xa7 0x20167 0xa7 0x20168 0xa7 0x20169 0xa7 0x2016a 0xa7 0x2016b 0xa7 0x2016c 0xa7 0x2016d 0xa7 0x2016e 0xa7 0x20172 0xa7 0x20173 0xa7 0x20174 0xa7 0x20175 0xa7 0x20176 0xa7 0x20177 0xa7 0x20178 0xa7 0x20179 0xa7 0x2016f 0xa7 0x20170 0xa7 0x20171>;
			phandle = <0x1f7>;
			reg = <0x0 0x15820000 0x0 0x1000>;
		};

		imgsys_config@15020000 {
			clock-names = "DIP_CG_IMG_LARB9", "DIP_CG_IMG_DIP", "DIP_CG_IMG_DIP_MSS", "DIP_CG_IMG_MFB_DIP", "DIP_CG_IMG_LARB11", "DIP_CG_IMG_DIP2";
			clocks = <0x16 0x0 0x16 0x2 0x16 0x5 0x16 0x3 0x15 0x0 0x15 0x2>;
			compatible = "mediatek,imgsys", "syscon";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <0xa8 0x20120 0xa8 0x20121 0xa8 0x20122 0xa8 0x20123 0xa8 0x20124 0xa8 0x20125 0xa8 0x20126 0xa8 0x20127 0xa8 0x20128 0xa8 0x20129 0xa8 0x2012a 0xa8 0x2012b 0xa8 0x2012c 0xa8 0x2012d 0xa8 0x2012e 0xa8 0x20132 0xa8 0x20133 0xa8 0x20134 0xa8 0x20135 0xa8 0x20136 0xa8 0x20137>;
			mediatek,larb = <0x9c 0x9d>;
			phandle = <0x1f6>;
			reg = <0x0 0x15020000 0x0 0x1000>;
		};

		imgsys_mfb@15020000 {
			compatible = "mediatek,imgsys_mfb";
			reg = <0x0 0x15020000 0x0 0x1000>;
		};

		imp_iic_wrap_w@11e01000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt8192-imp_iic_wrap_w", "syscon";
			phandle = <0x1e9>;
			reg = <0x0 0x11e01000 0x0 0x1000>;
		};

		infracfg_ao_mem@10002000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0x0 0x10002000 0x0 0x1000>;
		};

		inlinerot0@1f016000 {
			compatible = "mediatek,inlinerot0";
			phandle = <0xf3>;
			reg = <0x0 0x1f016000 0x0 0x1000>;
		};

		inlinerot1@1f016000 {
			compatible = "mediatek,inlinerot1";
			phandle = <0xf4>;
			reg = <0x0 0x1f016000 0x0 0x1000>;
		};

		interconnect {
			#mtk-interconnect-cells = <0x1>;
			clock-names = "mm", "mdp";
			clocks = <0x1e 0xc1 0x1e 0xc2>;
			compatible = "mediatek,mt6893-mmqos";
			interconnect-names = "icc-bw", "icc-hrt-bw";
			interconnects = <0x3b 0x8 0x3b 0x0 0x3b 0x1a 0x3b 0x19>;
			mediatek,commons = <0x93 0xa6>;
			mediatek,larbs = <0x94 0x95 0x96 0x97 0x98 0x99 0x9a 0x9b 0x9c 0x9d 0x9e 0x9f 0xa0 0xa1 0xa2 0xa3 0xa4 0xa5>;
			phandle = <0xad>;
		};

		iommu@1411a000 {
			#iommu-cells = <0x1>;
			clock-names = "bclk";
			clocks = <0x45 0x33>;
			compatible = "mediatek,mt6893-iommu0";
			interrupts = <0x0 0x12c 0x4 0x0>;
			iommu_id = <0x0>;
			iommu_type = "mm";
			mediatek,larbs = <0x94 0x95 0x99 0x9a 0x9d 0x9f 0xa2 0xa4 0xa5>;
			phandle = <0xa7>;
			power-domains = <0xc 0xf>;
			reg = <0x0 0x1411a000 0x0 0x1000>;
		};

		iommu@19010000 {
			#iommu-cells = <0x1>;
			clock-names = "bclk";
			clocks = <0xac 0xe>;
			compatible = "mediatek,mt6893-iommu2";
			interrupts = <0x0 0x189 0x4 0x0>;
			iommu_id = <0x0>;
			iommu_type = "apu";
			mediatek,apu_power = <0xab>;
			phandle = <0xa9>;
			power-domains = <0xc 0x19>;
			reg = <0x0 0x19010000 0x0 0x1000>;
		};

		iommu@19015000 {
			#iommu-cells = <0x1>;
			clock-names = "bclk";
			clocks = <0xac 0xf>;
			compatible = "mediatek,mt6893-iommu3";
			interrupts = <0x0 0x18e 0x4 0x0>;
			iommu_id = <0x1>;
			iommu_type = "apu";
			mediatek,apu_power = <0xab>;
			phandle = <0xaa>;
			power-domains = <0xc 0x19>;
			reg = <0x0 0x19015000 0x0 0x1000>;
		};

		iommu@1f027000 {
			#iommu-cells = <0x1>;
			clock-names = "bclk";
			clocks = <0x44 0x2c>;
			compatible = "mediatek,mt6893-iommu1";
			interrupts = <0x0 0x1f2 0x4 0x0>;
			iommu_id = <0x1>;
			iommu_type = "mm";
			mediatek,larbs = <0x96 0x97 0x98 0x9b 0x9c 0x9e 0xa1 0xa3>;
			phandle = <0xa8>;
			power-domains = <0xc 0xe>;
			reg = <0x0 0x1f027000 0x0 0x1000>;
		};

		iommu_test {
			compatible = "mediatek,ktf-iommu-test";
			iommus = <0xa7 0x5>;
			mediatek,larb = <0x94>;
		};

		ipe_smi_subcom@1b00e000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0xb 0x2 0xb 0x2 0xb 0x2 0xb 0x2>;
			compatible = "mediatek,ipe_smi_subcom", "mediatek,mt6893-smi-common", "mediatek,smi-common";
			mediatek,common-id = <0x4>;
			power-domains = <0xc 0x9>;
			reg = <0x0 0x1b00e000 0x0 0x1000>;
		};

		irtx_pwm {
			compatible = "mediatek,irtx-pwm";
			phandle = <0x1c2>;
			pwm-supply = "vio28";
			pwm_ch = <0x3>;
			pwm_data_invert = <0x0>;
		};

		jpgdec0@17040000 {
			clock-names = "MT_CG_VENC_JPGDEC", "MT_CG_VENC_JPGDEC_C1";
			clocks = <0x12 0x3 0x12 0x4>;
			compatible = "mediatek,jpgdec0";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			dvfsrc-vcore-supply = <0x48>;
			interrupts = <0x0 0x136 0x4 0x0 0x0 0x137 0x4 0x0>;
			iommus = <0xa7 0x100eb 0xa7 0x100ec 0xa7 0x100f7 0xa7 0x100f8 0xa7 0x100f9 0xa7 0x100fa>;
			mediatek,larbs = <0x9a>;
			operating-points-v2 = <0xb2>;
			reg = <0x0 0x17040000 0x0 0x10000 0x0 0x17050000 0x0 0x10000>;
		};

		jpgdec1@17840000 {
			clock-names = "MT_CG_VENC_C1_JPGDEC";
			clocks = <0x11 0x3>;
			compatible = "mediatek,jpgdec1";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			dvfsrc-vcore-supply = <0x48>;
			interrupts = <0x0 0x13b 0x4 0x0>;
			iommus = <0xa8 0x1010b 0xa8 0x1010c 0xa8 0x10117 0xa8 0x10118 0xa8 0x10119 0xa8 0x1011a>;
			mediatek,larbs = <0x9b>;
			operating-points-v2 = <0xb2>;
			reg = <0x0 0x17840000 0x0 0x10000>;
		};

		jpgenc@17030000 {
			clock-names = "jpgenc";
			clocks = <0x12 0x2>;
			compatible = "mediatek,mtk-jpgenc-32bit";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			dvfsrc-vcore-supply = <0x48>;
			interconnect-names = "path_jpegenc_y_rdma", "path_jpegenc_c_rmda", "path_jpegenc_q_table", "path_jpegenc_bsdma";
			interconnect-num = <0x4>;
			interconnects = <0xad 0x400e7 0xad 0x10000 0xad 0x400e8 0xad 0x10000 0xad 0x400e9 0xad 0x10000 0xad 0x400ea 0xad 0x10000>;
			interrupts = <0x0 0x135 0x4 0x0>;
			iommus = <0xa7 0x100e7 0xa7 0x100e8 0xa7 0x100e9 0xa7 0x100ea>;
			mediatek,larb = <0x9a>;
			operating-points-v2 = <0xb2>;
			power-domains = <0xc 0xc>;
			reg = <0x0 0x17030000 0x0 0x10000>;
		};

		kd_camera_hw1@1a004000 {
			cam0_enable_sensor = "s5kgwbsw_mipi_raw";
			cam0_pin_mclk = "mclk";
			cam0_pin_rst = "gpio";
			cam0_pin_vcama = "regulator";
			cam0_pin_vcamd = "regulator";
			cam0_pin_vcamio = "regulator";
			cam0_vcama-supply = <0xe8>;
			cam0_vcamd-supply = <0xe9>;
			cam0_vcamio-supply = <0xe7>;
			cam1_enable_sensor = "s5kgd2sp_mipi_raw";
			cam1_pin_mclk = "mclk";
			cam1_pin_rst = "gpio";
			cam1_pin_vcama = "regulator";
			cam1_pin_vcamd = "regulator";
			cam1_pin_vcamio = "regulator";
			cam1_vcama-supply = <0xea>;
			cam1_vcamd-supply = <0xeb>;
			cam1_vcamio-supply = <0xe7>;
			cam2_enable_sensor = "gc02m1_mipi_raw";
			cam2_pin_mclk = "mclk";
			cam2_pin_pdn = "gpio";
			cam2_pin_rst = "gpio";
			cam2_pin_vcama = "regulator";
			cam2_pin_vcamd = "regulator";
			cam2_pin_vcamio = "regulator";
			cam2_vcamio-supply = <0xe7>;
			cam3_enable_sensor = "gc02m1macro_mipi_raw";
			cam3_pin_mclk = "mclk";
			cam3_pin_pdn = "gpio";
			cam3_pin_rst = "gpio";
			cam3_pin_vcama = "regulator";
			cam3_pin_vcamd = "regulator";
			cam3_pin_vcamio = "regulator";
			cam3_vcamio-supply = <0xe7>;
			compatible = "mediatek,imgsensor";
			phandle = <0x210>;
			pinctrl-0 = <0xc4>;
			pinctrl-1 = <0xc5>;
			pinctrl-10 = <0xce>;
			pinctrl-11 = <0xcf>;
			pinctrl-12 = <0xd0>;
			pinctrl-13 = <0xd1>;
			pinctrl-14 = <0xd2>;
			pinctrl-15 = <0xd3>;
			pinctrl-16 = <0xd4>;
			pinctrl-17 = <0xd5>;
			pinctrl-18 = <0xd6>;
			pinctrl-19 = <0xd7>;
			pinctrl-2 = <0xc6>;
			pinctrl-20 = <0xd8>;
			pinctrl-21 = <0xd9>;
			pinctrl-22 = <0xda>;
			pinctrl-23 = <0xdb>;
			pinctrl-24 = <0xdc>;
			pinctrl-25 = <0xdd>;
			pinctrl-26 = <0xde>;
			pinctrl-27 = <0xdf>;
			pinctrl-28 = <0xe0>;
			pinctrl-29 = <0xe1>;
			pinctrl-3 = <0xc7>;
			pinctrl-30 = <0xe2>;
			pinctrl-31 = <0xe3>;
			pinctrl-32 = <0xe4>;
			pinctrl-33 = <0xe5>;
			pinctrl-34 = <0xe6>;
			pinctrl-35 = <0xe5>;
			pinctrl-36 = <0xe6>;
			pinctrl-4 = <0xc8>;
			pinctrl-5 = <0xc9>;
			pinctrl-6 = <0xca>;
			pinctrl-7 = <0xcb>;
			pinctrl-8 = <0xcc>;
			pinctrl-9 = <0xcd>;
			pinctrl-names = "default", "cam0_rst0", "cam0_rst1", "cam1_rst0", "cam1_rst1", "cam2_rst0", "cam2_rst1", "cam3_rst0", "cam3_rst1", "cam2_pnd0", "cam2_pnd1", "cam3_pnd0", "cam3_pnd1", "cam0_mclk_off", "cam0_mclk_2mA", "cam0_mclk_4mA", "cam0_mclk_6mA", "cam0_mclk_8mA", "cam1_mclk_off", "cam1_mclk_2mA", "cam1_mclk_4mA", "cam1_mclk_6mA", "cam1_mclk_8mA", "cam2_mclk_off", "cam2_mclk_2mA", "cam2_mclk_4mA", "cam2_mclk_6mA", "cam2_mclk_8mA", "cam3_mclk_off", "cam3_mclk_2mA", "cam3_mclk_4mA", "cam3_mclk_6mA", "cam3_mclk_8mA", "cam0_ldo_vs2pmu_0", "cam0_ldo_vs2pmu_1", "cam1_ldo_vs2pmu_0", "cam1_ldo_vs2pmu_1";
			status = "okay";
		};

		ktf-clkmgr-test {
			clock-names = "pll_d2", "pll_d4", "mux0", "mux1", "gate_sc", "gate_sc_inv", "gate_nsc", "gate_nsc_inv", "pll";
			clocks = <0x120 0x0 0x120 0x1 0x120 0x2 0x120 0x3 0x120 0x4 0x120 0x5 0x120 0x6 0x120 0x7 0x120 0xf>;
			compatible = "mediatek,ktf-clkmgr-test";
			power-domains = <0xc 0x18>;
		};

		ktf-cmdq-test {
			compatible = "mediatek,ktf-cmdq-test";
			gce-event-names = "disp_rdma0_sof", "disp_rdsz0_sof", "mdp_rdma0_sof";
			gce-events = <0x54 0x2 0x54 0xa 0x54 0x100>;
			gce-subsys = <0x54 0x14000000 0x1 0x54 0x14010000 0x2 0x54 0x14020000 0x3>;
			mboxes = <0x54 0x8 0x0 0x1 0x54 0x9 0xffffffff 0x1 0x54 0xa 0x0 0x1>;
			mediatek,gce = <0x54>;
			mediatek,gce-subsys = <0x63 0x1>;
			mmsys_config = <0x45>;
			token_gpr_set4 = [02 c0];
			token_user0 = [02 89];
		};

		mailbox@10228000 {
			#gce-event-cells = <0x1>;
			#gce-subsys-cells = <0x2>;
			#mbox-cells = <0x3>;
			clock-names = "gce", "gce-timer";
			clocks = <0x1d 0x2 0x1d 0x13>;
			compatible = "mediatek,mt6893-gce";
			cpr-not-support-cookie;
			default_tokens = <0x2bc02bd 0x2be02bf 0x2c002c6 0x2c702aa 0x2ad02b3>;
			interrupts = <0x0 0xcb 0x4 0x0>;
			mboxes = <0x54 0x15 0xffffffff 0x1>;
			notifier-init;
			phandle = <0x54>;
			power-domains = <0xc 0xf>;
			reg = <0x0 0x10228000 0x0 0x4000>;
		};

		mailbox@10318000 {
			#gce-event-cells = <0x1>;
			#gce-subsys-cells = <0x2>;
			#mbox-cells = <0x3>;
			clock-names = "gce", "gce-timer";
			clocks = <0x1d 0x3 0x1d 0x13>;
			compatible = "mediatek,mt6885-gce";
			cpr-not-support-cookie;
			default_tokens = <0x2bc02bd 0x2be02bf 0x2c002c6 0x2c702aa 0x2ad02b3>;
			interrupts = <0x0 0xcd 0x4 0x0>;
			mboxes = <0x55 0x5 0xffffffff 0x1>;
			phandle = <0x55>;
			power-domains = <0xc 0xe>;
			reg = <0x0 0x10318000 0x0 0x4000>;
		};

		mali@13000000 {
			#cooling-cells = <0x2>;
			compatible = "mediatek,mali", "arm,mali-valhall";
			ged-supply = <0x89>;
			interrupt-names = "GPU", "MMU", "JOB", "EVENT", "PWR";
			interrupts = <0x0 0x16a 0x4 0x0 0x0 0x16b 0x4 0x0 0x0 0x16c 0x4 0x0 0x0 0x16d 0x4 0x0 0x0 0x16e 0x4 0x0>;
			operating-points-v2 = <0x88>;
			phandle = <0x147>;
			reg = <0x0 0x13000000 0x0 0x4000>;
		};

		mali_dvfs_hint@13fbb000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mali_dvfs_hint", "syscon";
			reg = <0x0 0x13fbb000 0x0 0x1000>;
		};

		masp@1000a000 {
			compatible = "mediatek,masp";
			interrupts = <0x0 0xe6 0x4>;
			reg = <0x0 0x1000a000 0x0 0x1000>;
		};

		mcupm@10300000 {
			compatible = "mediatek,mcupm";
			interrupt-names = "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
			interrupts = <0x0 0xb2 0x4 0x0 0x0 0xb3 0x4 0x0 0x0 0xb4 0x4 0x0 0x0 0xb5 0x4 0x0 0x0 0xb6 0x4 0x0>;
			phandle = <0x46>;
			reg = <0x0 0x10301000 0x0 0xb800 0x0 0x1031fce0 0x0 0xa0 0x0 0x10300154 0x0 0x4 0x0 0x10300074 0x0 0x4 0x0 0x10300150 0x0 0x4 0x0 0x10300078 0x0 0x4 0x0 0x1031fd80 0x0 0xa0 0x0 0x10300154 0x0 0x4 0x0 0x10300074 0x0 0x4 0x0 0x10300150 0x0 0x4 0x0 0x10300078 0x0 0x4 0x0 0x1031fe20 0x0 0xa0 0x0 0x10300154 0x0 0x4 0x0 0x10300074 0x0 0x4 0x0 0x10300150 0x0 0x4 0x0 0x10300078 0x0 0x4 0x0 0x1031fec0 0x0 0xa0 0x0 0x10300154 0x0 0x4 0x0 0x10300074 0x0 0x4 0x0 0x10300150 0x0 0x4 0x0 0x10300078 0x0 0x4 0x0 0x1031ff60 0x0 0xa0 0x0 0x10300154 0x0 0x4 0x0 0x10300074 0x0 0x4 0x0 0x10300150 0x0 0x4 0x0 0x10300078 0x0 0x4>;
			reg-names = "mcupm_base", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_send", "mbox0_recv", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_send", "mbox1_recv", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_send", "mbox2_recv", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_send", "mbox3_recv", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_send", "mbox4_recv";
		};

		md_auxadc {
			compatible = "mediatek,md_auxadc";
			io-channel-names = "md-channel", "md-battery";
			io-channels = <0x32 0x2>;
			phandle = <0x1b1>;
		};

		md_ccci_rtc {
			compatible = "mediatek,md_ccci_rtc";
			nvmem-cell-names = "external-32k";
			nvmem-cells = <0x52>;
			phandle = <0x1b2>;
		};

		md_ccif4@1024d000 {
			compatible = "mediatek,md_ccif4";
			reg = <0x0 0x1024d000 0x0 0x1000>;
		};

		mddriver {
			ccci-infracfg = <0x1d>;
			ccci-topckgen = <0x1e>;
			ccci_spmsleep = <0x4d>;
			compatible = "mediatek,mddriver";
			interrupts = <0x0 0x4e 0x1 0x0 0x0 0xc2 0x4 0x0 0x0 0xc3 0x4 0x0>;
			md_vdigrf-supply = <0x51>;
			md_vmodem-supply = <0x4e>;
			md_vnr-supply = <0x50>;
			md_vsram-supply = <0x4f>;
			mediatek,ap_plat_info = <0x1aed>;
			mediatek,cldma_capability = <0xe>;
			mediatek,md_generation = <0x1899>;
			mediatek,md_id = <0x0>;
			mediatek,mdhif_type = <0x6>;
			mediatek,offset_epon_md1 = <0x2844>;
			mediatek,power_flow_config = <0x13>;
			mediatek,srclken_o1 = <0x200000>;
			phandle = <0x142>;
			power-domains = <0xc 0x17>;
		};

		mdla@19036000 {
			compatible = "mediatek, mt6893-mdla";
			core_num = <0x2>;
			interrupts = <0x0 0x19d 0x4 0x0 0x0 0x19e 0x4 0x0>;
			phandle = <0x146>;
			reg = <0x0 0x19034000 0x0 0x1000 0x0 0x19036000 0x0 0x1000 0x0 0x19035000 0x0 0x1000 0x0 0x19038000 0x0 0x1000 0x0 0x1903a000 0x0 0x1000 0x0 0x19039000 0x0 0x1000 0x0 0x1d000000 0x0 0x100000 0x0 0x19020000 0x0 0x40000>;
			version = <0x68930105>;
		};

		mdp-smi-common@1f002000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x44 0x24 0x44 0x28 0x44 0x2c 0x44 0x2c>;
			compatible = "mediatek,mdp_smi_common", "mediatek,mt6893-smi-common", "mediatek,smi-common";
			mediatek,cmdq = <0x55>;
			mediatek,common-id = <0x7>;
			mediatek,smi = <0x93>;
			operating-points-v2 = <0xf2>;
			phandle = <0xa6>;
			power-domains = <0xc 0xe>;
			reg = <0x0 0x1f002000 0x0 0x1000>;
		};

		mdp-smi-subcom1@1f024000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x44 0x24 0x44 0x28 0x44 0x2c 0x44 0x2c>;
			compatible = "ediatek,mdp_smi_subcom1", "mediatek,mt6893-smi-common", "mediatek,smi-common";
			mediatek,common-id = <0xa>;
			power-domains = <0xc 0xe>;
			reg = <0x0 0x1f024000 0x0 0x3000>;
		};

		mdp-smi-subcom@1f023000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x44 0x24 0x44 0x28 0x44 0x2c 0x44 0x2c>;
			compatible = "mediatek,mdp_smi_subcom", "mediatek,mt6893-smi-common", "mediatek,smi-common";
			mediatek,common-id = <0x8>;
			power-domains = <0xc 0xe>;
			reg = <0x0 0x1f023000 0x0 0x1000>;
		};

		mdp@1f000000 {
			ap_dma_base = <0x18010000 0x17 0xffff0000>;
			audio_base = <0x17000000 0x12 0xffff0000>;
			camsv_0_2_pass1_done = <0xc5>;
			camsv_0_pass1_done = <0xc4>;
			camsv_1_pass1_done = <0xc6>;
			camsv_2_pass1_done = <0xc7>;
			camsv_3_pass1_done = <0xc8>;
			camsys1_base = <0x180a0000 0x1c 0xffff0000>;
			camsys2_base = <0x180b0000 0x1d 0xffff0000>;
			camsys_base = <0x18080000 0x1b 0xffff0000>;
			compatible = "mediatek,mdp";
			conn_peri_base = <0x18820000 0x7 0xffff0000>;
			dip2_cq_thread0_frame_done = <0x1>;
			dip2_cq_thread10_frame_done = <0xb>;
			dip2_cq_thread11_frame_done = <0xc>;
			dip2_cq_thread12_frame_done = <0xd>;
			dip2_cq_thread13_frame_done = <0xe>;
			dip2_cq_thread14_frame_done = <0xf>;
			dip2_cq_thread15_frame_done = <0x10>;
			dip2_cq_thread16_frame_done = <0x11>;
			dip2_cq_thread17_frame_done = <0x12>;
			dip2_cq_thread18_frame_done = <0x13>;
			dip2_cq_thread19_frame_done = <0x14>;
			dip2_cq_thread1_frame_done = <0x2>;
			dip2_cq_thread20_frame_done = <0x15>;
			dip2_cq_thread21_frame_done = <0x16>;
			dip2_cq_thread23_frame_done = <0x18>;
			dip2_cq_thread2_frame_done = <0x3>;
			dip2_cq_thread3_frame_done = <0x4>;
			dip2_cq_thread4_frame_done = <0x5>;
			dip2_cq_thread5_frame_done = <0x6>;
			dip2_cq_thread6_frame_done = <0x7>;
			dip2_cq_thread7_frame_done = <0x8>;
			dip2_cq_thread8_frame_done = <0x9>;
			dip2_cq_thread9_frame_done = <0xa>;
			dip_cq_thread0_frame_done = <0x21>;
			dip_cq_thread10_frame_done = <0x2b>;
			dip_cq_thread11_frame_done = <0x2c>;
			dip_cq_thread12_frame_done = <0x2d>;
			dip_cq_thread13_frame_done = <0x2e>;
			dip_cq_thread14_frame_done = <0x2f>;
			dip_cq_thread15_frame_done = <0x30>;
			dip_cq_thread16_frame_done = <0x31>;
			dip_cq_thread17_frame_done = <0x32>;
			dip_cq_thread18_frame_done = <0x33>;
			dip_cq_thread19_frame_done = <0x34>;
			dip_cq_thread1_frame_done = <0x22>;
			dip_cq_thread20_frame_done = <0x35>;
			dip_cq_thread21_frame_done = <0x36>;
			dip_cq_thread23_frame_done = <0x38>;
			dip_cq_thread2_frame_done = <0x23>;
			dip_cq_thread3_frame_done = <0x24>;
			dip_cq_thread4_frame_done = <0x25>;
			dip_cq_thread5_frame_done = <0x26>;
			dip_cq_thread6_frame_done = <0x27>;
			dip_cq_thread7_frame_done = <0x28>;
			dip_cq_thread8_frame_done = <0x29>;
			dip_cq_thread9_frame_done = <0x2a>;
			disp_dither_base = <0x14010000 0x2 0xffff0000>;
			disp_mutex_reg = <0x14120000 0x1000>;
			dma_r1_error_m0_int = <0xdf>;
			dre30_hist_sram_start = [06 00];
			g3d_config_base = <0x13000000 0x0 0xffff0000>;
			gce_base = <0x18020000 0x18 0xffff0000>;
			gcpu_base = <0x10050000 0xf 0xffff0000>;
			img_dl_relay1_sof = <0x11d>;
			img_dl_relay2_sof = <0x11e>;
			img_dl_relay3_sof = <0x11f>;
			img_dl_relay_sof = <0x11c>;
			imgsys_base = <0x15020000 0x4 0xffff0000>;
			infra_na3_base = <0x10010000 0xb 0xffff0000>;
			infra_na4_base = <0x10020000 0xc 0xffff0000>;
			interconnect-names = "mdp_rdma0", "mdp_rdma1", "mdp_rdma2", "mdp_rdma3", "mdp_wrot0", "mdp_wrot1", "mdp_wrot2", "mdp_wrot3", "l9_img_imgi_d1", "l9_img_imgbi_d1", "l9_img_dmgi_d1", "l9_img_depi_d1", "l9_img_ice_d1", "l9_img_smti_d1", "l9_img_smto_d2", "l9_img_smto_d1", "l9_img_crzo_d1", "l9_img_img3o_d1", "l9_img_vipi_d1", "l9_img_smti_d5", "l9_img_timgo_d1", "l9_img_ufbc_w0", "l9_img_ufbc_r0", "l11_img_imgi_d1", "l11_img_imgbi_d1", "l11_img_dmgi_d1", "l11_img_depi_d1", "l11_img_ice_d1", "l11_img_smti_d1", "l11_img_smto_d2", "l11_img_smto_d1", "l11_img_crzo_d1", "l11_img_img3o_d1", "l11_img_vipi_d1", "l11_img_smti_d5", "l11_img_timgo_d1", "l11_img_ufbc_w0", "l11_img_ufbc_r0", "l11_img_wpe_rdma1", "l11_img_wpe_rdma0", "l11_img_wpe_wdma", "l11_img_mfb_rdma0", "l11_img_mfb_rdma1", "l11_img_mfb_rdma2", "l11_img_mfb_rdma3", "l11_img_mfb_rdma4", "l11_img_mfb_rdma5", "l11_img_mfb_wdma0", "l11_img_mfb_wdma1";
			interconnects = <0xad 0x40040 0xad 0x10001 0xad 0x40060 0xad 0x10001 0xad 0x40041 0xad 0x10001 0xad 0x40061 0xad 0x10001 0xad 0x40042 0xad 0x10001 0xad 0x40062 0xad 0x10001 0xad 0x40043 0xad 0x10001 0xad 0x40063 0xad 0x10001 0xad 0x40120 0xad 0x10001 0xad 0x40121 0xad 0x10001 0xad 0x40122 0xad 0x10001 0xad 0x40123 0xad 0x10001 0xad 0x40124 0xad 0x10001 0xad 0x40125 0xad 0x10001 0xad 0x40126 0xad 0x10001 0xad 0x40127 0xad 0x10001 0xad 0x40128 0xad 0x10001 0xad 0x40129 0xad 0x10001 0xad 0x4012a 0xad 0x10001 0xad 0x4012b 0xad 0x10001 0xad 0x4012c 0xad 0x10001 0xad 0x4012d 0xad 0x10001 0xad 0x4012e 0xad 0x10001 0xad 0x40160 0xad 0x10000 0xad 0x40161 0xad 0x10000 0xad 0x40162 0xad 0x10000 0xad 0x40163 0xad 0x10000 0xad 0x40164 0xad 0x10000 0xad 0x40165 0xad 0x10000 0xad 0x40166 0xad 0x10000 0xad 0x40167 0xad 0x10000 0xad 0x40168 0xad 0x10000 0xad 0x40169 0xad 0x10000 0xad 0x4016a 0xad 0x10000 0xad 0x4016b 0xad 0x10000 0xad 0x4016c 0xad 0x10000 0xad 0x4016d 0xad 0x10000 0xad 0x4016e 0xad 0x10000 0xad 0x4016f 0xad 0x10000 0xad 0x40170 0xad 0x10000 0xad 0x40171 0xad 0x10000 0xad 0x40172 0xad 0x10000 0xad 0x40173 0xad 0x10000 0xad 0x40174 0xad 0x10000 0xad 0x40175 0xad 0x10000 0xad 0x40176 0xad 0x10000 0xad 0x40177 0xad 0x10000 0xad 0x40178 0xad 0x10000 0xad 0x40179 0xad 0x10000>;
			ipe_event_tx_frame_done_0 = <0x81>;
			ipe_event_tx_frame_done_1 = <0x82>;
			ipe_event_tx_frame_done_3 = <0x84>;
			ipe_event_tx_frame_done_4 = <0x85>;
			isp-dvfsrc-vcore-supply = <0x48>;
			isp-opp = <0xae>;
			isp_frame_done_a = <0xc1>;
			isp_frame_done_b = <0xc2>;
			isp_frame_done_c = <0xc3>;
			kp_base = <0x18840000 0x9 0xffff0000>;
			mboxes = <0xf0 0xa 0x0 0x1 0x55 0xc 0x0 0x1 0x55 0xd 0x0 0x1 0x55 0xe 0x0 0x1 0x55 0x15 0x0 0x1 0x55 0x16 0x0 0x1>;
			mcucfg_base = <0x10040000 0xe 0xffff0000>;
			mdp-dvfsrc-vcore-supply = <0x48>;
			mdp-opp = <0xf2>;
			mdp_aal0 = <0x109>;
			mdp_aal1 = <0x10a>;
			mdp_aal1_frame_done = <0x13c>;
			mdp_aal1_sof = <0x107>;
			mdp_aal2 = <0x10b>;
			mdp_aal2_frame_done = <0x13b>;
			mdp_aal2_sof = <0x108>;
			mdp_aal3 = <0x10c>;
			mdp_aal3_frame_done = <0x13a>;
			mdp_aal3_sof = <0x109>;
			mdp_aal_frame_done = <0x13d>;
			mdp_aal_sof = <0x106>;
			mdp_color0 = <0x10d>;
			mdp_color1 = <0x10e>;
			mdp_color1_frame_done = <0x138>;
			mdp_color_frame_done = <0x139>;
			mdp_fg0 = <0xfb>;
			mdp_fg0_frame_done = <0x137>;
			mdp_fg0_sof = <0x104>;
			mdp_fg1 = <0xfc>;
			mdp_fg1_frame_done = <0x136>;
			mdp_fg1_sof = <0x105>;
			mdp_hdr0 = <0x10f>;
			mdp_hdr0_frame_done = <0x135>;
			mdp_hdr0_sof = <0x10a>;
			mdp_hdr1 = <0x110>;
			mdp_hdr1_frame_done = <0x134>;
			mdp_hdr1_sof = <0x10b>;
			mdp_rdma0 = <0xf7>;
			mdp_rdma0_frame_done = <0x133>;
			mdp_rdma0_rst_done = <0x157>;
			mdp_rdma0_sof = <0x100>;
			mdp_rdma1 = <0xf8>;
			mdp_rdma1_frame_done = <0x132>;
			mdp_rdma1_rst_done = <0x156>;
			mdp_rdma1_sof = <0x101>;
			mdp_rdma2 = <0xf9>;
			mdp_rdma2_frame_done = <0x131>;
			mdp_rdma2_sof = <0x102>;
			mdp_rdma2_sw_rst_done = <0x155>;
			mdp_rdma3 = <0xfa>;
			mdp_rdma3_frame_done = <0x130>;
			mdp_rdma3_sof = <0x103>;
			mdp_rdma3_sw_rst_done = <0x154>;
			mdp_rsz0 = <0xfd>;
			mdp_rsz0_frame_done = <0x12f>;
			mdp_rsz0_sof = <0x10c>;
			mdp_rsz1 = <0xfe>;
			mdp_rsz1_frame_done = <0x12e>;
			mdp_rsz1_sof = <0x10d>;
			mdp_rsz2 = <0xff>;
			mdp_rsz2_frame_done = <0x12d>;
			mdp_rsz2_sof = <0x10e>;
			mdp_rsz3 = <0x100>;
			mdp_rsz3_frame_done = <0x12c>;
			mdp_rsz3_sof = <0x10f>;
			mdp_tcc0 = <0x111>;
			mdp_tcc0_frame_done = <0x12b>;
			mdp_tcc0_sof = <0x118>;
			mdp_tcc1 = <0x112>;
			mdp_tcc1_frame_done = <0x12a>;
			mdp_tcc1_sof = <0x119>;
			mdp_tcc2 = <0x113>;
			mdp_tcc2_frame_done = <0x129>;
			mdp_tcc2_sof = <0x11a>;
			mdp_tcc3 = <0x114>;
			mdp_tcc3_frame_done = <0x128>;
			mdp_tcc3_sof = <0x11b>;
			mdp_tdshp0 = <0x105>;
			mdp_tdshp1 = <0x106>;
			mdp_tdshp1_frame_done = <0x126>;
			mdp_tdshp1_sof = <0x115>;
			mdp_tdshp2 = <0x107>;
			mdp_tdshp2_frame_done = <0x125>;
			mdp_tdshp2_sof = <0x116>;
			mdp_tdshp3 = <0x108>;
			mdp_tdshp3_frame_done = <0x124>;
			mdp_tdshp3_sof = <0x117>;
			mdp_tdshp_frame_done = <0x127>;
			mdp_tdshp_sof = <0x114>;
			mdp_wrot0 = <0x101>;
			mdp_wrot0_rst_done = <0x153>;
			mdp_wrot0_sof = <0x110>;
			mdp_wrot0_write_frame_done = <0x123>;
			mdp_wrot1 = <0x102>;
			mdp_wrot1_rst_done = <0x152>;
			mdp_wrot1_sof = <0x111>;
			mdp_wrot1_write_frame_done = <0x122>;
			mdp_wrot2 = <0x103>;
			mdp_wrot2_sof = <0x112>;
			mdp_wrot2_sw_rst_done = <0x151>;
			mdp_wrot2_write_frame_done = <0x121>;
			mdp_wrot3 = <0x104>;
			mdp_wrot3_sof = <0x113>;
			mdp_wrot3_sw_rst_done = <0x150>;
			mdp_wrot3_write_frame_done = <0x120>;
			mediatek,larb = <0x96 0x97>;
			mm_mutex = <0xf6>;
			mm_na_base = <0x14020000 0x3 0xffff0000>;
			mmsys_config = <0xf5>;
			mmsys_config_base = <0x14000000 0x1 0xffff0000>;
			mraw_0_pass1_done = <0xc9>;
			mraw_1_pass1_done = <0xca>;
			msdc2_base = <0x17020000 0x14 0xffff0000>;
			msdc3_base = <0x18000000 0x16 0xffff0000>;
			operating-points-v2 = <0xf2>;
			phandle = <0x23e>;
			pq_rb_event_lock = [02 b6];
			pq_rb_event_unlock = [02 b7];
			pq_rb_thread_id = [00 16];
			reg = <0x0 0x1f000000 0x0 0x1000>;
			rsc_frame_done = <0x83>;
			scp_base = <0x10030000 0xd 0xffff0000>;
			scp_sram_base = <0x10000000 0xa 0xffff0000>;
			seninf_0_fifo_full = <0xcb>;
			seninf_1_fifo_full = <0xcc>;
			seninf_2_fifo_full = <0xcd>;
			seninf_3_fifo_full = <0xce>;
			seninf_4_fifo_full = <0xcf>;
			seninf_5_fifo_full = <0xd0>;
			seninf_6_fifo_full = <0xd1>;
			seninf_7_fifo_full = <0xd2>;
			seninf_cam10_fifo_full = <0xd5>;
			seninf_cam11_fifo_full = <0xd6>;
			seninf_cam12_fifo_full = <0xd7>;
			seninf_cam8_fifo_full = <0xd3>;
			seninf_cam9_fifo_full = <0xd4>;
			stream_done_0 = <0x140>;
			stream_done_1 = <0x141>;
			stream_done_10 = <0x14a>;
			stream_done_11 = <0x14b>;
			stream_done_12 = <0x14c>;
			stream_done_13 = <0x14d>;
			stream_done_14 = <0x14e>;
			stream_done_15 = <0x14f>;
			stream_done_2 = <0x142>;
			stream_done_3 = <0x143>;
			stream_done_4 = <0x144>;
			stream_done_5 = <0x145>;
			stream_done_6 = <0x146>;
			stream_done_7 = <0x147>;
			stream_done_8 = <0x148>;
			stream_done_9 = <0x149>;
			tg_graberr_a_int_dly = <0xd9>;
			tg_graberr_b_int_dly = <0xdb>;
			tg_graberr_c_int = <0xdd>;
			tg_ovrun_a_int_dly = <0xd8>;
			tg_ovrun_b_int_dly = <0xda>;
			tg_ovrun_c_int = <0xdc>;
			tg_ovrun_m0_int = <0xde>;
			thread_count = <0x18>;
			topckgen_base = <0x18830000 0x8 0xffff0000>;
			usb0_base = <0x10200000 0x10 0xffff0000>;
			usb_sif_base = <0x10280000 0x11 0xffff0000>;
			vdec1_base = <0x17030000 0x15 0xffff0000>;
			vdec2_base = <0x18040000 0x19 0xffff0000>;
			vdec3_base = <0x18050000 0x1a 0xffff0000>;
			vdec_base = <0x17010000 0x13 0xffff0000>;
			vdec_gcon_base = <0x18800000 0x5 0xffff0000>;
			venc_gcon_base = <0x18810000 0x6 0xffff0000>;
			wpe_a_frame_done = <0x37>;
			wpe_b_frame_done = <0x17>;
		};

		mdp_aal0@1f00c000 {
			clock-names = "MDP_AAL0";
			clocks = <0x44 0x3>;
			compatible = "mediatek,mdp_aal0";
			phandle = <0x109>;
			reg = <0x0 0x1f00c000 0x0 0x1000>;
		};

		mdp_aal1@1f00d000 {
			clock-names = "MDP_AAL1";
			clocks = <0x44 0x13>;
			compatible = "mediatek,mdp_aal1";
			phandle = <0x10a>;
			reg = <0x0 0x1f00d000 0x0 0x1000>;
		};

		mdp_aal1@1f00f000 {
			clock-names = "MDP_AAL3";
			clocks = <0x44 0x19>;
			compatible = "mediatek,mdp_aal3";
			phandle = <0x10c>;
			reg = <0x0 0x1f00f000 0x0 0x1000>;
		};

		mdp_aal2@1f00e000 {
			clock-names = "MDP_AAL2";
			clocks = <0x44 0x9>;
			compatible = "mediatek,mdp_aal2";
			phandle = <0x10b>;
			reg = <0x0 0x1f00e000 0x0 0x1000>;
		};

		mdp_aal4@14010000 {
			clock-names = "DRE3_AAL0";
			clocks = <0x45 0x6>;
			compatible = "mediatek,mdp_aal4", "mediatek,mt6885-dmdp-aal";
			interrupts = <0x0 0x11d 0x4 0x0>;
			phandle = <0x115>;
			reg = <0x0 0x14010000 0x0 0x1000>;
		};

		mdp_aal5@14110000 {
			clock-names = "DRE3_AAL1";
			clocks = <0x45 0x7>;
			compatible = "mediatek,mdp_aal5", "mediatek,mt6885-dmdp-aal";
			interrupts = <0x0 0x11d 0x4 0x0>;
			phandle = <0x117>;
			reg = <0x0 0x14110000 0x0 0x1000>;
		};

		mdp_color0@1f02c000 {
			clock-names = "MDP_COLOR0";
			clocks = <0x44 0xb>;
			compatible = "mediatek,mdp_color0";
			phandle = <0x10d>;
			reg = <0x0 0x1f02c000 0x0 0x1000>;
		};

		mdp_color1@1f02d000 {
			clock-names = "MDP_COLOR1";
			clocks = <0x44 0x1b>;
			compatible = "mediatek,mdp_color1";
			phandle = <0x10e>;
			reg = <0x0 0x1f02d000 0x0 0x1000>;
		};

		mdp_fg0@1f00a000 {
			clock-names = "MDP_FG0";
			clocks = <0x44 0x1>;
			compatible = "mediatek,mdp_fg0";
			phandle = <0xfb>;
			reg = <0x0 0x1f00a000 0x0 0x1000>;
		};

		mdp_fg1@1f00b000 {
			clock-names = "MDP_FG1";
			clocks = <0x44 0x11>;
			compatible = "mediatek,mdp_fb1";
			phandle = <0xfc>;
			reg = <0x0 0x1f00b000 0x0 0x1000>;
		};

		mdp_hdr0@1f010000 {
			clock-names = "MDP_HDR0";
			clocks = <0x44 0x2>;
			compatible = "mediatek,mdp_hdr0";
			phandle = <0x10f>;
			reg = <0x0 0x1f010000 0x0 0x1000>;
		};

		mdp_hdr1@1f011000 {
			clock-names = "MDP_HDR1";
			clocks = <0x44 0x12>;
			compatible = "mediatek,mdp_hdr1";
			phandle = <0x110>;
			reg = <0x0 0x1f011000 0x0 0x1000>;
		};

		mdp_mutex@1f001000 {
			clock-names = "MDP_MUTEX0";
			clocks = <0x44 0xf>;
			compatible = "mediatek,mdp_mutex";
			phandle = <0xf6>;
			reg = <0x0 0x1f001000 0x0 0x1000>;
		};

		mdp_rdma0@1f006000 {
			clock-names = "MDP_RDMA0";
			clocks = <0x44 0x0>;
			compatible = "mediatek,mdp_rdma0";
			phandle = <0xf7>;
			reg = <0x0 0x1f006000 0x0 0x1000>;
		};

		mdp_rdma1@1f007000 {
			clock-names = "MDP_RDMA1";
			clocks = <0x44 0x10>;
			compatible = "mediatek,mdp_rdma1";
			phandle = <0xf8>;
			reg = <0x0 0x1f007000 0x0 0x1000>;
		};

		mdp_rdma2@1f008000 {
			clock-names = "MDP_RDMA2";
			clocks = <0x44 0x8>;
			compatible = "mediatek,mdp_rdma2";
			phandle = <0xf9>;
			reg = <0x0 0x1f008000 0x0 0x1000>;
		};

		mdp_rdma3@1f009000 {
			clock-names = "MDP_RDMA3";
			clocks = <0x44 0x18>;
			compatible = "mediatek,mdp_rdma3";
			phandle = <0xfa>;
			reg = <0x0 0x1f009000 0x0 0x1000>;
		};

		mdp_rsz0@1f012000 {
			clock-names = "MDP_RSZ0";
			clocks = <0x44 0x4>;
			compatible = "mediatek,mdp_rsz0";
			phandle = <0xfd>;
			reg = <0x0 0x1f012000 0x0 0x1000>;
		};

		mdp_rsz1@1f013000 {
			clock-names = "MDP_RSZ1";
			clocks = <0x44 0x14>;
			compatible = "mediatek,mdp_rsz1";
			phandle = <0xfe>;
			reg = <0x0 0x1f013000 0x0 0x1000>;
		};

		mdp_rsz2@1f014000 {
			clock-names = "MDP_RSZ2";
			clocks = <0x44 0xa>;
			compatible = "mediatek,mdp_rsz2";
			phandle = <0xff>;
			reg = <0x0 0x1f014000 0x0 0x1000>;
		};

		mdp_rsz3@1f015000 {
			clock-names = "MDP_RSZ3";
			clocks = <0x44 0x1a>;
			compatible = "mediatek,mdp_rsz3";
			phandle = <0x100>;
			reg = <0x0 0x1f015000 0x0 0x1000>;
		};

		mdp_tcc0@1f01e000 {
			clock-names = "MDP_TCC0";
			clocks = <0x44 0x6>;
			compatible = "mediatek,mdp_tcc0";
			phandle = <0x111>;
			reg = <0x0 0x1f01e000 0x0 0x1000>;
		};

		mdp_tcc1@1f01f000 {
			clock-names = "MDP_TCC1";
			clocks = <0x44 0x16>;
			compatible = "mediatek,mdp_tcc1";
			phandle = <0x112>;
			reg = <0x0 0x1f01f000 0x0 0x1000>;
		};

		mdp_tcc2@1f010000 {
			clock-names = "MDP_TCC2";
			clocks = <0x44 0xd>;
			compatible = "mediatek,mdp_tcc2";
			phandle = <0x113>;
			reg = <0x0 0x1f020000 0x0 0x1000>;
		};

		mdp_tcc3@1f011000 {
			clock-names = "MDP_TCC3";
			clocks = <0x44 0x1d>;
			compatible = "mediatek,mdp_tcc3";
			phandle = <0x114>;
			reg = <0x0 0x1f021000 0x0 0x1000>;
		};

		mdp_tdshp0@1f01a000 {
			clock-names = "MDP_TDSHP0";
			clocks = <0x44 0x5>;
			compatible = "mediatek,mdp_tdshp0";
			phandle = <0x105>;
			reg = <0x0 0x1f01a000 0x0 0x1000>;
		};

		mdp_tdshp1@1f01b000 {
			clock-names = "MDP_TDSHP1";
			clocks = <0x44 0x15>;
			compatible = "mediatek,mdp_tdshp1";
			phandle = <0x106>;
			reg = <0x0 0x1f01b000 0x0 0x1000>;
		};

		mdp_tdshp2@1f01c000 {
			clock-names = "MDP_TDSHP2";
			clocks = <0x44 0xc>;
			compatible = "mediatek,mdp_tdshp2";
			phandle = <0x107>;
			reg = <0x0 0x1f01c000 0x0 0x1000>;
		};

		mdp_tdshp3@1f01d000 {
			clock-names = "MDP_TDSHP3";
			clocks = <0x44 0x1c>;
			compatible = "mediatek,mdp_tdshp3";
			phandle = <0x108>;
			reg = <0x0 0x1f01d000 0x0 0x1000>;
		};

		mdp_wrot0@1f016000 {
			clock-names = "MDP_WROT0";
			clocks = <0x44 0x7>;
			compatible = "mediatek,mdp_wrot0";
			phandle = <0x101>;
			reg = <0x0 0x1f016000 0x0 0x1000>;
		};

		mdp_wrot1@1f017000 {
			clock-names = "MDP_WROT1";
			clocks = <0x44 0x17>;
			compatible = "mediatek,mdp_wrot1";
			phandle = <0x102>;
			reg = <0x0 0x1f017000 0x0 0x1000>;
		};

		mdp_wrot2@1f018000 {
			clock-names = "MDP_WROT2";
			clocks = <0x44 0xe>;
			compatible = "mediatek,mdp_wrot2";
			phandle = <0x103>;
			reg = <0x0 0x1f018000 0x0 0x1000>;
		};

		mdp_wrot3@1f019000 {
			clock-names = "MDP_WROT3";
			clocks = <0x44 0x1e>;
			compatible = "mediatek,mdp_wrot3";
			phandle = <0x104>;
			reg = <0x0 0x1f019000 0x0 0x1000>;
		};

		mdpsys@1f000000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-mdpsys_config", "syscon";
			phandle = <0x44>;
			reg = <0x0 0x1f000000 0x0 0x1000>;
		};

		mdpsys_config@1f000000 {
			#clock-cells = <0x1>;
			clock-names = "MDP_IMG_DL_ASYNC0", "MDP_IMG_DL_ASYNC1", "MDP_IMG_DL_ASYNC2", "MDP_IMG_DL_ASYNC3", "MDP_IMG0_IMG_DL_ASYNC0", "MDP_IMG0_IMG_DL_ASYNC1", "MDP_IMG1_IMG_DL_ASYNC2", "MDP_IMG1_IMG_DL_ASYNC3", "MDP_APB_BUS", "MDP_APMCU_GALS";
			clocks = <0x44 0x25 0x44 0x26 0x44 0x27 0x44 0x29 0x44 0x30 0x44 0x31 0x44 0x32 0x44 0x33 0x44 0x1f 0x44 0x21>;
			compatible = "mediatek,mdpsys_config", "syscon";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			dma_mask_bit = <0x23>;
			iommus = <0xa8 0x20040 0xa8 0x20041 0xa8 0x20042 0xa8 0x20043 0xa8 0x20060 0xa8 0x20061 0xa8 0x20062 0xa8 0x20063>;
			phandle = <0xf5>;
			reg = <0x0 0x1f000000 0x0 0x1000>;
		};

		mipi_tx_config@11e50000 {
			#clock-cells = <0x0>;
			#phy-cells = <0x0>;
			clock-output-names = "mipi_tx0_pll";
			clocks = <0xa>;
			compatible = "mediatek,mipi_tx_config0", "mediatek,mt6885-mipi-tx";
			phandle = <0x116>;
			reg = <0x0 0x11e50000 0x0 0x1000>;
		};

		mipi_tx_config@11e60000 {
			#clock-cells = <0x0>;
			#phy-cells = <0x0>;
			clock-output-names = "mipi_tx1_pll";
			clocks = <0xa>;
			compatible = "mediatek,mipi_tx_config1", "mediatek,mt6885-mipi-tx";
			phandle = <0x118>;
			reg = <0x0 0x11e60000 0x0 0x1000>;
			status = "disabled";
		};

		mmc@11230000 {
			bus-width = <0x8>;
			cap-mmc-highspeed;
			clock-names = "bus_clk", "source", "hclk", "source_cg";
			clocks = <0x1e 0x91 0x1e 0x92 0x1d 0x17 0x1d 0x19>;
			compatible = "mediatek,mt6779-mmc";
			dump-gpio-end = <0xc2>;
			dump-gpio-start = <0xb7>;
			dvfsrc-vcore-supply = <0x48>;
			host-index = <0x0>;
			hs400-ds-delay = <0x12814>;
			interrupts = <0x0 0x63 0x4 0x0>;
			max-frequency = <0xbebc200>;
			mmc-ddr-1_8v;
			mmc-hs200-1_8v;
			mmc-hs400-1_8v;
			no-sd;
			no-sdio;
			non-removable;
			ocr-voltage = <0x30000>;
			phandle = <0x1ed>;
			pinctrl-0 = <0x80>;
			pinctrl-1 = <0x81>;
			pinctrl-2 = <0x82>;
			pinctrl-names = "default", "state_uhs", "pull_down";
			reg = <0x0 0x11230000 0x0 0x10000 0x0 0x11f50000 0x0 0x1000>;
			req-vcore = <0x9eb10>;
			status = "okay";
			supports-cqe;
			vmmc-supply = <0x76>;
		};

		mmc@11240000 {
			bus-width = <0x4>;
			cap-sd-highspeed;
			cd-debounce-delay-ms = <0x0>;
			cd-gpios = <0x2d 0x17 0x0>;
			clock-names = "source", "hclk", "source_cg";
			clocks = <0x1e 0xdb 0x1d 0x18 0x1d 0x1e>;
			compatible = "mediatek,mt6779-mmc";
			dump-gpio-end = <0x38>;
			dump-gpio-start = <0x33>;
			dvfsrc-vcore-supply = <0x48>;
			host-index = <0x1>;
			interrupts = <0x0 0x67 0x4 0x0>;
			max-frequency = <0xbebc200>;
			no-mmc;
			no-sdio;
			ocr-voltage = <0x30000>;
			phandle = <0x1ee>;
			pinctrl-0 = <0x83>;
			pinctrl-1 = <0x84>;
			pinctrl-2 = <0x85>;
			pinctrl-names = "default", "state_uhs", "pull_down";
			reg = <0x0 0x11240000 0x0 0x1000 0x0 0x11e10000 0x0 0x1000>;
			req-vcore = <0x9eb10>;
			sd-uhs-ddr50;
			sd-uhs-sdr104;
			sd-uhs-sdr12;
			sd-uhs-sdr25;
			sd-uhs-sdr50;
			status = "okay";
			vmmc-supply = <0x86>;
			vqmmc-supply = <0x87>;
		};

		mmdvfs {
			clock-names = "disp", "cam", "img", "img2", "dpe", "ipe", "venc", "vdec", "mdp", "ccu", "TOP_MAINPLL_D4", "TOP_UNIVPLL_D6", "TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D5_D2", "TOP_TVDPLL_CK", "TOP_MAINPLL_D4_D2", "TOP_UNIVPLL_D4", "TOP_UNIVPLL_D5", "TOP_MMPLL_D7", "TOP_MMPLL_D4_D2", "TOP_MMPLL_D6", "TOP_MAINPLL_D6";
			clocks = <0x1e 0xc1 0x1e 0xc7 0x1e 0xc3 0x1e 0xc4 0x1e 0xc6 0x1e 0xc5 0x1e 0xf4 0x1e 0xf5 0x1e 0xc2 0x1e 0xc8 0x1e 0x9 0x1e 0x27 0x1e 0x1f 0x1e 0x23 0x1e 0x53 0x1e 0xa 0x1e 0x1e 0x1e 0x22 0x1e 0x50 0x1e 0x49 0x1e 0x4e 0x1e 0x12>;
			compatible = "mediatek,mmdvfs";
			dvfsrc-vcore-supply = <0x48>;
			mediatek,mux_cam = "TOP_UNIVPLL_D4_D2", "TOP_MMPLL_D7", "TOP_UNIVPLL_D5", "TOP_UNIVPLL_D4";
			mediatek,mux_ccu = "TOP_UNIVPLL_D4_D2", "TOP_MAINPLL_D6", "TOP_MMPLL_D7", "TOP_UNIVPLL_D5";
			mediatek,mux_disp = "TOP_UNIVPLL_D5_D2", "TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6", "TOP_MAINPLL_D4";
			mediatek,mux_dpe = "TOP_UNIVPLL_D4_D2", "TOP_MAINPLL_D6", "TOP_MMPLL_D6", "TOP_MAINPLL_D4";
			mediatek,mux_img = "TOP_MAINPLL_D4_D2", "TOP_MMPLL_D4_D2", "TOP_UNIVPLL_D6", "TOP_UNIVPLL_D4";
			mediatek,mux_img2 = "TOP_MAINPLL_D4_D2", "TOP_MMPLL_D4_D2", "TOP_UNIVPLL_D6", "TOP_UNIVPLL_D4";
			mediatek,mux_ipe = "TOP_MAINPLL_D4_D2", "TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6", "TOP_MAINPLL_D4";
			mediatek,mux_mdp = "TOP_MAINPLL_D4_D2", "TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6", "TOP_TVDPLL_CK";
			mediatek,mux_vdec = "TOP_UNIVPLL_D5_D2", "TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6", "TOP_MAINPLL_D4";
			mediatek,mux_venc = "TOP_MAINPLL_D4_D2", "TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6", "TOP_UNIVPLL_D4";
			mediatek,support_mux = "disp", "cam", "img", "img2", "dpe", "ipe", "venc", "vdec", "mdp", "ccu";
			operating-points-v2 = <0x92>;
		};

		mmdvfs-debug {
			compatible = "mediatek,mmdvfs-debug";
			disp-dev = <0x91>;
			dvfsrc-vcore-supply = <0x48>;
			force-step0 = <0x1>;
			release-step0 = <0x1>;
		};

		mml-test {
			compatible = "mediatek,mml-test";
			mediatek,mml = <0xf1>;
		};

		mml_aal0@1f00c000 {
			clock-names = "MDP_AAL0";
			clocks = <0x44 0x3>;
			comp-ids = <0x13>;
			compatible = "mediatek,mml_aal0", "mediatek,mt6893-mml_aal";
			interrupts = <0x0 0x1d9 0x4>;
			phandle = <0x22a>;
			reg = <0x0 0x1f00c000 0x0 0x1000>;
		};

		mml_aal1@1f00d000 {
			clock-names = "MDP_AAL1";
			clocks = <0x44 0x13>;
			comp-ids = <0x14>;
			compatible = "mediatek,mml_aal1", "mediatek,mt6893-mml_aal";
			interrupts = <0x0 0x1da 0x4>;
			phandle = <0x22b>;
			reg = <0x0 0x1f00d000 0x0 0x1000>;
		};

		mml_aal2@1f00e000 {
			clock-names = "MDP_AAL2";
			clocks = <0x44 0x9>;
			comp-ids = <0x15>;
			compatible = "mediatek,mml_aal2", "mediatek,mt6893-mml_aal";
			interrupts = <0x0 0x1db 0x4>;
			phandle = <0x22c>;
			reg = <0x0 0x1f00e000 0x0 0x1000>;
		};

		mml_aal3@1f00f000 {
			clock-names = "MDP_AAL3";
			clocks = <0x44 0x19>;
			comp-ids = <0x16>;
			compatible = "mediatek,mml_aal3", "mediatek,mt6893-mml_aal";
			interrupts = <0x0 0x1dc 0x4>;
			phandle = <0x22d>;
			reg = <0x0 0x1f00f000 0x0 0x1000>;
		};

		mml_color0@1f02c000 {
			clock-names = "MDP_COLOR0";
			clocks = <0x44 0xb>;
			comp-ids = <0x11>;
			compatible = "mediatek,mml_color0", "mediatek,mt6893-mml_color";
			interrupts = <0x0 0x22b 0x4>;
			phandle = <0x226>;
			reg = <0x0 0x1f02c000 0x0 0x1000>;
		};

		mml_color1@1f02d000 {
			clock-names = "MDP_COLOR1";
			clocks = <0x44 0x1b>;
			comp-ids = <0x12>;
			compatible = "mediatek,mml_color1", "mediatek,mt6893-mml_color";
			interrupts = <0x0 0x22c 0x4>;
			phandle = <0x227>;
			reg = <0x0 0x1f02d000 0x0 0x1000>;
		};

		mml_fg0@1f00a000 {
			clock-names = "MDP_FG0";
			clocks = <0x44 0x1>;
			comp-ids = <0xb>;
			compatible = "mediatek,mml_fg0", "mediatek,mt6893-mml_fg";
			interrupts = <0x0 0x1d7 0x4>;
			phandle = <0x228>;
			reg = <0x0 0x1f00a000 0x0 0x1000>;
		};

		mml_fg1@1f00b000 {
			clock-names = "MDP_FG1";
			clocks = <0x44 0x11>;
			comp-ids = <0xc>;
			compatible = "mediatek,mml_fg1", "mediatek,mt6893-mml_fg";
			interrupts = <0x0 0x1d8 0x4>;
			phandle = <0x229>;
			reg = <0x0 0x1f00b000 0x0 0x1000>;
		};

		mml_hdr0@1f010000 {
			clock-names = "MDP_HDR0";
			clocks = <0x44 0x2>;
			comp-ids = <0xf>;
			compatible = "mediatek,mml_hdr0", "mediatek,mt6893-mml_hdr";
			interrupts = <0x0 0x1dd 0x4>;
			phandle = <0x224>;
			reg = <0x0 0x1f010000 0x0 0x1000>;
		};

		mml_hdr1@1f011000 {
			clock-names = "MDP_HDR1";
			clocks = <0x44 0x12>;
			comp-ids = <0x10>;
			compatible = "mediatek,mml_hdr1", "mediatek,mt6893-mml_hdr";
			interrupts = <0x0 0x1de 0x4>;
			phandle = <0x225>;
			reg = <0x0 0x1f011000 0x0 0x1000>;
		};

		mml_mutex@1f001000 {
			aal0 = <0x13 0x0 0x6>;
			aal1 = <0x14 0x0 0x7>;
			aal2 = <0x15 0x0 0x8>;
			aal3 = <0x16 0x0 0x9>;
			camin = <0x3 0x0 0x1c>;
			camin2 = <0x4 0x0 0x1d>;
			camin3 = <0x5 0x0 0x1e>;
			camin4 = <0x6 0x0 0x1f>;
			clock-names = "MDP_MUTEX0";
			clocks = <0x44 0xf>;
			color0 = <0x11 0x1 0x0>;
			color1 = <0x12 0x1 0x1>;
			comp-ids = <0x2>;
			compatible = "mediatek,mml_mutex", "mediatek,mt6893-mml_mutex";
			fg0 = <0xb 0x0 0x4>;
			fg1 = <0xc 0x0 0x5>;
			hdr0 = <0xf 0x0 0xa>;
			hdr1 = <0x10 0x0 0xb>;
			mutex-comps = "rdma0", "rdma1", "rdma2", "rdma3", "fg0", "fg1", "aal0", "aal1", "aal2", "aal3", "hdr0", "hdr1", "rsz0", "rsz1", "rsz2", "rsz3", "wrot0", "wrot1", "wrot2", "wrot3", "tdshp0", "tdshp1", "tdshp2", "tdshp3", "tcc0", "tcc1", "tcc2", "tcc3", "camin", "camin2", "camin3", "camin4", "color0", "color1";
			mutex-ids = <0x7 0x4 0x8 0x5 0x9 0x6 0xa 0x7 0x3 0x0 0x4 0x1 0x5 0x2 0x6 0x3>;
			phandle = <0x21f>;
			rdma0 = <0x7 0x0 0x0>;
			rdma1 = <0x8 0x0 0x1>;
			rdma2 = <0x9 0x0 0x2>;
			rdma3 = <0xa 0x0 0x3>;
			reg = <0x0 0x1f001000 0x0 0x1000>;
			rsz0 = <0x17 0x0 0xc>;
			rsz1 = <0x18 0x0 0xd>;
			rsz2 = <0x19 0x0 0xe>;
			rsz3 = <0x1a 0x0 0xf>;
			tcc0 = <0x1f 0x0 0x18>;
			tcc1 = <0x20 0x0 0x19>;
			tcc2 = <0x21 0x0 0x1a>;
			tcc3 = <0x22 0x0 0x1b>;
			tdshp0 = <0x1b 0x0 0x14>;
			tdshp1 = <0x1c 0x0 0x15>;
			tdshp2 = <0x1d 0x0 0x16>;
			tdshp3 = <0x1e 0x0 0x17>;
			wrot0 = <0x23 0x0 0x10>;
			wrot1 = <0x24 0x0 0x11>;
			wrot2 = <0x25 0x0 0x12>;
			wrot3 = <0x26 0x0 0x13>;
		};

		mml_rdma0@1f006000 {
			clock-names = "MDP_RDMA0";
			clocks = <0x44 0x0>;
			comp-ids = <0x7>;
			compatible = "mediatek,mml_rdma0", "mediatek,mt6893-mml_rdma";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			event_frame_done = [01 33];
			event_frame_start = [01 00];
			event_poll = [02 bc];
			gpr_poll = [02];
			interconnect-names = "mml_dma";
			interconnects = <0xad 0x40040 0xad 0x10001>;
			iommus = <0xa8 0x20040>;
			mediatek,larb = <0x96 0x0>;
			phandle = <0x220>;
			reg = <0x0 0x1f006000 0x0 0x1000>;
		};

		mml_rdma1@1f007000 {
			clock-names = "MDP_RDMA1";
			clocks = <0x44 0x10>;
			comp-ids = <0x8>;
			compatible = "mediatek,mml_rdma1", "mediatek,mt6893-mml_rdma";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			event_frame_done = [01 32];
			event_frame_start = [01 01];
			event_poll = [02 bc];
			gpr_poll = [02];
			interconnect-names = "mml_dma";
			interconnects = <0xad 0x40060 0xad 0x10001>;
			iommus = <0xa8 0x20060>;
			mediatek,larb = <0x97 0x0>;
			phandle = <0x221>;
			reg = <0x0 0x1f007000 0x0 0x1000>;
		};

		mml_rdma2@1f008000 {
			clock-names = "MDP_RDMA2";
			clocks = <0x44 0x8>;
			comp-ids = <0x9>;
			compatible = "mediatek,mml_rdma2", "mediatek,mt6893-mml_rdma";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			event_frame_done = [01 31];
			event_frame_start = [01 02];
			event_poll = [02 bc];
			gpr_poll = [02];
			interconnect-names = "mml_dma";
			interconnects = <0xad 0x40041 0xad 0x10001>;
			iommus = <0xa8 0x20041>;
			mediatek,larb = <0x96 0x1>;
			phandle = <0x222>;
			reg = <0x0 0x1f008000 0x0 0x1000>;
		};

		mml_rdma3@1f009000 {
			clock-names = "MDP_RDMA3";
			clocks = <0x44 0x18>;
			comp-ids = <0xa>;
			compatible = "mediatek,mml_rdma3", "mediatek,mt6893-mml_rdma";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			event_frame_done = [01 30];
			event_frame_start = [01 03];
			event_poll = [02 bc];
			gpr_poll = [02];
			interconnect-names = "mml_dma";
			interconnects = <0xad 0x40061 0xad 0x10001>;
			iommus = <0xa8 0x20061>;
			mediatek,larb = <0x97 0x1>;
			phandle = <0x223>;
			reg = <0x0 0x1f009000 0x0 0x1000>;
		};

		mml_rsz0@1f012000 {
			clock-names = "MDP_RSZ0";
			clocks = <0x44 0x4>;
			comp-ids = <0x17>;
			compatible = "mediatek,mml_rsz0", "mediatek,mt6893-mml_rsz";
			phandle = <0x22e>;
			reg = <0x0 0x1f012000 0x0 0x1000>;
		};

		mml_rsz1@1f013000 {
			clock-names = "MDP_RSZ1";
			clocks = <0x44 0x14>;
			comp-ids = <0x18>;
			compatible = "mediatek,mml_rsz1", "mediatek,mt6893-mml_rsz";
			phandle = <0x22f>;
			reg = <0x0 0x1f013000 0x0 0x1000>;
		};

		mml_rsz2@1f014000 {
			clock-names = "MDP_RSZ2";
			clocks = <0x44 0xa>;
			comp-ids = <0x19>;
			compatible = "mediatek,mml_rsz2", "mediatek,mt6893-mml_rsz";
			phandle = <0x230>;
			reg = <0x0 0x1f014000 0x0 0x1000>;
		};

		mml_rsz3@1f015000 {
			clock-names = "MDP_RSZ3";
			clocks = <0x44 0x1a>;
			comp-ids = <0x1a>;
			compatible = "mediatek,mml_rsz3", "mediatek,mt6893-mml_rsz";
			phandle = <0x231>;
			reg = <0x0 0x1f015000 0x0 0x1000>;
		};

		mml_tcc0@1f01e000 {
			clock-names = "MDP_TCC0";
			clocks = <0x44 0x6>;
			comp-ids = <0x1f>;
			compatible = "mediatek,mml_tcc0", "mediatek,mt6893-mml_tcc";
			interrupts = <0x0 0x1eb 0x4>;
			phandle = <0x236>;
			reg = <0x0 0x1f01e000 0x0 0x1000>;
		};

		mml_tcc1@1f01f000 {
			clock-names = "MDP_TCC1";
			clocks = <0x44 0x16>;
			comp-ids = <0x20>;
			compatible = "mediatek,mml_tcc1", "mediatek,mt6893-mml_tcc";
			interrupts = <0x0 0x1ec 0x4>;
			phandle = <0x237>;
			reg = <0x0 0x1f01f000 0x0 0x1000>;
		};

		mml_tcc2@1f020000 {
			clock-names = "MDP_TCC2";
			clocks = <0x44 0xd>;
			comp-ids = <0x21>;
			compatible = "mediatek,mml_tcc2", "mediatek,mt6893-mml_tcc";
			interrupts = <0x0 0x1ed 0x4>;
			phandle = <0x238>;
			reg = <0x0 0x1f020000 0x0 0x1000>;
		};

		mml_tcc3@1f021000 {
			clock-names = "MDP_TCC3";
			clocks = <0x44 0x1d>;
			comp-ids = <0x22>;
			compatible = "mediatek,mml_tcc3", "mediatek,mt6893-mml_tcc";
			interrupts = <0x0 0x1ee 0x4>;
			phandle = <0x239>;
			reg = <0x0 0x1f021000 0x0 0x1000>;
		};

		mml_tdshp0@1f01a000 {
			clock-names = "MDP_TDSHP0";
			clocks = <0x44 0x5>;
			comp-ids = <0x1b>;
			compatible = "mediatek,mml_tdshp0", "mediatek,mt6893-mml_tdshp";
			interrupts = <0x0 0x1e7 0x4>;
			phandle = <0x232>;
			reg = <0x0 0x1f01a000 0x0 0x1000>;
		};

		mml_tdshp1@1f01b000 {
			clock-names = "MDP_TDSHP1";
			clocks = <0x44 0x15>;
			comp-ids = <0x1c>;
			compatible = "mediatek,mml_tdshp1", "mediatek,mt6893-mml_tdshp";
			interrupts = <0x0 0x1e8 0x4>;
			phandle = <0x233>;
			reg = <0x0 0x1f01b000 0x0 0x1000>;
		};

		mml_tdshp2@1f01c000 {
			clock-names = "MDP_TDSHP2";
			clocks = <0x44 0xc>;
			comp-ids = <0x1d>;
			compatible = "mediatek,mml_tdshp2", "mediatek,mt6893-mml_tdshp";
			interrupts = <0x0 0x1e9 0x4>;
			phandle = <0x234>;
			reg = <0x0 0x1f01c000 0x0 0x1000>;
		};

		mml_tdshp3@1f01d000 {
			clock-names = "MDP_TDSHP3";
			clocks = <0x44 0x1c>;
			comp-ids = <0x1e>;
			compatible = "mediatek,mml_tdshp3", "mediatek,mt6893-mml_tdshp";
			interrupts = <0x0 0x1ea 0x4>;
			phandle = <0x235>;
			reg = <0x0 0x1f01d000 0x0 0x1000>;
		};

		mml_wrot0@1f016000 {
			clock-names = "MDP_WROT0";
			clocks = <0x44 0x7>;
			comp-ids = <0x23>;
			compatible = "mediatek,mml_wrot0", "mediatek,mt6893-mml_wrot";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			event_frame_done = [01 23];
			event_pipe_sync = [02 76];
			event_poll = [02 bc];
			gpr_poll = [02];
			inlinerot = <0xf3 0xf4>;
			interconnect-names = "mml_dma";
			interconnects = <0xad 0x40042 0xad 0x10001>;
			iommus = <0xa8 0x20042>;
			mediatek,larb = <0x96 0x2>;
			phandle = <0x23a>;
			reg = <0x0 0x1f016000 0x0 0x1000>;
		};

		mml_wrot1@1f017000 {
			clock-names = "MDP_WROT1";
			clocks = <0x44 0x17>;
			comp-ids = <0x24>;
			compatible = "mediatek,mml_wrot1", "mediatek,mt6893-mml_wrot";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			event_frame_done = [01 22];
			event_pipe_sync = [02 76];
			event_poll = [02 bd];
			gpr_poll = [08];
			inlinerot = <0xf3 0xf4>;
			interconnect-names = "mml_dma";
			interconnects = <0xad 0x40062 0xad 0x10001>;
			iommus = <0xa8 0x20062>;
			mediatek,larb = <0x97 0x2>;
			phandle = <0x23b>;
			reg = <0x0 0x1f017000 0x0 0x1000>;
		};

		mml_wrot2@1f018000 {
			clock-names = "MDP_WROT2";
			clocks = <0x44 0xe>;
			comp-ids = <0x25>;
			compatible = "mediatek,mml_wrot2", "mediatek,mt6893-mml_wrot";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			event_frame_done = [01 21];
			event_pipe_sync = [02 77];
			event_poll = [02 bc];
			gpr_poll = [02];
			inlinerot = <0xf3 0xf4>;
			interconnect-names = "mml_dma";
			interconnects = <0xad 0x40043 0xad 0x10001>;
			interrupts = <0x0 0x1e5 0x4>;
			iommus = <0xa8 0x20043>;
			mediatek,larb = <0x96 0x3>;
			phandle = <0x23c>;
			reg = <0x0 0x1f018000 0x0 0x1000>;
		};

		mml_wrot3@1f019000 {
			clock-names = "MDP_WROT3";
			clocks = <0x44 0x1e>;
			comp-ids = <0x26>;
			compatible = "mediatek,mml_wrot3", "mediatek,mt6893-mml_wrot";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			event_frame_done = [01 20];
			event_pipe_sync = [02 77];
			event_poll = [02 bd];
			gpr_poll = [08];
			inlinerot = <0xf3 0xf4>;
			interconnect-names = "mml_dma";
			interconnects = <0xad 0x40063 0xad 0x10001>;
			interrupts = <0x0 0x1e6 0x4>;
			iommus = <0xa8 0x20063>;
			mediatek,larb = <0x97 0x3>;
			phandle = <0x23d>;
			reg = <0x0 0x1f019000 0x0 0x1000>;
		};

		mmlsys_config {
			#clock-cells = <0x1>;
			camin-clock-names = "MDP_IMG_DL_ASYNC0", "MDP_IMG0_IMG_DL_ASYNC0";
			camin-dl-relay = [09 20];
			camin2-clock-names = "MDP_IMG_DL_ASYNC1", "MDP_IMG0_IMG_DL_ASYNC1";
			camin2-dl-relay = [09 24];
			camin3-clock-names = "MDP_IMG_DL_ASYNC2", "MDP_IMG1_IMG_DL_ASYNC2";
			camin3-dl-relay = [09 28];
			camin4-clock-names = "MDP_IMG_DL_ASYNC3", "MDP_IMG1_IMG_DL_ASYNC3";
			camin4-dl-relay = [09 2c];
			clock-names = "MDP_IMG_DL_ASYNC0", "MDP_IMG_DL_ASYNC1", "MDP_IMG_DL_ASYNC2", "MDP_IMG_DL_ASYNC3", "MDP_IMG0_IMG_DL_ASYNC0", "MDP_IMG0_IMG_DL_ASYNC1", "MDP_IMG1_IMG_DL_ASYNC2", "MDP_IMG1_IMG_DL_ASYNC3", "MDP_APB_BUS", "MDP_APMCU_GALS", "MDP_RDMA0", "MDP_RDMA1", "MDP_RDMA2", "MDP_RDMA3";
			clocks = <0x44 0x25 0x44 0x26 0x44 0x27 0x44 0x29 0x44 0x30 0x44 0x31 0x44 0x32 0x44 0x33 0x44 0x1f 0x44 0x21 0x44 0x0 0x44 0x10 0x44 0x8 0x44 0x18>;
			comp-count = <0x27>;
			comp-ids = <0x1 0x3 0x4 0x5 0x6 0xd 0xe>;
			comp-names = "mmlsys", "camin", "camin2", "camin3", "camin4", "pq0_sout", "pq1_sout";
			comp-types = <0x1 0x3 0x3 0x3 0x3 0x2 0x2>;
			compatible = "mediatek,mt6893-mml";
			dbg-reg-names = "CG_CON0", "CG_SET0", "CG_CLR0", "CG_CON1", "CG_SET1", "CG_CLR1", "CG_CON2", "CG_SET2", "CG_CLR2", "CG_CON3", "CG_SET3", "CG_CLR3", "CG_CON4", "CG_SET4", "CG_CLR4", "ISP0_MOUT_EN", "ISP1_MOUT_EN", "ISP2_MOUT_EN", "ISP3_MOUT_EN", "RDMA0_MOUT_EN", "RDMA1_MOUT_EN", "RDMA2_MOUT_EN", "RDMA3_MOUT_EN", "PQ0_SEL_IN", "PQ1_SEL_IN", "PQ2_SEL_IN", "PQ3_SEL_IN", "PQ0_SOUT_SEL", "PQ1_SOUT_SEL", "AAL0_MOUT_EN", "AAL1_MOUT_EN", "TCC0_SOUT_SEL", "TCC1_SOUT_SEL", "HDR0_SEL_IN", "HDR1_SEL_IN", "RSZ0_SEL_IN", "RSZ1_SEL_IN", "RSZ2_SEL_IN", "RSZ3_SEL_IN", "WROT0_SEL_IN", "WROT1_SEL_IN", "WROT2_SEL_IN", "WROT3_SEL_IN", "MOUT_MASK0", "MOUT_MASK1", "MOUT_MASK2", "DL_VALID0", "DL_VALID1", "DL_VALID2", "DL_READY0", "DL_READY1", "DL_READY2";
			dbg-reg-offsets = <0x100 0x104 0x108 0x110 0x114 0x118 0x120 0x124 0x128 0x130 0x134 0x138 0x140 0x144 0x148 0xf10 0xf14 0xf18 0xf1c 0xf20 0xf24 0xf28 0xf2c 0xf30 0xf34 0xf38 0xf3c 0xf40 0xf44 0xf48 0xf4c 0xf50 0xf54 0xf58 0xf5c 0xf60 0xf64 0xf68 0xf6c 0xf70 0xf74 0xf78 0xf7c 0xfd0 0xfd4 0xfd8 0xfe0 0xfe8 0xfe8 0xff0 0xff4 0xff8>;
			dvfsrc-vcore-supply = <0x48>;
			mboxes = <0x55 0x6 0x0 0x1 0x55 0x7 0x0 0x1 0x55 0x8 0x0 0x1 0x55 0x9 0x0 0x1>;
			mmlsys-clock-names = "MDP_APB_BUS", "MDP_APMCU_GALS";
			mux-pins = <0x3 0xd0001 0xf100001 0x3000e 0x10f10 0x20003 0x150001 0xf100003 0x30016 0x10f10 0x4 0xd0001 0xf140001 0x4000e 0x10f14 0x20004 0x150001 0xf140003 0x40016 0x10f14 0x5 0xd0001 0xf180001 0x5000e 0x10f18 0x20005 0x150001 0xf180003 0x50016 0x10f18 0x6 0xd0001 0xf1c0001 0x6000e 0x10f1c 0x20006 0x150001 0xf1c0003 0x60016 0x10f1c 0x7 0xb0001 0xf200001 0x70023 0x10f20 0x8 0xc0001 0xf240001 0x80024 0x10f24 0x9 0x150001 0xf280001 0x90025 0x10f28 0x30009 0xf0001 0xf280000 0xa0016 0x10f2c 0x1000a 0x260001 0xf2c0003 0xa0010 0x10f2c 0xb 0xd0003 0xf300001 0x3000d 0x30f30 0x20004 0xd0003 0xf300003 0x5000d 0x30f30 0x40006 0xd0003 0xf300000 0xc000e 0x30f34 0x10003 0xe0003 0xf340002 0x4000e 0x30f34 0x30005 0xe0003 0xf340004 0x6000e 0x30f34 0x9 0x150003 0xf380001 0x30015 0x30f38 0x20004 0x150003 0xf380003 0x50015 0x30f38 0x40006 0x150003 0xf380000 0xa0016 0x30f3c 0x10003 0x160003 0xf3c0002 0x40016 0x30f3c 0x30005 0x160003 0xf3c0004 0x60016 0x30f3c 0xd 0xf0002 0xf400001 0xd0017 0x20f40 0xe 0x100002 0xf440001 0xe0018 0x20f44 0x13 0x170001 0xf480001 0x130023 0x10f48 0x20013 0x190001 0xf480000 0x140018 0x10f4c 0x10014 0x240001 0xf4c0002 0x14001a 0x10f4c 0x1f 0xf0002 0xf500001 0x1f0023 0x20f50 0x20 0x100002 0xf540001 0x200024 0x20f54 0xd 0xf0003 0xf580001 0x1f000f 0x30f58 0x20009 0xf0003 0xf580000 0xe0010 0x30f5c 0x10020 0x100003 0xf5c0002 0xa0010 0x30f5c 0xd 0x170003 0xf600001 0x130017 0x30f60 0xe 0x180003 0xf640001 0x140018 0x30f64 0x15 0x190003 0xf680001 0x130019 0x30f68 0x16 0x1a0003 0xf6c0001 0x14001a 0x30f6c 0x13 0x230003 0xf700001 0x1f0023 0x30f70 0x20007 0x230003 0xf700000 0x140024 0x30f74 0x10020 0x240003 0xf740002 0x80024 0x30f74 0x21 0x250003 0xf780001 0x90025 0x30f78 0x22 0x260003 0xf7c0001 0xa0026 0x30f7c>;
			operating-points-v2 = <0xf2>;
			phandle = <0xf1>;
			pq0_sout-clock-names = "MDP_RDMA0";
			pq1_sout-clock-names = "MDP_RDMA1";
			reg = <0x0 0x1f000000 0x0 0x1000>;
			topology = "mt6893";
		};

		mmqos-wrapper {
			compatible = "mediatek,mt6893-mmqos-wrapper";
		};

		mobicore {
			compatible = "trustonic,mobicore";
			interrupts = <0x0 0x1f8 0x1 0x0>;
			phandle = <0x1ba>;
			trustonic,real-drv = <0x1>;
		};

		msf@15010000 {
			clock-names = "MFB_CG_IMG_0", "MFB_CG_IMG_1", "MFB_CG_IMG_2";
			clocks = <0x16 0x0 0x16 0x5 0x16 0x3>;
			compatible = "mediatek,msf";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			dvfsrc-vcore-supply = <0x48>;
			interconnect-names = "mfb_qos_rdma0", "mfb_qos_rdma1", "mfb_qos_rdma2", "mfb_qos_rdma3", "mfb_qos_rdma4", "mfb_qos_rdma5", "mfb_qos_wdma0", "mfb_qos_wdma1";
			interconnects = <0xad 0x40132 0xad 0x10001 0xad 0x40133 0xad 0x10001 0xad 0x40134 0xad 0x10001 0xad 0x40135 0xad 0x10001 0xad 0x40136 0xad 0x10001 0xad 0x40137 0xad 0x10001 0xad 0x40138 0xad 0x10001 0xad 0x40139 0xad 0x10001>;
			interrupts = <0x0 0x15a 0x4 0x0>;
			iommus = <0xa8 0x20132 0xa8 0x20133 0xa8 0x20134 0xa8 0x20135 0xa8 0x20136 0xa8 0x20137 0xa8 0x20138 0xa8 0x20139>;
			mboxes = <0x55 0x14 0x0 0x1>;
			mediatek,larb = <0x9c>;
			msf_frame_done = [00 36];
			msf_token = [02 9a];
			operating-points-v2 = <0xae>;
			power-domains = <0xc 0x7>;
			reg = <0x0 0x15010000 0x0 0x1000>;
		};

		msfdl@15810000 {
			compatible = "mediatek,msfdl";
			interrupts = <0x0 0x1f5 0x4 0x0>;
			reg = <0x0 0x15810000 0x0 0x1000>;
		};

		mss@15012000 {
			compatible = "mediatek,mss";
			interrupts = <0x0 0x15d 0x4 0x0>;
			mboxes = <0x55 0x13 0x0 0x1>;
			mss_frame_done = [00 38];
			mss_token = [02 99];
			reg = <0x0 0x15012000 0x0 0x1000>;
		};

		mssdl@15812000 {
			compatible = "mediatek,mssdl";
			interrupts = <0x0 0x1f6 0x4 0x0>;
			reg = <0x0 0x15812000 0x0 0x1000>;
		};

		mt6885-afe-pcm@11210000 {
			apmixedsys = <0x1f>;
			clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_adda6_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_apll2_tuner_clk", "aud_tdm_clk", "aud_tml_clk", "aud_nle", "aud_dac_hires_clk", "aud_adc_hires_clk", "aud_adc_hires_tml", "aud_adda6_adc_hires_clk", "aud_3rd_dac_clk", "aud_3rd_dac_predis_clk", "aud_3rd_dac_tml", "aud_3rd_dac_hires_clk", "aud_infra_clk", "aud_infra_26m_clk", "top_mux_audio", "top_mux_audio_int", "top_mainpll_d4_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_2", "top_apll2_ck", "top_mux_aud_eng1", "top_apll1_d4", "top_mux_aud_eng2", "top_apll2_d4", "top_i2s0_m_sel", "top_i2s1_m_sel", "top_i2s2_m_sel", "top_i2s3_m_sel", "top_i2s4_m_sel", "top_i2s5_m_sel", "top_i2s6_m_sel", "top_i2s7_m_sel", "top_i2s8_m_sel", "top_i2s9_m_sel", "top_apll12_div0", "top_apll12_div1", "top_apll12_div2", "top_apll12_div3", "top_apll12_div4", "top_apll12_divb", "top_apll12_div5_lsb", "top_apll12_div5_msb", "top_apll12_div6", "top_apll12_div7", "top_apll12_div8", "top_apll12_div9", "top_mux_audio_h", "top_clk26m_clk";
			clocks = <0x1a 0x0 0x1a 0x7 0x1a 0x8 0x1a 0x6 0x1a 0x15 0x1a 0x1 0x1a 0x2 0x1a 0x4 0x1a 0x3 0x1a 0x5 0x1a 0x9 0x1a 0xa 0x1a 0x12 0x1a 0x13 0x1a 0x14 0x1a 0x16 0x1a 0x17 0x1a 0x18 0x1a 0x19 0x1a 0x1a 0x1d 0x22 0x1d 0x28 0x1e 0xdc 0x1e 0xdd 0x1e 0xb 0x1e 0xf0 0x1e 0x39 0x1e 0xf1 0x1e 0x3d 0x1e 0xec 0x1e 0x3b 0x1e 0xed 0x1e 0x3f 0x1e 0xff 0x1e 0x100 0x1e 0x101 0x1e 0x102 0x1e 0x103 0x1e 0x104 0x1e 0x105 0x1e 0x106 0x1e 0x107 0x1e 0x108 0x1e 0x10b 0x1e 0x10c 0x1e 0x10d 0x1e 0x10e 0x1e 0x10f 0x1e 0x110 0x1e 0x111 0x1e 0x112 0x1e 0x113 0x1e 0x114 0x1e 0x115 0x1e 0x116 0x1e 0xf9 0x1e 0x64>;
			compatible = "mediatek,mt6885-sound";
			infracfg = <0x1d>;
			interrupts = <0x0 0xca 0x4 0x0>;
			phandle = <0x124>;
			pinctrl-0 = <0x62>;
			pinctrl-1 = <0x63>;
			pinctrl-10 = <0x6c>;
			pinctrl-11 = <0x6d>;
			pinctrl-12 = <0x6e>;
			pinctrl-13 = <0x6f>;
			pinctrl-14 = <0x70>;
			pinctrl-15 = <0x71>;
			pinctrl-16 = <0x72>;
			pinctrl-17 = <0x73>;
			pinctrl-18 = <0x74>;
			pinctrl-19 = <0x75>;
			pinctrl-2 = <0x64>;
			pinctrl-3 = <0x65>;
			pinctrl-4 = <0x66>;
			pinctrl-5 = <0x67>;
			pinctrl-6 = <0x68>;
			pinctrl-7 = <0x69>;
			pinctrl-8 = <0x6a>;
			pinctrl-9 = <0x6b>;
			pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_mosi_ch34_off", "aud_dat_mosi_ch34_on", "aud_dat_miso0_off", "aud_dat_miso0_on", "aud_dat_miso1_off", "aud_dat_miso1_on", "aud_dat_miso2_off", "aud_dat_miso2_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on", "aud_gpio_i2s0_off", "aud_gpio_i2s0_on", "aud_gpio_i2s3_off", "aud_gpio_i2s3_on";
			power-domains = <0xc 0x10>;
			reg = <0x0 0x11210000 0x0 0x2000>;
			topckgen = <0x1e>;
		};

		mtee_svp {
			compatible = "medaitek,svp";
			phandle = <0x1f8>;

			MTEE {
				compatible = "mediatek,mtk_svp_on_mtee_support";
				phandle = <0x1f9>;
			};

			SecureVideoPath {
				compatible = "mediatek,mtk_sec_video_path_support";
				phandle = <0x1fa>;
			};
		};

		mtk-btcvsd-snd@18830000 {
			compatible = "mediatek,mtk-btcvsd-snd";
			disable_write_silence = <0x1>;
			interrupts = <0x0 0x175 0x4 0x0>;
			mediatek,infracfg = <0x1d>;
			mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
			phandle = <0x1fb>;
			reg = <0x0 0x18830000 0x0 0x2000 0x0 0x18840000 0x0 0x20000>;
		};

		mtk_apu_mdw {
			compatible = "mediatek, apu_mdw";
			dla_mask = <0xff>;
			dma_mask = <0xff>;
			dsp_mask = <0xff>;
			phandle = <0x203>;
			version = <0x1>;
		};

		mtk_apu_mem_code {
			compatible = "mediatek, apu_mem_code";
			dma-ranges = <0x3 0x0 0x3 0x0 0x1 0x0>;
			iommus = <0xaa 0x502a0>;
			mask = <0x3 0xffffffff>;
			phandle = <0x204>;
			type = <0x1>;
		};

		mtk_apu_mem_data {
			compatible = "mediatek, apu_mem_data";
			dma-ranges = <0x3 0x0 0x3 0x0 0x1 0x0>;
			iommus = <0xaa 0x502a0>;
			mask = <0x3 0xffffffff>;
			phandle = <0x205>;
			type = <0x2>;
		};

		mtk_composite_v4l2_1 {
			compatible = "mediatek,mtk_composite_v4l2_1";
			phandle = <0x217>;

			port@0 {

				endpoint {
					phandle = <0x7c>;
					remote-endpoint = <0xec>;
				};
			};

			port@1 {

				endpoint {
					phandle = <0x7d>;
					remote-endpoint = <0xed>;
				};
			};
		};

		mtk_composite_v4l2_2 {
			compatible = "mediatek,mtk_composite_v4l2_2";
			phandle = <0x218>;
		};

		mtk_iommu_debug {
			compatible = "mediatek,mt6893-iommu-debug";
			mediatek,iommus = <0xa7 0xa8 0xa9 0xaa>;
		};

		mtk_iommu_fake_aie@0 {
			compatible = "mediatek,mtk_iommu_fake_aie";
			iommus = <0xa7 0x2e>;
		};

		mtk_iommu_pseudo {
			compatible = "mediatek,mt6893-iommu-pseudo";
			mediatek,larbs = <0x94 0x95 0x96 0x97 0x98 0x99 0x9a 0x9b 0x9c 0x9d 0x9e 0x9f 0xa1 0xa2 0xa3 0xa4 0xa5>;
		};

		mtk_leds {
			phandle = <0x1c8>;

			backlight {
				label = "lcd-backlight";
				max-brightness = <0xff>;
				max-hw-brightness = <0x3ff>;
			};
		};

		mtk_sec_dmaheap {
			compatible = "mediatek,dmaheap-region-base";
			iommus = <0xa7 0x0>;
		};

		opp-table-cam {
			compatible = "operating-points-v2";
			phandle = <0xc3>;

			opp-0 {
				opp-hz = <0x0 0x1298be00>;
				opp-microvolt = <0x8c618>;
			};

			opp-1 {
				opp-hz = <0x0 0x175d7200>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x0 0x1dbe22c0>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x0 0x25317c00>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-ccu {
			compatible = "operating-points-v2";
			phandle = <0xef>;

			opp-0 {
				opp-hz = <0x0 0x1298be00>;
				opp-microvolt = <0x8c618>;
			};

			opp-1 {
				opp-hz = <0x0 0x15b23300>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x0 0x175d7200>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x0 0x1dbe22c0>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-disp {
			compatible = "operating-points-v2";
			phandle = <0x92>;

			opp-0 {
				opp-hz = <0x0 0xed77040>;
				opp-microvolt = <0x8c618>;
			};

			opp-1 {
				opp-hz = <0x0 0x1298be00>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x0 0x18cba800>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x0 0x208b4c80>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-dpe {
			compatible = "operating-points-v2";
			phandle = <0x1f2>;

			opp-0 {
				opp-hz = <0x0 0x1298be00>;
				opp-microvolt = <0x8c618>;
			};

			opp-1 {
				opp-hz = <0x0 0x15b23300>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x0 0x1b4c8680>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x0 0x208b4c80>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-img {
			compatible = "operating-points-v2";
			phandle = <0xae>;

			opp-0 {
				opp-hz = <0x0 0x1045a640>;
				opp-microvolt = <0x8c618>;
			};

			opp-1 {
				opp-hz = <0x0 0x1471c3c0>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x0 0x18cba800>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x0 0x25317c00>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-img2 {
			compatible = "operating-points-v2";
			phandle = <0x1f1>;

			opp-0 {
				opp-hz = <0x0 0x1045a640>;
				opp-microvolt = <0x8c618>;
			};

			opp-1 {
				opp-hz = <0x0 0x1471c3c0>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x0 0x18cba800>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x0 0x25317c00>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-ipe {
			compatible = "operating-points-v2";
			phandle = <0x1f3>;

			opp-0 {
				opp-hz = <0x0 0x1045a640>;
				opp-microvolt = <0x8c618>;
			};

			opp-1 {
				opp-hz = <0x0 0x1298be00>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x0 0x18cba800>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x0 0x208b4c80>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-mdp {
			compatible = "operating-points-v2";
			phandle = <0xf2>;

			opp-0 {
				opp-hz = <0x0 0x1045a640>;
				opp-microvolt = <0x8c618>;
			};

			opp-1 {
				opp-hz = <0x0 0x1298be00>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x0 0x18cba800>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x0 0x2367b880>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-vdec {
			compatible = "operating-points-v2";
			phandle = <0xb1>;

			opp-0 {
				opp-hz = <0x0 0xed77040>;
				opp-microvolt = <0x8c618>;
			};

			opp-1 {
				opp-hz = <0x0 0x1298be00>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x0 0x18cba800>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x0 0x208b4c80>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-venc {
			compatible = "operating-points-v2";
			phandle = <0xb2>;

			opp-0 {
				opp-hz = <0x0 0x1045a640>;
				opp-microvolt = <0x8c618>;
			};

			opp-1 {
				opp-hz = <0x0 0x1298be00>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x0 0x18cba800>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x0 0x25317c00>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table0 {
			compatible = "operating-points-v2";
			phandle = <0x88>;

			opp00 {
				opp-hz = <0x0 0x34cf4980>;
				opp-microvolt = <0xc3500>;
			};

			opp01 {
				opp-hz = <0x0 0x346479c0>;
				opp-microvolt = <0xc1c96>;
			};

			opp02 {
				opp-hz = <0x0 0x3408ec40>;
				opp-microvolt = <0xc042c>;
			};

			opp03 {
				opp-hz = <0x0 0x33ad5ec0>;
				opp-microvolt = <0xbebc2>;
			};

			opp04 {
				opp-hz = <0x0 0x3351d140>;
				opp-microvolt = <0xbd358>;
			};

			opp05 {
				opp-hz = <0x0 0x32e70180>;
				opp-microvolt = <0xbbaee>;
			};

			opp06 {
				opp-hz = <0x0 0x328b7400>;
				opp-microvolt = <0xba284>;
			};

			opp07 {
				opp-hz = <0x0 0x322fe680>;
				opp-microvolt = <0xb8a1a>;
			};

			opp08 {
				opp-hz = <0x0 0x31d45900>;
				opp-microvolt = <0xb71b0>;
			};

			opp09 {
				opp-hz = <0x0 0x312c8040>;
				opp-microvolt = <0xb5946>;
			};

			opp10 {
				opp-hz = <0x0 0x3093e9c0>;
				opp-microvolt = <0xb40dc>;
			};

			opp11 {
				opp-hz = <0x0 0x2ffb5340>;
				opp-microvolt = <0xb2872>;
			};

			opp12 {
				opp-hz = <0x0 0x2f62bcc0>;
				opp-microvolt = <0xb1008>;
			};

			opp13 {
				opp-hz = <0x0 0x2eca2640>;
				opp-microvolt = <0xaf79e>;
			};

			opp14 {
				opp-hz = <0x0 0x2e318fc0>;
				opp-microvolt = <0xadf34>;
			};

			opp15 {
				opp-hz = <0x0 0x2d98f940>;
				opp-microvolt = <0xac6ca>;
			};

			opp16 {
				opp-hz = <0x0 0x2d0062c0>;
				opp-microvolt = <0xaae60>;
			};

			opp17 {
				opp-hz = <0x0 0x2c67cc40>;
				opp-microvolt = <0xa95f6>;
			};

			opp18 {
				opp-hz = <0x0 0x2bcf35c0>;
				opp-microvolt = <0xa7d8c>;
			};

			opp19 {
				opp-hz = <0x0 0x2b369f40>;
				opp-microvolt = <0xa6522>;
			};

			opp20 {
				opp-hz = <0x0 0x2a9e08c0>;
				opp-microvolt = <0xa4cb8>;
			};

			opp21 {
				opp-hz = <0x0 0x2a057240>;
				opp-microvolt = <0xa344e>;
			};

			opp22 {
				opp-hz = <0x0 0x296cdbc0>;
				opp-microvolt = <0xa1be4>;
			};

			opp23 {
				opp-hz = <0x0 0x28d44540>;
				opp-microvolt = <0xa037a>;
			};

			opp24 {
				opp-hz = <0x0 0x283baec0>;
				opp-microvolt = <0x9eb10>;
			};

			opp25 {
				opp-hz = <0x0 0x26fb3f80>;
				opp-microvolt = <0x9d2a6>;
			};

			opp26 {
				opp-hz = <0x0 0x25ca1280>;
				opp-microvolt = <0x9ba3c>;
			};

			opp27 {
				opp-hz = <0x0 0x2498e580>;
				opp-microvolt = <0x9a1d2>;
			};

			opp28 {
				opp-hz = <0x0 0x23587640>;
				opp-microvolt = <0x98968>;
			};

			opp29 {
				opp-hz = <0x0 0x22274940>;
				opp-microvolt = <0x970fe>;
			};

			opp30 {
				opp-hz = <0x0 0x20f61c40>;
				opp-microvolt = <0x95894>;
			};

			opp31 {
				opp-hz = <0x0 0x1fb5ad00>;
				opp-microvolt = <0x9402a>;
			};

			opp32 {
				opp-hz = <0x0 0x1e848000>;
				opp-microvolt = <0x927c0>;
			};

			opp33 {
				opp-hz = <0x0 0x1d535300>;
				opp-microvolt = <0x90f56>;
			};

			opp34 {
				opp-hz = <0x0 0x1c12e3c0>;
				opp-microvolt = <0x8f6ec>;
			};

			opp35 {
				opp-hz = <0x0 0x1ae1b6c0>;
				opp-microvolt = <0x8de82>;
			};

			opp36 {
				opp-hz = <0x0 0x19b089c0>;
				opp-microvolt = <0x8c618>;
			};

			opp37 {
				opp-hz = <0x0 0x18701a80>;
				opp-microvolt = <0x8adae>;
			};

			opp38 {
				opp-hz = <0x0 0x173eed80>;
				opp-microvolt = <0x89544>;
			};

			opp39 {
				opp-hz = <0x0 0x160dc080>;
				opp-microvolt = <0x87cda>;
			};

			opp40 {
				opp-hz = <0x0 0x14dc9380>;
				opp-microvolt = <0x86470>;
			};
		};

		opp_table0 {
			compatible = "operating-points-v2";
			phandle = <0xb8>;

			opp-273000000 {
				opp-hz = <0x0 0x1045a640>;
				opp-microvolt = <0x8c618>;
			};

			opp-312000000 {
				opp-hz = <0x0 0x1298be00>;
				opp-microvolt = <0x927c0>;
			};

			opp-416000000 {
				opp-hz = <0x0 0x18cba800>;
				opp-microvolt = <0x9eb10>;
			};

			opp-458333000 {
				opp-hz = <0x0 0x1b519b48>;
				opp-microvolt = <0xb1008>;
			};

			opp-550000000 {
				opp-hz = <0x0 0x20c85580>;
				opp-microvolt = <0xb71b0>;
			};
		};

		opp_table1 {
			compatible = "operating-points-v2";
			phandle = <0xb9>;

			opp-208000000 {
				aging-volt = <0x30d4>;
				opp-hz = <0x0 0xc65d400>;
				opp-microvolt = <0x8c618>;
			};

			opp-312000000 {
				aging-volt = <0x30d4>;
				opp-hz = <0x0 0x1298be00>;
				opp-microvolt = <0x9eb10>;
			};

			opp-458333000 {
				aging-volt = <0x30d4>;
				opp-hz = <0x0 0x1b519b48>;
				opp-microvolt = <0xaae60>;
			};

			opp-550000000 {
				aging-volt = <0x493e>;
				opp-hz = <0x0 0x20c85580>;
				opp-microvolt = <0xb71b0>;
			};

			opp-687500000 {
				aging-volt = <0x493e>;
				opp-hz = <0x0 0x28fa6ae0>;
				opp-microvolt = <0xc3500>;
			};
		};

		opp_table2 {
			compatible = "operating-points-v2";
			phandle = <0xbd>;

			opp-208000000 {
				aging-volt = <0x30d4>;
				opp-hz = <0x0 0xc65d400>;
				opp-microvolt = <0x8c618>;
			};

			opp-312000000 {
				aging-volt = <0x30d4>;
				opp-hz = <0x0 0x1298be00>;
				opp-microvolt = <0x9eb10>;
			};

			opp-458333000 {
				aging-volt = <0x30d4>;
				opp-hz = <0x0 0x1b519b48>;
				opp-microvolt = <0xaae60>;
			};

			opp-550000000 {
				aging-volt = <0x493e>;
				opp-hz = <0x0 0x20c85580>;
				opp-microvolt = <0xb71b0>;
			};

			opp-624000000 {
				aging-volt = <0x493e>;
				opp-hz = <0x0 0x25317c00>;
				opp-microvolt = <0xc3500>;
			};
		};

		opp_table3 {
			compatible = "operating-points-v2";
			opp-shared;
			phandle = <0xc2>;

			opp-273000000 {
				aging-volt = <0x30d4>;
				opp-hz = <0x0 0x1045a640>;
				opp-microvolt = <0x8c618>;
			};

			opp-499200000 {
				aging-volt = <0x30d4>;
				opp-hz = <0x0 0x1dc13000>;
				opp-microvolt = <0x9eb10>;
			};

			opp-624000000 {
				aging-volt = <0x30d4>;
				opp-hz = <0x0 0x25317c00>;
				opp-microvolt = <0xaae60>;
			};

			opp-728000000 {
				aging-volt = <0x493e>;
				opp-hz = <0x0 0x2b646600>;
				opp-microvolt = <0xb71b0>;
			};

			opp-832000000 {
				aging-volt = <0x493e>;
				opp-hz = <0x0 0x31975000>;
				opp-microvolt = <0xc3500>;
			};
		};

		opp_table4 {
			compatible = "operating-points-v2";
			phandle = <0xbf>;

			opp-280000000 {
				aging-volt = <0x30d4>;
				opp-hz = <0x0 0x10b07600>;
				opp-microvolt = <0x8c618>;
			};

			opp-457000000 {
				aging-volt = <0x186a>;
				opp-hz = <0x0 0x1b3d4440>;
				opp-microvolt = <0x9eb10>;
			};

			opp-572000000 {
				aging-volt = <0x30d4>;
				opp-hz = <0x0 0x22180700>;
				opp-microvolt = <0xaae60>;
			};

			opp-700000000 {
				aging-volt = <0x493e>;
				opp-hz = <0x0 0x29b92700>;
				opp-microvolt = <0xb71b0>;
			};

			opp-800000000 {
				aging-volt = <0x493e>;
				opp-hz = <0x0 0x2faf0800>;
				opp-microvolt = <0xc3500>;
			};

			opp-900000000 {
				aging-volt = <0x493e>;
				dis_seg = <0x10>;
				opp-hz = <0x0 0x35a4e900>;
				opp-microvolt = <0xc96a8>;
			};
		};

		pericfg@10003000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt8192-pericfg", "syscon";
			phandle = <0x4c>;
			reg = <0x0 0x10003000 0x0 0x1000>;
		};

		pinctrl@10005000 {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "mediatek,mt6885-pinctrl", "syscon";
			gpio-controller;
			gpio-ranges = <0x2d 0x0 0x0 0xdc>;
			interrupt-controller;
			interrupts = <0x0 0xd4 0x4 0x0>;
			mediatek,eint = <0x43>;
			phandle = <0x2d>;
			reg = <0x0 0x10005000 0x0 0x1000 0x0 0x11c20000 0x0 0x1000 0x0 0x11d10000 0x0 0x1000 0x0 0x11e20000 0x0 0x1000 0x0 0x11e70000 0x0 0x1000 0x0 0x11ea0000 0x0 0x1000 0x0 0x11f20000 0x0 0x1000 0x0 0x11f30000 0x0 0x1000>;
			reg-names = "iocfg0", "iocfg_rm", "iocfg_bm", "iocfg_lm", "iocfg_lb", "iocfg_rt", "iocfg_lt", "iocfg_tm";

			aud_clk_mosi_off {
				phandle = <0x62>;

				pins_cmd0_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xd600>;
				};

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xd700>;
				};
			};

			aud_clk_mosi_on {
				phandle = <0x63>;

				pins_cmd0_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xd601>;
				};

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xd701>;
				};
			};

			aud_dat_miso0_off {
				phandle = <0x68>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xda00>;
				};
			};

			aud_dat_miso0_on {
				phandle = <0x69>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xda01>;
				};
			};

			aud_dat_miso1_off {
				phandle = <0x6a>;

				pins_cmd2_dat {
					bias-disable;
					input-enable;
					pinmux = <0xdb00>;
				};
			};

			aud_dat_miso1_on {
				phandle = <0x6b>;

				pins_cmd2_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xdb01>;
				};
			};

			aud_dat_miso2_off {
				phandle = <0x6c>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xc700>;
				};
			};

			aud_dat_miso2_on {
				phandle = <0x6d>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xc701>;
				};
			};

			aud_dat_mosi_ch34_off {
				phandle = <0x66>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xc400>;
				};
			};

			aud_dat_mosi_ch34_on {
				phandle = <0x67>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xc401>;
				};
			};

			aud_dat_mosi_off {
				phandle = <0x64>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xd800>;
				};

				pins_cmd2_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xd900>;
				};
			};

			aud_dat_mosi_on {
				phandle = <0x65>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xd801>;
				};

				pins_cmd2_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xd901>;
				};
			};

			aud_gpio_i2s0_off {
				phandle = <0x72>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x2200>;
				};
			};

			aud_gpio_i2s0_on {
				phandle = <0x73>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x2201>;
				};
			};

			aud_gpio_i2s3_off {
				phandle = <0x74>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x2000>;
				};

				pins_cmd2_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x2100>;
				};

				pins_cmd3_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x2300>;
				};
			};

			aud_gpio_i2s3_on {
				phandle = <0x75>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x2001>;
				};

				pins_cmd2_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x2101>;
				};

				pins_cmd3_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x2301>;
				};
			};

			aud_nle_mosi_off {
				phandle = <0x19c>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xc500>;
				};

				pins_cmd2_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xc600>;
				};
			};

			aud_nle_mosi_on {
				phandle = <0x19d>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xc501>;
				};

				pins_cmd2_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xc601>;
				};
			};

			aw36515default {
				phandle = <0x14e>;
			};

			aw36515hwen_high {
				phandle = <0x14f>;

				pins_cmd_dat {
					output-high;
					pinmux = <0xc00>;
					slew-rate = <0x1>;
				};
			};

			aw36515hwen_low {
				phandle = <0x150>;

				pins_cmd_dat {
					output-low;
					pinmux = <0xc00>;
					slew-rate = <0x1>;
				};
			};

			cam0@0 {
				phandle = <0xc5>;

				pins_cmd_dat {
					output-low;
					pinmux = <0x8300>;
					slew-rate = <0x1>;
				};
			};

			cam0@1 {
				phandle = <0xc6>;

				pins_cmd_dat {
					output-high;
					pinmux = <0x8300>;
					slew-rate = <0x1>;
				};
			};

			cam0@vcam2 {
				phandle = <0xe5>;

				pins_cmd_dat {
					output-low;
					pinmux = <0x8600>;
					slew-rate = <0x1>;
				};
			};

			cam0@vcam3 {
				phandle = <0xe6>;

				pins_cmd_dat {
					output-high;
					pinmux = <0x8600>;
					slew-rate = <0x1>;
				};
			};

			cam1@0 {
				phandle = <0xc7>;

				pins_cmd_dat {
					output-low;
					pinmux = <0x8f00>;
					slew-rate = <0x1>;
				};
			};

			cam1@1 {
				phandle = <0xc8>;

				pins_cmd_dat {
					output-high;
					pinmux = <0x8f00>;
					slew-rate = <0x1>;
				};
			};

			cam2@0 {
				phandle = <0xc9>;

				pins_cmd_dat {
					output-low;
					pinmux = <0x8200>;
					slew-rate = <0x1>;
				};
			};

			cam2@1 {
				phandle = <0xca>;

				pins_cmd_dat {
					output-high;
					pinmux = <0x8200>;
					slew-rate = <0x1>;
				};
			};

			cam2@2 {
				phandle = <0xcd>;

				pins_cmd_dat {
					output-low;
					pinmux = <0x8500>;
					slew-rate = <0x1>;
				};
			};

			cam2@3 {
				phandle = <0xce>;

				pins_cmd_dat {
					output-high;
					pinmux = <0x8500>;
					slew-rate = <0x1>;
				};
			};

			cam3@0 {
				phandle = <0xcb>;

				pins_cmd_dat {
					output-low;
					pinmux = <0x9100>;
					slew-rate = <0x1>;
				};
			};

			cam3@1 {
				phandle = <0xcc>;

				pins_cmd_dat {
					output-high;
					pinmux = <0x9100>;
					slew-rate = <0x1>;
				};
			};

			cam3@2 {
				phandle = <0xcf>;

				pins_cmd_dat {
					output-low;
					pinmux = <0x9400>;
					slew-rate = <0x1>;
				};
			};

			cam3@3 {
				phandle = <0xd0>;

				pins_cmd_dat {
					output-high;
					pinmux = <0x9400>;
					slew-rate = <0x1>;
				};
			};

			camdefault {
				phandle = <0xc4>;
			};

			camera_pins_cam0_mclk_2ma {
				phandle = <0xd2>;

				pins_cmd_dat {
					drive-strength = <0x0>;
					pinmux = <0x9601>;
				};
			};

			camera_pins_cam0_mclk_4ma {
				phandle = <0xd3>;

				pins_cmd_dat {
					drive-strength = <0x1>;
					pinmux = <0x9601>;
				};
			};

			camera_pins_cam0_mclk_6ma {
				phandle = <0xd4>;

				pins_cmd_dat {
					drive-strength = <0x2>;
					pinmux = <0x9601>;
				};
			};

			camera_pins_cam0_mclk_8ma {
				phandle = <0xd5>;

				pins_cmd_dat {
					drive-strength = <0x3>;
					pinmux = <0x9601>;
				};
			};

			camera_pins_cam0_mclk_off {
				phandle = <0xd1>;

				pins_cmd_dat {
					drive-strength = <0x1>;
					pinmux = <0x9600>;
				};
			};

			camera_pins_cam1_mclk_2ma {
				phandle = <0xd7>;

				pins_cmd_dat {
					drive-strength = <0x0>;
					pinmux = <0x9501>;
				};
			};

			camera_pins_cam1_mclk_4ma {
				phandle = <0xd8>;

				pins_cmd_dat {
					drive-strength = <0x1>;
					pinmux = <0x9501>;
				};
			};

			camera_pins_cam1_mclk_6ma {
				phandle = <0xd9>;

				pins_cmd_dat {
					drive-strength = <0x2>;
					pinmux = <0x9501>;
				};
			};

			camera_pins_cam1_mclk_8ma {
				phandle = <0xda>;

				pins_cmd_dat {
					drive-strength = <0x3>;
					pinmux = <0x9501>;
				};
			};

			camera_pins_cam1_mclk_off {
				phandle = <0xd6>;

				pins_cmd_dat {
					drive-strength = <0x1>;
					pinmux = <0x9500>;
				};
			};

			camera_pins_cam2_mclk_2ma {
				phandle = <0xdc>;

				pins_cmd_dat {
					drive-strength = <0x0>;
					pinmux = <0x8801>;
				};
			};

			camera_pins_cam2_mclk_4ma {
				phandle = <0xdd>;

				pins_cmd_dat {
					drive-strength = <0x1>;
					pinmux = <0x8801>;
				};
			};

			camera_pins_cam2_mclk_6ma {
				phandle = <0xde>;

				pins_cmd_dat {
					drive-strength = <0x2>;
					pinmux = <0x8801>;
				};
			};

			camera_pins_cam2_mclk_8ma {
				phandle = <0xdf>;

				pins_cmd_dat {
					drive-strength = <0x3>;
					pinmux = <0x8801>;
				};
			};

			camera_pins_cam2_mclk_off {
				phandle = <0xdb>;

				pins_cmd_dat {
					drive-strength = <0x1>;
					pinmux = <0x8800>;
				};
			};

			camera_pins_cam3_mclk_2ma {
				phandle = <0xe1>;

				pins_cmd_dat {
					drive-strength = <0x0>;
					pinmux = <0x9701>;
				};
			};

			camera_pins_cam3_mclk_4ma {
				phandle = <0xe2>;

				pins_cmd_dat {
					drive-strength = <0x1>;
					pinmux = <0x9701>;
				};
			};

			camera_pins_cam3_mclk_6ma {
				phandle = <0xe3>;

				pins_cmd_dat {
					drive-strength = <0x2>;
					pinmux = <0x9701>;
				};
			};

			camera_pins_cam3_mclk_8ma {
				phandle = <0xe4>;

				pins_cmd_dat {
					drive-strength = <0x3>;
					pinmux = <0x9701>;
				};
			};

			camera_pins_cam3_mclk_off {
				phandle = <0xe0>;

				pins_cmd_dat {
					drive-strength = <0x1>;
					pinmux = <0x9700>;
				};
			};

			extldo_en_high {
				phandle = <0x19f>;

				pins_cmd_dat {
					output-high;
					pinmux = <0x9300>;
				};
			};

			extldo_en_low {
				phandle = <0x1a0>;

				pins_cmd_dat {
					output-low;
					pinmux = <0x9300>;
				};
			};

			extldodefault {
				phandle = <0x19e>;
			};

			mmc0@0 {
				phandle = <0x81>;

				pins_clk {
					bias-pull-down = <0x66>;
					drive-strength = <0x4>;
					pinmux = <0xc001>;
				};

				pins_cmd_dat {
					bias-pull-up = <0x65>;
					drive-strength = <0x4>;
					input-enable;
					pinmux = <0xb801 0xbc01 0xb901 0xc101 0xba01 0xbd01 0xbb01 0xbe01 0xb701>;
				};

				pins_ds {
					bias-pull-down = <0x66>;
					drive-strength = <0x4>;
					pinmux = <0xbf01>;
				};

				pins_rst {
					bias-pull-up = <0x65>;
					drive-strength = <0x4>;
					pinmux = <0xc201>;
				};
			};

			mmc0@1 {
				phandle = <0x82>;

				pins_clk {
					bias-pull-down = <0x66>;
					drive-strength = <0x4>;
					pinmux = <0xc001>;
				};

				pins_cmd_dat {
					bias-pull-down = <0x66>;
					drive-strength = <0x4>;
					input-enable;
					pinmux = <0xb801 0xbc01 0xb901 0xc101 0xba01 0xbd01 0xbb01 0xbe01 0xb701>;
				};

				pins_ds {
					bias-pull-down = <0x66>;
					drive-strength = <0x4>;
					pinmux = <0xbf01>;
				};

				pins_rst {
					bias-pull-up = <0x65>;
					drive-strength = <0x4>;
					pinmux = <0xc201>;
				};
			};

			mmc0default {
				phandle = <0x80>;

				pins_clk {
					bias-pull-down = <0x66>;
					drive-strength = <0x4>;
					pinmux = <0xc001>;
				};

				pins_cmd_dat {
					bias-pull-up = <0x65>;
					drive-strength = <0x4>;
					input-enable;
					pinmux = <0xb801 0xbc01 0xb901 0xc101 0xba01 0xbd01 0xbb01 0xbe01 0xb701>;
				};

				pins_ds {
					bias-pull-down = <0x66>;
					drive-strength = <0x4>;
					pinmux = <0xbf01>;
				};

				pins_rst {
					bias-pull-up = <0x65>;
					drive-strength = <0x4>;
					pinmux = <0xc201>;
				};
			};

			mmc1@0 {
				phandle = <0x84>;

				pins_clk {
					bias-pull-down = <0x66>;
					drive-strength = <0x3>;
					pinmux = <0x3301>;
				};

				pins_cmd_dat {
					bias-pull-up = <0x65>;
					drive-strength = <0x3>;
					input-enable;
					pinmux = <0x3601 0x3801 0x3701 0x3501 0x3401>;
				};
			};

			mmc1@1 {
				phandle = <0x85>;

				pins_clk {
					bias-pull-down = <0x66>;
					drive-strength = <0x3>;
					pinmux = <0x3301>;
				};

				pins_cmd_dat {
					bias-pull-down = <0x66>;
					drive-strength = <0x3>;
					input-enable;
					pinmux = <0x3601 0x3801 0x3701 0x3501 0x3401>;
				};
			};

			mmc1default {
				phandle = <0x83>;

				pins_clk {
					bias-pull-down = <0x66>;
					drive-strength = <0x3>;
					pinmux = <0x3301>;
				};

				pins_cmd_dat {
					bias-pull-up = <0x65>;
					drive-strength = <0x3>;
					input-enable;
					pinmux = <0x3601 0x3801 0x3701 0x3501 0x3401>;
				};
			};

			vow_clk_miso_off {
				phandle = <0x70>;

				pins_cmd3_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xdb00>;
				};
			};

			vow_clk_miso_on {
				phandle = <0x71>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xdb02>;
				};
			};

			vow_dat_miso_off {
				phandle = <0x6e>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xda00>;
				};
			};

			vow_dat_miso_on {
				phandle = <0x6f>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xda02>;
				};
			};
		};

		power-controller@10006000 {
			#power-domain-cells = <0x1>;
			clock-names = "mfg", "isp", "isp2", "ipe", "vdec", "venc", "mdp", "disp", "audio", "adsp", "cam", "isp-0", "isp2-0", "ipe-0", "ipe-1", "ipe-2", "vdec-0", "vdec-1", "vdec-2", "vdec2-0", "vdec2-1", "vdec2-2", "venc-0", "venc2-0", "mdp-0", "mdp-1", "mdp-2", "mdp-3", "disp-0", "disp-1", "disp-2", "disp-3", "audio-0", "audio-1", "cam-0", "cam-1", "cam-2", "cam_rawa-0", "cam_rawb-0", "cam_rawc-0";
			clocks = <0x1e 0xd2 0x1e 0xc3 0x1e 0xc4 0x1e 0xc5 0x1e 0xf5 0x1e 0xf4 0x1e 0xc2 0x1e 0xc1 0x1e 0xdd 0x1e 0xf2 0x1e 0xc7 0x16 0x0 0x15 0x0 0xb 0x0 0xb 0x1 0xb 0x2 0x14 0x0 0x14 0x1 0x14 0x4 0x13 0x0 0x13 0x1 0x13 0x4 0x12 0x1 0x11 0x1 0x44 0x21 0x44 0x24 0x44 0x28 0x44 0x2c 0x45 0x32 0x45 0x30 0x45 0x31 0x45 0x33 0x1d 0x28 0x1d 0x22 0x10 0x0 0x10 0x2 0x10 0x3 0xf 0x0 0xe 0x0 0xd 0x0>;
			compatible = "mediatek,mt6893-scpsys", "syscon";
			infracfg = <0x1d>;
			phandle = <0xc>;
			reg = <0x0 0x10006000 0x0 0x1000>;
		};

		pwm@11006000 {
			clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM-HCLK-main", "PWM-main";
			clocks = <0x1d 0xa 0x1d 0xb 0x1d 0xc 0x1d 0xd 0x1d 0x9 0x1d 0xe>;
			compatible = "mediatek,pwm";
			interrupts = <0x0 0xd2 0x4 0x0>;
			mediatek,pwm-bclk-sw-ctrl-offset = <0xc>;
			mediatek,pwm-topclk-ctl-reg = <0x410>;
			mediatek,pwm-version = <0x1>;
			mediatek,pwm1-bclk-sw-ctrl-offset = <0x0>;
			mediatek,pwm2-bclk-sw-ctrl-offset = <0x2>;
			mediatek,pwm3-bclk-sw-ctrl-offset = <0x4>;
			mediatek,pwm4-bclk-sw-ctrl-offset = <0x6>;
			pwmsrcclk = <0x1d>;
			reg = <0x0 0x11006000 0x0 0x1000>;
		};

		pwm@1100e000 {
			#pwm-cells = <0x2>;
			clock-names = "main", "mm", "pwm_src";
			clocks = <0x1d 0x26 0x1e 0xe3 0x1e 0x6d>;
			compatible = "mediatek,disp_pwm0", "mediatek,mt6885-disp-pwm";
			interrupts = <0x0 0x97 0x4 0x0>;
			phandle = <0x1c4>;
			reg = <0x0 0x1100e000 0x0 0x1000>;
		};

		qos@0011bb00 {
			compatible = "mediatek,mt6893-qos";
			phandle = <0x199>;
			reg = <0x0 0x11bb00 0x0 0x100>;
		};

		regulator_vibrator {
			compatible = "regulator-vibrator";
			label = "vibrator";
			max-limit = <0x3a98>;
			max-volt = <0x30d400>;
			min-limit = <0xf>;
			min-volt = <0x231860>;
			vib-supply = <0x78>;
		};

		reserved@14004000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x14004000 0x0 0x1000>;
		};

		reserved@14104000 {
			compatible = "mediatek,reserved";
			reg = <0x0 0x14104000 0x0 0x1000>;
		};

		rsc@1b003000 {
			clock-names = "RSC_CLK_IPE_RSC", "RSC_CLK_IPE_LARB20";
			clocks = <0xb 0x5 0xb 0x1>;
			compatible = "mediatek,rsc";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			gce-event-names = "rsc_eof";
			gce-events = <0x54 0x83>;
			interrupts = <0x0 0x166 0x4 0x0>;
			iommus = <0xa7 0x20284 0xa7 0x20285>;
			mboxes = <0x55 0x12 0x0 0x1>;
			mediatek,larb = <0xa5>;
			power-domains = <0xc 0x9>;
			reg = <0x0 0x1b003000 0x0 0x1000>;
		};

		scp@10700000 {
			compatible = "mediatek,scp";
			core_0 = "enable";
			core_nums = <0x2>;
			interrupt-names = "ipc0", "ipc1", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
			interrupts = <0x0 0x1b2 0x4 0x0 0x0 0x1b3 0x4 0x0 0x0 0x1b4 0x4 0x0 0x0 0x1b5 0x4 0x0 0x0 0x1b6 0x4 0x0 0x0 0x1b7 0x4 0x0 0x0 0x1b8 0x4 0x0>;
			legacy_table = <0xb 0x18 0xc 0x19 0x22 0x1e>;
			mbox_count = <0x5>;
			memorydump = <0x180000 0x3c000 0x3f00 0x100 0x100000>;
			phandle = <0x1bd>;
			recv_table = <0x1 0x0 0x2 0x0 0x2 0x0 0x1a 0x0 0x7 0x1 0x2 0x0 0x8 0x1 0xa 0x0 0x9 0x1 0x1 0x0 0xa 0x1 0x2 0x0 0x1b 0x1 0x2 0x0 0x1c 0x1 0x5 0x0 0x5 0x1 0x1 0x1 0x22 0x1 0xa 0x0 0xc 0x2 0x1e 0x0 0x14 0x3 0xa 0x0 0x15 0x3 0x6 0x0 0x16 0x3 0x1 0x0 0x17 0x3 0x2 0x0 0xf 0x3 0x1 0x1 0x19 0x4 0x1e 0x0>;
			reg = <0x0 0x10500000 0x0 0x180000 0x0 0x10724000 0x0 0x1000 0x0 0x10721000 0x0 0x1000 0x0 0x10730000 0x0 0x1000 0x0 0x10740000 0x0 0x1000 0x0 0x10752000 0x0 0x1000 0x0 0x10760000 0x0 0x40000 0x0 0x107a5000 0x0 0x4 0x0 0x107fb000 0x0 0x100 0x0 0x107fb100 0x0 0x4 0x0 0x107fb10c 0x0 0x4 0x0 0x107a5020 0x0 0x4 0x0 0x107fc000 0x0 0x100 0x0 0x107fc100 0x0 0x4 0x0 0x107fc10c 0x0 0x4 0x0 0x107a5024 0x0 0x4 0x0 0x107fd000 0x0 0x100 0x0 0x107fd100 0x0 0x4 0x0 0x107fd10c 0x0 0x4 0x0 0x107a5028 0x0 0x4 0x0 0x107fe000 0x0 0x100 0x0 0x107fe100 0x0 0x4 0x0 0x107fe10c 0x0 0x4 0x0 0x107a502c 0x0 0x4 0x0 0x107ff000 0x0 0x100 0x0 0x107ff100 0x0 0x4 0x0 0x107ff10c 0x0 0x4 0x0 0x107a5030 0x0 0x4>;
			reg-names = "scp_sram_base", "scp_cfgreg", "scp_clkreg", "scp_cfgreg_core0", "scp_cfgreg_core1", "scp_bus_tracker", "scp_l1creg", "scp_cfgreg_sec", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_init", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_init", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_init", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_init", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_init";
			scp_feature_tbl = <0x0 0x5 0x1 0x1 0x1d 0x0 0x2 0x1a 0x0 0x3 0x0 0x0 0x4 0xc8 0x1 0x5 0x4d 0x0 0x6 0xc8 0x1 0x7 0xa 0x1 0x8 0x0 0x0 0x9 0x0 0x0 0xa 0x0 0x0 0xb 0x0 0x0 0xc 0x0 0x0 0xd 0xc8 0x0>;
			scp_mem_key = "mediatek,reserve-memory-scp_share";
			scp_mem_tbl = <0x0 0x0 0x0 0x1 0x4a700 0x0 0x2 0x100000 0x0 0x3 0x180000 0x0 0x4 0x19000 0x0 0x5 0xa000 0x0 0x8 0x10000 0x0 0x9 0x1000 0x0 0xa 0x2000 0x0>;
			scp_sramSize = <0x180000>;
			secure_dump = "disable";
			secure_dump_size = <0x0>;
			send_table = <0x0 0x0 0x9 0x3 0x1 0x2 0x4 0x1 0x1 0x5 0x1 0x2 0x6 0x1 0x1 0x1a 0x1 0x9 0x21 0x1 0xa 0xb 0x2 0x22 0xe 0x3 0x1 0xf 0x3 0x2 0x10 0x3 0x1 0x11 0x3 0x6 0x12 0x3 0x2 0x18 0x4 0x22>;
			status = "okay";
			twohart = <0x0>;
		};

		scp_adsp@10720000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt8192-scp_adsp", "syscon";
			phandle = <0x1bc>;
			reg = <0x0 0x10720000 0x0 0x1000>;
		};

		scp_clk_ctrl@10721000 {
			compatible = "mediatek,scp_clk_ctrl", "syscon";
			phandle = <0x5a>;
			reg = <0x0 0x10721000 0x0 0x1000>;
		};

		scp_dvfs {
			ccf-fmeter-support;
			clk-dbg-ver = "v1";
			clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6", "clk_pll_7";
			clocks = <0x1e 0xbf 0x1e 0x64 0x1e 0x22 0x1e 0x13 0x1e 0x12 0x1e 0x27 0x1e 0xa 0x1e 0xf 0x1e 0x1f>;
			compatible = "mediatek,scp_dvfs";
			do-ulposc-cali;
			dvfs-opp = <0x8c618 0xb71b0 0x0 0x10 0xc4 0x2 0x0 0x927c0 0xb71b0 0x1 0x108 0x104 0x6 0x0 0x9eb10 0xb71b0 0x2 0x204 0x118 0x7 0x0 0xb1008 0xb71b0 0x3 0x302 0x168 0x3 0x0 0xb1008 0xb71b0 0x3 0x302 0x1a0 0x4 0x3>;
			dvfsrc-vscp-supply = <0x49>;
			fmeter_clksys = <0x1e>;
			gpio-base = <0x2d>;
			gpio-vreq = <0x410 0x7 0x18>;
			gpio-vreq-mode = <0x1>;
			pmic = <0x57>;
			pmic-sshub-support;
			scp-clk-hw-ver = "v1";
			scp-cores = <0x2>;
			scp_clk_ctrl = <0x5a>;
			sshub-vcore-supply = <0x58>;
			sshub-vsram-supply = <0x59>;
			ulposc-cali-config = <0x5aeb40 0x3002900 0x43 0x3ceb40 0x2900 0x43 0x52eb40 0x2900 0x43>;
			ulposc-cali-num = <0x3>;
			ulposc-cali-target = <0xc4 0x118 0x168>;
			ulposc-cali-ver = "v1";
			ulposc_clksys = <0x1f>;
			vow-lp-en-gear = <0x2>;
		};

		scp_infra@10001000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,scpinfra";
			phandle = <0x1a1>;
			reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x10000000 0x0 0x1000>;
		};

		scpsys@10006000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-scpsys-clk", "syscon";
			phandle = <0x8b>;
			reg = <0x0 0x10006000 0x0 0x1000 0x0 0x10001000 0x0 0x1000 0x0 0x10000000 0x0 0x1000>;
		};

		security_ao@1001a000 {
			compatible = "mediatek,security_ao";
			reg = <0x0 0x1001a000 0x0 0x1000>;
		};

		seninf1@1a004000 {
			compatible = "mediatek,seninf1";
			reg = <0x0 0x1a004000 0x0 0x1000>;
		};

		seninf2@1a005000 {
			compatible = "mediatek,seninf2";
			reg = <0x0 0x1a005000 0x0 0x1000>;
		};

		seninf3@1a006000 {
			compatible = "mediatek,seninf3";
			reg = <0x0 0x1a006000 0x0 0x1000>;
		};

		seninf4@1a007000 {
			compatible = "mediatek,seninf4";
			reg = <0x0 0x1a007000 0x0 0x1000>;
		};

		seninf5@1a008000 {
			compatible = "mediatek,seninf5";
			reg = <0x0 0x1a008000 0x0 0x1000>;
		};

		seninf6@1a009000 {
			compatible = "mediatek,seninf6";
			reg = <0x0 0x1a009000 0x0 0x1000>;
		};

		seninf7@1a00a000 {
			compatible = "mediatek,seninf7";
			reg = <0x0 0x1a00a000 0x0 0x1000>;
		};

		seninf8@1a00b000 {
			compatible = "mediatek,seninf8";
			reg = <0x0 0x1a00b000 0x0 0x1000>;
		};

		seninf_top@1a004000 {
			clock-names = "CAMSYS_SENINF_CGPDN", "TOP_MUX_SENINF", "TOP_MUX_SENINF1", "TOP_MUX_SENINF2", "TOP_MUX_SENINF3", "TOP_MUX_CAMTG", "TOP_MUX_CAMTG2", "TOP_MUX_CAMTG3", "TOP_MUX_CAMTG4", "TOP_MUX_CAMTG5", "TOP_MUX_CAMTG6", "TOP_CLK26M", "TOP_UNIVP_192M_D8", "TOP_UNIVPLL_D6_D8", "TOP_UNIVP_192M_D4", "TOP_F26M_CK_D2", "TOP_UNIVP_192M_D16", "TOP_UNIVP_192M_D32";
			clocks = <0x10 0x6 0x1e 0xe7 0x1e 0xe8 0x1e 0xe9 0x1e 0xea 0x1e 0xd3 0x1e 0xd4 0x1e 0xd5 0x1e 0xd6 0x1e 0xfa 0x1e 0xfb 0x1e 0x64 0x1e 0x30 0x1e 0x2a 0x1e 0x2f 0x1e 0x6a 0x1e 0x31 0x1e 0x32>;
			compatible = "mediatek,seninf_top";
			dvfsrc-vcore-supply = <0x48>;
			mediatek,platform = "mt6893";
			mediatek,seninf_max_num = [38 00];
			operating-points-v2 = <0xc3>;
			phandle = <0x20f>;
			power-domains = <0xc 0x12>;
			reg = <0x0 0x1a004000 0x0 0x1000>;
		};

		serial@11002000 {
			clock-names = "baud", "bus";
			clocks = <0xa 0x1d 0xf>;
			compatible = "mediatek,mt6577-uart";
			dma-names = "tx", "rx";
			dmas = <0x5c 0x0 0x5c 0x1>;
			interrupts = <0x0 0x6d 0x4 0x0>;
			phandle = <0x1c0>;
			reg = <0x0 0x11002000 0x0 0x1000>;
		};

		serial@11003000 {
			clock-names = "baud", "bus";
			clocks = <0xa 0x1d 0x10>;
			compatible = "mediatek,mt6577-uart";
			dma-names = "tx", "rx";
			dmas = <0x5c 0x0 0x5c 0x1>;
			interrupts = <0x0 0x6e 0x4 0x0>;
			phandle = <0x1c1>;
			reg = <0x0 0x11003000 0x0 0x1000>;
		};

		sleep@10006000 {
			compatible = "mediatek,sleep", "syscon";
			phandle = <0x4d>;
			reg = <0x0 0x10006000 0x0 0x1000>;
		};

		smi-common@1411f000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x45 0x30 0x45 0x31 0x45 0x32 0x45 0x33>;
			compatible = "mediatek,mt6893-smi-common", "mediatek,smi-common", "syscon";
			mediatek,cmdq = <0x54>;
			mediatek,common-id = <0x0>;
			operating-points-v2 = <0x92>;
			phandle = <0x93>;
			power-domains = <0xc 0xf>;
			reg = <0x0 0x1411f000 0x0 0x1000>;
			smi-common;
		};

		smi-dbg {
			compatible = "mediatek,mtk-smi-dbg";
			mediatek-common-supply = <0x93>;
			mediatek-larb-supply = <0x94 0x95 0x96 0x97 0x98 0x99 0x9a 0x9b 0x9c 0x9d 0x9e 0x9f 0xa0 0xa1 0xa2 0xa3 0xa4 0xa5>;
		};

		smi-larb0@14118000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x45 0x30 0x45 0x31 0x45 0x32 0x45 0x33>;
			compatible = "mediatek,smi_larb0", "mediatek,mt6893-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x0>;
			mediatek,smi = <0x93>;
			phandle = <0x94>;
			power-domains = <0xc 0xf>;
			reg = <0x0 0x14118000 0x0 0x1000>;
		};

		smi-larb11@1582e000 {
			clock-names = "apb", "smi";
			clocks = <0x15 0x0 0x15 0x0>;
			compatible = "mediatek,smi_larb11", "mediatek,mt6893-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0xb>;
			mediatek,smi = <0x93>;
			phandle = <0x9d>;
			power-domains = <0xc 0x8>;
			reg = <0x0 0x1582e000 0x0 0x1000>;
		};

		smi-larb13@1a001000 {
			clock-names = "apb", "smi";
			clocks = <0x10 0x0 0x10 0x0>;
			compatible = "mediatek,smi_larb13", "mediatek,mt6893-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0xd>;
			mediatek,smi = <0xa6>;
			phandle = <0x9e>;
			power-domains = <0xc 0x12>;
			reg = <0x0 0x1a001000 0x0 0x1000>;
		};

		smi-larb14@1a002000 {
			clock-names = "apb", "smi";
			clocks = <0x10 0x2 0x10 0x2>;
			compatible = "mediatek,smi_larb14", "mediatek,mt6893-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0xe>;
			mediatek,smi = <0x93>;
			phandle = <0x9f>;
			power-domains = <0xc 0x12>;
			reg = <0x0 0x1a002000 0x0 0x1000>;
		};

		smi-larb15@1a003000 {
			clock-names = "apb", "smi";
			clocks = <0x10 0x3 0x10 0x3>;
			compatible = "mediatek,smi_larb15", "mediatek,mt6893-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0xf>;
			mediatek,smi = <0x93>;
			phandle = <0xa0>;
			power-domains = <0xc 0x12>;
			reg = <0x0 0x1a003000 0x0 0x1000>;
		};

		smi-larb16@1a00f000 {
			clock-names = "apb", "smi";
			clocks = <0xf 0x0 0xf 0x0>;
			compatible = "mediatek,smi_larb16", "mediatek,mt6893-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x10>;
			mediatek,smi = <0xa6>;
			phandle = <0xa1>;
			power-domains = <0xc 0x13>;
			reg = <0x0 0x1a00f000 0x0 0x1000>;
		};

		smi-larb17@1a010000 {
			clock-names = "apb", "smi";
			clocks = <0xe 0x0 0xe 0x0>;
			compatible = "mediatek,smi_larb17", "mediatek,mt6893-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x11>;
			mediatek,smi = <0x93>;
			phandle = <0xa2>;
			power-domains = <0xc 0x14>;
			reg = <0x0 0x1a010000 0x0 0x1000>;
		};

		smi-larb18@1a011000 {
			clock-names = "apb", "smi";
			clocks = <0xd 0x0 0xd 0x0>;
			compatible = "mediatek,smi_larb18", "mediatek,mt6893-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x12>;
			mediatek,smi = <0xa6>;
			phandle = <0xa3>;
			power-domains = <0xc 0x15>;
			reg = <0x0 0x1a011000 0x0 0x1000>;
		};

		smi-larb19@1b10f000 {
			clock-names = "apb", "smi";
			clocks = <0xb 0x2 0xb 0x0>;
			compatible = "mediatek,smi_larb19", "mediatek,mt6893-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x13>;
			mediatek,smi = <0x93>;
			phandle = <0xa4>;
			power-domains = <0xc 0x9>;
			reg = <0x0 0x1b10f000 0x0 0x1000>;
		};

		smi-larb1@14119000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x45 0x30 0x45 0x31 0x45 0x32 0x45 0x33>;
			compatible = "mediatek,smi_larb1", "mediatek,mt6893-smi-larb", "mediatek,smi-larb";
			init-power-on;
			mediatek,larb-id = <0x1>;
			mediatek,smi = <0x93>;
			phandle = <0x95>;
			power-domains = <0xc 0xf>;
			reg = <0x0 0x14119000 0x0 0x1000>;
		};

		smi-larb20@1b00f000 {
			clock-names = "apb", "smi";
			clocks = <0xb 0x2 0xb 0x1>;
			compatible = "mediatek,smi_larb20", "mediatek,mt6893-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x14>;
			mediatek,smi = <0x93>;
			phandle = <0xa5>;
			power-domains = <0xc 0x9>;
			reg = <0x0 0x1b00f000 0x0 0x1000>;
		};

		smi-larb2@1f003000 {
			clock-names = "apb", "smi", "gals0";
			clocks = <0x44 0x24 0x44 0x28 0x44 0x2c>;
			compatible = "mediatek,smi_larb2", "mediatek,mt6893-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x2>;
			mediatek,smi = <0xa6>;
			phandle = <0x96>;
			power-domains = <0xc 0xe>;
			reg = <0x0 0x1f003000 0x0 0x1000>;
		};

		smi-larb3@1f004000 {
			clock-names = "apb", "smi", "gals0";
			clocks = <0x44 0x24 0x44 0x28 0x44 0x2c>;
			compatible = "mediatek,smi_larb3", "mediatek,mt6893-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x3>;
			mediatek,smi = <0xa6>;
			phandle = <0x97>;
			power-domains = <0xc 0xe>;
			reg = <0x0 0x1f004000 0x0 0x1000>;
		};

		smi-larb4@1602e000 {
			clock-names = "apb", "smi";
			clocks = <0x13 0x0 0x13 0x0>;
			compatible = "mediatek,smi_larb4", "mediatek,mt6893-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x4>;
			mediatek,smi = <0xa6>;
			phandle = <0x98>;
			power-domains = <0xc 0xb>;
			reg = <0x0 0x1602e000 0x0 0x1000>;
		};

		smi-larb5@1600d000 {
			clock-names = "apb", "smi";
			clocks = <0x14 0x0 0x14 0x0>;
			compatible = "mediatek,smi_larb5", "mediatek,mt6893-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x5>;
			mediatek,smi = <0x93>;
			phandle = <0x99>;
			power-domains = <0xc 0xa>;
			reg = <0x0 0x1600d000 0x0 0x1000>;
		};

		smi-larb7@17010000 {
			clock-names = "apb", "smi";
			clocks = <0x12 0x1 0x12 0x1>;
			compatible = "mediatek,smi_larb7", "mediatek,mt6893-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x7>;
			mediatek,smi = <0x93>;
			phandle = <0x9a>;
			power-domains = <0xc 0xc>;
			reg = <0x0 0x17010000 0x0 0x1000>;
		};

		smi-larb8@17810000 {
			clock-names = "apb", "smi";
			clocks = <0x11 0x1 0x11 0x1>;
			compatible = "mediatek,smi_larb8", "mediatek,mt6893-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x8>;
			mediatek,smi = <0xa6>;
			phandle = <0x9b>;
			power-domains = <0xc 0xd>;
			reg = <0x0 0x17810000 0x0 0x1000>;
		};

		smi-larb9@1502e000 {
			clock-names = "apb", "smi";
			clocks = <0x16 0x0 0x16 0x0>;
			compatible = "mediatek,smi_larb9", "mediatek,mt6893-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x9>;
			mediatek,smi = <0xa6>;
			phandle = <0x9c>;
			power-domains = <0xc 0x7>;
			reg = <0x0 0x1502e000 0x0 0x1000>;
		};

		snd_scp_ultra {
			compatible = "mediatek,snd_scp_ultra";
			phandle = <0x1d3>;
			scp_ultra_dl_memif_id = <0x7>;
			scp_ultra_ul_memif_id = <0xf>;
		};

		spi@1100a000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x1e 0x10 0x1e 0xd8 0x1d 0x16>;
			compatible = "mediatek,mt6765-spi";
			interrupts = <0x0 0x9f 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x1c3>;
			reg = <0x0 0x1100a000 0x0 0x100>;
		};

		spi@11010000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x1e 0x10 0x1e 0xd8 0x1d 0x29>;
			compatible = "mediatek,mt6765-spi";
			interrupts = <0x0 0xa0 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x1c5>;
			reg = <0x0 0x11010000 0x0 0x100>;
		};

		spi@11012000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x1e 0x10 0x1e 0xd8 0x1d 0x2b>;
			compatible = "mediatek,mt6765-spi";
			interrupts = <0x0 0xa1 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x1c6>;
			reg = <0x0 0x11012000 0x0 0x100>;
		};

		spi@11013000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x1e 0x10 0x1e 0xd8 0x1d 0x2c>;
			compatible = "mediatek,mt6765-spi";
			interrupts = <0x0 0xa2 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x1c7>;
			reg = <0x0 0x11013000 0x0 0x100>;
		};

		spi@11018000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x1e 0x10 0x1e 0xd8 0x1d 0x38>;
			compatible = "mediatek,mt6765-spi";
			interrupts = <0x0 0xa3 0x4 0x0>;
			mediatek,pad-select = <0x2>;
			phandle = <0x1cd>;
			reg = <0x0 0x11018000 0x0 0x100>;
		};

		spi@11019000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x1e 0x10 0x1e 0xd8 0x1d 0x39>;
			compatible = "mediatek,mt6765-spi";
			interrupts = <0x0 0xa4 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x1ce>;
			reg = <0x0 0x11019000 0x0 0x100>;
		};

		spi@1101d000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x1e 0x10 0x1e 0xd8 0x1d 0x51>;
			compatible = "mediatek,mt6765-spi";
			interrupts = <0x0 0xa5 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x1cf>;
			reg = <0x0 0x1101d000 0x0 0x100>;
		};

		spi@1101e000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x1e 0x10 0x1e 0xd8 0x1d 0x52>;
			compatible = "mediatek,mt6765-spi";
			interrupts = <0x0 0xa6 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x1d0>;
			reg = <0x0 0x1101e000 0x0 0x100>;
		};

		spmi@10027000 {
			assigned-clock-parents = <0x1e 0x70>;
			assigned-clocks = <0x1e 0xde>;
			clock-names = "pmif_sys_ck", "pmif_tmr_ck", "spmimst_clk_mux";
			clocks = <0x1d 0x1 0x1d 0x0 0x1e 0xfd>;
			compatible = "mediatek,mt6893-spmi";
			phandle = <0x11e>;
			reg = <0x0 0x10027000 0x0 0xe00 0x0 0x10029000 0x0 0x100>;
			reg-names = "pmif", "spmimst";

			mt6315@3 {
				compatible = "mediatek,mt6315", "mtk,spmi-pmic";
				phandle = <0x1a8>;
				reg = <0x3 0x0 0xb 0x1>;

				extbuck_debug {
					compatible = "mediatek,extbuck-debug";
				};

				mt6315_3_regulator {
					buck-size = <0x3>;
					buck1-modeset-mask = <0x3>;
					compatible = "mediatek,mt6315_3-regulator";
					phandle = <0x1a9>;

					3_vbuck1 {
						phandle = <0x4e>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "vbuck1";
						regulator-enable-ramp-delay = <0x100>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "3_vbuck1";
					};

					3_vbuck3 {
						phandle = <0x50>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "vbuck3";
						regulator-enable-ramp-delay = <0x100>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "3_vbuck3";
					};

					3_vbuck4 {
						phandle = <0x4f>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "vbuck4";
						regulator-enable-ramp-delay = <0x100>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "3_vbuck4";
					};
				};
			};

			mt6315@6 {
				compatible = "mediatek,mt6315", "mtk,spmi-pmic";
				phandle = <0x1aa>;
				reg = <0x6 0x0 0xb 0x1>;

				extbuck_debug {
					compatible = "mediatek,extbuck-debug";
				};

				mt6315_6_regulator {
					buck-size = <0x1>;
					buck1-modeset-mask = <0xf>;
					compatible = "mediatek,mt6315_6-regulator";
					phandle = <0x1ab>;

					6_vbuck1 {
						phandle = <0x39>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "vbuck1";
						regulator-enable-ramp-delay = <0x100>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "6_vbuck1";
					};
				};
			};

			mt6315@7 {
				compatible = "mediatek,mt6315", "mtk,spmi-pmic";
				phandle = <0x1ac>;
				reg = <0x7 0x0 0xb 0x1>;

				extbuck_debug {
					compatible = "mediatek,extbuck-debug";
				};

				mt6315_7_regulator {
					buck-size = <0x3>;
					buck1-modeset-mask = <0x3>;
					compatible = "mediatek,mt6315_7-regulator";
					phandle = <0x1ad>;

					7_vbuck1 {
						phandle = <0x8e>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-compatible = "vbuck1";
						regulator-enable-ramp-delay = <0x100>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "7_vbuck1";
					};

					7_vbuck3 {
						phandle = <0x3a>;
						regulator-always-on;
						regulator-compatible = "vbuck3";
						regulator-enable-ramp-delay = <0x100>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "7_vbuck3";
					};

					7_vbuck4 {
						phandle = <0x1ae>;
						regulator-always-on;
						regulator-compatible = "vbuck4";
						regulator-enable-ramp-delay = <0x100>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "7_vbuck4";
					};
				};
			};
		};

		srclken-rc@10006500 {
			bt-ctl = "XO_WCN";
			compatible = "mediatek,srclken-rc";
			dpidle-ctl = "XO_SOC";
			gps-ctl = "XO_WCN";
			mcu-ctl = "XO_WCN";
			mediatek,enable;
			mediatek,subsys-ctl = "suspend", "rf", "dpidle", "md", "gps", "bt", "wifi", "mcu", "coant", "nfc", "ufs", "scp", "rsv";
			nfc-ctl = "XO_NFC";
			phandle = <0x11f>;
			reg = <0x0 0x10006500 0x0 0x100 0x0 0x10006e00 0x0 0x100>;
			rf-ctl = "XO_CEL";
			suspend-ctl = "XO_SOC";
			wifi-ctl = "XO_WCN";
		};

		sspm@10400000 {
			compatible = "mediatek,sspm";
			interrupt-names = "ipc", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
			interrupts = <0x0 0xf1 0x4 0x0 0x0 0xf4 0x4 0x0 0x0 0xf5 0x4 0x0 0x0 0xf6 0x4 0x0 0x0 0xf7 0x4 0x0 0x0 0xf8 0x4 0x0>;
			reg = <0x0 0x10400000 0x0 0x28000 0x0 0x10440000 0x0 0x10000 0x0 0x10450000 0x0 0x100 0x0 0x10451000 0x0 0x4 0x0 0x10451004 0x0 0x4 0x0 0x10460000 0x0 0x100 0x0 0x10461000 0x0 0x4 0x0 0x10461004 0x0 0x4 0x0 0x10470000 0x0 0x100 0x0 0x10471000 0x0 0x4 0x0 0x10471004 0x0 0x4 0x0 0x10480000 0x0 0x100 0x0 0x10481000 0x0 0x4 0x0 0x10481004 0x0 0x4 0x0 0x10490000 0x0 0x100 0x0 0x10491000 0x0 0x4 0x0 0x10491004 0x0 0x4>;
			reg-names = "sspm_base", "cfgreg", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox4_base", "mbox4_set", "mbox4_clr";
		};

		ssram1@10450000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "mmio-sram_1";
			ranges = <0x0 0x0 0x10450000 0x80>;
			reg = <0x0 0x10450000 0x0 0x80>;

			tiny_mbox@0 {
				compatible = "arm,scmi-tx-shmem";
				phandle = <0x2a>;
				reg = <0x0 0x80>;
			};
		};

		ssram2@10460000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "mmio-sram_2";
			ranges = <0x0 0x0 0x10460000 0x80>;
			reg = <0x0 0x10460000 0x0 0x80>;

			tiny_mbox@1 {
				compatible = "arm,scmi-rx-shmem";
				phandle = <0x2b>;
				reg = <0x0 0x80>;
			};
		};

		syscon@10000000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-topckgen", "syscon";
			phandle = <0x1e>;
			reg = <0x0 0x10000000 0x0 0x1000>;
		};

		syscon@10001000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-infracfg_ao", "syscon", "simple-mfd";
			phandle = <0x1d>;
			reg = <0x0 0x10001000 0x0 0x1000>;

			reset-controller {
				#reset-cells = <0x1>;
				compatible = "ti,syscon-reset";
				phandle = <0x77>;
				ti,reset-bits = <0x120 0x0 0x124 0x0 0x0 0x0 0x1c 0x730 0xa 0x734 0xa 0x0 0x0 0x1c 0x130 0xf 0x134 0xf 0x0 0x0 0x1c 0x140 0x7 0x144 0x7 0x0 0x0 0x1c 0x150 0x15 0x154 0x15 0x0 0x0 0x1c>;
			};
		};

		syscon@1000C000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-apmixedsys", "syscon";
			phandle = <0x1f>;
			reg = <0x0 0x1000c000 0x0 0x1000>;
		};

		syscon@10720000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-scp_adsp", "syscon";
			phandle = <0x1c>;
			reg = <0x0 0x10720000 0x0 0x1000>;
		};

		syscon@11008000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-imp_iic_wrap_c", "syscon";
			phandle = <0x1b>;
			reg = <0x0 0x11008000 0x0 0x1000>;
		};

		syscon@11210000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-audiosys", "syscon";
			phandle = <0x1a>;
			reg = <0x0 0x11210000 0x0 0x2000>;
		};

		syscon@11cb2000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-imp_iic_wrap_e", "syscon";
			phandle = <0x19>;
			reg = <0x0 0x11cb2000 0x0 0x1000>;
		};

		syscon@11d05000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-imp_iic_wrap_s", "syscon";
			phandle = <0x18>;
			reg = <0x0 0x11d05000 0x0 0x1000>;
		};

		syscon@11f02000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-imp_iic_wrap_n", "syscon";
			phandle = <0x17>;
			reg = <0x0 0x11f02000 0x0 0x1000>;
		};

		syscon@13fbf000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-mfgcfg", "syscon";
			phandle = <0x8a>;
			reg = <0x0 0x13fbf000 0x0 0x1000>;
		};

		syscon@14116000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-mmsys", "syscon";
			phandle = <0x45>;
			reg = <0x0 0x14116000 0x0 0x1000>;
		};

		syscon@15020000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-imgsys1", "syscon";
			phandle = <0x16>;
			reg = <0x0 0x15020000 0x0 0x1000>;
		};

		syscon@15820000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-imgsys2", "syscon";
			phandle = <0x15>;
			reg = <0x0 0x15820000 0x0 0x1000>;
		};

		syscon@1600f000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-vdecsys_soc", "syscon";
			phandle = <0x14>;
			reg = <0x0 0x1600f000 0x0 0x1000>;
		};

		syscon@1602f000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-vdecsys", "syscon";
			phandle = <0x13>;
			reg = <0x0 0x1602f000 0x0 0x1000>;
		};

		syscon@17000000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-vencsys", "syscon";
			phandle = <0x12>;
			reg = <0x0 0x17000000 0x0 0x1000>;
		};

		syscon@17800000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-vencsys_c1", "syscon";
			phandle = <0x11>;
			reg = <0x0 0x17800000 0x0 0x1000>;
		};

		syscon@19020000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-apu_conn", "syscon";
			phandle = <0xac>;
			reg = <0x0 0x19020000 0x0 0x1000>;
		};

		syscon@19029000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-apu_vcore", "syscon";
			phandle = <0x1fe>;
			reg = <0x0 0x19029000 0x0 0x1000>;
		};

		syscon@19030000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-apu0", "syscon";
			phandle = <0x1ff>;
			reg = <0x0 0x19030000 0x0 0x1000>;
		};

		syscon@19031000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-apu1", "syscon";
			phandle = <0x200>;
			reg = <0x0 0x19031000 0x0 0x1000>;
		};

		syscon@19032000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-apu2", "syscon";
			phandle = <0x201>;
			reg = <0x0 0x19032000 0x0 0x1000>;
		};

		syscon@19034000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-apu_mdla0", "syscon";
			phandle = <0x202>;
			reg = <0x0 0x19034000 0x0 0x1000>;
		};

		syscon@19038000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-apu_mdla1", "syscon";
			phandle = <0x206>;
			reg = <0x0 0x19038000 0x0 0x1000>;
		};

		syscon@1a000000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-camsys_main", "syscon";
			phandle = <0x10>;
			reg = <0x0 0x1a000000 0x0 0x1000>;
		};

		syscon@1a04f000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-camsys_rawa", "syscon";
			phandle = <0xf>;
			reg = <0x0 0x1a04f000 0x0 0x1000>;
		};

		syscon@1a06f000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-camsys_rawb", "syscon";
			phandle = <0xe>;
			reg = <0x0 0x1a06f000 0x0 0x1000>;
		};

		syscon@1a08f000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-camsys_rawc", "syscon";
			phandle = <0xd>;
			reg = <0x0 0x1a08f000 0x0 0x1000>;
		};

		syscon@1b000000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,mt6893-ipesys", "syscon";
			phandle = <0xb>;
			reg = <0x0 0x1b000000 0x0 0x1000>;
		};

		syscon@50000000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,ktf-clkmgr-clk", "syscon";
			phandle = <0x120>;
			reg = <0x0 0x50000000 0x0 0x1000>;
		};

		sysram-smi-common@1f022000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x44 0x24 0x44 0x28 0x44 0x2c 0x44 0x2c>;
			compatible = "mediatek,sysram_smi_common", "mediatek,mt6893-smi-common", "mediatek,smi-common";
			mediatek,common-id = <0x9>;
			phandle = <0x121>;
			power-domains = <0xc 0xe>;
			reg = <0x0 0x1f022000 0x0 0x1000>;
		};

		systimer@10017000 {
			clocks = <0x4b>;
			compatible = "mediatek,mt6873-timer", "mediatek,mt6765-timer";
			interrupts = <0x0 0xe9 0x4 0x0>;
			phandle = <0x1a7>;
			reg = <0x0 0x10017000 0x0 0x1000>;
		};

		tee_sanity {
			compatible = "mediatek,tee_sanity";
			interrupts = <0x0 0x1f9 0x1 0x0>;
		};

		tinysys_mbox@10451000 {
			#mbox-cells = <0x1>;
			compatible = "mediatek,tinysys_mbox";
			interrupts = <0x0 0xf4 0x4 0x0 0x0 0xf5 0x4 0x0>;
			phandle = <0x29>;
			reg = <0x0 0x10451000 0x0 0x1000 0x0 0x10461000 0x0 0x1000>;
			shmem = <0x2a 0x2b>;
		};

		ufshci@11270000 {
			bootmode = <0x31>;
			clock-names = "ufs", "ufs_mp", "unipro_sys", "crypt_infra";
			clocks = <0x1d 0x3b 0x1d 0x2f 0x1d 0x2d 0x1d 0x3c>;
			compatible = "mediatek,mt8183-ufshci";
			freq-table-hz = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			interrupts = <0x0 0x69 0x4 0x0>;
			mediatek,refclk_ctrl = <0x1>;
			mediatek,ufs-broken-vcc;
			mediatek,ufs-perf-huristic;
			phandle = <0x1d4>;
			reg = <0x0 0x11270000 0x0 0x2300>;
			reset-names = "hci_rst", "unipro_rst", "crypto_rst";
			resets = <0x77 0x2 0x77 0x3 0x77 0x4>;
			vcc-supply = <0x76>;
		};

		usb-phy0@11e40000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			clock-names = "u3phya_ref";
			clocks = <0xa>;
			compatible = "mediatek,generic-tphy-v2";
			phandle = <0x1ea>;
			ranges;
			status = "okay";

			usb2-phy0@11e40000 {
				#phy-cells = <0x1>;
				mediatek,discth = <0x7>;
				mediatek,eye-term = <0x6>;
				mediatek,eye-term-host = <0x6>;
				mediatek,eye-vrt = <0x6>;
				mediatek,eye-vrt-host = <0x6>;
				mediatek,rev6 = <0x1>;
				mediatek,rev6-host = <0x1>;
				phandle = <0x5f>;
				reg = <0x0 0x11e40000 0x0 0x700>;
				status = "okay";
				usb2uart;
			};

			usb3-phy0@11e40700 {
				#phy-cells = <0x1>;
				phandle = <0x60>;
				reg = <0x0 0x11e40700 0x0 0x900>;
				status = "okay";
			};
		};

		usb0@11201000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			cdp-block;
			clock-names = "sys_ck", "ref_ck", "host_ck";
			clocks = <0x1d 0x25 0x1e 0xe4 0x1d 0x3e>;
			compatible = "mediatek,mtu3";
			dr_mode = "otg";
			interrupts = <0x0 0x60 0x4 0x0>;
			maximum-speed = "high-speed";
			mediatek,clk-mgr;
			mediatek,force-vbus;
			mediatek,noise-still-tr;
			mediatek,syscon-wakeup = <0x1d 0x200 0x67>;
			mediatek,usb3-drd;
			phandle = <0x5d>;
			phy-cells = <0x1>;
			phys = <0x5f 0x3 0x60 0x4>;
			ranges;
			reg = <0x0 0x11201000 0x0 0x2e00 0x0 0x11203e00 0x0 0x100>;
			reg-names = "mac", "ippc";
			usb-role-switch;
			vusb33-supply = <0x5e>;
			wakeup-source;

			port {

				endpoint@0 {
					phandle = <0x153>;
					remote-endpoint = <0x61>;
				};
			};

			xhci0@11200000 {
				clock-names = "sys_ck";
				clocks = <0x1d 0x3e>;
				compatible = "mediatek,mtk-xhci";
				interrupts = <0x0 0x61 0x4 0x0>;
				phandle = <0x1d2>;
				reg = <0x0 0x11200000 0x0 0x1000>;
				reg-names = "mac";
				status = "okay";
			};
		};

		usb_meta {
			compatible = "mediatek,usb_meta";
			phandle = <0x1d1>;
			udc = <0x5d>;
		};

		utos {
			compatible = "microtrust,utos";
			interrupts = <0x0 0x1fa 0x1 0x0 0x0 0x1fb 0x1 0x0>;
			phandle = <0x1bb>;
		};

		utos_tester {
			compatible = "microtrust,tester-v1";
		};

		vcu@16000000 {
			compatible = "mediatek-vcu";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			gce-event-names = "venc_eof", "venc_eof_c1", "venc_wp_2nd_done", "venc_wp_3nd_done", "vdec_pic_start", "vdec_decode_done", "vdec_pause", "vdec_dec_error", "vdec_mc_busy_overflow_timeout", "vdec_all_dram_req_done", "vdec_ini_fetch_rdy", "vdec_process_flag", "vdec_search_start_code_done", "vdec_ref_reorder_done", "vdec_wp_tble_done", "vdec_count_sram_clr_done", "vdec_gce_cnt_op_threshold", "vdec_lat_pic_start", "vdec_lat_decode_done", "vdec_lat_pause", "vdec_lat_dec_error", "vdec_lat_mc_busy_overflow_timeout", "vdec_lat_all_dram_req_done", "vdec_lat_ini_fetch_rdy", "vdec_lat_process_flag", "vdec_lat_search_start_code_done", "vdec_lat_ref_reorder_done", "vdec_lat_wp_tble_done", "vdec_lat_count_sram_clr_done", "vdec_lat_gce_cnt_op_threshold";
			gce-events = <0x54 0x1a1 0x54 0x181 0x54 0x1aa 0x54 0x1ab 0x54 0x1c0 0x54 0x1c1 0x54 0x1c2 0x54 0x1c3 0x54 0x1c4 0x54 0x1c5 0x54 0x1c6 0x54 0x1c7 0x54 0x1c8 0x54 0x1c9 0x54 0x1ca 0x54 0x1cb 0x54 0x1cf 0x54 0x100 0x54 0x101 0x54 0x102 0x54 0x103 0x54 0x104 0x54 0x105 0x54 0x106 0x54 0x107 0x54 0x108 0x54 0x109 0x54 0x10a 0x54 0x10b 0x54 0x10f>;
			gce-gpr = <0xa 0xb>;
			gce_norm_token = [02 b8];
			gce_sec_token = [02 b9];
			iommus = <0xa7 0x100a0 0xa7 0x100a1 0xa7 0x100a2 0xa7 0x100a3 0xa7 0x100a4 0xa7 0x100a5 0xa7 0x100a6 0xa7 0x100a7>;
			mboxes = <0x54 0x10 0x0 0x1 0x54 0x11 0x0 0x1 0x54 0x12 0x0 0x1 0xaf 0xc 0x0 0x1>;
			mediatek,dec_gce_th_num = <0x1>;
			mediatek,enc_gce_th_num = <0x2>;
			mediatek,iommu-padding;
			mediatek,mailbox-gce = <0x54>;
			mediatek,vcuid = <0x0>;
			mediatek,vcuname = "vcu";
			phandle = <0xb0>;
			reg = <0x0 0x16000000 0x0 0x40000 0x0 0x17020000 0x0 0x10000 0x0 0x17820000 0x0 0x10000 0x0 0x14006000 0x0 0x1000 0x0 0x14106000 0x0 0x1000>;
		};

		vcu_iommu_venc {
			compatible = "mediatek,vcu-io-venc";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <0xa7 0x100e0 0xa7 0x100e1 0xa7 0x100e2 0xa7 0x100e3 0xa7 0x100e4 0xa7 0x100e5 0xa7 0x100e6 0xa7 0x100ed 0xa7 0x100ee 0xa7 0x100ef 0xa7 0x100f0 0xa7 0x100f1 0xa7 0x100f2 0xa7 0x100f3 0xa7 0x100f4 0xa7 0x100f5 0xa7 0x100f6>;
			mediatek,vcuid = <0x0>;
		};

		vdec@16000000 {
			bandwidth-table = <0x3 0x384 0x3 0x96 0x2 0x2ee 0x5 0x1 0x5 0x384 0x5 0x0 0x5 0x0 0x0 0x20 0x0 0x0 0x5 0x20 0x3 0x0 0x6 0x4 0x0 0x20 0x0 0x0 0x5 0x3a 0x5 0xa 0x5 0x0 0x5 0x0 0x5 0x0 0x3 0x96 0x6 0x5>;
			clock-names = "CORE_MT_CG_SOC", "LAT_MT_CG_VDEC1", "CORE_MT_CG_VDEC0", "MAIN_MT_CG_VDEC_SEL", "MAIN_MT_VDEC_TOP";
			clocks = <0x14 0x4 0x14 0x1 0x13 0x4 0x1e 0xf5 0x1e 0x1f>;
			compatible = "mediatek,mt6885-vcodec-dec";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			dvfsrc-vcore-supply = <0x48>;
			interconnect-names = "path_vdec_mc", "path_vdec_ufo", "path_vdec_pp", "path_vdec_pred_rd", "path_vdec_pred_wr", "path_vdec_ppwrap", "path_vdec_tile", "path_vdec_vld", "path_vdec_vld2", "path_vdec_avc_mv", "path_vdec_rg_ctrl_dma", "path_larb4", "path_lat0_vld", "path_lat0_vld2", "path_lat0_avc_mv", "path_lat0_pred_rd", "path_lat0_tile", "path_lat0_wdma", "path_lat0_rg_ctrl", "path_vdec_ufo_enc", "path_larb5";
			interconnect-num = <0x15>;
			interconnects = <0xad 0x40080 0xad 0x10001 0xad 0x40081 0xad 0x10001 0xad 0x40082 0xad 0x10001 0xad 0x40083 0xad 0x10001 0xad 0x40084 0xad 0x10001 0xad 0x40085 0xad 0x10001 0xad 0x40086 0xad 0x10001 0xad 0x40087 0xad 0x10001 0xad 0x40088 0xad 0x10001 0xad 0x40089 0xad 0x10001 0xad 0x4008a 0xad 0x10001 0xad 0x30004 0xad 0x10001 0xad 0x400a0 0xad 0x10000 0xad 0x400a1 0xad 0x10000 0xad 0x400a2 0xad 0x10000 0xad 0x400a3 0xad 0x10000 0xad 0x400a4 0xad 0x10000 0xad 0x400a5 0xad 0x10000 0xad 0x400a6 0xad 0x10000 0xad 0x400a7 0xad 0x10000 0xad 0x30005 0xad 0x10000>;
			interrupts = <0x0 0x1a8 0x4 0x0 0x0 0x1a9 0x4 0x0>;
			iommus = <0xa8 0x10080 0xa8 0x10081 0xa8 0x10082 0xa8 0x10083 0xa8 0x10084 0xa8 0x10085 0xa8 0x10086 0xa8 0x10087 0xa8 0x10088 0xa8 0x10089 0xa8 0x1008a>;
			m4u-port-names = "M4U_PORT_VDEC_MC", "M4U_PORT_VDEC_UFO", "M4U_PORT_VDEC_PP", "M4U_PORT_VDEC_PRED_RD", "M4U_PORT_VDEC_PRED_WR", "M4U_PORT_VDEC_PPWRAP", "M4U_PORT_VDEC_TILE", "M4U_PORT_VDEC_VLD", "M4U_PORT_VDEC_VLD2", "M4U_PORT_VDEC_AVC_MV", "M4U_PORT_VDEC_RG_CTRL_DMA", "M4U_PORT_VDEC_LAT0_VLD", "M4U_PORT_VDEC_LAT0_VLD2", "M4U_PORT_VDEC_LAT0_AVC_MV", "M4U_PORT_VDEC_LAT0_PRED_RD", "M4U_PORT_VDEC_LAT0_TILE", "M4U_PORT_VDEC_LAT0_WDMA", "M4U_PORT_VDEC_LAT0_RG_CTRL_DMA", "M4U_PORT_VDEC_UFO_ENC";
			m4u-ports = <0x10080 0x10081 0x10082 0x10083 0x10084 0x10085 0x10086 0x10087 0x10088 0x10089 0x1008a 0x100a0 0x100a1 0x100a2 0x100a3 0x100a4 0x100a5 0x100a6 0x100a7>;
			max-op-rate-table = <0x3447504d 0xe1000 0x78 0x220000 0x3c 0x384000 0x1e 0x870000 0xf 0x3147504d 0xe1000 0x78 0x220000 0x3c 0x384000 0x1e 0x870000 0xf 0x3247504d 0xe1000 0x78 0x220000 0x3c 0x384000 0x1e 0x870000 0xf 0x33363248 0xe1000 0x78 0x220000 0x3c 0x384000 0x1e 0x870000 0xf 0x34363248 0xe1000 0x78 0x220000 0x78 0x384000 0x78 0x870000 0x3c 0x31435641 0xe1000 0xb4 0x384000 0x78 0x384000 0x78 0x870000 0x3c 0x43564548 0xe1000 0xb4 0x384000 0x78 0x384000 0x78 0x870000 0x3c 0x35363248 0xe1000 0xb4 0x384000 0x78 0x384000 0x78 0x870000 0x3c 0x46494548 0x40000 0x226 0x200000 0x226 0x870000 0x3c 0x21c0000 0x1e 0x30385056 0xe1000 0x78 0x384000 0x3c 0x384000 0x1e 0x870000 0xf 0x30395056 0xe1000 0xb4 0x384000 0x78 0x384000 0x78 0x870000 0x3c 0x30315641 0xe1000 0xb4 0x384000 0x78 0x384000 0x78 0x870000 0x3c>;
			mediatek,clock-parents = <0x4 0x3>;
			mediatek,ipm = <0x2>;
			mediatek,larbs = <0x98 0x99>;
			mediatek,platform = "platform:mt6885";
			mediatek,vcu = <0xb0>;
			operating-points-v2 = <0xb1>;
			power-domains = <0xc 0xa 0xc 0xb>;
			reg = <0x0 0x16000000 0x0 0x1000 0x0 0x1602f000 0x0 0x1000 0x0 0x16020000 0x0 0x1000 0x0 0x16021000 0x0 0x1000 0x0 0x16023000 0x0 0x1000 0x0 0x16025000 0x0 0x4000 0x0 0x16010000 0x0 0x1000 0x0 0x16011000 0x0 0x400 0x0 0x1600f000 0x0 0x1000 0x0 0x16004000 0x0 0x1000>;
			reg-names = "VDEC_BASE", "VDEC_SYS", "VDEC_VLD", "VDEC_MC", "VDEC_MV", "VDEC_MISC", "VDEC_LAT_MISC", "VDEC_LAT_VLD", "VDEC_SOC_GCON", "VDEC_RACING_CTRL";
			svp-mtee = <0x1>;
			throughput-min = <0xed77040>;
			throughput-normal-max = <0x1ad27480>;
			throughput-op-rate-thresh = <0x78>;
			throughput-table = <0x3447504d 0x0 0x255 0x255 0x3147504d 0x0 0x255 0x255 0x3247504d 0x0 0x255 0x255 0x33363248 0x0 0x255 0x255 0x34363248 0x0 0x106 0x106 0x31435641 0x0 0x106 0x106 0x43564548 0x0 0x106 0x106 0x35363248 0x0 0x106 0x106 0x46494548 0x0 0x106 0x106 0x30385056 0x0 0x255 0x255 0x30395056 0x0 0x106 0x106 0x30315641 0x0 0x106 0x106>;
		};

		venc@17000000 {
			bandwidth-table = <0x4 0xa 0x3 0x11a 0x0 0x14 0x5 0x4 0x5 0x10 0x5 0x0 0x5 0x0 0x5 0x0 0x5 0x0 0x1 0xbc 0x2 0x5e 0x1 0xbc 0x2 0x5e 0x3 0x2f 0x5 0x2f 0x5 0x0 0x6 0x7 0x4 0xa 0x3 0x11a 0x0 0x14 0x5 0x4 0x5 0x10 0x5 0x0 0x5 0x0 0x5 0x0 0x5 0x0 0x1 0xbc 0x2 0x5e 0x1 0xbc 0x2 0x5e 0x3 0x2f 0x5 0x2f 0x5 0x0 0x6 0x8>;
			clock-names = "MT_CG_VENC0", "MT_CG_VENC1";
			clocks = <0x12 0x1 0x11 0x1>;
			compatible = "mediatek,mt6885-vcodec-enc";
			config-table = <0x34363248 0x1a5e0 0x3 0x3 0x34363248 0x3b538 0x4 0x4 0x34363248 0x77880 0x5 0x5 0x34363248 0xed4e0 0xc 0xc 0x34363248 0x1da9c0 0x10 0x10 0x43564548 0x1a5e0 0x2 0x0 0x43564548 0x3b538 0x2 0x0 0x43564548 0x77628 0x4 0x1 0x43564548 0xed4e0 0x9 0x6 0x43564548 0x1da9c0 0x9 0x7 0x43564548 0x2f7600 0x9 0x7 0x35363248 0x1a5e0 0x2 0x0 0x35363248 0x3b538 0x2 0x0 0x35363248 0x77628 0x4 0x1 0x35363248 0xed4e0 0x9 0x6 0x35363248 0x1da9c0 0x9 0x7 0x35363248 0x2f7600 0x9 0x7 0x46494548 0x1a5e0 0x2 0x0 0x46494548 0x3b538 0x2 0x0 0x46494548 0x77628 0x4 0x1 0x46494548 0xed4e0 0x9 0x6 0x46494548 0x1da9c0 0x9 0x7 0x46494548 0xffffffff 0x9 0x7>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			dvfsrc-vcore-supply = <0x48>;
			interconnect-names = "path_venc_rcpu", "path_venc_rec", "path_venc_bsdma", "path_venc_sv_comv", "path_venc_rd_comv", "path_venc_nbm_rdma", "path_venc_nbm_rdma_lite", "path_venc_nbm_wdma", "path_venc_nbm_wdma_lite", "path_venc_cur_luma", "path_venc_cur_chroma", "path_venc_ref_luma", "path_venc_ref_chroma", "path_venc_sub_r_luma", "path_venc_sub_w_luma", "path_venc_fcs_nbm_rdma", "path_venc_fcs_nbm_wdma", "path_venc_rcpu_1", "path_venc_rec_1", "path_venc_bsdma_1", "path_venc_sv_comv_1", "path_venc_rd_comv_1", "path_venc_nbm_rdma_1", "path_venc_nbm_rdma_lite_1", "path_venc_nbm_wdma_1", "path_venc_nbm_wdma_lite_1", "path_venc_cur_luma_1", "path_venc_cur_chroma_1", "path_venc_ref_luma_1", "path_venc_ref_chroma_1", "path_venc_sub_r_luma_1", "path_venc_sub_w_luma_1", "path_venc_fcs_nbm_rdma_1", "path_venc_fcs_nbm_wdma_1";
			interconnect-num = <0x22>;
			interconnects = <0xad 0x400e0 0xad 0x10000 0xad 0x400e1 0xad 0x10000 0xad 0x400e2 0xad 0x10000 0xad 0x400e3 0xad 0x10000 0xad 0x400e4 0xad 0x10000 0xad 0x400e5 0xad 0x10000 0xad 0x400e6 0xad 0x10000 0xad 0x400ed 0xad 0x10000 0xad 0x400ee 0xad 0x10000 0xad 0x400ef 0xad 0x10000 0xad 0x400f0 0xad 0x10000 0xad 0x400f1 0xad 0x10000 0xad 0x400f2 0xad 0x10000 0xad 0x400f3 0xad 0x10000 0xad 0x400f4 0xad 0x10000 0xad 0x400f5 0xad 0x10000 0xad 0x400f6 0xad 0x10000 0xad 0x40100 0xad 0x10001 0xad 0x40101 0xad 0x10001 0xad 0x40102 0xad 0x10001 0xad 0x40103 0xad 0x10001 0xad 0x40104 0xad 0x10001 0xad 0x40105 0xad 0x10001 0xad 0x40106 0xad 0x10001 0xad 0x4010d 0xad 0x10001 0xad 0x4010e 0xad 0x10001 0xad 0x4010f 0xad 0x10001 0xad 0x40110 0xad 0x10001 0xad 0x40111 0xad 0x10001 0xad 0x40112 0xad 0x10001 0xad 0x40113 0xad 0x10001 0xad 0x40114 0xad 0x10001 0xad 0x40115 0xad 0x10001 0xad 0x40116 0xad 0x10001>;
			interrupts = <0x0 0x134 0x4 0x0>;
			iommus = <0xa8 0x10100 0xa8 0x10101 0xa8 0x10102 0xa8 0x10103 0xa8 0x10104 0xa8 0x10105 0xa8 0x10106 0xa8 0x1010d 0xa8 0x1010e 0xa8 0x1010f 0xa8 0x10110 0xa8 0x10111 0xa8 0x10112 0xa8 0x10113 0xa8 0x10114 0xa8 0x10115 0xa8 0x10116>;
			mediatek,ipm = <0x2>;
			mediatek,larbs = <0x9a 0x9b>;
			mediatek,num_of_cores = <0x2>;
			mediatek,platform = "platform:mt6885";
			mediatek,vcu = <0xb0>;
			operating-points-v2 = <0xb2>;
			port-def = <0x0 0x100e0 0x0 0x0 0x100e1 0x0 0x0 0x100e2 0x0 0x0 0x100e3 0x0 0x0 0x100e4 0x0 0x0 0x100e5 0x1 0x0 0x100e6 0x1 0x0 0x100e7 0x0 0x0 0x100e8 0x0 0x0 0x100e9 0x0 0x0 0x100ea 0x0 0x0 0x100eb 0x0 0x0 0x100ec 0x0 0x0 0x100ed 0x1 0x0 0x100ee 0x1 0x0 0x100ef 0x0 0x0 0x100f0 0x0 0x0 0x100f1 0x0 0x0 0x100f2 0x0 0x0 0x100f3 0x0 0x0 0x100f4 0x0 0x0 0x100f5 0x1 0x0 0x100f6 0x1 0x0 0x100f7 0x0 0x0 0x100f8 0x0 0x0 0x100f9 0x0 0x0 0x100fa 0x0 0x1 0x10100 0x0 0x1 0x10101 0x0 0x1 0x10102 0x0 0x1 0x10103 0x0 0x1 0x10104 0x0 0x1 0x10105 0x1 0x1 0x10106 0x1 0x1 0x10107 0x0 0x1 0x10108 0x0 0x1 0x10109 0x0 0x1 0x1010a 0x0 0x1 0x1010b 0x0 0x1 0x1010c 0x0 0x1 0x1010d 0x1 0x1 0x1010e 0x1 0x1 0x1010f 0x0 0x1 0x10110 0x0 0x1 0x10111 0x0 0x1 0x10112 0x0 0x1 0x10113 0x0 0x1 0x10114 0x0 0x1 0x10115 0x1 0x1 0x10116 0x1 0x1 0x10117 0x0 0x1 0x10118 0x0 0x1 0x10119 0x0 0x1 0x1011a 0x0>;
			port_arg_num = <0x3>;
			power-domains = <0xc 0xc 0xc 0xd>;
			reg = <0x0 0x17020000 0x0 0x2000 0x0 0x17820000 0x0 0x20000>;
			reg-names = "VENC_SYS", "VENC_C1_SYS";
			throughput-config-offset = <0x2>;
			throughput-min = <0xee6b280>;
			throughput-normal-max = <0x1b4c8680>;
			throughput-op-rate-thresh = <0x78>;
			throughput-table = <0x34363248 0x3 0x505 0x9d0 0x34363248 0x4 0x36b 0x598 0x34363248 0x5 0x30d 0x493 0x34363248 0xc 0x1a1 0x208 0x34363248 0xf 0x2c7 0x367 0x34363248 0x10 0x187 0x203 0x43564548 0x0 0x35d 0x398 0x43564548 0x1 0x315 0x37a 0x43564548 0x2 0x286 0x3b6 0x43564548 0x4 0x1d6 0x2ec 0x43564548 0x6 0x1a8 0x2d2 0x43564548 0x7 0x199 0x2d2 0x43564548 0x9 0x144 0x19a 0x35363248 0x0 0x35d 0x398 0x35363248 0x1 0x315 0x37a 0x35363248 0x2 0x286 0x3b6 0x35363248 0x4 0x1d6 0x2ec 0x35363248 0x6 0x1a8 0x2d2 0x35363248 0x7 0x199 0x2d2 0x35363248 0x9 0x144 0x19a 0x46494548 0x0 0x35d 0x398 0x46494548 0x1 0x315 0x37a 0x46494548 0x2 0x286 0x3b6 0x46494548 0x4 0x1d6 0x2ec 0x46494548 0x6 0x1a8 0x2d2 0x46494548 0x7 0x199 0x2d2 0x46494548 0x9 0x144 0x19a>;
		};

		vpu_core0@19030000 {
			compatible = "mediatek,mt6893-vpu_core";
			dma-ranges = <0x3 0x0 0x3 0x0 0x1 0x0>;
			id = <0x0>;
			interrupts = <0x0 0x1a3 0x4 0x0>;
			iommus = <0xa9 0x702a2>;
			kernel-lib = <0x7de00000 0x500000 0xffffffff>;
			main-prog = <0x7db00000 0x300000 0x100000>;
			phandle = <0x143>;
			reg = <0x0 0x19030000 0x0 0x1000 0x0 0x1d100000 0x0 0x40000 0x0 0x1d140000 0x0 0x30000 0x0 0xd190000 0x0 0x4000>;
			reset-vector = <0x7da00000 0x100000 0x0>;
			work-buf = <0x0 0x12000 0xffffffff>;
		};

		vpu_core1@19031000 {
			compatible = "mediatek,mt6893-vpu_core";
			dma-ranges = <0x3 0x0 0x3 0x0 0x1 0x0>;
			id = <0x1>;
			interrupts = <0x0 0x1a4 0x4 0x0>;
			iommus = <0xa9 0x702a2>;
			kernel-lib = <0x7e700000 0x500000 0xffffffff>;
			main-prog = <0x7e400000 0x300000 0x500000>;
			phandle = <0x144>;
			reg = <0x0 0x19031000 0x0 0x1000 0x0 0x1d200000 0x0 0x40000 0x0 0x1d240000 0x0 0x30000 0x0 0xd194000 0x0 0x4000>;
			reset-vector = <0x7e300000 0x100000 0x400000>;
			work-buf = <0x0 0x12000 0xffffffff>;
		};

		vpu_core2@19032000 {
			compatible = "mediatek,mt6893-vpu_core";
			dma-ranges = <0x3 0x0 0x3 0x0 0x1 0x0>;
			id = <0x2>;
			interrupts = <0x0 0x1a5 0x4 0x0>;
			iommus = <0xa9 0x702a2>;
			kernel-lib = <0x7f000000 0x500000 0xffffffff>;
			main-prog = <0x7ed00000 0x300000 0x900000>;
			phandle = <0x145>;
			reg = <0x0 0x19032000 0x0 0x1000 0x0 0x1d300000 0x0 0x40000 0x0 0x1d340000 0x0 0x30000 0x0 0xd198000 0x0 0x4000>;
			reset-vector = <0x7ec00000 0x100000 0x800000>;
			work-buf = <0x0 0x12000 0xffffffff>;
		};

		watchdog@10007000 {
			compatible = "mediatek,mt6893-wdt", "mediatek,mt6589-wdt", "syscon", "mediatek,toprgu", "simple-mfd";
			mediatek,rg_dfd_timeout = <0xea60>;
			phandle = <0x1a2>;
			reg = <0x0 0x10007000 0x0 0x100>;

			reboot-mode {
				compatible = "syscon-reboot-mode";
				mask = <0xf>;
				mode-bootloader = <0x3>;
				mode-charger = <0x1>;
				mode-ddr-reserve = <0x6>;
				mode-dm-verity-dev-corrupt = <0x4>;
				mode-kpoc = <0x5>;
				mode-meta = <0x7>;
				mode-recovery = <0x2>;
				mode-rpmbpk = <0x8>;
				offset = <0x24>;
			};
		};

		wifi@18000000 {
			compatible = "mediatek,wifi";
			interrupts = <0x0 0x177 0x4 0x0 0x0 0x17a 0x4 0x0>;
			memory-region = <0x11a>;
			phandle = <0x264>;
			reg = <0x0 0x18000000 0x0 0x700000>;
		};

		wpe_a@15011000 {
			clock-names = "WPE_CLK_IMG_LARB9", "WPE_CLK_IMG_WPE_A";
			clocks = <0x16 0x0 0x16 0x4>;
			compatible = "mediatek,wpe_a";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <0x0 0x15b 0x4 0x0>;
			iommus = <0xa8 0x2012f 0xa8 0x20130 0xa8 0x20131>;
			mediatek,larb = <0x9c 0x9d>;
			reg = <0x0 0x15011000 0x0 0x1000>;
		};

		wpe_b@15811000 {
			clock-names = "WPE_CLK_IMG_LARB11", "WPE_CLK_IMG_WPE_B";
			clocks = <0x15 0x0 0x15 0x3>;
			compatible = "mediatek,wpe_b";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <0x0 0x161 0x4 0x0>;
			iommus = <0xa7 0x2016f 0xa7 0x20170 0xa7 0x20171>;
			mediatek,larb = <0x9c 0x9d>;
			reg = <0x0 0x15811000 0x0 0x1000>;
		};
	};

	sound {
		compatible = "mediatek,mt6885-mt6359p-sound";
		mediatek,headset-codec = <0x123>;
		mediatek,platform = <0x124>;
		mediatek,snd_audio_dsp = <0x122>;
		phandle = <0x26a>;
	};

	speech_usip_mem {
		adsp_phone_call_enh_enable = <0x1>;
		compatible = "mediatek,speech_usip_mem";
		phandle = <0x26c>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <0x2c>;
	};

	swpm {
		compatible = "mediatek,mtk-swpm";
		phandle = <0x294>;
		pmu_boundary_num = <0x4>;
		pmu_dsu_support = <0x0>;
		pmu_support = <0x0>;
	};

	tc30 {
		compatible = "mediatek,charger,tc30";
		gauge = <0x151>;
		phandle = <0x284>;
	};

	tcpc_pd {
		phandle = <0x299>;
	};

	therm_ctrl@1100b000 {
		clock-names = "therm-main";
		clocks = <0x1d 0x4>;
		compatible = "mediatek,therm_ctrl";
		interrupts = <0x0 0xa9 0x4 0x0 0x0 0xaa 0x4 0x0>;
		reg = <0x0 0x1100b000 0x0 0x26e200>;
	};

	thermal-ipi {
		compatible = "mediatek,thermal_ipi_legacy";
		phandle = <0x193>;
		target-bitmask = <0x2>;
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channel-names = "thermistor-ch0";
		io-channels = <0x32 0x0>;
		phandle = <0x275>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channel-names = "thermistor-ch1";
		io-channels = <0x32 0x1>;
		phandle = <0x276>;
	};

	thermal-sensor3 {
		compatible = "mediatek,mtboard-thermistor3";
		io-channel-names = "thermistor-ch2";
		io-channels = <0x32 0x2>;
		phandle = <0x277>;
	};

	timer {
		clock-frequency = <0xc65d40>;
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0xd 0x4 0x0 0x1 0xe 0x4 0x0 0x1 0xb 0x4 0x0 0x1 0xa 0x4 0x0>;
		phandle = <0x165>;
	};

	touch {
		compatible = "mediatek,touch";
		phandle = <0x297>;
	};

	tran_sensor_cust {
		compatible = "mediatek,tran_sensor";
		phandle = <0x28b>;
	};

	trusty {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,trusty-smc-v1";
		ranges;
		tee-id = <0x0>;
		tee-name = "trusty";

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};
	};

	typec_mux_switch {
		compatible = "mediatek,typec_mux_switch";
		phandle = <0x7f>;
		status = "okay";
	};

	usb_boost_manager {
		compatible = "mediatek,usb_boost", "mediatek,mt6893-usb_boost";
		interconnect-names = "icc-bw";
		interconnects = <0x3b 0x17 0x3b 0x0>;
		phandle = <0x28e>;
		required-opps = <0x3c>;
		small-core = <0x1312d0>;
		usb-audio;
	};
};
