{
    "version": "2024-11-14",
    "description": "Open source digital design and verification tools. Includes tools for RTL synthesis, formal hardware verification, place & route, FPGA programming, and testing with support for HDLs like Verilog, Migen and Amaranth.",
    "homepage": "https://github.com/YosysHQ/oss-cad-suite-build",
    "license": "ISC",
    "architecture": {
        "64bit": {
            "url": "https://github.com/YosysHQ/oss-cad-suite-build/releases/download/2024-11-14/oss-cad-suite-windows-x64-20241114.exe#/dl.7z",
            "hash": "c1223f345089d16db51d84d71aadac8f4ab08802e2fb41a6ffc9bd28b948a258"
        }
    },
    "extract_dir": "oss-cad-suite",
    "pre_install": "Set-Content -Path \"$dir\\start.bat\" -Value \"@cmd /k $dir\\environment.bat\"",
    "bin": [
        [
            "start.bat",
            "oss-cad"
        ]
    ],
    "checkver": {
        "url": "https://github.com/YosysHQ/oss-cad-suite-build/releases",
        "regex": "tree\\/([\\d-]+)"
    },
    "autoupdate": {
        "architecture": {
            "64bit": {
                "url": "https://github.com/YosysHQ/oss-cad-suite-build/releases/download/$version/oss-cad-suite-windows-x64-$cleanVersion.exe#/dl.7z"
            }
        }
    }
}
