INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ish/verilog/vivadoWS/20240520_UART/20240520_UART.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module baudrate_generator
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ish/verilog/vivadoWS/20240520_UART/20240520_UART.srcs/sim_1/new/tb_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
