// Seed: 3855814433
module module_0 (
    output tri1 id_0,
    input  wor  id_1
);
  assign id_0 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1
);
  assign id_1 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2[-1 :-1],
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  struct packed {
    logic id_13[-1 'h0 : -1] = 1;
    logic [-1 : -1] id_14;
    logic id_15;
  } id_16;
  supply0 id_17 = (~id_16.id_13) * id_3;
  assign id_17 = id_16;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  module_2 modCall_1 (
      id_8,
      id_2,
      id_4,
      id_4,
      id_10,
      id_12,
      id_14,
      id_4,
      id_4,
      id_13,
      id_10,
      id_13
  );
  output wire id_7;
  output wire id_6;
  input logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  final id_2[-1].id_5[1&&(1)] = 1;
  assign id_10 = id_3;
endmodule
