
MERC2025.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eb48  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006a8  0800ecd8  0800ecd8  0001ecd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f380  0800f380  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800f380  0800f380  0001f380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f388  0800f388  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f388  0800f388  0001f388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f38c  0800f38c  0001f38c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800f390  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201f8  2**0
                  CONTENTS
 10 .bss          00004e04  200001f8  200001f8  000201f8  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20004ffc  20004ffc  000201f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY
 14 .debug_info   00019b39  00000000  00000000  0002026b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003bea  00000000  00000000  00039da4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001620  00000000  00000000  0003d990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001127  00000000  00000000  0003efb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000250ee  00000000  00000000  000400d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001a649  00000000  00000000  000651c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d8c49  00000000  00000000  0007f80e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000073e4  00000000  00000000  00158458  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  0015f83c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ecc0 	.word	0x0800ecc0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	0800ecc0 	.word	0x0800ecc0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <get_rpm>:
	uint16_t cnt=0;
	uint16_t preCnt=0;
	int loop=0;
	bool flag_rot;
//	const TickType_t xFrequency = 100 / portTICK_PERIOD_MS;
double get_rpm(int motor){
 8000ff0:	b5b0      	push	{r4, r5, r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
//	const float timeout = (float)(1/osKernelGetSysTimerFreq())*160000;
////	reset_tick();
	switch (motor){
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2b03      	cmp	r3, #3
 8000ffc:	d029      	beq.n	8001052 <get_rpm+0x62>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2b03      	cmp	r3, #3
 8001002:	dc36      	bgt.n	8001072 <get_rpm+0x82>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2b01      	cmp	r3, #1
 8001008:	d003      	beq.n	8001012 <get_rpm+0x22>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2b02      	cmp	r3, #2
 800100e:	d010      	beq.n	8001032 <get_rpm+0x42>
 8001010:	e02f      	b.n	8001072 <get_rpm+0x82>
		case MOTOR_1:
			__HAL_TIM_SET_COUNTER(&htim1, (flag_rot_1)?65535:0);
 8001012:	4b6d      	ldr	r3, [pc, #436]	; (80011c8 <get_rpm+0x1d8>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d002      	beq.n	8001020 <get_rpm+0x30>
 800101a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800101e:	e000      	b.n	8001022 <get_rpm+0x32>
 8001020:	2200      	movs	r2, #0
 8001022:	4b6a      	ldr	r3, [pc, #424]	; (80011cc <get_rpm+0x1dc>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	625a      	str	r2, [r3, #36]	; 0x24
			flag_rot=flag_rot_1;
 8001028:	4b67      	ldr	r3, [pc, #412]	; (80011c8 <get_rpm+0x1d8>)
 800102a:	781a      	ldrb	r2, [r3, #0]
 800102c:	4b68      	ldr	r3, [pc, #416]	; (80011d0 <get_rpm+0x1e0>)
 800102e:	701a      	strb	r2, [r3, #0]
			break;
 8001030:	e01f      	b.n	8001072 <get_rpm+0x82>
		case MOTOR_2:
			__HAL_TIM_SET_COUNTER(&htim3, (flag_rot_2)?65535:0);
 8001032:	4b68      	ldr	r3, [pc, #416]	; (80011d4 <get_rpm+0x1e4>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d002      	beq.n	8001040 <get_rpm+0x50>
 800103a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800103e:	e000      	b.n	8001042 <get_rpm+0x52>
 8001040:	2200      	movs	r2, #0
 8001042:	4b65      	ldr	r3, [pc, #404]	; (80011d8 <get_rpm+0x1e8>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	625a      	str	r2, [r3, #36]	; 0x24
			flag_rot=flag_rot_2;
 8001048:	4b62      	ldr	r3, [pc, #392]	; (80011d4 <get_rpm+0x1e4>)
 800104a:	781a      	ldrb	r2, [r3, #0]
 800104c:	4b60      	ldr	r3, [pc, #384]	; (80011d0 <get_rpm+0x1e0>)
 800104e:	701a      	strb	r2, [r3, #0]
			break;
 8001050:	e00f      	b.n	8001072 <get_rpm+0x82>
		case MOTOR_3:
			__HAL_TIM_SET_COUNTER(&htim4, (flag_rot_3)?65535:0);
 8001052:	4b62      	ldr	r3, [pc, #392]	; (80011dc <get_rpm+0x1ec>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d002      	beq.n	8001060 <get_rpm+0x70>
 800105a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800105e:	e000      	b.n	8001062 <get_rpm+0x72>
 8001060:	2200      	movs	r2, #0
 8001062:	4b5f      	ldr	r3, [pc, #380]	; (80011e0 <get_rpm+0x1f0>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	625a      	str	r2, [r3, #36]	; 0x24
			flag_rot=flag_rot_3;
 8001068:	4b5c      	ldr	r3, [pc, #368]	; (80011dc <get_rpm+0x1ec>)
 800106a:	781a      	ldrb	r2, [r3, #0]
 800106c:	4b58      	ldr	r3, [pc, #352]	; (80011d0 <get_rpm+0x1e0>)
 800106e:	701a      	strb	r2, [r3, #0]
			break;
 8001070:	bf00      	nop
	}
	ResetLoop(flag_rot);
 8001072:	4b57      	ldr	r3, [pc, #348]	; (80011d0 <get_rpm+0x1e0>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	4618      	mov	r0, r3
 8001078:	f000 f8f4 	bl	8001264 <ResetLoop>
//	uint32_t a=osKernelGetTickCount();
	uint32_t a=xTaskGetTickCount();
 800107c:	f006 fe16 	bl	8007cac <xTaskGetTickCount>
 8001080:	60f8      	str	r0, [r7, #12]
//	TickType_t a = pdTICKS_TO_MS( xTaskGetTickCount());
//	uint32_t a= osKernelSysTick();
//	UARTprintf("tick: %d \n",a);

	while(xTaskGetTickCount()- a <= 20){
 8001082:	e029      	b.n	80010d8 <get_rpm+0xe8>
		switch (motor){
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2b03      	cmp	r3, #3
 8001088:	d017      	beq.n	80010ba <get_rpm+0xca>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2b03      	cmp	r3, #3
 800108e:	dc1b      	bgt.n	80010c8 <get_rpm+0xd8>
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2b01      	cmp	r3, #1
 8001094:	d003      	beq.n	800109e <get_rpm+0xae>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2b02      	cmp	r3, #2
 800109a:	d007      	beq.n	80010ac <get_rpm+0xbc>
 800109c:	e014      	b.n	80010c8 <get_rpm+0xd8>
		case MOTOR_1:
			cnt = __HAL_TIM_GET_COUNTER(&htim1);
 800109e:	4b4b      	ldr	r3, [pc, #300]	; (80011cc <get_rpm+0x1dc>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	4b4f      	ldr	r3, [pc, #316]	; (80011e4 <get_rpm+0x1f4>)
 80010a8:	801a      	strh	r2, [r3, #0]
			break;
 80010aa:	e00d      	b.n	80010c8 <get_rpm+0xd8>

		case MOTOR_2:
			cnt = __HAL_TIM_GET_COUNTER(&htim3);
 80010ac:	4b4a      	ldr	r3, [pc, #296]	; (80011d8 <get_rpm+0x1e8>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010b2:	b29a      	uxth	r2, r3
 80010b4:	4b4b      	ldr	r3, [pc, #300]	; (80011e4 <get_rpm+0x1f4>)
 80010b6:	801a      	strh	r2, [r3, #0]
			break;
 80010b8:	e006      	b.n	80010c8 <get_rpm+0xd8>

		case MOTOR_3:
			cnt = __HAL_TIM_GET_COUNTER(&htim4);
 80010ba:	4b49      	ldr	r3, [pc, #292]	; (80011e0 <get_rpm+0x1f0>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010c0:	b29a      	uxth	r2, r3
 80010c2:	4b48      	ldr	r3, [pc, #288]	; (80011e4 <get_rpm+0x1f4>)
 80010c4:	801a      	strh	r2, [r3, #0]
			break;
 80010c6:	bf00      	nop
		}
		CountLoop(cnt, flag_rot);
 80010c8:	4b46      	ldr	r3, [pc, #280]	; (80011e4 <get_rpm+0x1f4>)
 80010ca:	881b      	ldrh	r3, [r3, #0]
 80010cc:	4a40      	ldr	r2, [pc, #256]	; (80011d0 <get_rpm+0x1e0>)
 80010ce:	7812      	ldrb	r2, [r2, #0]
 80010d0:	4611      	mov	r1, r2
 80010d2:	4618      	mov	r0, r3
 80010d4:	f000 f892 	bl	80011fc <CountLoop>
	while(xTaskGetTickCount()- a <= 20){
 80010d8:	f006 fde8 	bl	8007cac <xTaskGetTickCount>
 80010dc:	4602      	mov	r2, r0
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	2b14      	cmp	r3, #20
 80010e4:	d9ce      	bls.n	8001084 <get_rpm+0x94>
	}
//	UARTprintf("loop: %d, \t cnt: %d \r\n",loop,cnt);
	rpm= ((double)loop*65000+((flag_rot)?(double)(65535-cnt):(double)cnt))/47000*50*60;
 80010e6:	4b40      	ldr	r3, [pc, #256]	; (80011e8 <get_rpm+0x1f8>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff fa1a 	bl	8000524 <__aeabi_i2d>
 80010f0:	a331      	add	r3, pc, #196	; (adr r3, 80011b8 <get_rpm+0x1c8>)
 80010f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f6:	f7ff fa7f 	bl	80005f8 <__aeabi_dmul>
 80010fa:	4602      	mov	r2, r0
 80010fc:	460b      	mov	r3, r1
 80010fe:	4614      	mov	r4, r2
 8001100:	461d      	mov	r5, r3
 8001102:	4b33      	ldr	r3, [pc, #204]	; (80011d0 <get_rpm+0x1e0>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d008      	beq.n	800111c <get_rpm+0x12c>
 800110a:	4b36      	ldr	r3, [pc, #216]	; (80011e4 <get_rpm+0x1f4>)
 800110c:	881b      	ldrh	r3, [r3, #0]
 800110e:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8001112:	33ff      	adds	r3, #255	; 0xff
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff fa05 	bl	8000524 <__aeabi_i2d>
 800111a:	e004      	b.n	8001126 <get_rpm+0x136>
 800111c:	4b31      	ldr	r3, [pc, #196]	; (80011e4 <get_rpm+0x1f4>)
 800111e:	881b      	ldrh	r3, [r3, #0]
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff f9ef 	bl	8000504 <__aeabi_ui2d>
 8001126:	4622      	mov	r2, r4
 8001128:	462b      	mov	r3, r5
 800112a:	f7ff f8af 	bl	800028c <__adddf3>
 800112e:	4602      	mov	r2, r0
 8001130:	460b      	mov	r3, r1
 8001132:	4610      	mov	r0, r2
 8001134:	4619      	mov	r1, r3
 8001136:	a322      	add	r3, pc, #136	; (adr r3, 80011c0 <get_rpm+0x1d0>)
 8001138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800113c:	f7ff fb86 	bl	800084c <__aeabi_ddiv>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
 8001144:	4610      	mov	r0, r2
 8001146:	4619      	mov	r1, r3
 8001148:	f04f 0200 	mov.w	r2, #0
 800114c:	4b27      	ldr	r3, [pc, #156]	; (80011ec <get_rpm+0x1fc>)
 800114e:	f7ff fa53 	bl	80005f8 <__aeabi_dmul>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	4610      	mov	r0, r2
 8001158:	4619      	mov	r1, r3
 800115a:	f04f 0200 	mov.w	r2, #0
 800115e:	4b24      	ldr	r3, [pc, #144]	; (80011f0 <get_rpm+0x200>)
 8001160:	f7ff fa4a 	bl	80005f8 <__aeabi_dmul>
 8001164:	4602      	mov	r2, r0
 8001166:	460b      	mov	r3, r1
 8001168:	4922      	ldr	r1, [pc, #136]	; (80011f4 <get_rpm+0x204>)
 800116a:	e9c1 2300 	strd	r2, r3, [r1]
	rpm=(rpm>1000)?0:rpm;
 800116e:	4b21      	ldr	r3, [pc, #132]	; (80011f4 <get_rpm+0x204>)
 8001170:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001174:	f04f 0200 	mov.w	r2, #0
 8001178:	4b1f      	ldr	r3, [pc, #124]	; (80011f8 <get_rpm+0x208>)
 800117a:	f7ff fccd 	bl	8000b18 <__aeabi_dcmpgt>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d004      	beq.n	800118e <get_rpm+0x19e>
 8001184:	f04f 0200 	mov.w	r2, #0
 8001188:	f04f 0300 	mov.w	r3, #0
 800118c:	e002      	b.n	8001194 <get_rpm+0x1a4>
 800118e:	4b19      	ldr	r3, [pc, #100]	; (80011f4 <get_rpm+0x204>)
 8001190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001194:	4917      	ldr	r1, [pc, #92]	; (80011f4 <get_rpm+0x204>)
 8001196:	e9c1 2300 	strd	r2, r3, [r1]
	return rpm;
 800119a:	4b16      	ldr	r3, [pc, #88]	; (80011f4 <get_rpm+0x204>)
 800119c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a0:	ec43 2b17 	vmov	d7, r2, r3
}
 80011a4:	eeb0 0a47 	vmov.f32	s0, s14
 80011a8:	eef0 0a67 	vmov.f32	s1, s15
 80011ac:	3710      	adds	r7, #16
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bdb0      	pop	{r4, r5, r7, pc}
 80011b2:	bf00      	nop
 80011b4:	f3af 8000 	nop.w
 80011b8:	00000000 	.word	0x00000000
 80011bc:	40efbd00 	.word	0x40efbd00
 80011c0:	00000000 	.word	0x00000000
 80011c4:	40e6f300 	.word	0x40e6f300
 80011c8:	20000000 	.word	0x20000000
 80011cc:	2000022c 	.word	0x2000022c
 80011d0:	20000228 	.word	0x20000228
 80011d4:	20000001 	.word	0x20000001
 80011d8:	20000274 	.word	0x20000274
 80011dc:	20000002 	.word	0x20000002
 80011e0:	200002bc 	.word	0x200002bc
 80011e4:	20000220 	.word	0x20000220
 80011e8:	20000224 	.word	0x20000224
 80011ec:	40490000 	.word	0x40490000
 80011f0:	404e0000 	.word	0x404e0000
 80011f4:	20000218 	.word	0x20000218
 80011f8:	408f4000 	.word	0x408f4000

080011fc <CountLoop>:
void CountLoop(uint16_t cnt, bool flag){
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	4603      	mov	r3, r0
 8001204:	460a      	mov	r2, r1
 8001206:	80fb      	strh	r3, [r7, #6]
 8001208:	4613      	mov	r3, r2
 800120a:	717b      	strb	r3, [r7, #5]
	if (!flag){
 800120c:	797b      	ldrb	r3, [r7, #5]
 800120e:	f083 0301 	eor.w	r3, r3, #1
 8001212:	b2db      	uxtb	r3, r3
 8001214:	2b00      	cmp	r3, #0
 8001216:	d00d      	beq.n	8001234 <CountLoop+0x38>
		if(cnt<preCnt){ //working as MOTOR1=RESET, MOTOR2=RESET, MOTOR3=RESET
 8001218:	4b10      	ldr	r3, [pc, #64]	; (800125c <CountLoop+0x60>)
 800121a:	881b      	ldrh	r3, [r3, #0]
 800121c:	88fa      	ldrh	r2, [r7, #6]
 800121e:	429a      	cmp	r2, r3
 8001220:	d204      	bcs.n	800122c <CountLoop+0x30>
			loop++;
 8001222:	4b0f      	ldr	r3, [pc, #60]	; (8001260 <CountLoop+0x64>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	3301      	adds	r3, #1
 8001228:	4a0d      	ldr	r2, [pc, #52]	; (8001260 <CountLoop+0x64>)
 800122a:	6013      	str	r3, [r2, #0]
		}
		preCnt=cnt;
 800122c:	4a0b      	ldr	r2, [pc, #44]	; (800125c <CountLoop+0x60>)
 800122e:	88fb      	ldrh	r3, [r7, #6]
 8001230:	8013      	strh	r3, [r2, #0]
		if(cnt>preCnt){	//
			loop++;
		}
		preCnt=cnt;
	}
}
 8001232:	e00c      	b.n	800124e <CountLoop+0x52>
		if(cnt>preCnt){	//
 8001234:	4b09      	ldr	r3, [pc, #36]	; (800125c <CountLoop+0x60>)
 8001236:	881b      	ldrh	r3, [r3, #0]
 8001238:	88fa      	ldrh	r2, [r7, #6]
 800123a:	429a      	cmp	r2, r3
 800123c:	d904      	bls.n	8001248 <CountLoop+0x4c>
			loop++;
 800123e:	4b08      	ldr	r3, [pc, #32]	; (8001260 <CountLoop+0x64>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	3301      	adds	r3, #1
 8001244:	4a06      	ldr	r2, [pc, #24]	; (8001260 <CountLoop+0x64>)
 8001246:	6013      	str	r3, [r2, #0]
		preCnt=cnt;
 8001248:	4a04      	ldr	r2, [pc, #16]	; (800125c <CountLoop+0x60>)
 800124a:	88fb      	ldrh	r3, [r7, #6]
 800124c:	8013      	strh	r3, [r2, #0]
}
 800124e:	bf00      	nop
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	20000222 	.word	0x20000222
 8001260:	20000224 	.word	0x20000224

08001264 <ResetLoop>:
void ResetLoop(bool flag){
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	4603      	mov	r3, r0
 800126c:	71fb      	strb	r3, [r7, #7]
	loop=0;
 800126e:	4b09      	ldr	r3, [pc, #36]	; (8001294 <ResetLoop+0x30>)
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
	preCnt=(flag)?65535:0;
 8001274:	79fb      	ldrb	r3, [r7, #7]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d002      	beq.n	8001280 <ResetLoop+0x1c>
 800127a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800127e:	e000      	b.n	8001282 <ResetLoop+0x1e>
 8001280:	2200      	movs	r2, #0
 8001282:	4b05      	ldr	r3, [pc, #20]	; (8001298 <ResetLoop+0x34>)
 8001284:	801a      	strh	r2, [r3, #0]
//	if(!flag){
//		preCnt=0;
//	}else{
//		preCnt=65535;
//	}
}
 8001286:	bf00      	nop
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	20000224 	.word	0x20000224
 8001298:	20000222 	.word	0x20000222
 800129c:	00000000 	.word	0x00000000

080012a0 <pid_config>:
uint8_t rx_data;
bool flag_servo_p=false;
bool flag_servo_d=false;
bool flag_servo_y=false;

void pid_config(void){
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
	pid.Kp=0.3;
 80012a4:	491a      	ldr	r1, [pc, #104]	; (8001310 <pid_config+0x70>)
 80012a6:	a314      	add	r3, pc, #80	; (adr r3, 80012f8 <pid_config+0x58>)
 80012a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ac:	e9c1 2300 	strd	r2, r3, [r1]
	pid.Ki=0.2;
 80012b0:	4917      	ldr	r1, [pc, #92]	; (8001310 <pid_config+0x70>)
 80012b2:	a313      	add	r3, pc, #76	; (adr r3, 8001300 <pid_config+0x60>)
 80012b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b8:	e9c1 2302 	strd	r2, r3, [r1, #8]
	pid.Kd=0.005;
 80012bc:	4914      	ldr	r1, [pc, #80]	; (8001310 <pid_config+0x70>)
 80012be:	a312      	add	r3, pc, #72	; (adr r3, 8001308 <pid_config+0x68>)
 80012c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c4:	e9c1 2304 	strd	r2, r3, [r1, #16]
	pid.target_val_1=V1;
 80012c8:	4b12      	ldr	r3, [pc, #72]	; (8001314 <pid_config+0x74>)
 80012ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ce:	4910      	ldr	r1, [pc, #64]	; (8001310 <pid_config+0x70>)
 80012d0:	e9c1 2308 	strd	r2, r3, [r1, #32]
	pid.target_val_2=V2;
 80012d4:	4b10      	ldr	r3, [pc, #64]	; (8001318 <pid_config+0x78>)
 80012d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012da:	490d      	ldr	r1, [pc, #52]	; (8001310 <pid_config+0x70>)
 80012dc:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	pid.target_val_3=V3;
 80012e0:	4b0e      	ldr	r3, [pc, #56]	; (800131c <pid_config+0x7c>)
 80012e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e6:	490a      	ldr	r1, [pc, #40]	; (8001310 <pid_config+0x70>)
 80012e8:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	PID_init(&pid);
 80012ec:	4808      	ldr	r0, [pc, #32]	; (8001310 <pid_config+0x70>)
 80012ee:	f001 f861 	bl	80023b4 <PID_init>
}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	33333333 	.word	0x33333333
 80012fc:	3fd33333 	.word	0x3fd33333
 8001300:	9999999a 	.word	0x9999999a
 8001304:	3fc99999 	.word	0x3fc99999
 8001308:	47ae147b 	.word	0x47ae147b
 800130c:	3f747ae1 	.word	0x3f747ae1
 8001310:	200003e8 	.word	0x200003e8
 8001314:	20000460 	.word	0x20000460
 8001318:	20000468 	.word	0x20000468
 800131c:	20000470 	.word	0x20000470

08001320 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001324:	f001 fed4 	bl	80030d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001328:	f000 f874 	bl	8001414 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800132c:	f000 fae6 	bl	80018fc <MX_GPIO_Init>
  MX_TIM1_Init();
 8001330:	f000 f8d8 	bl	80014e4 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001334:	f000 f92e 	bl	8001594 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001338:	f000 f980 	bl	800163c <MX_TIM4_Init>
  MX_TIM5_Init();
 800133c:	f000 f9d2 	bl	80016e4 <MX_TIM5_Init>
  MX_TIM9_Init();
 8001340:	f000 fa50 	bl	80017e4 <MX_TIM9_Init>
  MX_UART5_Init();
 8001344:	f000 fab0 	bl	80018a8 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
//  PCA9685_Init(&hi2c1);

  	__HAL_TIM_SetCompare(&htim5, TIM_CHANNEL_3, 100);
 8001348:	4b24      	ldr	r3, [pc, #144]	; (80013dc <main+0xbc>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2264      	movs	r2, #100	; 0x64
 800134e:	63da      	str	r2, [r3, #60]	; 0x3c
  	__HAL_TIM_SetCompare(&htim5, TIM_CHANNEL_4, 100); //motor 2
 8001350:	4b22      	ldr	r3, [pc, #136]	; (80013dc <main+0xbc>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2264      	movs	r2, #100	; 0x64
 8001356:	641a      	str	r2, [r3, #64]	; 0x40
  	__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, 100); //motor 3
 8001358:	4b21      	ldr	r3, [pc, #132]	; (80013e0 <main+0xc0>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2264      	movs	r2, #100	; 0x64
 800135e:	635a      	str	r2, [r3, #52]	; 0x34
//  	HAL_GPIO_WritePin(DIRECTION_1_GPIO_Port, DIRECTION_1_Pin, GPIO_PIN_SET);
//  	HAL_GPIO_WritePin(DIRECTION_2_GPIO_Port, DIRECTION_2_Pin, GPIO_PIN_SET);
//  	HAL_GPIO_WritePin(DIRECTION_3_GPIO_Port, DIRECTION_3_Pin, GPIO_PIN_SET);


    HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 8001360:	2108      	movs	r1, #8
 8001362:	481e      	ldr	r0, [pc, #120]	; (80013dc <main+0xbc>)
 8001364:	f002 ffc4 	bl	80042f0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8001368:	210c      	movs	r1, #12
 800136a:	481c      	ldr	r0, [pc, #112]	; (80013dc <main+0xbc>)
 800136c:	f002 ffc0 	bl	80042f0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 8001370:	2100      	movs	r1, #0
 8001372:	481b      	ldr	r0, [pc, #108]	; (80013e0 <main+0xc0>)
 8001374:	f002 ffbc 	bl	80042f0 <HAL_TIM_PWM_Start>

    HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001378:	2104      	movs	r1, #4
 800137a:	481a      	ldr	r0, [pc, #104]	; (80013e4 <main+0xc4>)
 800137c:	f003 f926 	bl	80045cc <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001380:	2104      	movs	r1, #4
 8001382:	4819      	ldr	r0, [pc, #100]	; (80013e8 <main+0xc8>)
 8001384:	f003 f922 	bl	80045cc <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001388:	2104      	movs	r1, #4
 800138a:	4818      	ldr	r0, [pc, #96]	; (80013ec <main+0xcc>)
 800138c:	f003 f91e 	bl	80045cc <HAL_TIM_Encoder_Start>

//    UARTStdioConfig(USART2,true);

    __HAL_UART_ENABLE_IT(&huart5, UART_IT_RXNE);
 8001390:	4b17      	ldr	r3, [pc, #92]	; (80013f0 <main+0xd0>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	68da      	ldr	r2, [r3, #12]
 8001396:	4b16      	ldr	r3, [pc, #88]	; (80013f0 <main+0xd0>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f042 0220 	orr.w	r2, r2, #32
 800139e:	60da      	str	r2, [r3, #12]
//    PCA9685_SetServoAngle(3, 0);

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80013a0:	f005 f842 	bl	8006428 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myButtons */
  myButtonsHandle = osMessageQueueNew (200, sizeof(char), &myButtons_attributes);
 80013a4:	4a13      	ldr	r2, [pc, #76]	; (80013f4 <main+0xd4>)
 80013a6:	2101      	movs	r1, #1
 80013a8:	20c8      	movs	r0, #200	; 0xc8
 80013aa:	f005 f934 	bl	8006616 <osMessageQueueNew>
 80013ae:	4603      	mov	r3, r0
 80013b0:	4a11      	ldr	r2, [pc, #68]	; (80013f8 <main+0xd8>)
 80013b2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of CONTROL */
  CONTROLHandle = osThreadNew(StartControl, NULL, &CONTROL_attributes);
 80013b4:	4a11      	ldr	r2, [pc, #68]	; (80013fc <main+0xdc>)
 80013b6:	2100      	movs	r1, #0
 80013b8:	4811      	ldr	r0, [pc, #68]	; (8001400 <main+0xe0>)
 80013ba:	f005 f87f 	bl	80064bc <osThreadNew>
 80013be:	4603      	mov	r3, r0
 80013c0:	4a10      	ldr	r2, [pc, #64]	; (8001404 <main+0xe4>)
 80013c2:	6013      	str	r3, [r2, #0]

  /* creation of PID */
  PIDHandle = osThreadNew(StartPID, NULL, &PID_attributes);
 80013c4:	4a10      	ldr	r2, [pc, #64]	; (8001408 <main+0xe8>)
 80013c6:	2100      	movs	r1, #0
 80013c8:	4810      	ldr	r0, [pc, #64]	; (800140c <main+0xec>)
 80013ca:	f005 f877 	bl	80064bc <osThreadNew>
 80013ce:	4603      	mov	r3, r0
 80013d0:	4a0f      	ldr	r2, [pc, #60]	; (8001410 <main+0xf0>)
 80013d2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80013d4:	f005 f84c 	bl	8006470 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013d8:	e7fe      	b.n	80013d8 <main+0xb8>
 80013da:	bf00      	nop
 80013dc:	20000304 	.word	0x20000304
 80013e0:	2000034c 	.word	0x2000034c
 80013e4:	2000022c 	.word	0x2000022c
 80013e8:	20000274 	.word	0x20000274
 80013ec:	200002bc 	.word	0x200002bc
 80013f0:	20000394 	.word	0x20000394
 80013f4:	0800ed50 	.word	0x0800ed50
 80013f8:	200003e4 	.word	0x200003e4
 80013fc:	0800ed08 	.word	0x0800ed08
 8001400:	08001b8d 	.word	0x08001b8d
 8001404:	200003dc 	.word	0x200003dc
 8001408:	0800ed2c 	.word	0x0800ed2c
 800140c:	08001c21 	.word	0x08001c21
 8001410:	200003e0 	.word	0x200003e0

08001414 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b094      	sub	sp, #80	; 0x50
 8001418:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800141a:	f107 0320 	add.w	r3, r7, #32
 800141e:	2230      	movs	r2, #48	; 0x30
 8001420:	2100      	movs	r1, #0
 8001422:	4618      	mov	r0, r3
 8001424:	f008 ff7d 	bl	800a322 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001428:	f107 030c 	add.w	r3, r7, #12
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
 8001436:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001438:	2300      	movs	r3, #0
 800143a:	60bb      	str	r3, [r7, #8]
 800143c:	4b27      	ldr	r3, [pc, #156]	; (80014dc <SystemClock_Config+0xc8>)
 800143e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001440:	4a26      	ldr	r2, [pc, #152]	; (80014dc <SystemClock_Config+0xc8>)
 8001442:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001446:	6413      	str	r3, [r2, #64]	; 0x40
 8001448:	4b24      	ldr	r3, [pc, #144]	; (80014dc <SystemClock_Config+0xc8>)
 800144a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800144c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001450:	60bb      	str	r3, [r7, #8]
 8001452:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001454:	2300      	movs	r3, #0
 8001456:	607b      	str	r3, [r7, #4]
 8001458:	4b21      	ldr	r3, [pc, #132]	; (80014e0 <SystemClock_Config+0xcc>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a20      	ldr	r2, [pc, #128]	; (80014e0 <SystemClock_Config+0xcc>)
 800145e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001462:	6013      	str	r3, [r2, #0]
 8001464:	4b1e      	ldr	r3, [pc, #120]	; (80014e0 <SystemClock_Config+0xcc>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800146c:	607b      	str	r3, [r7, #4]
 800146e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001470:	2302      	movs	r3, #2
 8001472:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001474:	2301      	movs	r3, #1
 8001476:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001478:	2310      	movs	r3, #16
 800147a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800147c:	2302      	movs	r3, #2
 800147e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001480:	2300      	movs	r3, #0
 8001482:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001484:	2308      	movs	r3, #8
 8001486:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8001488:	2340      	movs	r3, #64	; 0x40
 800148a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800148c:	2302      	movs	r3, #2
 800148e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001490:	2304      	movs	r3, #4
 8001492:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001494:	f107 0320 	add.w	r3, r7, #32
 8001498:	4618      	mov	r0, r3
 800149a:	f002 f985 	bl	80037a8 <HAL_RCC_OscConfig>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80014a4:	f000 fbd8 	bl	8001c58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014a8:	230f      	movs	r3, #15
 80014aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014ac:	2302      	movs	r3, #2
 80014ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 80014b0:	23a0      	movs	r3, #160	; 0xa0
 80014b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014ba:	2300      	movs	r3, #0
 80014bc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014be:	f107 030c 	add.w	r3, r7, #12
 80014c2:	2100      	movs	r1, #0
 80014c4:	4618      	mov	r0, r3
 80014c6:	f002 fbe7 	bl	8003c98 <HAL_RCC_ClockConfig>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80014d0:	f000 fbc2 	bl	8001c58 <Error_Handler>
  }
}
 80014d4:	bf00      	nop
 80014d6:	3750      	adds	r7, #80	; 0x50
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40023800 	.word	0x40023800
 80014e0:	40007000 	.word	0x40007000

080014e4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b08c      	sub	sp, #48	; 0x30
 80014e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80014ea:	f107 030c 	add.w	r3, r7, #12
 80014ee:	2224      	movs	r2, #36	; 0x24
 80014f0:	2100      	movs	r1, #0
 80014f2:	4618      	mov	r0, r3
 80014f4:	f008 ff15 	bl	800a322 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014f8:	1d3b      	adds	r3, r7, #4
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001500:	4b22      	ldr	r3, [pc, #136]	; (800158c <MX_TIM1_Init+0xa8>)
 8001502:	4a23      	ldr	r2, [pc, #140]	; (8001590 <MX_TIM1_Init+0xac>)
 8001504:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001506:	4b21      	ldr	r3, [pc, #132]	; (800158c <MX_TIM1_Init+0xa8>)
 8001508:	2200      	movs	r2, #0
 800150a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800150c:	4b1f      	ldr	r3, [pc, #124]	; (800158c <MX_TIM1_Init+0xa8>)
 800150e:	2200      	movs	r2, #0
 8001510:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001512:	4b1e      	ldr	r3, [pc, #120]	; (800158c <MX_TIM1_Init+0xa8>)
 8001514:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001518:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800151a:	4b1c      	ldr	r3, [pc, #112]	; (800158c <MX_TIM1_Init+0xa8>)
 800151c:	2200      	movs	r2, #0
 800151e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001520:	4b1a      	ldr	r3, [pc, #104]	; (800158c <MX_TIM1_Init+0xa8>)
 8001522:	2200      	movs	r2, #0
 8001524:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001526:	4b19      	ldr	r3, [pc, #100]	; (800158c <MX_TIM1_Init+0xa8>)
 8001528:	2200      	movs	r2, #0
 800152a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800152c:	2303      	movs	r3, #3
 800152e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001530:	2300      	movs	r3, #0
 8001532:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001534:	2301      	movs	r3, #1
 8001536:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001538:	2300      	movs	r3, #0
 800153a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800153c:	2300      	movs	r3, #0
 800153e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001540:	2300      	movs	r3, #0
 8001542:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001544:	2301      	movs	r3, #1
 8001546:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001548:	2300      	movs	r3, #0
 800154a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800154c:	2300      	movs	r3, #0
 800154e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001550:	f107 030c 	add.w	r3, r7, #12
 8001554:	4619      	mov	r1, r3
 8001556:	480d      	ldr	r0, [pc, #52]	; (800158c <MX_TIM1_Init+0xa8>)
 8001558:	f002 ff92 	bl	8004480 <HAL_TIM_Encoder_Init>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001562:	f000 fb79 	bl	8001c58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001566:	2300      	movs	r3, #0
 8001568:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800156a:	2300      	movs	r3, #0
 800156c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800156e:	1d3b      	adds	r3, r7, #4
 8001570:	4619      	mov	r1, r3
 8001572:	4806      	ldr	r0, [pc, #24]	; (800158c <MX_TIM1_Init+0xa8>)
 8001574:	f003 fe76 	bl	8005264 <HAL_TIMEx_MasterConfigSynchronization>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800157e:	f000 fb6b 	bl	8001c58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001582:	bf00      	nop
 8001584:	3730      	adds	r7, #48	; 0x30
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	2000022c 	.word	0x2000022c
 8001590:	40010000 	.word	0x40010000

08001594 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b08c      	sub	sp, #48	; 0x30
 8001598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800159a:	f107 030c 	add.w	r3, r7, #12
 800159e:	2224      	movs	r2, #36	; 0x24
 80015a0:	2100      	movs	r1, #0
 80015a2:	4618      	mov	r0, r3
 80015a4:	f008 febd 	bl	800a322 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015a8:	1d3b      	adds	r3, r7, #4
 80015aa:	2200      	movs	r2, #0
 80015ac:	601a      	str	r2, [r3, #0]
 80015ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015b0:	4b20      	ldr	r3, [pc, #128]	; (8001634 <MX_TIM3_Init+0xa0>)
 80015b2:	4a21      	ldr	r2, [pc, #132]	; (8001638 <MX_TIM3_Init+0xa4>)
 80015b4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80015b6:	4b1f      	ldr	r3, [pc, #124]	; (8001634 <MX_TIM3_Init+0xa0>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015bc:	4b1d      	ldr	r3, [pc, #116]	; (8001634 <MX_TIM3_Init+0xa0>)
 80015be:	2200      	movs	r2, #0
 80015c0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80015c2:	4b1c      	ldr	r3, [pc, #112]	; (8001634 <MX_TIM3_Init+0xa0>)
 80015c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015c8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ca:	4b1a      	ldr	r3, [pc, #104]	; (8001634 <MX_TIM3_Init+0xa0>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015d0:	4b18      	ldr	r3, [pc, #96]	; (8001634 <MX_TIM3_Init+0xa0>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80015d6:	2303      	movs	r3, #3
 80015d8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015da:	2300      	movs	r3, #0
 80015dc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80015de:	2301      	movs	r3, #1
 80015e0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80015e2:	2300      	movs	r3, #0
 80015e4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80015ea:	2300      	movs	r3, #0
 80015ec:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80015ee:	2301      	movs	r3, #1
 80015f0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80015f2:	2300      	movs	r3, #0
 80015f4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80015f6:	2300      	movs	r3, #0
 80015f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80015fa:	f107 030c 	add.w	r3, r7, #12
 80015fe:	4619      	mov	r1, r3
 8001600:	480c      	ldr	r0, [pc, #48]	; (8001634 <MX_TIM3_Init+0xa0>)
 8001602:	f002 ff3d 	bl	8004480 <HAL_TIM_Encoder_Init>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800160c:	f000 fb24 	bl	8001c58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001610:	2300      	movs	r3, #0
 8001612:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001614:	2300      	movs	r3, #0
 8001616:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001618:	1d3b      	adds	r3, r7, #4
 800161a:	4619      	mov	r1, r3
 800161c:	4805      	ldr	r0, [pc, #20]	; (8001634 <MX_TIM3_Init+0xa0>)
 800161e:	f003 fe21 	bl	8005264 <HAL_TIMEx_MasterConfigSynchronization>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001628:	f000 fb16 	bl	8001c58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800162c:	bf00      	nop
 800162e:	3730      	adds	r7, #48	; 0x30
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	20000274 	.word	0x20000274
 8001638:	40000400 	.word	0x40000400

0800163c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b08c      	sub	sp, #48	; 0x30
 8001640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001642:	f107 030c 	add.w	r3, r7, #12
 8001646:	2224      	movs	r2, #36	; 0x24
 8001648:	2100      	movs	r1, #0
 800164a:	4618      	mov	r0, r3
 800164c:	f008 fe69 	bl	800a322 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001650:	1d3b      	adds	r3, r7, #4
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001658:	4b20      	ldr	r3, [pc, #128]	; (80016dc <MX_TIM4_Init+0xa0>)
 800165a:	4a21      	ldr	r2, [pc, #132]	; (80016e0 <MX_TIM4_Init+0xa4>)
 800165c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800165e:	4b1f      	ldr	r3, [pc, #124]	; (80016dc <MX_TIM4_Init+0xa0>)
 8001660:	2200      	movs	r2, #0
 8001662:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001664:	4b1d      	ldr	r3, [pc, #116]	; (80016dc <MX_TIM4_Init+0xa0>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800166a:	4b1c      	ldr	r3, [pc, #112]	; (80016dc <MX_TIM4_Init+0xa0>)
 800166c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001670:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001672:	4b1a      	ldr	r3, [pc, #104]	; (80016dc <MX_TIM4_Init+0xa0>)
 8001674:	2200      	movs	r2, #0
 8001676:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001678:	4b18      	ldr	r3, [pc, #96]	; (80016dc <MX_TIM4_Init+0xa0>)
 800167a:	2200      	movs	r2, #0
 800167c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800167e:	2303      	movs	r3, #3
 8001680:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001682:	2300      	movs	r3, #0
 8001684:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001686:	2301      	movs	r3, #1
 8001688:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800168a:	2300      	movs	r3, #0
 800168c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800168e:	2300      	movs	r3, #0
 8001690:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001692:	2300      	movs	r3, #0
 8001694:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001696:	2301      	movs	r3, #1
 8001698:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800169a:	2300      	movs	r3, #0
 800169c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800169e:	2300      	movs	r3, #0
 80016a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80016a2:	f107 030c 	add.w	r3, r7, #12
 80016a6:	4619      	mov	r1, r3
 80016a8:	480c      	ldr	r0, [pc, #48]	; (80016dc <MX_TIM4_Init+0xa0>)
 80016aa:	f002 fee9 	bl	8004480 <HAL_TIM_Encoder_Init>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80016b4:	f000 fad0 	bl	8001c58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016b8:	2300      	movs	r3, #0
 80016ba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016bc:	2300      	movs	r3, #0
 80016be:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80016c0:	1d3b      	adds	r3, r7, #4
 80016c2:	4619      	mov	r1, r3
 80016c4:	4805      	ldr	r0, [pc, #20]	; (80016dc <MX_TIM4_Init+0xa0>)
 80016c6:	f003 fdcd 	bl	8005264 <HAL_TIMEx_MasterConfigSynchronization>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80016d0:	f000 fac2 	bl	8001c58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80016d4:	bf00      	nop
 80016d6:	3730      	adds	r7, #48	; 0x30
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	200002bc 	.word	0x200002bc
 80016e0:	40000800 	.word	0x40000800

080016e4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b08e      	sub	sp, #56	; 0x38
 80016e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016ee:	2200      	movs	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]
 80016f2:	605a      	str	r2, [r3, #4]
 80016f4:	609a      	str	r2, [r3, #8]
 80016f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f8:	f107 0320 	add.w	r3, r7, #32
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
 8001700:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001702:	1d3b      	adds	r3, r7, #4
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
 800170c:	60da      	str	r2, [r3, #12]
 800170e:	611a      	str	r2, [r3, #16]
 8001710:	615a      	str	r2, [r3, #20]
 8001712:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001714:	4b31      	ldr	r3, [pc, #196]	; (80017dc <MX_TIM5_Init+0xf8>)
 8001716:	4a32      	ldr	r2, [pc, #200]	; (80017e0 <MX_TIM5_Init+0xfc>)
 8001718:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 8-1;
 800171a:	4b30      	ldr	r3, [pc, #192]	; (80017dc <MX_TIM5_Init+0xf8>)
 800171c:	2207      	movs	r2, #7
 800171e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001720:	4b2e      	ldr	r3, [pc, #184]	; (80017dc <MX_TIM5_Init+0xf8>)
 8001722:	2200      	movs	r2, #0
 8001724:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 100-1;
 8001726:	4b2d      	ldr	r3, [pc, #180]	; (80017dc <MX_TIM5_Init+0xf8>)
 8001728:	2263      	movs	r2, #99	; 0x63
 800172a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800172c:	4b2b      	ldr	r3, [pc, #172]	; (80017dc <MX_TIM5_Init+0xf8>)
 800172e:	2200      	movs	r2, #0
 8001730:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001732:	4b2a      	ldr	r3, [pc, #168]	; (80017dc <MX_TIM5_Init+0xf8>)
 8001734:	2200      	movs	r2, #0
 8001736:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001738:	4828      	ldr	r0, [pc, #160]	; (80017dc <MX_TIM5_Init+0xf8>)
 800173a:	f002 fcbf 	bl	80040bc <HAL_TIM_Base_Init>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_TIM5_Init+0x64>
  {
    Error_Handler();
 8001744:	f000 fa88 	bl	8001c58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001748:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800174c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800174e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001752:	4619      	mov	r1, r3
 8001754:	4821      	ldr	r0, [pc, #132]	; (80017dc <MX_TIM5_Init+0xf8>)
 8001756:	f003 f979 	bl	8004a4c <HAL_TIM_ConfigClockSource>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <MX_TIM5_Init+0x80>
  {
    Error_Handler();
 8001760:	f000 fa7a 	bl	8001c58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001764:	481d      	ldr	r0, [pc, #116]	; (80017dc <MX_TIM5_Init+0xf8>)
 8001766:	f002 fd69 	bl	800423c <HAL_TIM_PWM_Init>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 8001770:	f000 fa72 	bl	8001c58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001774:	2300      	movs	r3, #0
 8001776:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001778:	2300      	movs	r3, #0
 800177a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800177c:	f107 0320 	add.w	r3, r7, #32
 8001780:	4619      	mov	r1, r3
 8001782:	4816      	ldr	r0, [pc, #88]	; (80017dc <MX_TIM5_Init+0xf8>)
 8001784:	f003 fd6e 	bl	8005264 <HAL_TIMEx_MasterConfigSynchronization>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_TIM5_Init+0xae>
  {
    Error_Handler();
 800178e:	f000 fa63 	bl	8001c58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001792:	2360      	movs	r3, #96	; 0x60
 8001794:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001796:	2300      	movs	r3, #0
 8001798:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800179a:	2300      	movs	r3, #0
 800179c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800179e:	2300      	movs	r3, #0
 80017a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017a2:	1d3b      	adds	r3, r7, #4
 80017a4:	2208      	movs	r2, #8
 80017a6:	4619      	mov	r1, r3
 80017a8:	480c      	ldr	r0, [pc, #48]	; (80017dc <MX_TIM5_Init+0xf8>)
 80017aa:	f003 f88d 	bl	80048c8 <HAL_TIM_PWM_ConfigChannel>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_TIM5_Init+0xd4>
  {
    Error_Handler();
 80017b4:	f000 fa50 	bl	8001c58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017b8:	1d3b      	adds	r3, r7, #4
 80017ba:	220c      	movs	r2, #12
 80017bc:	4619      	mov	r1, r3
 80017be:	4807      	ldr	r0, [pc, #28]	; (80017dc <MX_TIM5_Init+0xf8>)
 80017c0:	f003 f882 	bl	80048c8 <HAL_TIM_PWM_ConfigChannel>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_TIM5_Init+0xea>
  {
    Error_Handler();
 80017ca:	f000 fa45 	bl	8001c58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80017ce:	4803      	ldr	r0, [pc, #12]	; (80017dc <MX_TIM5_Init+0xf8>)
 80017d0:	f001 f9b4 	bl	8002b3c <HAL_TIM_MspPostInit>

}
 80017d4:	bf00      	nop
 80017d6:	3738      	adds	r7, #56	; 0x38
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20000304 	.word	0x20000304
 80017e0:	40000c00 	.word	0x40000c00

080017e4 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b08c      	sub	sp, #48	; 0x30
 80017e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017ea:	f107 0320 	add.w	r3, r7, #32
 80017ee:	2200      	movs	r2, #0
 80017f0:	601a      	str	r2, [r3, #0]
 80017f2:	605a      	str	r2, [r3, #4]
 80017f4:	609a      	str	r2, [r3, #8]
 80017f6:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017f8:	1d3b      	adds	r3, r7, #4
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	605a      	str	r2, [r3, #4]
 8001800:	609a      	str	r2, [r3, #8]
 8001802:	60da      	str	r2, [r3, #12]
 8001804:	611a      	str	r2, [r3, #16]
 8001806:	615a      	str	r2, [r3, #20]
 8001808:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800180a:	4b25      	ldr	r3, [pc, #148]	; (80018a0 <MX_TIM9_Init+0xbc>)
 800180c:	4a25      	ldr	r2, [pc, #148]	; (80018a4 <MX_TIM9_Init+0xc0>)
 800180e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 8-1;
 8001810:	4b23      	ldr	r3, [pc, #140]	; (80018a0 <MX_TIM9_Init+0xbc>)
 8001812:	2207      	movs	r2, #7
 8001814:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001816:	4b22      	ldr	r3, [pc, #136]	; (80018a0 <MX_TIM9_Init+0xbc>)
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 100-1;
 800181c:	4b20      	ldr	r3, [pc, #128]	; (80018a0 <MX_TIM9_Init+0xbc>)
 800181e:	2263      	movs	r2, #99	; 0x63
 8001820:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001822:	4b1f      	ldr	r3, [pc, #124]	; (80018a0 <MX_TIM9_Init+0xbc>)
 8001824:	2200      	movs	r2, #0
 8001826:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001828:	4b1d      	ldr	r3, [pc, #116]	; (80018a0 <MX_TIM9_Init+0xbc>)
 800182a:	2200      	movs	r2, #0
 800182c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800182e:	481c      	ldr	r0, [pc, #112]	; (80018a0 <MX_TIM9_Init+0xbc>)
 8001830:	f002 fc44 	bl	80040bc <HAL_TIM_Base_Init>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <MX_TIM9_Init+0x5a>
  {
    Error_Handler();
 800183a:	f000 fa0d 	bl	8001c58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800183e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001842:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001844:	f107 0320 	add.w	r3, r7, #32
 8001848:	4619      	mov	r1, r3
 800184a:	4815      	ldr	r0, [pc, #84]	; (80018a0 <MX_TIM9_Init+0xbc>)
 800184c:	f003 f8fe 	bl	8004a4c <HAL_TIM_ConfigClockSource>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <MX_TIM9_Init+0x76>
  {
    Error_Handler();
 8001856:	f000 f9ff 	bl	8001c58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 800185a:	4811      	ldr	r0, [pc, #68]	; (80018a0 <MX_TIM9_Init+0xbc>)
 800185c:	f002 fcee 	bl	800423c <HAL_TIM_PWM_Init>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_TIM9_Init+0x86>
  {
    Error_Handler();
 8001866:	f000 f9f7 	bl	8001c58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800186a:	2360      	movs	r3, #96	; 0x60
 800186c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800186e:	2300      	movs	r3, #0
 8001870:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001872:	2300      	movs	r3, #0
 8001874:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001876:	2300      	movs	r3, #0
 8001878:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800187a:	1d3b      	adds	r3, r7, #4
 800187c:	2200      	movs	r2, #0
 800187e:	4619      	mov	r1, r3
 8001880:	4807      	ldr	r0, [pc, #28]	; (80018a0 <MX_TIM9_Init+0xbc>)
 8001882:	f003 f821 	bl	80048c8 <HAL_TIM_PWM_ConfigChannel>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <MX_TIM9_Init+0xac>
  {
    Error_Handler();
 800188c:	f000 f9e4 	bl	8001c58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001890:	4803      	ldr	r0, [pc, #12]	; (80018a0 <MX_TIM9_Init+0xbc>)
 8001892:	f001 f953 	bl	8002b3c <HAL_TIM_MspPostInit>

}
 8001896:	bf00      	nop
 8001898:	3730      	adds	r7, #48	; 0x30
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	2000034c 	.word	0x2000034c
 80018a4:	40014000 	.word	0x40014000

080018a8 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80018ac:	4b11      	ldr	r3, [pc, #68]	; (80018f4 <MX_UART5_Init+0x4c>)
 80018ae:	4a12      	ldr	r2, [pc, #72]	; (80018f8 <MX_UART5_Init+0x50>)
 80018b0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 80018b2:	4b10      	ldr	r3, [pc, #64]	; (80018f4 <MX_UART5_Init+0x4c>)
 80018b4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80018b8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80018ba:	4b0e      	ldr	r3, [pc, #56]	; (80018f4 <MX_UART5_Init+0x4c>)
 80018bc:	2200      	movs	r2, #0
 80018be:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80018c0:	4b0c      	ldr	r3, [pc, #48]	; (80018f4 <MX_UART5_Init+0x4c>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80018c6:	4b0b      	ldr	r3, [pc, #44]	; (80018f4 <MX_UART5_Init+0x4c>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_RX;
 80018cc:	4b09      	ldr	r3, [pc, #36]	; (80018f4 <MX_UART5_Init+0x4c>)
 80018ce:	2204      	movs	r2, #4
 80018d0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018d2:	4b08      	ldr	r3, [pc, #32]	; (80018f4 <MX_UART5_Init+0x4c>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80018d8:	4b06      	ldr	r3, [pc, #24]	; (80018f4 <MX_UART5_Init+0x4c>)
 80018da:	2200      	movs	r2, #0
 80018dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80018de:	4805      	ldr	r0, [pc, #20]	; (80018f4 <MX_UART5_Init+0x4c>)
 80018e0:	f003 fd50 	bl	8005384 <HAL_UART_Init>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80018ea:	f000 f9b5 	bl	8001c58 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	20000394 	.word	0x20000394
 80018f8:	40005000 	.word	0x40005000

080018fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b08a      	sub	sp, #40	; 0x28
 8001900:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001902:	f107 0314 	add.w	r3, r7, #20
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	605a      	str	r2, [r3, #4]
 800190c:	609a      	str	r2, [r3, #8]
 800190e:	60da      	str	r2, [r3, #12]
 8001910:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	613b      	str	r3, [r7, #16]
 8001916:	4b2e      	ldr	r3, [pc, #184]	; (80019d0 <MX_GPIO_Init+0xd4>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	4a2d      	ldr	r2, [pc, #180]	; (80019d0 <MX_GPIO_Init+0xd4>)
 800191c:	f043 0310 	orr.w	r3, r3, #16
 8001920:	6313      	str	r3, [r2, #48]	; 0x30
 8001922:	4b2b      	ldr	r3, [pc, #172]	; (80019d0 <MX_GPIO_Init+0xd4>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	f003 0310 	and.w	r3, r3, #16
 800192a:	613b      	str	r3, [r7, #16]
 800192c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800192e:	2300      	movs	r3, #0
 8001930:	60fb      	str	r3, [r7, #12]
 8001932:	4b27      	ldr	r3, [pc, #156]	; (80019d0 <MX_GPIO_Init+0xd4>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001936:	4a26      	ldr	r2, [pc, #152]	; (80019d0 <MX_GPIO_Init+0xd4>)
 8001938:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800193c:	6313      	str	r3, [r2, #48]	; 0x30
 800193e:	4b24      	ldr	r3, [pc, #144]	; (80019d0 <MX_GPIO_Init+0xd4>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	60bb      	str	r3, [r7, #8]
 800194e:	4b20      	ldr	r3, [pc, #128]	; (80019d0 <MX_GPIO_Init+0xd4>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001952:	4a1f      	ldr	r2, [pc, #124]	; (80019d0 <MX_GPIO_Init+0xd4>)
 8001954:	f043 0301 	orr.w	r3, r3, #1
 8001958:	6313      	str	r3, [r2, #48]	; 0x30
 800195a:	4b1d      	ldr	r3, [pc, #116]	; (80019d0 <MX_GPIO_Init+0xd4>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	f003 0301 	and.w	r3, r3, #1
 8001962:	60bb      	str	r3, [r7, #8]
 8001964:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	607b      	str	r3, [r7, #4]
 800196a:	4b19      	ldr	r3, [pc, #100]	; (80019d0 <MX_GPIO_Init+0xd4>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196e:	4a18      	ldr	r2, [pc, #96]	; (80019d0 <MX_GPIO_Init+0xd4>)
 8001970:	f043 0308 	orr.w	r3, r3, #8
 8001974:	6313      	str	r3, [r2, #48]	; 0x30
 8001976:	4b16      	ldr	r3, [pc, #88]	; (80019d0 <MX_GPIO_Init+0xd4>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	f003 0308 	and.w	r3, r3, #8
 800197e:	607b      	str	r3, [r7, #4]
 8001980:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	603b      	str	r3, [r7, #0]
 8001986:	4b12      	ldr	r3, [pc, #72]	; (80019d0 <MX_GPIO_Init+0xd4>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198a:	4a11      	ldr	r2, [pc, #68]	; (80019d0 <MX_GPIO_Init+0xd4>)
 800198c:	f043 0304 	orr.w	r3, r3, #4
 8001990:	6313      	str	r3, [r2, #48]	; 0x30
 8001992:	4b0f      	ldr	r3, [pc, #60]	; (80019d0 <MX_GPIO_Init+0xd4>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	f003 0304 	and.w	r3, r3, #4
 800199a:	603b      	str	r3, [r7, #0]
 800199c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DIRECTION_3_Pin|DIRECTION_2_Pin|DIRECTION_1_Pin, GPIO_PIN_RESET);
 800199e:	2200      	movs	r2, #0
 80019a0:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80019a4:	480b      	ldr	r0, [pc, #44]	; (80019d4 <MX_GPIO_Init+0xd8>)
 80019a6:	f001 fee5 	bl	8003774 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DIRECTION_3_Pin DIRECTION_2_Pin DIRECTION_1_Pin */
  GPIO_InitStruct.Pin = DIRECTION_3_Pin|DIRECTION_2_Pin|DIRECTION_1_Pin;
 80019aa:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80019ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b0:	2301      	movs	r3, #1
 80019b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b4:	2300      	movs	r3, #0
 80019b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b8:	2300      	movs	r3, #0
 80019ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019bc:	f107 0314 	add.w	r3, r7, #20
 80019c0:	4619      	mov	r1, r3
 80019c2:	4804      	ldr	r0, [pc, #16]	; (80019d4 <MX_GPIO_Init+0xd8>)
 80019c4:	f001 fd3a 	bl	800343c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019c8:	bf00      	nop
 80019ca:	3728      	adds	r7, #40	; 0x28
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40023800 	.word	0x40023800
 80019d4:	40021000 	.word	0x40021000

080019d8 <Control>:

/* USER CODE BEGIN 4 */
void Control(msgQueueObj_t msg, double Vd){
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	81b8      	strh	r0, [r7, #12]
 80019e0:	ed87 0b00 	vstr	d0, [r7]
	switch(msg.buffer[0]){
 80019e4:	7b3b      	ldrb	r3, [r7, #12]
 80019e6:	3b42      	subs	r3, #66	; 0x42
 80019e8:	2b18      	cmp	r3, #24
 80019ea:	f200 809c 	bhi.w	8001b26 <Control+0x14e>
 80019ee:	a201      	add	r2, pc, #4	; (adr r2, 80019f4 <Control+0x1c>)
 80019f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019f4:	08001a6b 	.word	0x08001a6b
 80019f8:	08001b27 	.word	0x08001b27
 80019fc:	08001b27 	.word	0x08001b27
 8001a00:	08001b27 	.word	0x08001b27
 8001a04:	08001b27 	.word	0x08001b27
 8001a08:	08001b27 	.word	0x08001b27
 8001a0c:	08001aa1 	.word	0x08001aa1
 8001a10:	08001afb 	.word	0x08001afb
 8001a14:	08001b1f 	.word	0x08001b1f
 8001a18:	08001b27 	.word	0x08001b27
 8001a1c:	08001a8f 	.word	0x08001a8f
 8001a20:	08001b27 	.word	0x08001b27
 8001a24:	08001b27 	.word	0x08001b27
 8001a28:	08001b27 	.word	0x08001b27
 8001a2c:	08001b27 	.word	0x08001b27
 8001a30:	08001ab3 	.word	0x08001ab3
 8001a34:	08001a7d 	.word	0x08001a7d
 8001a38:	08001b0d 	.word	0x08001b0d
 8001a3c:	08001b27 	.word	0x08001b27
 8001a40:	08001b27 	.word	0x08001b27
 8001a44:	08001ad7 	.word	0x08001ad7
 8001a48:	08001a59 	.word	0x08001a59
 8001a4c:	08001ae9 	.word	0x08001ae9
 8001a50:	08001b27 	.word	0x08001b27
 8001a54:	08001ac5 	.word	0x08001ac5
	case 'W':
		Robot_Move(Vd, 60, 0);
 8001a58:	ed9f 2b35 	vldr	d2, [pc, #212]	; 8001b30 <Control+0x158>
 8001a5c:	ed9f 1b36 	vldr	d1, [pc, #216]	; 8001b38 <Control+0x160>
 8001a60:	ed97 0b00 	vldr	d0, [r7]
 8001a64:	f000 f900 	bl	8001c68 <Robot_Move>
		break;
 8001a68:	e05e      	b.n	8001b28 <Control+0x150>
	case 'B':
		Robot_Move(Vd, 240, 0);
 8001a6a:	ed9f 2b31 	vldr	d2, [pc, #196]	; 8001b30 <Control+0x158>
 8001a6e:	ed9f 1b34 	vldr	d1, [pc, #208]	; 8001b40 <Control+0x168>
 8001a72:	ed97 0b00 	vldr	d0, [r7]
 8001a76:	f000 f8f7 	bl	8001c68 <Robot_Move>
		break;
 8001a7a:	e055      	b.n	8001b28 <Control+0x150>
	case 'R':
		Robot_Move(Vd, 330, 0);
 8001a7c:	ed9f 2b2c 	vldr	d2, [pc, #176]	; 8001b30 <Control+0x158>
 8001a80:	ed9f 1b31 	vldr	d1, [pc, #196]	; 8001b48 <Control+0x170>
 8001a84:	ed97 0b00 	vldr	d0, [r7]
 8001a88:	f000 f8ee 	bl	8001c68 <Robot_Move>
		break;
 8001a8c:	e04c      	b.n	8001b28 <Control+0x150>
	case 'L':
		Robot_Move(Vd, 150, 0);
 8001a8e:	ed9f 2b28 	vldr	d2, [pc, #160]	; 8001b30 <Control+0x158>
 8001a92:	ed9f 1b2f 	vldr	d1, [pc, #188]	; 8001b50 <Control+0x178>
 8001a96:	ed97 0b00 	vldr	d0, [r7]
 8001a9a:	f000 f8e5 	bl	8001c68 <Robot_Move>
		break;
 8001a9e:	e043      	b.n	8001b28 <Control+0x150>
	case 'H':
		Robot_Move(Vd, 15, 0);
 8001aa0:	ed9f 2b23 	vldr	d2, [pc, #140]	; 8001b30 <Control+0x158>
 8001aa4:	ed9f 1b2c 	vldr	d1, [pc, #176]	; 8001b58 <Control+0x180>
 8001aa8:	ed97 0b00 	vldr	d0, [r7]
 8001aac:	f000 f8dc 	bl	8001c68 <Robot_Move>
		break;
 8001ab0:	e03a      	b.n	8001b28 <Control+0x150>
	case 'Q':
		Robot_Move(Vd, 105, 0);
 8001ab2:	ed9f 2b1f 	vldr	d2, [pc, #124]	; 8001b30 <Control+0x158>
 8001ab6:	ed9f 1b2a 	vldr	d1, [pc, #168]	; 8001b60 <Control+0x188>
 8001aba:	ed97 0b00 	vldr	d0, [r7]
 8001abe:	f000 f8d3 	bl	8001c68 <Robot_Move>
		break;
 8001ac2:	e031      	b.n	8001b28 <Control+0x150>
	case 'Z':
		Robot_Move(Vd, 195, 0);
 8001ac4:	ed9f 2b1a 	vldr	d2, [pc, #104]	; 8001b30 <Control+0x158>
 8001ac8:	ed9f 1b27 	vldr	d1, [pc, #156]	; 8001b68 <Control+0x190>
 8001acc:	ed97 0b00 	vldr	d0, [r7]
 8001ad0:	f000 f8ca 	bl	8001c68 <Robot_Move>
		break;
 8001ad4:	e028      	b.n	8001b28 <Control+0x150>
	case 'V':
		Robot_Move(Vd, 285, 0);
 8001ad6:	ed9f 2b16 	vldr	d2, [pc, #88]	; 8001b30 <Control+0x158>
 8001ada:	ed9f 1b25 	vldr	d1, [pc, #148]	; 8001b70 <Control+0x198>
 8001ade:	ed97 0b00 	vldr	d0, [r7]
 8001ae2:	f000 f8c1 	bl	8001c68 <Robot_Move>
		break;
 8001ae6:	e01f      	b.n	8001b28 <Control+0x150>
	case 'X':
		Robot_Move(0, 0, 0.3);
 8001ae8:	ed9f 2b23 	vldr	d2, [pc, #140]	; 8001b78 <Control+0x1a0>
 8001aec:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8001b30 <Control+0x158>
 8001af0:	ed9f 0b0f 	vldr	d0, [pc, #60]	; 8001b30 <Control+0x158>
 8001af4:	f000 f8b8 	bl	8001c68 <Robot_Move>
		break;
 8001af8:	e016      	b.n	8001b28 <Control+0x150>
	case 'I':
		Robot_Move(0, 0, -0.3);
 8001afa:	ed9f 2b21 	vldr	d2, [pc, #132]	; 8001b80 <Control+0x1a8>
 8001afe:	ed9f 1b0c 	vldr	d1, [pc, #48]	; 8001b30 <Control+0x158>
 8001b02:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8001b30 <Control+0x158>
 8001b06:	f000 f8af 	bl	8001c68 <Robot_Move>
		break;
 8001b0a:	e00d      	b.n	8001b28 <Control+0x150>
	case 'S':
		Robot_Move(0, 0, 0);
 8001b0c:	ed9f 2b08 	vldr	d2, [pc, #32]	; 8001b30 <Control+0x158>
 8001b10:	ed9f 1b07 	vldr	d1, [pc, #28]	; 8001b30 <Control+0x158>
 8001b14:	ed9f 0b06 	vldr	d0, [pc, #24]	; 8001b30 <Control+0x158>
 8001b18:	f000 f8a6 	bl	8001c68 <Robot_Move>
//		PCA9685_SetServoAngle(1, 90);
		break;
 8001b1c:	e004      	b.n	8001b28 <Control+0x150>
	case 'J':
		flag_Vd=true;
 8001b1e:	4b1a      	ldr	r3, [pc, #104]	; (8001b88 <Control+0x1b0>)
 8001b20:	2201      	movs	r2, #1
 8001b22:	701a      	strb	r2, [r3, #0]
		break;
 8001b24:	e000      	b.n	8001b28 <Control+0x150>
//		break;
//	case 'F':
//		PCA9685_SetServoAngle(1, 71);
//		break;
	default:
		break;
 8001b26:	bf00      	nop
	}
}
 8001b28:	bf00      	nop
 8001b2a:	3710      	adds	r7, #16
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
	...
 8001b3c:	404e0000 	.word	0x404e0000
 8001b40:	00000000 	.word	0x00000000
 8001b44:	406e0000 	.word	0x406e0000
 8001b48:	00000000 	.word	0x00000000
 8001b4c:	4074a000 	.word	0x4074a000
 8001b50:	00000000 	.word	0x00000000
 8001b54:	4062c000 	.word	0x4062c000
 8001b58:	00000000 	.word	0x00000000
 8001b5c:	402e0000 	.word	0x402e0000
 8001b60:	00000000 	.word	0x00000000
 8001b64:	405a4000 	.word	0x405a4000
 8001b68:	00000000 	.word	0x00000000
 8001b6c:	40686000 	.word	0x40686000
 8001b70:	00000000 	.word	0x00000000
 8001b74:	4071d000 	.word	0x4071d000
 8001b78:	33333333 	.word	0x33333333
 8001b7c:	3fd33333 	.word	0x3fd33333
 8001b80:	33333333 	.word	0x33333333
 8001b84:	bfd33333 	.word	0xbfd33333
 8001b88:	20000450 	.word	0x20000450

08001b8c <StartControl>:
  * @retval None
  */

/* USER CODE END Header_StartControl */
void StartControl(void *argument)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	msgQueueObj_t msg;
	osStatus_t status;
	int Vd_msg=0;
 8001b94:	2300      	movs	r3, #0
 8001b96:	617b      	str	r3, [r7, #20]

  /* Infinite loop */
  for(;;)
  {
	  status = osMessageQueueGet(myButtonsHandle, &msg, NULL, 0);   // wait for message
 8001b98:	4b1c      	ldr	r3, [pc, #112]	; (8001c0c <StartControl+0x80>)
 8001b9a:	6818      	ldr	r0, [r3, #0]
 8001b9c:	f107 010c 	add.w	r1, r7, #12
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f004 fe0a 	bl	80067bc <osMessageQueueGet>
 8001ba8:	6138      	str	r0, [r7, #16]
	  if (status == osOK) {
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d129      	bne.n	8001c04 <StartControl+0x78>
		  if(flag_Vd){
 8001bb0:	4b17      	ldr	r3, [pc, #92]	; (8001c10 <StartControl+0x84>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d01b      	beq.n	8001bf0 <StartControl+0x64>
			if(isdigit((int)msg.buffer[0])){
 8001bb8:	7b3b      	ldrb	r3, [r7, #12]
 8001bba:	3301      	adds	r3, #1
 8001bbc:	4a15      	ldr	r2, [pc, #84]	; (8001c14 <StartControl+0x88>)
 8001bbe:	4413      	add	r3, r2
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	f003 0304 	and.w	r3, r3, #4
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d012      	beq.n	8001bf0 <StartControl+0x64>
			Vd_msg=(int)(msg.buffer[0]-'0');
 8001bca:	7b3b      	ldrb	r3, [r7, #12]
 8001bcc:	3b30      	subs	r3, #48	; 0x30
 8001bce:	617b      	str	r3, [r7, #20]
			flag_Vd=false;
 8001bd0:	4b0f      	ldr	r3, [pc, #60]	; (8001c10 <StartControl+0x84>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	701a      	strb	r2, [r3, #0]
			Vd=(double)Vd_msg/(double)5;
 8001bd6:	6978      	ldr	r0, [r7, #20]
 8001bd8:	f7fe fca4 	bl	8000524 <__aeabi_i2d>
 8001bdc:	f04f 0200 	mov.w	r2, #0
 8001be0:	4b0d      	ldr	r3, [pc, #52]	; (8001c18 <StartControl+0x8c>)
 8001be2:	f7fe fe33 	bl	800084c <__aeabi_ddiv>
 8001be6:	4602      	mov	r2, r0
 8001be8:	460b      	mov	r3, r1
 8001bea:	490c      	ldr	r1, [pc, #48]	; (8001c1c <StartControl+0x90>)
 8001bec:	e9c1 2300 	strd	r2, r3, [r1]

		  }
		}

		Control(msg, Vd);
 8001bf0:	4b0a      	ldr	r3, [pc, #40]	; (8001c1c <StartControl+0x90>)
 8001bf2:	ed93 7b00 	vldr	d7, [r3]
 8001bf6:	eeb0 0a47 	vmov.f32	s0, s14
 8001bfa:	eef0 0a67 	vmov.f32	s1, s15
 8001bfe:	68f8      	ldr	r0, [r7, #12]
 8001c00:	f7ff feea 	bl	80019d8 <Control>

	  }
    osDelay(50);
 8001c04:	2032      	movs	r0, #50	; 0x32
 8001c06:	f004 fceb 	bl	80065e0 <osDelay>
	  status = osMessageQueueGet(myButtonsHandle, &msg, NULL, 0);   // wait for message
 8001c0a:	e7c5      	b.n	8001b98 <StartControl+0xc>
 8001c0c:	200003e4 	.word	0x200003e4
 8001c10:	20000450 	.word	0x20000450
 8001c14:	0800ed80 	.word	0x0800ed80
 8001c18:	40140000 	.word	0x40140000
 8001c1c:	20000458 	.word	0x20000458

08001c20 <StartPID>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPID */
void StartPID(void *argument)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPID */
  /* Infinite loop */
  for(;;)
  {
	  PID();
 8001c28:	f000 fdca 	bl	80027c0 <PID>
//	  UARTprintf("task2\r\n");

    osDelay(10);
 8001c2c:	200a      	movs	r0, #10
 8001c2e:	f004 fcd7 	bl	80065e0 <osDelay>
	  PID();
 8001c32:	e7f9      	b.n	8001c28 <StartPID+0x8>

08001c34 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a04      	ldr	r2, [pc, #16]	; (8001c54 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d101      	bne.n	8001c4a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001c46:	f001 fa65 	bl	8003114 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	3708      	adds	r7, #8
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40014400 	.word	0x40014400

08001c58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c5c:	b672      	cpsid	i
}
 8001c5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c60:	e7fe      	b.n	8001c60 <Error_Handler+0x8>
 8001c62:	0000      	movs	r0, r0
 8001c64:	0000      	movs	r0, r0
	...

08001c68 <Robot_Move>:
flag_rot_2=true,
flag_rot_3=true;

double prev_duty_1=100, prev_duty_2=100, prev_duty_3=100;
double duty=100;
void Robot_Move(double Vd, double Theta, double Vtheta){
 8001c68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c6c:	b092      	sub	sp, #72	; 0x48
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	ed87 0b06 	vstr	d0, [r7, #24]
 8001c74:	ed87 1b04 	vstr	d1, [r7, #16]
 8001c78:	ed87 2b02 	vstr	d2, [r7, #8]
	double V1_abs, V2_abs, V3_abs, Vmax, Temp;

	V2=Vd*(-0.87*cos(Theta*PI/180)-0.5*sin(Theta*PI/180))+Vtheta;
 8001c7c:	a396      	add	r3, pc, #600	; (adr r3, 8001ed8 <Robot_Move+0x270>)
 8001c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c82:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c86:	f7fe fcb7 	bl	80005f8 <__aeabi_dmul>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	4610      	mov	r0, r2
 8001c90:	4619      	mov	r1, r3
 8001c92:	f04f 0200 	mov.w	r2, #0
 8001c96:	4b94      	ldr	r3, [pc, #592]	; (8001ee8 <Robot_Move+0x280>)
 8001c98:	f7fe fdd8 	bl	800084c <__aeabi_ddiv>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	ec43 2b17 	vmov	d7, r2, r3
 8001ca4:	eeb0 0a47 	vmov.f32	s0, s14
 8001ca8:	eef0 0a67 	vmov.f32	s1, s15
 8001cac:	f00b ff74 	bl	800db98 <cos>
 8001cb0:	ec51 0b10 	vmov	r0, r1, d0
 8001cb4:	a386      	add	r3, pc, #536	; (adr r3, 8001ed0 <Robot_Move+0x268>)
 8001cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cba:	f7fe fc9d 	bl	80005f8 <__aeabi_dmul>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	e9c7 2300 	strd	r2, r3, [r7]
 8001cc6:	a384      	add	r3, pc, #528	; (adr r3, 8001ed8 <Robot_Move+0x270>)
 8001cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ccc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001cd0:	f7fe fc92 	bl	80005f8 <__aeabi_dmul>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	4610      	mov	r0, r2
 8001cda:	4619      	mov	r1, r3
 8001cdc:	f04f 0200 	mov.w	r2, #0
 8001ce0:	4b81      	ldr	r3, [pc, #516]	; (8001ee8 <Robot_Move+0x280>)
 8001ce2:	f7fe fdb3 	bl	800084c <__aeabi_ddiv>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	460b      	mov	r3, r1
 8001cea:	ec43 2b17 	vmov	d7, r2, r3
 8001cee:	eeb0 0a47 	vmov.f32	s0, s14
 8001cf2:	eef0 0a67 	vmov.f32	s1, s15
 8001cf6:	f00b ffa3 	bl	800dc40 <sin>
 8001cfa:	ec51 0b10 	vmov	r0, r1, d0
 8001cfe:	f04f 0200 	mov.w	r2, #0
 8001d02:	4b7a      	ldr	r3, [pc, #488]	; (8001eec <Robot_Move+0x284>)
 8001d04:	f7fe fc78 	bl	80005f8 <__aeabi_dmul>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001d10:	f7fe faba 	bl	8000288 <__aeabi_dsub>
 8001d14:	4602      	mov	r2, r0
 8001d16:	460b      	mov	r3, r1
 8001d18:	4610      	mov	r0, r2
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d20:	f7fe fc6a 	bl	80005f8 <__aeabi_dmul>
 8001d24:	4602      	mov	r2, r0
 8001d26:	460b      	mov	r3, r1
 8001d28:	4610      	mov	r0, r2
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001d30:	f7fe faac 	bl	800028c <__adddf3>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	496d      	ldr	r1, [pc, #436]	; (8001ef0 <Robot_Move+0x288>)
 8001d3a:	e9c1 2300 	strd	r2, r3, [r1]
	V3=Vd*(0.87*cos(Theta*PI/180)-0.5*sin(Theta*PI/180))+Vtheta;
 8001d3e:	a366      	add	r3, pc, #408	; (adr r3, 8001ed8 <Robot_Move+0x270>)
 8001d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d44:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d48:	f7fe fc56 	bl	80005f8 <__aeabi_dmul>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	4610      	mov	r0, r2
 8001d52:	4619      	mov	r1, r3
 8001d54:	f04f 0200 	mov.w	r2, #0
 8001d58:	4b63      	ldr	r3, [pc, #396]	; (8001ee8 <Robot_Move+0x280>)
 8001d5a:	f7fe fd77 	bl	800084c <__aeabi_ddiv>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	460b      	mov	r3, r1
 8001d62:	ec43 2b17 	vmov	d7, r2, r3
 8001d66:	eeb0 0a47 	vmov.f32	s0, s14
 8001d6a:	eef0 0a67 	vmov.f32	s1, s15
 8001d6e:	f00b ff13 	bl	800db98 <cos>
 8001d72:	ec51 0b10 	vmov	r0, r1, d0
 8001d76:	a35a      	add	r3, pc, #360	; (adr r3, 8001ee0 <Robot_Move+0x278>)
 8001d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d7c:	f7fe fc3c 	bl	80005f8 <__aeabi_dmul>
 8001d80:	4602      	mov	r2, r0
 8001d82:	460b      	mov	r3, r1
 8001d84:	e9c7 2300 	strd	r2, r3, [r7]
 8001d88:	a353      	add	r3, pc, #332	; (adr r3, 8001ed8 <Robot_Move+0x270>)
 8001d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d8e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d92:	f7fe fc31 	bl	80005f8 <__aeabi_dmul>
 8001d96:	4602      	mov	r2, r0
 8001d98:	460b      	mov	r3, r1
 8001d9a:	4610      	mov	r0, r2
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	f04f 0200 	mov.w	r2, #0
 8001da2:	4b51      	ldr	r3, [pc, #324]	; (8001ee8 <Robot_Move+0x280>)
 8001da4:	f7fe fd52 	bl	800084c <__aeabi_ddiv>
 8001da8:	4602      	mov	r2, r0
 8001daa:	460b      	mov	r3, r1
 8001dac:	ec43 2b17 	vmov	d7, r2, r3
 8001db0:	eeb0 0a47 	vmov.f32	s0, s14
 8001db4:	eef0 0a67 	vmov.f32	s1, s15
 8001db8:	f00b ff42 	bl	800dc40 <sin>
 8001dbc:	ec51 0b10 	vmov	r0, r1, d0
 8001dc0:	f04f 0200 	mov.w	r2, #0
 8001dc4:	4b49      	ldr	r3, [pc, #292]	; (8001eec <Robot_Move+0x284>)
 8001dc6:	f7fe fc17 	bl	80005f8 <__aeabi_dmul>
 8001dca:	4602      	mov	r2, r0
 8001dcc:	460b      	mov	r3, r1
 8001dce:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001dd2:	f7fe fa59 	bl	8000288 <__aeabi_dsub>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	460b      	mov	r3, r1
 8001dda:	4610      	mov	r0, r2
 8001ddc:	4619      	mov	r1, r3
 8001dde:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001de2:	f7fe fc09 	bl	80005f8 <__aeabi_dmul>
 8001de6:	4602      	mov	r2, r0
 8001de8:	460b      	mov	r3, r1
 8001dea:	4610      	mov	r0, r2
 8001dec:	4619      	mov	r1, r3
 8001dee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001df2:	f7fe fa4b 	bl	800028c <__adddf3>
 8001df6:	4602      	mov	r2, r0
 8001df8:	460b      	mov	r3, r1
 8001dfa:	493e      	ldr	r1, [pc, #248]	; (8001ef4 <Robot_Move+0x28c>)
 8001dfc:	e9c1 2300 	strd	r2, r3, [r1]
	V1=Vd*sin(Theta*PI/180)+Vtheta;
 8001e00:	a335      	add	r3, pc, #212	; (adr r3, 8001ed8 <Robot_Move+0x270>)
 8001e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e06:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e0a:	f7fe fbf5 	bl	80005f8 <__aeabi_dmul>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	460b      	mov	r3, r1
 8001e12:	4610      	mov	r0, r2
 8001e14:	4619      	mov	r1, r3
 8001e16:	f04f 0200 	mov.w	r2, #0
 8001e1a:	4b33      	ldr	r3, [pc, #204]	; (8001ee8 <Robot_Move+0x280>)
 8001e1c:	f7fe fd16 	bl	800084c <__aeabi_ddiv>
 8001e20:	4602      	mov	r2, r0
 8001e22:	460b      	mov	r3, r1
 8001e24:	ec43 2b17 	vmov	d7, r2, r3
 8001e28:	eeb0 0a47 	vmov.f32	s0, s14
 8001e2c:	eef0 0a67 	vmov.f32	s1, s15
 8001e30:	f00b ff06 	bl	800dc40 <sin>
 8001e34:	ec51 0b10 	vmov	r0, r1, d0
 8001e38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e3c:	f7fe fbdc 	bl	80005f8 <__aeabi_dmul>
 8001e40:	4602      	mov	r2, r0
 8001e42:	460b      	mov	r3, r1
 8001e44:	4610      	mov	r0, r2
 8001e46:	4619      	mov	r1, r3
 8001e48:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e4c:	f7fe fa1e 	bl	800028c <__adddf3>
 8001e50:	4602      	mov	r2, r0
 8001e52:	460b      	mov	r3, r1
 8001e54:	4928      	ldr	r1, [pc, #160]	; (8001ef8 <Robot_Move+0x290>)
 8001e56:	e9c1 2300 	strd	r2, r3, [r1]

	V1_abs=fabs(V1);
 8001e5a:	4b27      	ldr	r3, [pc, #156]	; (8001ef8 <Robot_Move+0x290>)
 8001e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e60:	4611      	mov	r1, r2
 8001e62:	6439      	str	r1, [r7, #64]	; 0x40
 8001e64:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001e68:	647b      	str	r3, [r7, #68]	; 0x44
	V2_abs=fabs(V2);
 8001e6a:	4b21      	ldr	r3, [pc, #132]	; (8001ef0 <Robot_Move+0x288>)
 8001e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e70:	4611      	mov	r1, r2
 8001e72:	63b9      	str	r1, [r7, #56]	; 0x38
 8001e74:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001e78:	63fb      	str	r3, [r7, #60]	; 0x3c
	V3_abs=fabs(V3);
 8001e7a:	4b1e      	ldr	r3, [pc, #120]	; (8001ef4 <Robot_Move+0x28c>)
 8001e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e80:	4611      	mov	r1, r2
 8001e82:	6339      	str	r1, [r7, #48]	; 0x30
 8001e84:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001e88:	637b      	str	r3, [r7, #52]	; 0x34

	Vmax=V1_abs;
 8001e8a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001e8e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	Vmax = (V2_abs > Vmax) ? V2_abs : Vmax;
 8001e92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001e96:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001e9a:	f7fe fe3d 	bl	8000b18 <__aeabi_dcmpgt>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d002      	beq.n	8001eaa <Robot_Move+0x242>
 8001ea4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001ea8:	e001      	b.n	8001eae <Robot_Move+0x246>
 8001eaa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001eae:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	Vmax = (V3_abs > Vmax) ? V3_abs : Vmax;
 8001eb2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001eb6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001eba:	f7fe fe2d 	bl	8000b18 <__aeabi_dcmpgt>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d01b      	beq.n	8001efc <Robot_Move+0x294>
 8001ec4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001ec8:	e01a      	b.n	8001f00 <Robot_Move+0x298>
 8001eca:	bf00      	nop
 8001ecc:	f3af 8000 	nop.w
 8001ed0:	3d70a3d7 	.word	0x3d70a3d7
 8001ed4:	bfebd70a 	.word	0xbfebd70a
 8001ed8:	54524550 	.word	0x54524550
 8001edc:	400921fb 	.word	0x400921fb
 8001ee0:	3d70a3d7 	.word	0x3d70a3d7
 8001ee4:	3febd70a 	.word	0x3febd70a
 8001ee8:	40668000 	.word	0x40668000
 8001eec:	3fe00000 	.word	0x3fe00000
 8001ef0:	20000468 	.word	0x20000468
 8001ef4:	20000470 	.word	0x20000470
 8001ef8:	20000460 	.word	0x20000460
 8001efc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001f00:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	if (Vmax>1){
 8001f04:	f04f 0200 	mov.w	r2, #0
 8001f08:	4b75      	ldr	r3, [pc, #468]	; (80020e0 <Robot_Move+0x478>)
 8001f0a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001f0e:	f7fe fe03 	bl	8000b18 <__aeabi_dcmpgt>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d02e      	beq.n	8001f76 <Robot_Move+0x30e>
	Temp=(double)1/Vmax;
 8001f18:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001f1c:	f04f 0000 	mov.w	r0, #0
 8001f20:	496f      	ldr	r1, [pc, #444]	; (80020e0 <Robot_Move+0x478>)
 8001f22:	f7fe fc93 	bl	800084c <__aeabi_ddiv>
 8001f26:	4602      	mov	r2, r0
 8001f28:	460b      	mov	r3, r1
 8001f2a:	e9c7 2308 	strd	r2, r3, [r7, #32]
		V1= V1*Temp;
 8001f2e:	4b6d      	ldr	r3, [pc, #436]	; (80020e4 <Robot_Move+0x47c>)
 8001f30:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f34:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f38:	f7fe fb5e 	bl	80005f8 <__aeabi_dmul>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
 8001f40:	4968      	ldr	r1, [pc, #416]	; (80020e4 <Robot_Move+0x47c>)
 8001f42:	e9c1 2300 	strd	r2, r3, [r1]
		V2= V2*Temp;
 8001f46:	4b68      	ldr	r3, [pc, #416]	; (80020e8 <Robot_Move+0x480>)
 8001f48:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f4c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f50:	f7fe fb52 	bl	80005f8 <__aeabi_dmul>
 8001f54:	4602      	mov	r2, r0
 8001f56:	460b      	mov	r3, r1
 8001f58:	4963      	ldr	r1, [pc, #396]	; (80020e8 <Robot_Move+0x480>)
 8001f5a:	e9c1 2300 	strd	r2, r3, [r1]
		V3= V3*Temp;
 8001f5e:	4b63      	ldr	r3, [pc, #396]	; (80020ec <Robot_Move+0x484>)
 8001f60:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f64:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f68:	f7fe fb46 	bl	80005f8 <__aeabi_dmul>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	460b      	mov	r3, r1
 8001f70:	495e      	ldr	r1, [pc, #376]	; (80020ec <Robot_Move+0x484>)
 8001f72:	e9c1 2300 	strd	r2, r3, [r1]
//	 V1 = Vmax*V1/10000;
//	 V2 = Vmax*V2/10000;
//	 V3 = Vmax*V3/10000;

//	 printf("V1= %.2f m/s \t V2= %.2f m/s \t V3= %.2f m/s \r\n", V1,V2,V3);
	if(V1<0){
 8001f76:	4b5b      	ldr	r3, [pc, #364]	; (80020e4 <Robot_Move+0x47c>)
 8001f78:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f7c:	f04f 0200 	mov.w	r2, #0
 8001f80:	f04f 0300 	mov.w	r3, #0
 8001f84:	f7fe fdaa 	bl	8000adc <__aeabi_dcmplt>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d00d      	beq.n	8001faa <Robot_Move+0x342>
	 Rotation(MOTOR_1, !CLOCK_WISE);
 8001f8e:	2100      	movs	r1, #0
 8001f90:	2001      	movs	r0, #1
 8001f92:	f000 f98b 	bl	80022ac <Rotation>
	 V1=fabs(V1);
 8001f96:	4b53      	ldr	r3, [pc, #332]	; (80020e4 <Robot_Move+0x47c>)
 8001f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f9c:	4692      	mov	sl, r2
 8001f9e:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 8001fa2:	4b50      	ldr	r3, [pc, #320]	; (80020e4 <Robot_Move+0x47c>)
 8001fa4:	e9c3 ab00 	strd	sl, fp, [r3]
 8001fa8:	e00f      	b.n	8001fca <Robot_Move+0x362>
	} else if(V1>0){
 8001faa:	4b4e      	ldr	r3, [pc, #312]	; (80020e4 <Robot_Move+0x47c>)
 8001fac:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fb0:	f04f 0200 	mov.w	r2, #0
 8001fb4:	f04f 0300 	mov.w	r3, #0
 8001fb8:	f7fe fdae 	bl	8000b18 <__aeabi_dcmpgt>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d003      	beq.n	8001fca <Robot_Move+0x362>
	 Rotation(MOTOR_1, CLOCK_WISE);
 8001fc2:	2101      	movs	r1, #1
 8001fc4:	2001      	movs	r0, #1
 8001fc6:	f000 f971 	bl	80022ac <Rotation>
	}
	if(V2<0){
 8001fca:	4b47      	ldr	r3, [pc, #284]	; (80020e8 <Robot_Move+0x480>)
 8001fcc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fd0:	f04f 0200 	mov.w	r2, #0
 8001fd4:	f04f 0300 	mov.w	r3, #0
 8001fd8:	f7fe fd80 	bl	8000adc <__aeabi_dcmplt>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d00d      	beq.n	8001ffe <Robot_Move+0x396>
	 Rotation(MOTOR_2, !CLOCK_WISE);
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	2002      	movs	r0, #2
 8001fe6:	f000 f961 	bl	80022ac <Rotation>
	 V2=fabs(V2);
 8001fea:	4b3f      	ldr	r3, [pc, #252]	; (80020e8 <Robot_Move+0x480>)
 8001fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff0:	4690      	mov	r8, r2
 8001ff2:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8001ff6:	4b3c      	ldr	r3, [pc, #240]	; (80020e8 <Robot_Move+0x480>)
 8001ff8:	e9c3 8900 	strd	r8, r9, [r3]
 8001ffc:	e00f      	b.n	800201e <Robot_Move+0x3b6>
	} else if(V2>0){
 8001ffe:	4b3a      	ldr	r3, [pc, #232]	; (80020e8 <Robot_Move+0x480>)
 8002000:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002004:	f04f 0200 	mov.w	r2, #0
 8002008:	f04f 0300 	mov.w	r3, #0
 800200c:	f7fe fd84 	bl	8000b18 <__aeabi_dcmpgt>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <Robot_Move+0x3b6>
	 Rotation(MOTOR_2, CLOCK_WISE);
 8002016:	2101      	movs	r1, #1
 8002018:	2002      	movs	r0, #2
 800201a:	f000 f947 	bl	80022ac <Rotation>
	}
	if(V3<0){
 800201e:	4b33      	ldr	r3, [pc, #204]	; (80020ec <Robot_Move+0x484>)
 8002020:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002024:	f04f 0200 	mov.w	r2, #0
 8002028:	f04f 0300 	mov.w	r3, #0
 800202c:	f7fe fd56 	bl	8000adc <__aeabi_dcmplt>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d00d      	beq.n	8002052 <Robot_Move+0x3ea>
	 Rotation(MOTOR_3, !CLOCK_WISE);
 8002036:	2100      	movs	r1, #0
 8002038:	2003      	movs	r0, #3
 800203a:	f000 f937 	bl	80022ac <Rotation>
	 V3=fabs(V3);
 800203e:	4b2b      	ldr	r3, [pc, #172]	; (80020ec <Robot_Move+0x484>)
 8002040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002044:	4614      	mov	r4, r2
 8002046:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800204a:	4b28      	ldr	r3, [pc, #160]	; (80020ec <Robot_Move+0x484>)
 800204c:	e9c3 4500 	strd	r4, r5, [r3]
 8002050:	e00f      	b.n	8002072 <Robot_Move+0x40a>
	} else if(V3>0){
 8002052:	4b26      	ldr	r3, [pc, #152]	; (80020ec <Robot_Move+0x484>)
 8002054:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002058:	f04f 0200 	mov.w	r2, #0
 800205c:	f04f 0300 	mov.w	r3, #0
 8002060:	f7fe fd5a 	bl	8000b18 <__aeabi_dcmpgt>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d003      	beq.n	8002072 <Robot_Move+0x40a>
	 Rotation(MOTOR_3, CLOCK_WISE);
 800206a:	2101      	movs	r1, #1
 800206c:	2003      	movs	r0, #3
 800206e:	f000 f91d 	bl	80022ac <Rotation>
	}

	V1=v2rpm(V1);
 8002072:	4b1c      	ldr	r3, [pc, #112]	; (80020e4 <Robot_Move+0x47c>)
 8002074:	ed93 7b00 	vldr	d7, [r3]
 8002078:	eeb0 0a47 	vmov.f32	s0, s14
 800207c:	eef0 0a67 	vmov.f32	s1, s15
 8002080:	f000 f972 	bl	8002368 <v2rpm>
 8002084:	eeb0 7a40 	vmov.f32	s14, s0
 8002088:	eef0 7a60 	vmov.f32	s15, s1
 800208c:	4b15      	ldr	r3, [pc, #84]	; (80020e4 <Robot_Move+0x47c>)
 800208e:	ed83 7b00 	vstr	d7, [r3]
	V2=v2rpm(V2);
 8002092:	4b15      	ldr	r3, [pc, #84]	; (80020e8 <Robot_Move+0x480>)
 8002094:	ed93 7b00 	vldr	d7, [r3]
 8002098:	eeb0 0a47 	vmov.f32	s0, s14
 800209c:	eef0 0a67 	vmov.f32	s1, s15
 80020a0:	f000 f962 	bl	8002368 <v2rpm>
 80020a4:	eeb0 7a40 	vmov.f32	s14, s0
 80020a8:	eef0 7a60 	vmov.f32	s15, s1
 80020ac:	4b0e      	ldr	r3, [pc, #56]	; (80020e8 <Robot_Move+0x480>)
 80020ae:	ed83 7b00 	vstr	d7, [r3]
	V3=v2rpm(V3);
 80020b2:	4b0e      	ldr	r3, [pc, #56]	; (80020ec <Robot_Move+0x484>)
 80020b4:	ed93 7b00 	vldr	d7, [r3]
 80020b8:	eeb0 0a47 	vmov.f32	s0, s14
 80020bc:	eef0 0a67 	vmov.f32	s1, s15
 80020c0:	f000 f952 	bl	8002368 <v2rpm>
 80020c4:	eeb0 7a40 	vmov.f32	s14, s0
 80020c8:	eef0 7a60 	vmov.f32	s15, s1
 80020cc:	4b07      	ldr	r3, [pc, #28]	; (80020ec <Robot_Move+0x484>)
 80020ce:	ed83 7b00 	vstr	d7, [r3]
	pid_config();
 80020d2:	f7ff f8e5 	bl	80012a0 <pid_config>
//	prev_duty_1=duty_V1;
//	__HAL_TIM_SetCompare(&htim5, TIM_CHANNEL_4, duty_V2);
//	prev_duty_2=duty_V2;
//	__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, duty_V3);
//	prev_duty_3=duty_V3;
}
 80020d6:	bf00      	nop
 80020d8:	3748      	adds	r7, #72	; 0x48
 80020da:	46bd      	mov	sp, r7
 80020dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80020e0:	3ff00000 	.word	0x3ff00000
 80020e4:	20000460 	.word	0x20000460
 80020e8:	20000468 	.word	0x20000468
 80020ec:	20000470 	.word	0x20000470

080020f0 <set_duty_cycle>:
double rpm_to_duty(double rpm){
	double duty=(98.15-0.6*rpm);
	return duty;
}
void set_duty_cycle(int motor, double out){
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	60f8      	str	r0, [r7, #12]
 80020f8:	ed87 0b00 	vstr	d0, [r7]
	if(motor==MOTOR_1){
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d132      	bne.n	8002168 <set_duty_cycle+0x78>
		prev_duty_1=prev_duty_1-out;
 8002102:	4b51      	ldr	r3, [pc, #324]	; (8002248 <set_duty_cycle+0x158>)
 8002104:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002108:	e9d7 2300 	ldrd	r2, r3, [r7]
 800210c:	f7fe f8bc 	bl	8000288 <__aeabi_dsub>
 8002110:	4602      	mov	r2, r0
 8002112:	460b      	mov	r3, r1
 8002114:	494c      	ldr	r1, [pc, #304]	; (8002248 <set_duty_cycle+0x158>)
 8002116:	e9c1 2300 	strd	r2, r3, [r1]
		prev_duty_1=(prev_duty_1>100)?100:((prev_duty_1<0)?0:prev_duty_1);
 800211a:	4b4b      	ldr	r3, [pc, #300]	; (8002248 <set_duty_cycle+0x158>)
 800211c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002120:	f04f 0200 	mov.w	r2, #0
 8002124:	4b49      	ldr	r3, [pc, #292]	; (800224c <set_duty_cycle+0x15c>)
 8002126:	f7fe fcf7 	bl	8000b18 <__aeabi_dcmpgt>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d003      	beq.n	8002138 <set_duty_cycle+0x48>
 8002130:	f04f 0200 	mov.w	r2, #0
 8002134:	4b45      	ldr	r3, [pc, #276]	; (800224c <set_duty_cycle+0x15c>)
 8002136:	e013      	b.n	8002160 <set_duty_cycle+0x70>
 8002138:	4b43      	ldr	r3, [pc, #268]	; (8002248 <set_duty_cycle+0x158>)
 800213a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800213e:	f04f 0200 	mov.w	r2, #0
 8002142:	f04f 0300 	mov.w	r3, #0
 8002146:	f7fe fcc9 	bl	8000adc <__aeabi_dcmplt>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d004      	beq.n	800215a <set_duty_cycle+0x6a>
 8002150:	f04f 0200 	mov.w	r2, #0
 8002154:	f04f 0300 	mov.w	r3, #0
 8002158:	e002      	b.n	8002160 <set_duty_cycle+0x70>
 800215a:	4b3b      	ldr	r3, [pc, #236]	; (8002248 <set_duty_cycle+0x158>)
 800215c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002160:	4939      	ldr	r1, [pc, #228]	; (8002248 <set_duty_cycle+0x158>)
 8002162:	e9c1 2300 	strd	r2, r3, [r1]
//	}
//	else if(motor==MOTOR_3){
//		__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, duty);
//		prev_duty_3=duty;
//	}
}
 8002166:	e06a      	b.n	800223e <set_duty_cycle+0x14e>
	else if(motor==MOTOR_2){
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2b02      	cmp	r3, #2
 800216c:	d132      	bne.n	80021d4 <set_duty_cycle+0xe4>
		prev_duty_2=prev_duty_2-out;
 800216e:	4b38      	ldr	r3, [pc, #224]	; (8002250 <set_duty_cycle+0x160>)
 8002170:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002174:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002178:	f7fe f886 	bl	8000288 <__aeabi_dsub>
 800217c:	4602      	mov	r2, r0
 800217e:	460b      	mov	r3, r1
 8002180:	4933      	ldr	r1, [pc, #204]	; (8002250 <set_duty_cycle+0x160>)
 8002182:	e9c1 2300 	strd	r2, r3, [r1]
		prev_duty_2=(prev_duty_2>100)?100:((prev_duty_2<0)?0:prev_duty_2);
 8002186:	4b32      	ldr	r3, [pc, #200]	; (8002250 <set_duty_cycle+0x160>)
 8002188:	e9d3 0100 	ldrd	r0, r1, [r3]
 800218c:	f04f 0200 	mov.w	r2, #0
 8002190:	4b2e      	ldr	r3, [pc, #184]	; (800224c <set_duty_cycle+0x15c>)
 8002192:	f7fe fcc1 	bl	8000b18 <__aeabi_dcmpgt>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d003      	beq.n	80021a4 <set_duty_cycle+0xb4>
 800219c:	f04f 0200 	mov.w	r2, #0
 80021a0:	4b2a      	ldr	r3, [pc, #168]	; (800224c <set_duty_cycle+0x15c>)
 80021a2:	e013      	b.n	80021cc <set_duty_cycle+0xdc>
 80021a4:	4b2a      	ldr	r3, [pc, #168]	; (8002250 <set_duty_cycle+0x160>)
 80021a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021aa:	f04f 0200 	mov.w	r2, #0
 80021ae:	f04f 0300 	mov.w	r3, #0
 80021b2:	f7fe fc93 	bl	8000adc <__aeabi_dcmplt>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d004      	beq.n	80021c6 <set_duty_cycle+0xd6>
 80021bc:	f04f 0200 	mov.w	r2, #0
 80021c0:	f04f 0300 	mov.w	r3, #0
 80021c4:	e002      	b.n	80021cc <set_duty_cycle+0xdc>
 80021c6:	4b22      	ldr	r3, [pc, #136]	; (8002250 <set_duty_cycle+0x160>)
 80021c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021cc:	4920      	ldr	r1, [pc, #128]	; (8002250 <set_duty_cycle+0x160>)
 80021ce:	e9c1 2300 	strd	r2, r3, [r1]
}
 80021d2:	e034      	b.n	800223e <set_duty_cycle+0x14e>
	else if(motor==MOTOR_3){
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2b03      	cmp	r3, #3
 80021d8:	d131      	bne.n	800223e <set_duty_cycle+0x14e>
		prev_duty_3=prev_duty_3-out;
 80021da:	4b1e      	ldr	r3, [pc, #120]	; (8002254 <set_duty_cycle+0x164>)
 80021dc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80021e4:	f7fe f850 	bl	8000288 <__aeabi_dsub>
 80021e8:	4602      	mov	r2, r0
 80021ea:	460b      	mov	r3, r1
 80021ec:	4919      	ldr	r1, [pc, #100]	; (8002254 <set_duty_cycle+0x164>)
 80021ee:	e9c1 2300 	strd	r2, r3, [r1]
		prev_duty_3=(prev_duty_3>100)?100:((prev_duty_3<0)?0:prev_duty_3);
 80021f2:	4b18      	ldr	r3, [pc, #96]	; (8002254 <set_duty_cycle+0x164>)
 80021f4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021f8:	f04f 0200 	mov.w	r2, #0
 80021fc:	4b13      	ldr	r3, [pc, #76]	; (800224c <set_duty_cycle+0x15c>)
 80021fe:	f7fe fc8b 	bl	8000b18 <__aeabi_dcmpgt>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d003      	beq.n	8002210 <set_duty_cycle+0x120>
 8002208:	f04f 0200 	mov.w	r2, #0
 800220c:	4b0f      	ldr	r3, [pc, #60]	; (800224c <set_duty_cycle+0x15c>)
 800220e:	e013      	b.n	8002238 <set_duty_cycle+0x148>
 8002210:	4b10      	ldr	r3, [pc, #64]	; (8002254 <set_duty_cycle+0x164>)
 8002212:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002216:	f04f 0200 	mov.w	r2, #0
 800221a:	f04f 0300 	mov.w	r3, #0
 800221e:	f7fe fc5d 	bl	8000adc <__aeabi_dcmplt>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d004      	beq.n	8002232 <set_duty_cycle+0x142>
 8002228:	f04f 0200 	mov.w	r2, #0
 800222c:	f04f 0300 	mov.w	r3, #0
 8002230:	e002      	b.n	8002238 <set_duty_cycle+0x148>
 8002232:	4b08      	ldr	r3, [pc, #32]	; (8002254 <set_duty_cycle+0x164>)
 8002234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002238:	4906      	ldr	r1, [pc, #24]	; (8002254 <set_duty_cycle+0x164>)
 800223a:	e9c1 2300 	strd	r2, r3, [r1]
}
 800223e:	bf00      	nop
 8002240:	3710      	adds	r7, #16
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	20000008 	.word	0x20000008
 800224c:	40590000 	.word	0x40590000
 8002250:	20000010 	.word	0x20000010
 8002254:	20000018 	.word	0x20000018

08002258 <Run_Now>:
void Run_Now(double duty_1, double duty_2, double duty_3){
 8002258:	b590      	push	{r4, r7, lr}
 800225a:	b087      	sub	sp, #28
 800225c:	af00      	add	r7, sp, #0
 800225e:	ed87 0b04 	vstr	d0, [r7, #16]
 8002262:	ed87 1b02 	vstr	d1, [r7, #8]
 8002266:	ed87 2b00 	vstr	d2, [r7]
	__HAL_TIM_SetCompare(&htim5, TIM_CHANNEL_3, duty_1);
 800226a:	4b0e      	ldr	r3, [pc, #56]	; (80022a4 <Run_Now+0x4c>)
 800226c:	681c      	ldr	r4, [r3, #0]
 800226e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002272:	f7fe fc99 	bl	8000ba8 <__aeabi_d2uiz>
 8002276:	4603      	mov	r3, r0
 8002278:	63e3      	str	r3, [r4, #60]	; 0x3c
	__HAL_TIM_SetCompare(&htim5, TIM_CHANNEL_4, duty_2);
 800227a:	4b0a      	ldr	r3, [pc, #40]	; (80022a4 <Run_Now+0x4c>)
 800227c:	681c      	ldr	r4, [r3, #0]
 800227e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002282:	f7fe fc91 	bl	8000ba8 <__aeabi_d2uiz>
 8002286:	4603      	mov	r3, r0
 8002288:	6423      	str	r3, [r4, #64]	; 0x40
	__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, duty_3);
 800228a:	4b07      	ldr	r3, [pc, #28]	; (80022a8 <Run_Now+0x50>)
 800228c:	681c      	ldr	r4, [r3, #0]
 800228e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002292:	f7fe fc89 	bl	8000ba8 <__aeabi_d2uiz>
 8002296:	4603      	mov	r3, r0
 8002298:	6363      	str	r3, [r4, #52]	; 0x34
}
 800229a:	bf00      	nop
 800229c:	371c      	adds	r7, #28
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd90      	pop	{r4, r7, pc}
 80022a2:	bf00      	nop
 80022a4:	20000304 	.word	0x20000304
 80022a8:	2000034c 	.word	0x2000034c

080022ac <Rotation>:
void Rotation(int motor, int rotation){
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	6039      	str	r1, [r7, #0]
	if(motor==MOTOR_1){
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d115      	bne.n	80022e8 <Rotation+0x3c>
		if(rotation==CLOCK_WISE){
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d109      	bne.n	80022d6 <Rotation+0x2a>
			HAL_GPIO_WritePin(DIRECTION_1_GPIO_Port, DIRECTION_1_Pin, CLOCK_WISE);
 80022c2:	2201      	movs	r2, #1
 80022c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022c8:	4822      	ldr	r0, [pc, #136]	; (8002354 <Rotation+0xa8>)
 80022ca:	f001 fa53 	bl	8003774 <HAL_GPIO_WritePin>
			flag_rot_1=true;
 80022ce:	4b22      	ldr	r3, [pc, #136]	; (8002358 <Rotation+0xac>)
 80022d0:	2201      	movs	r2, #1
 80022d2:	701a      	strb	r2, [r3, #0]
 80022d4:	e008      	b.n	80022e8 <Rotation+0x3c>
		} else {
			HAL_GPIO_WritePin(DIRECTION_1_GPIO_Port, DIRECTION_1_Pin, !CLOCK_WISE);
 80022d6:	2200      	movs	r2, #0
 80022d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022dc:	481d      	ldr	r0, [pc, #116]	; (8002354 <Rotation+0xa8>)
 80022de:	f001 fa49 	bl	8003774 <HAL_GPIO_WritePin>
			flag_rot_1=false;
 80022e2:	4b1d      	ldr	r3, [pc, #116]	; (8002358 <Rotation+0xac>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	701a      	strb	r2, [r3, #0]
		}
	}
	if(motor==MOTOR_2){
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d115      	bne.n	800231a <Rotation+0x6e>
		if(rotation==CLOCK_WISE){
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d109      	bne.n	8002308 <Rotation+0x5c>
			HAL_GPIO_WritePin(DIRECTION_2_GPIO_Port, DIRECTION_2_Pin, CLOCK_WISE);
 80022f4:	2201      	movs	r2, #1
 80022f6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80022fa:	4816      	ldr	r0, [pc, #88]	; (8002354 <Rotation+0xa8>)
 80022fc:	f001 fa3a 	bl	8003774 <HAL_GPIO_WritePin>
			flag_rot_2=true;
 8002300:	4b16      	ldr	r3, [pc, #88]	; (800235c <Rotation+0xb0>)
 8002302:	2201      	movs	r2, #1
 8002304:	701a      	strb	r2, [r3, #0]
 8002306:	e008      	b.n	800231a <Rotation+0x6e>
		} else {
			HAL_GPIO_WritePin(DIRECTION_2_GPIO_Port, DIRECTION_2_Pin, !CLOCK_WISE);
 8002308:	2200      	movs	r2, #0
 800230a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800230e:	4811      	ldr	r0, [pc, #68]	; (8002354 <Rotation+0xa8>)
 8002310:	f001 fa30 	bl	8003774 <HAL_GPIO_WritePin>
			flag_rot_2=false;
 8002314:	4b11      	ldr	r3, [pc, #68]	; (800235c <Rotation+0xb0>)
 8002316:	2200      	movs	r2, #0
 8002318:	701a      	strb	r2, [r3, #0]
		}
	}
	if(motor==MOTOR_3){
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2b03      	cmp	r3, #3
 800231e:	d115      	bne.n	800234c <Rotation+0xa0>
		if(rotation==CLOCK_WISE){
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	2b01      	cmp	r3, #1
 8002324:	d109      	bne.n	800233a <Rotation+0x8e>
			HAL_GPIO_WritePin(DIRECTION_3_GPIO_Port, DIRECTION_3_Pin, CLOCK_WISE);
 8002326:	2201      	movs	r2, #1
 8002328:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800232c:	4809      	ldr	r0, [pc, #36]	; (8002354 <Rotation+0xa8>)
 800232e:	f001 fa21 	bl	8003774 <HAL_GPIO_WritePin>
			flag_rot_3=true;
 8002332:	4b0b      	ldr	r3, [pc, #44]	; (8002360 <Rotation+0xb4>)
 8002334:	2201      	movs	r2, #1
 8002336:	701a      	strb	r2, [r3, #0]
		} else {
			HAL_GPIO_WritePin(DIRECTION_3_GPIO_Port, DIRECTION_3_Pin, !CLOCK_WISE);
			flag_rot_3=false;
		}
	}
}
 8002338:	e008      	b.n	800234c <Rotation+0xa0>
			HAL_GPIO_WritePin(DIRECTION_3_GPIO_Port, DIRECTION_3_Pin, !CLOCK_WISE);
 800233a:	2200      	movs	r2, #0
 800233c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002340:	4804      	ldr	r0, [pc, #16]	; (8002354 <Rotation+0xa8>)
 8002342:	f001 fa17 	bl	8003774 <HAL_GPIO_WritePin>
			flag_rot_3=false;
 8002346:	4b06      	ldr	r3, [pc, #24]	; (8002360 <Rotation+0xb4>)
 8002348:	2200      	movs	r2, #0
 800234a:	701a      	strb	r2, [r3, #0]
}
 800234c:	bf00      	nop
 800234e:	3708      	adds	r7, #8
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	40021000 	.word	0x40021000
 8002358:	20000000 	.word	0x20000000
 800235c:	20000001 	.word	0x20000001
 8002360:	20000002 	.word	0x20000002
 8002364:	00000000 	.word	0x00000000

08002368 <v2rpm>:

double v2rpm (double vantoc){
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	ed87 0b00 	vstr	d0, [r7]
    return (vantoc/(PI*diameter))*60;
 8002372:	a30e      	add	r3, pc, #56	; (adr r3, 80023ac <v2rpm+0x44>)
 8002374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002378:	e9d7 0100 	ldrd	r0, r1, [r7]
 800237c:	f7fe fa66 	bl	800084c <__aeabi_ddiv>
 8002380:	4602      	mov	r2, r0
 8002382:	460b      	mov	r3, r1
 8002384:	4610      	mov	r0, r2
 8002386:	4619      	mov	r1, r3
 8002388:	f04f 0200 	mov.w	r2, #0
 800238c:	4b06      	ldr	r3, [pc, #24]	; (80023a8 <v2rpm+0x40>)
 800238e:	f7fe f933 	bl	80005f8 <__aeabi_dmul>
 8002392:	4602      	mov	r2, r0
 8002394:	460b      	mov	r3, r1
 8002396:	ec43 2b17 	vmov	d7, r2, r3
}
 800239a:	eeb0 0a47 	vmov.f32	s0, s14
 800239e:	eef0 0a67 	vmov.f32	s1, s15
 80023a2:	3708      	adds	r7, #8
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	404e0000 	.word	0x404e0000
 80023ac:	5b30428a 	.word	0x5b30428a
 80023b0:	3fd8209f 	.word	0x3fd8209f

080023b4 <PID_init>:
,err_next
,actual_val
,pre_actual_val_1=0
,pre_actual_val_2=0
,pre_actual_val_3=0;
void PID_init(PID_Param_t *par){
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
	Kp=par->Kp;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c2:	4913      	ldr	r1, [pc, #76]	; (8002410 <PID_init+0x5c>)
 80023c4:	e9c1 2300 	strd	r2, r3, [r1]
	Ki=par->Ki;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80023ce:	4911      	ldr	r1, [pc, #68]	; (8002414 <PID_init+0x60>)
 80023d0:	e9c1 2300 	strd	r2, r3, [r1]
	Kd=par->Kd;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80023da:	490f      	ldr	r1, [pc, #60]	; (8002418 <PID_init+0x64>)
 80023dc:	e9c1 2300 	strd	r2, r3, [r1]
	target_val_1=par->target_val_1;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80023e6:	490d      	ldr	r1, [pc, #52]	; (800241c <PID_init+0x68>)
 80023e8:	e9c1 2300 	strd	r2, r3, [r1]
	target_val_2=par->target_val_2;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80023f2:	490b      	ldr	r1, [pc, #44]	; (8002420 <PID_init+0x6c>)
 80023f4:	e9c1 2300 	strd	r2, r3, [r1]
	target_val_3=par->target_val_3;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80023fe:	4909      	ldr	r1, [pc, #36]	; (8002424 <PID_init+0x70>)
 8002400:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002404:	bf00      	nop
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr
 8002410:	20000478 	.word	0x20000478
 8002414:	20000480 	.word	0x20000480
 8002418:	20000488 	.word	0x20000488
 800241c:	20000490 	.word	0x20000490
 8002420:	20000498 	.word	0x20000498
 8002424:	200004a0 	.word	0x200004a0

08002428 <update_motor_values>:

double update_motor_values(double target_val, double actual_val, double prev_actual_val,double err_last, double err_next) {
 8002428:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800242c:	b08a      	sub	sp, #40	; 0x28
 800242e:	af00      	add	r7, sp, #0
 8002430:	ed87 0b08 	vstr	d0, [r7, #32]
 8002434:	ed87 1b06 	vstr	d1, [r7, #24]
 8002438:	ed87 2b04 	vstr	d2, [r7, #16]
 800243c:	ed87 3b02 	vstr	d3, [r7, #8]
 8002440:	ed87 4b00 	vstr	d4, [r7]

	if(target_val==0){
 8002444:	f04f 0200 	mov.w	r2, #0
 8002448:	f04f 0300 	mov.w	r3, #0
 800244c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002450:	f7fe fb3a 	bl	8000ac8 <__aeabi_dcmpeq>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d007      	beq.n	800246a <update_motor_values+0x42>
		actual_val=-20;
 800245a:	f04f 0200 	mov.w	r2, #0
 800245e:	4b51      	ldr	r3, [pc, #324]	; (80025a4 <update_motor_values+0x17c>)
 8002460:	e9c7 2306 	strd	r2, r3, [r7, #24]
		return actual_val;
 8002464:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002468:	e091      	b.n	800258e <update_motor_values+0x166>
	}
	err=target_val-actual_val;
 800246a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800246e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002472:	f7fd ff09 	bl	8000288 <__aeabi_dsub>
 8002476:	4602      	mov	r2, r0
 8002478:	460b      	mov	r3, r1
 800247a:	494b      	ldr	r1, [pc, #300]	; (80025a8 <update_motor_values+0x180>)
 800247c:	e9c1 2300 	strd	r2, r3, [r1]
	actual_val = prev_actual_val + pid.Kp*(err - err_next)
 8002480:	4b4a      	ldr	r3, [pc, #296]	; (80025ac <update_motor_values+0x184>)
 8002482:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002486:	4b48      	ldr	r3, [pc, #288]	; (80025a8 <update_motor_values+0x180>)
 8002488:	e9d3 0100 	ldrd	r0, r1, [r3]
 800248c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002490:	f7fd fefa 	bl	8000288 <__aeabi_dsub>
 8002494:	4602      	mov	r2, r0
 8002496:	460b      	mov	r3, r1
 8002498:	4620      	mov	r0, r4
 800249a:	4629      	mov	r1, r5
 800249c:	f7fe f8ac 	bl	80005f8 <__aeabi_dmul>
 80024a0:	4602      	mov	r2, r0
 80024a2:	460b      	mov	r3, r1
 80024a4:	4610      	mov	r0, r2
 80024a6:	4619      	mov	r1, r3
 80024a8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80024ac:	f7fd feee 	bl	800028c <__adddf3>
 80024b0:	4602      	mov	r2, r0
 80024b2:	460b      	mov	r3, r1
 80024b4:	4614      	mov	r4, r2
 80024b6:	461d      	mov	r5, r3
				  + pid.Ki*err
 80024b8:	4b3c      	ldr	r3, [pc, #240]	; (80025ac <update_motor_values+0x184>)
 80024ba:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80024be:	4b3a      	ldr	r3, [pc, #232]	; (80025a8 <update_motor_values+0x180>)
 80024c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024c4:	f7fe f898 	bl	80005f8 <__aeabi_dmul>
 80024c8:	4602      	mov	r2, r0
 80024ca:	460b      	mov	r3, r1
 80024cc:	4620      	mov	r0, r4
 80024ce:	4629      	mov	r1, r5
 80024d0:	f7fd fedc 	bl	800028c <__adddf3>
 80024d4:	4602      	mov	r2, r0
 80024d6:	460b      	mov	r3, r1
 80024d8:	4692      	mov	sl, r2
 80024da:	469b      	mov	fp, r3
				  + pid.Kd*(err - 2 * err_next + err_last);
 80024dc:	4b33      	ldr	r3, [pc, #204]	; (80025ac <update_motor_values+0x184>)
 80024de:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80024e2:	4b31      	ldr	r3, [pc, #196]	; (80025a8 <update_motor_values+0x180>)
 80024e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80024e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	f7fd fecc 	bl	800028c <__adddf3>
 80024f4:	4602      	mov	r2, r0
 80024f6:	460b      	mov	r3, r1
 80024f8:	4640      	mov	r0, r8
 80024fa:	4649      	mov	r1, r9
 80024fc:	f7fd fec4 	bl	8000288 <__aeabi_dsub>
 8002500:	4602      	mov	r2, r0
 8002502:	460b      	mov	r3, r1
 8002504:	4610      	mov	r0, r2
 8002506:	4619      	mov	r1, r3
 8002508:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800250c:	f7fd febe 	bl	800028c <__adddf3>
 8002510:	4602      	mov	r2, r0
 8002512:	460b      	mov	r3, r1
 8002514:	4620      	mov	r0, r4
 8002516:	4629      	mov	r1, r5
 8002518:	f7fe f86e 	bl	80005f8 <__aeabi_dmul>
 800251c:	4602      	mov	r2, r0
 800251e:	460b      	mov	r3, r1
	actual_val = prev_actual_val + pid.Kp*(err - err_next)
 8002520:	4650      	mov	r0, sl
 8002522:	4659      	mov	r1, fp
 8002524:	f7fd feb2 	bl	800028c <__adddf3>
 8002528:	4602      	mov	r2, r0
 800252a:	460b      	mov	r3, r1
 800252c:	e9c7 2306 	strd	r2, r3, [r7, #24]
	err_last = err_next;
 8002530:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002534:	e9c7 2302 	strd	r2, r3, [r7, #8]
	err_next = err;
 8002538:	4b1b      	ldr	r3, [pc, #108]	; (80025a8 <update_motor_values+0x180>)
 800253a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800253e:	e9c7 2300 	strd	r2, r3, [r7]
	actual_val=(actual_val>10)?10:actual_val;
 8002542:	f04f 0200 	mov.w	r2, #0
 8002546:	4b1a      	ldr	r3, [pc, #104]	; (80025b0 <update_motor_values+0x188>)
 8002548:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800254c:	f7fe fae4 	bl	8000b18 <__aeabi_dcmpgt>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d003      	beq.n	800255e <update_motor_values+0x136>
 8002556:	f04f 0200 	mov.w	r2, #0
 800255a:	4b15      	ldr	r3, [pc, #84]	; (80025b0 <update_motor_values+0x188>)
 800255c:	e001      	b.n	8002562 <update_motor_values+0x13a>
 800255e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002562:	e9c7 2306 	strd	r2, r3, [r7, #24]
	actual_val=(actual_val<-10)?-10:actual_val;
 8002566:	f04f 0200 	mov.w	r2, #0
 800256a:	4b12      	ldr	r3, [pc, #72]	; (80025b4 <update_motor_values+0x18c>)
 800256c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002570:	f7fe fab4 	bl	8000adc <__aeabi_dcmplt>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d003      	beq.n	8002582 <update_motor_values+0x15a>
 800257a:	f04f 0200 	mov.w	r2, #0
 800257e:	4b0d      	ldr	r3, [pc, #52]	; (80025b4 <update_motor_values+0x18c>)
 8002580:	e001      	b.n	8002586 <update_motor_values+0x15e>
 8002582:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002586:	e9c7 2306 	strd	r2, r3, [r7, #24]


	return actual_val;
 800258a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 800258e:	ec43 2b17 	vmov	d7, r2, r3
 8002592:	eeb0 0a47 	vmov.f32	s0, s14
 8002596:	eef0 0a67 	vmov.f32	s1, s15
 800259a:	3728      	adds	r7, #40	; 0x28
 800259c:	46bd      	mov	sp, r7
 800259e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025a2:	bf00      	nop
 80025a4:	c0340000 	.word	0xc0340000
 80025a8:	200004a8 	.word	0x200004a8
 80025ac:	200003e8 	.word	0x200003e8
 80025b0:	40240000 	.word	0x40240000
 80025b4:	c0240000 	.word	0xc0240000

080025b8 <save_Err>:
void save_Err(int motor){
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
	switch(motor){
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2b03      	cmp	r3, #3
 80025c4:	d02f      	beq.n	8002626 <save_Err+0x6e>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2b03      	cmp	r3, #3
 80025ca:	dc3f      	bgt.n	800264c <save_Err+0x94>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d003      	beq.n	80025da <save_Err+0x22>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d013      	beq.n	8002600 <save_Err+0x48>
		pre_actual_val_3=actual_val;
		err_last_3=err_last;
		err_next_3=err_next;
		break;
	}
}
 80025d8:	e038      	b.n	800264c <save_Err+0x94>
		pre_actual_val_1=actual_val;
 80025da:	4b1f      	ldr	r3, [pc, #124]	; (8002658 <save_Err+0xa0>)
 80025dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e0:	491e      	ldr	r1, [pc, #120]	; (800265c <save_Err+0xa4>)
 80025e2:	e9c1 2300 	strd	r2, r3, [r1]
		err_last_1=err_last;
 80025e6:	4b1e      	ldr	r3, [pc, #120]	; (8002660 <save_Err+0xa8>)
 80025e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ec:	491d      	ldr	r1, [pc, #116]	; (8002664 <save_Err+0xac>)
 80025ee:	e9c1 2300 	strd	r2, r3, [r1]
		err_next_1=err_next;
 80025f2:	4b1d      	ldr	r3, [pc, #116]	; (8002668 <save_Err+0xb0>)
 80025f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025f8:	491c      	ldr	r1, [pc, #112]	; (800266c <save_Err+0xb4>)
 80025fa:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 80025fe:	e025      	b.n	800264c <save_Err+0x94>
		pre_actual_val_2=actual_val;
 8002600:	4b15      	ldr	r3, [pc, #84]	; (8002658 <save_Err+0xa0>)
 8002602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002606:	491a      	ldr	r1, [pc, #104]	; (8002670 <save_Err+0xb8>)
 8002608:	e9c1 2300 	strd	r2, r3, [r1]
		err_last_2=err_last;
 800260c:	4b14      	ldr	r3, [pc, #80]	; (8002660 <save_Err+0xa8>)
 800260e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002612:	4918      	ldr	r1, [pc, #96]	; (8002674 <save_Err+0xbc>)
 8002614:	e9c1 2300 	strd	r2, r3, [r1]
		err_next_2=err_next;
 8002618:	4b13      	ldr	r3, [pc, #76]	; (8002668 <save_Err+0xb0>)
 800261a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800261e:	4916      	ldr	r1, [pc, #88]	; (8002678 <save_Err+0xc0>)
 8002620:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8002624:	e012      	b.n	800264c <save_Err+0x94>
		pre_actual_val_3=actual_val;
 8002626:	4b0c      	ldr	r3, [pc, #48]	; (8002658 <save_Err+0xa0>)
 8002628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800262c:	4913      	ldr	r1, [pc, #76]	; (800267c <save_Err+0xc4>)
 800262e:	e9c1 2300 	strd	r2, r3, [r1]
		err_last_3=err_last;
 8002632:	4b0b      	ldr	r3, [pc, #44]	; (8002660 <save_Err+0xa8>)
 8002634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002638:	4911      	ldr	r1, [pc, #68]	; (8002680 <save_Err+0xc8>)
 800263a:	e9c1 2300 	strd	r2, r3, [r1]
		err_next_3=err_next;
 800263e:	4b0a      	ldr	r3, [pc, #40]	; (8002668 <save_Err+0xb0>)
 8002640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002644:	490f      	ldr	r1, [pc, #60]	; (8002684 <save_Err+0xcc>)
 8002646:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 800264a:	bf00      	nop
}
 800264c:	bf00      	nop
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr
 8002658:	200004f0 	.word	0x200004f0
 800265c:	200004f8 	.word	0x200004f8
 8002660:	200004c8 	.word	0x200004c8
 8002664:	200004b0 	.word	0x200004b0
 8002668:	200004e8 	.word	0x200004e8
 800266c:	200004d0 	.word	0x200004d0
 8002670:	20000500 	.word	0x20000500
 8002674:	200004b8 	.word	0x200004b8
 8002678:	200004d8 	.word	0x200004d8
 800267c:	20000508 	.word	0x20000508
 8002680:	200004c0 	.word	0x200004c0
 8002684:	200004e0 	.word	0x200004e0

08002688 <PID_Calculation>:
double PID_Calculation(int motor, double actual_val){
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	ed87 0b00 	vstr	d0, [r7]

	switch(motor) {
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2b03      	cmp	r3, #3
 8002698:	d04d      	beq.n	8002736 <PID_Calculation+0xae>
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2b03      	cmp	r3, #3
 800269e:	dc6c      	bgt.n	800277a <PID_Calculation+0xf2>
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d003      	beq.n	80026ae <PID_Calculation+0x26>
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2b02      	cmp	r3, #2
 80026aa:	d022      	beq.n	80026f2 <PID_Calculation+0x6a>
 80026ac:	e065      	b.n	800277a <PID_Calculation+0xf2>
	    case MOTOR_1:
			actual_val=update_motor_values(target_val_1, actual_val, pre_actual_val_1, err_last_1, err_next_1);
 80026ae:	4b38      	ldr	r3, [pc, #224]	; (8002790 <PID_Calculation+0x108>)
 80026b0:	ed93 7b00 	vldr	d7, [r3]
 80026b4:	4b37      	ldr	r3, [pc, #220]	; (8002794 <PID_Calculation+0x10c>)
 80026b6:	ed93 6b00 	vldr	d6, [r3]
 80026ba:	4b37      	ldr	r3, [pc, #220]	; (8002798 <PID_Calculation+0x110>)
 80026bc:	ed93 5b00 	vldr	d5, [r3]
 80026c0:	4b36      	ldr	r3, [pc, #216]	; (800279c <PID_Calculation+0x114>)
 80026c2:	ed93 4b00 	vldr	d4, [r3]
 80026c6:	eeb0 3a45 	vmov.f32	s6, s10
 80026ca:	eef0 3a65 	vmov.f32	s7, s11
 80026ce:	eeb0 2a46 	vmov.f32	s4, s12
 80026d2:	eef0 2a66 	vmov.f32	s5, s13
 80026d6:	ed97 1b00 	vldr	d1, [r7]
 80026da:	eeb0 0a47 	vmov.f32	s0, s14
 80026de:	eef0 0a67 	vmov.f32	s1, s15
 80026e2:	f7ff fea1 	bl	8002428 <update_motor_values>
 80026e6:	ed87 0b00 	vstr	d0, [r7]
			save_Err(MOTOR_1);
 80026ea:	2001      	movs	r0, #1
 80026ec:	f7ff ff64 	bl	80025b8 <save_Err>

	        break;
 80026f0:	e043      	b.n	800277a <PID_Calculation+0xf2>
	    case MOTOR_2:
			actual_val=update_motor_values(target_val_2, actual_val, pre_actual_val_2, err_last_2, err_next_2);
 80026f2:	4b2b      	ldr	r3, [pc, #172]	; (80027a0 <PID_Calculation+0x118>)
 80026f4:	ed93 7b00 	vldr	d7, [r3]
 80026f8:	4b2a      	ldr	r3, [pc, #168]	; (80027a4 <PID_Calculation+0x11c>)
 80026fa:	ed93 6b00 	vldr	d6, [r3]
 80026fe:	4b2a      	ldr	r3, [pc, #168]	; (80027a8 <PID_Calculation+0x120>)
 8002700:	ed93 5b00 	vldr	d5, [r3]
 8002704:	4b29      	ldr	r3, [pc, #164]	; (80027ac <PID_Calculation+0x124>)
 8002706:	ed93 4b00 	vldr	d4, [r3]
 800270a:	eeb0 3a45 	vmov.f32	s6, s10
 800270e:	eef0 3a65 	vmov.f32	s7, s11
 8002712:	eeb0 2a46 	vmov.f32	s4, s12
 8002716:	eef0 2a66 	vmov.f32	s5, s13
 800271a:	ed97 1b00 	vldr	d1, [r7]
 800271e:	eeb0 0a47 	vmov.f32	s0, s14
 8002722:	eef0 0a67 	vmov.f32	s1, s15
 8002726:	f7ff fe7f 	bl	8002428 <update_motor_values>
 800272a:	ed87 0b00 	vstr	d0, [r7]
			save_Err(MOTOR_2);
 800272e:	2002      	movs	r0, #2
 8002730:	f7ff ff42 	bl	80025b8 <save_Err>

	        break;
 8002734:	e021      	b.n	800277a <PID_Calculation+0xf2>
	    case MOTOR_3:
			actual_val=update_motor_values(target_val_3, actual_val, pre_actual_val_3, err_last_3, err_next_3);
 8002736:	4b1e      	ldr	r3, [pc, #120]	; (80027b0 <PID_Calculation+0x128>)
 8002738:	ed93 7b00 	vldr	d7, [r3]
 800273c:	4b1d      	ldr	r3, [pc, #116]	; (80027b4 <PID_Calculation+0x12c>)
 800273e:	ed93 6b00 	vldr	d6, [r3]
 8002742:	4b1d      	ldr	r3, [pc, #116]	; (80027b8 <PID_Calculation+0x130>)
 8002744:	ed93 5b00 	vldr	d5, [r3]
 8002748:	4b1c      	ldr	r3, [pc, #112]	; (80027bc <PID_Calculation+0x134>)
 800274a:	ed93 4b00 	vldr	d4, [r3]
 800274e:	eeb0 3a45 	vmov.f32	s6, s10
 8002752:	eef0 3a65 	vmov.f32	s7, s11
 8002756:	eeb0 2a46 	vmov.f32	s4, s12
 800275a:	eef0 2a66 	vmov.f32	s5, s13
 800275e:	ed97 1b00 	vldr	d1, [r7]
 8002762:	eeb0 0a47 	vmov.f32	s0, s14
 8002766:	eef0 0a67 	vmov.f32	s1, s15
 800276a:	f7ff fe5d 	bl	8002428 <update_motor_values>
 800276e:	ed87 0b00 	vstr	d0, [r7]
			save_Err(MOTOR_3);
 8002772:	2003      	movs	r0, #3
 8002774:	f7ff ff20 	bl	80025b8 <save_Err>

	        break;
 8002778:	bf00      	nop
	}
	return actual_val;
 800277a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800277e:	ec43 2b17 	vmov	d7, r2, r3
}
 8002782:	eeb0 0a47 	vmov.f32	s0, s14
 8002786:	eef0 0a67 	vmov.f32	s1, s15
 800278a:	3710      	adds	r7, #16
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	20000490 	.word	0x20000490
 8002794:	200004f8 	.word	0x200004f8
 8002798:	200004b0 	.word	0x200004b0
 800279c:	200004d0 	.word	0x200004d0
 80027a0:	20000498 	.word	0x20000498
 80027a4:	20000500 	.word	0x20000500
 80027a8:	200004b8 	.word	0x200004b8
 80027ac:	200004d8 	.word	0x200004d8
 80027b0:	200004a0 	.word	0x200004a0
 80027b4:	20000508 	.word	0x20000508
 80027b8:	200004c0 	.word	0x200004c0
 80027bc:	200004e0 	.word	0x200004e0

080027c0 <PID>:

void PID(void){
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0

	rpm_1=get_rpm(MOTOR_1);
 80027c4:	2001      	movs	r0, #1
 80027c6:	f7fe fc13 	bl	8000ff0 <get_rpm>
 80027ca:	eeb0 7a40 	vmov.f32	s14, s0
 80027ce:	eef0 7a60 	vmov.f32	s15, s1
 80027d2:	4b40      	ldr	r3, [pc, #256]	; (80028d4 <PID+0x114>)
 80027d4:	ed83 7b00 	vstr	d7, [r3]

	rpm_2=get_rpm(MOTOR_2);
 80027d8:	2002      	movs	r0, #2
 80027da:	f7fe fc09 	bl	8000ff0 <get_rpm>
 80027de:	eeb0 7a40 	vmov.f32	s14, s0
 80027e2:	eef0 7a60 	vmov.f32	s15, s1
 80027e6:	4b3c      	ldr	r3, [pc, #240]	; (80028d8 <PID+0x118>)
 80027e8:	ed83 7b00 	vstr	d7, [r3]
	rpm_3=get_rpm(MOTOR_3);
 80027ec:	2003      	movs	r0, #3
 80027ee:	f7fe fbff 	bl	8000ff0 <get_rpm>
 80027f2:	eeb0 7a40 	vmov.f32	s14, s0
 80027f6:	eef0 7a60 	vmov.f32	s15, s1
 80027fa:	4b38      	ldr	r3, [pc, #224]	; (80028dc <PID+0x11c>)
 80027fc:	ed83 7b00 	vstr	d7, [r3]

	out_1=PID_Calculation(MOTOR_1, rpm_1);
 8002800:	4b34      	ldr	r3, [pc, #208]	; (80028d4 <PID+0x114>)
 8002802:	ed93 7b00 	vldr	d7, [r3]
 8002806:	eeb0 0a47 	vmov.f32	s0, s14
 800280a:	eef0 0a67 	vmov.f32	s1, s15
 800280e:	2001      	movs	r0, #1
 8002810:	f7ff ff3a 	bl	8002688 <PID_Calculation>
 8002814:	eeb0 7a40 	vmov.f32	s14, s0
 8002818:	eef0 7a60 	vmov.f32	s15, s1
 800281c:	4b30      	ldr	r3, [pc, #192]	; (80028e0 <PID+0x120>)
 800281e:	ed83 7b00 	vstr	d7, [r3]
	out_2=PID_Calculation(MOTOR_2, rpm_2);
 8002822:	4b2d      	ldr	r3, [pc, #180]	; (80028d8 <PID+0x118>)
 8002824:	ed93 7b00 	vldr	d7, [r3]
 8002828:	eeb0 0a47 	vmov.f32	s0, s14
 800282c:	eef0 0a67 	vmov.f32	s1, s15
 8002830:	2002      	movs	r0, #2
 8002832:	f7ff ff29 	bl	8002688 <PID_Calculation>
 8002836:	eeb0 7a40 	vmov.f32	s14, s0
 800283a:	eef0 7a60 	vmov.f32	s15, s1
 800283e:	4b29      	ldr	r3, [pc, #164]	; (80028e4 <PID+0x124>)
 8002840:	ed83 7b00 	vstr	d7, [r3]
	out_3=PID_Calculation(MOTOR_3, rpm_3);
 8002844:	4b25      	ldr	r3, [pc, #148]	; (80028dc <PID+0x11c>)
 8002846:	ed93 7b00 	vldr	d7, [r3]
 800284a:	eeb0 0a47 	vmov.f32	s0, s14
 800284e:	eef0 0a67 	vmov.f32	s1, s15
 8002852:	2003      	movs	r0, #3
 8002854:	f7ff ff18 	bl	8002688 <PID_Calculation>
 8002858:	eeb0 7a40 	vmov.f32	s14, s0
 800285c:	eef0 7a60 	vmov.f32	s15, s1
 8002860:	4b21      	ldr	r3, [pc, #132]	; (80028e8 <PID+0x128>)
 8002862:	ed83 7b00 	vstr	d7, [r3]

	set_duty_cycle(MOTOR_1, out_1);
 8002866:	4b1e      	ldr	r3, [pc, #120]	; (80028e0 <PID+0x120>)
 8002868:	ed93 7b00 	vldr	d7, [r3]
 800286c:	eeb0 0a47 	vmov.f32	s0, s14
 8002870:	eef0 0a67 	vmov.f32	s1, s15
 8002874:	2001      	movs	r0, #1
 8002876:	f7ff fc3b 	bl	80020f0 <set_duty_cycle>
	set_duty_cycle(MOTOR_2, out_2);
 800287a:	4b1a      	ldr	r3, [pc, #104]	; (80028e4 <PID+0x124>)
 800287c:	ed93 7b00 	vldr	d7, [r3]
 8002880:	eeb0 0a47 	vmov.f32	s0, s14
 8002884:	eef0 0a67 	vmov.f32	s1, s15
 8002888:	2002      	movs	r0, #2
 800288a:	f7ff fc31 	bl	80020f0 <set_duty_cycle>
	set_duty_cycle(MOTOR_3, out_3);
 800288e:	4b16      	ldr	r3, [pc, #88]	; (80028e8 <PID+0x128>)
 8002890:	ed93 7b00 	vldr	d7, [r3]
 8002894:	eeb0 0a47 	vmov.f32	s0, s14
 8002898:	eef0 0a67 	vmov.f32	s1, s15
 800289c:	2003      	movs	r0, #3
 800289e:	f7ff fc27 	bl	80020f0 <set_duty_cycle>

	Run_Now(prev_duty_1, prev_duty_2, prev_duty_3);
 80028a2:	4b12      	ldr	r3, [pc, #72]	; (80028ec <PID+0x12c>)
 80028a4:	ed93 7b00 	vldr	d7, [r3]
 80028a8:	4b11      	ldr	r3, [pc, #68]	; (80028f0 <PID+0x130>)
 80028aa:	ed93 6b00 	vldr	d6, [r3]
 80028ae:	4b11      	ldr	r3, [pc, #68]	; (80028f4 <PID+0x134>)
 80028b0:	ed93 5b00 	vldr	d5, [r3]
 80028b4:	eeb0 2a45 	vmov.f32	s4, s10
 80028b8:	eef0 2a65 	vmov.f32	s5, s11
 80028bc:	eeb0 1a46 	vmov.f32	s2, s12
 80028c0:	eef0 1a66 	vmov.f32	s3, s13
 80028c4:	eeb0 0a47 	vmov.f32	s0, s14
 80028c8:	eef0 0a67 	vmov.f32	s1, s15
 80028cc:	f7ff fcc4 	bl	8002258 <Run_Now>
//	UARTprintf("SET_POINT >>>>> V1= %.2f rpm \t V2= %.2f rpm \t V3= %.2f rpm \r\n \t out_1: %f \t out_2: %f \t out_3: %f \r\n \t rpm_1: %.2f \t rpm_2: %.2f \t rpm_3: %.2f \r\n\n", V1,V2,V3,out_1,out_2,out_3, rpm_1, rpm_2, rpm_3);
//	UARTprintf("V1: %d \t V2: %d \t V3: %d \r\n",(uint32_t)V1,(uint32_t)V2,(uint32_t)V3);
//	UARTprintf("out_1: %d \t out_2: %d \t out_3: %d \r \n",(uint32_t)out_1,(uint32_t)out_2,(uint32_t)out_3);
//	UARTprintf("rpm_1: %d \t rpm_2: %d \t rpm_3: %d \r \n \r\n", (uint32_t)rpm_1, (uint32_t)rpm_2, (uint32_t)rpm_3);
}
 80028d0:	bf00      	nop
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	20000438 	.word	0x20000438
 80028d8:	20000440 	.word	0x20000440
 80028dc:	20000448 	.word	0x20000448
 80028e0:	20000420 	.word	0x20000420
 80028e4:	20000428 	.word	0x20000428
 80028e8:	20000430 	.word	0x20000430
 80028ec:	20000008 	.word	0x20000008
 80028f0:	20000010 	.word	0x20000010
 80028f4:	20000018 	.word	0x20000018

080028f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028fe:	2300      	movs	r3, #0
 8002900:	607b      	str	r3, [r7, #4]
 8002902:	4b12      	ldr	r3, [pc, #72]	; (800294c <HAL_MspInit+0x54>)
 8002904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002906:	4a11      	ldr	r2, [pc, #68]	; (800294c <HAL_MspInit+0x54>)
 8002908:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800290c:	6453      	str	r3, [r2, #68]	; 0x44
 800290e:	4b0f      	ldr	r3, [pc, #60]	; (800294c <HAL_MspInit+0x54>)
 8002910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002912:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002916:	607b      	str	r3, [r7, #4]
 8002918:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800291a:	2300      	movs	r3, #0
 800291c:	603b      	str	r3, [r7, #0]
 800291e:	4b0b      	ldr	r3, [pc, #44]	; (800294c <HAL_MspInit+0x54>)
 8002920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002922:	4a0a      	ldr	r2, [pc, #40]	; (800294c <HAL_MspInit+0x54>)
 8002924:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002928:	6413      	str	r3, [r2, #64]	; 0x40
 800292a:	4b08      	ldr	r3, [pc, #32]	; (800294c <HAL_MspInit+0x54>)
 800292c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002932:	603b      	str	r3, [r7, #0]
 8002934:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002936:	2200      	movs	r2, #0
 8002938:	210f      	movs	r1, #15
 800293a:	f06f 0001 	mvn.w	r0, #1
 800293e:	f000 fcc1 	bl	80032c4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002942:	bf00      	nop
 8002944:	3708      	adds	r7, #8
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	40023800 	.word	0x40023800

08002950 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b08e      	sub	sp, #56	; 0x38
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002958:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800295c:	2200      	movs	r2, #0
 800295e:	601a      	str	r2, [r3, #0]
 8002960:	605a      	str	r2, [r3, #4]
 8002962:	609a      	str	r2, [r3, #8]
 8002964:	60da      	str	r2, [r3, #12]
 8002966:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a50      	ldr	r2, [pc, #320]	; (8002ab0 <HAL_TIM_Encoder_MspInit+0x160>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d135      	bne.n	80029de <HAL_TIM_Encoder_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002972:	2300      	movs	r3, #0
 8002974:	623b      	str	r3, [r7, #32]
 8002976:	4b4f      	ldr	r3, [pc, #316]	; (8002ab4 <HAL_TIM_Encoder_MspInit+0x164>)
 8002978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800297a:	4a4e      	ldr	r2, [pc, #312]	; (8002ab4 <HAL_TIM_Encoder_MspInit+0x164>)
 800297c:	f043 0301 	orr.w	r3, r3, #1
 8002980:	6453      	str	r3, [r2, #68]	; 0x44
 8002982:	4b4c      	ldr	r3, [pc, #304]	; (8002ab4 <HAL_TIM_Encoder_MspInit+0x164>)
 8002984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002986:	f003 0301 	and.w	r3, r3, #1
 800298a:	623b      	str	r3, [r7, #32]
 800298c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800298e:	2300      	movs	r3, #0
 8002990:	61fb      	str	r3, [r7, #28]
 8002992:	4b48      	ldr	r3, [pc, #288]	; (8002ab4 <HAL_TIM_Encoder_MspInit+0x164>)
 8002994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002996:	4a47      	ldr	r2, [pc, #284]	; (8002ab4 <HAL_TIM_Encoder_MspInit+0x164>)
 8002998:	f043 0310 	orr.w	r3, r3, #16
 800299c:	6313      	str	r3, [r2, #48]	; 0x30
 800299e:	4b45      	ldr	r3, [pc, #276]	; (8002ab4 <HAL_TIM_Encoder_MspInit+0x164>)
 80029a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a2:	f003 0310 	and.w	r3, r3, #16
 80029a6:	61fb      	str	r3, [r7, #28]
 80029a8:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80029aa:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80029ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b0:	2302      	movs	r3, #2
 80029b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b4:	2300      	movs	r3, #0
 80029b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b8:	2300      	movs	r3, #0
 80029ba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80029bc:	2301      	movs	r3, #1
 80029be:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029c4:	4619      	mov	r1, r3
 80029c6:	483c      	ldr	r0, [pc, #240]	; (8002ab8 <HAL_TIM_Encoder_MspInit+0x168>)
 80029c8:	f000 fd38 	bl	800343c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 15, 0);
 80029cc:	2200      	movs	r2, #0
 80029ce:	210f      	movs	r1, #15
 80029d0:	2019      	movs	r0, #25
 80029d2:	f000 fc77 	bl	80032c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80029d6:	2019      	movs	r0, #25
 80029d8:	f000 fc90 	bl	80032fc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80029dc:	e063      	b.n	8002aa6 <HAL_TIM_Encoder_MspInit+0x156>
  else if(htim_encoder->Instance==TIM3)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a36      	ldr	r2, [pc, #216]	; (8002abc <HAL_TIM_Encoder_MspInit+0x16c>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d12c      	bne.n	8002a42 <HAL_TIM_Encoder_MspInit+0xf2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80029e8:	2300      	movs	r3, #0
 80029ea:	61bb      	str	r3, [r7, #24]
 80029ec:	4b31      	ldr	r3, [pc, #196]	; (8002ab4 <HAL_TIM_Encoder_MspInit+0x164>)
 80029ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f0:	4a30      	ldr	r2, [pc, #192]	; (8002ab4 <HAL_TIM_Encoder_MspInit+0x164>)
 80029f2:	f043 0302 	orr.w	r3, r3, #2
 80029f6:	6413      	str	r3, [r2, #64]	; 0x40
 80029f8:	4b2e      	ldr	r3, [pc, #184]	; (8002ab4 <HAL_TIM_Encoder_MspInit+0x164>)
 80029fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fc:	f003 0302 	and.w	r3, r3, #2
 8002a00:	61bb      	str	r3, [r7, #24]
 8002a02:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a04:	2300      	movs	r3, #0
 8002a06:	617b      	str	r3, [r7, #20]
 8002a08:	4b2a      	ldr	r3, [pc, #168]	; (8002ab4 <HAL_TIM_Encoder_MspInit+0x164>)
 8002a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0c:	4a29      	ldr	r2, [pc, #164]	; (8002ab4 <HAL_TIM_Encoder_MspInit+0x164>)
 8002a0e:	f043 0301 	orr.w	r3, r3, #1
 8002a12:	6313      	str	r3, [r2, #48]	; 0x30
 8002a14:	4b27      	ldr	r3, [pc, #156]	; (8002ab4 <HAL_TIM_Encoder_MspInit+0x164>)
 8002a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	617b      	str	r3, [r7, #20]
 8002a1e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a20:	23c0      	movs	r3, #192	; 0xc0
 8002a22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a24:	2302      	movs	r3, #2
 8002a26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002a30:	2302      	movs	r3, #2
 8002a32:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a38:	4619      	mov	r1, r3
 8002a3a:	4821      	ldr	r0, [pc, #132]	; (8002ac0 <HAL_TIM_Encoder_MspInit+0x170>)
 8002a3c:	f000 fcfe 	bl	800343c <HAL_GPIO_Init>
}
 8002a40:	e031      	b.n	8002aa6 <HAL_TIM_Encoder_MspInit+0x156>
  else if(htim_encoder->Instance==TIM4)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a1f      	ldr	r2, [pc, #124]	; (8002ac4 <HAL_TIM_Encoder_MspInit+0x174>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d12c      	bne.n	8002aa6 <HAL_TIM_Encoder_MspInit+0x156>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	613b      	str	r3, [r7, #16]
 8002a50:	4b18      	ldr	r3, [pc, #96]	; (8002ab4 <HAL_TIM_Encoder_MspInit+0x164>)
 8002a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a54:	4a17      	ldr	r2, [pc, #92]	; (8002ab4 <HAL_TIM_Encoder_MspInit+0x164>)
 8002a56:	f043 0304 	orr.w	r3, r3, #4
 8002a5a:	6413      	str	r3, [r2, #64]	; 0x40
 8002a5c:	4b15      	ldr	r3, [pc, #84]	; (8002ab4 <HAL_TIM_Encoder_MspInit+0x164>)
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a60:	f003 0304 	and.w	r3, r3, #4
 8002a64:	613b      	str	r3, [r7, #16]
 8002a66:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a68:	2300      	movs	r3, #0
 8002a6a:	60fb      	str	r3, [r7, #12]
 8002a6c:	4b11      	ldr	r3, [pc, #68]	; (8002ab4 <HAL_TIM_Encoder_MspInit+0x164>)
 8002a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a70:	4a10      	ldr	r2, [pc, #64]	; (8002ab4 <HAL_TIM_Encoder_MspInit+0x164>)
 8002a72:	f043 0308 	orr.w	r3, r3, #8
 8002a76:	6313      	str	r3, [r2, #48]	; 0x30
 8002a78:	4b0e      	ldr	r3, [pc, #56]	; (8002ab4 <HAL_TIM_Encoder_MspInit+0x164>)
 8002a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7c:	f003 0308 	and.w	r3, r3, #8
 8002a80:	60fb      	str	r3, [r7, #12]
 8002a82:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002a84:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002a88:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a8a:	2302      	movs	r3, #2
 8002a8c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a92:	2300      	movs	r3, #0
 8002a94:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002a96:	2302      	movs	r3, #2
 8002a98:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	4809      	ldr	r0, [pc, #36]	; (8002ac8 <HAL_TIM_Encoder_MspInit+0x178>)
 8002aa2:	f000 fccb 	bl	800343c <HAL_GPIO_Init>
}
 8002aa6:	bf00      	nop
 8002aa8:	3738      	adds	r7, #56	; 0x38
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	40010000 	.word	0x40010000
 8002ab4:	40023800 	.word	0x40023800
 8002ab8:	40021000 	.word	0x40021000
 8002abc:	40000400 	.word	0x40000400
 8002ac0:	40020000 	.word	0x40020000
 8002ac4:	40000800 	.word	0x40000800
 8002ac8:	40020c00 	.word	0x40020c00

08002acc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b085      	sub	sp, #20
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a15      	ldr	r2, [pc, #84]	; (8002b30 <HAL_TIM_Base_MspInit+0x64>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d10e      	bne.n	8002afc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002ade:	2300      	movs	r3, #0
 8002ae0:	60fb      	str	r3, [r7, #12]
 8002ae2:	4b14      	ldr	r3, [pc, #80]	; (8002b34 <HAL_TIM_Base_MspInit+0x68>)
 8002ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae6:	4a13      	ldr	r2, [pc, #76]	; (8002b34 <HAL_TIM_Base_MspInit+0x68>)
 8002ae8:	f043 0308 	orr.w	r3, r3, #8
 8002aec:	6413      	str	r3, [r2, #64]	; 0x40
 8002aee:	4b11      	ldr	r3, [pc, #68]	; (8002b34 <HAL_TIM_Base_MspInit+0x68>)
 8002af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af2:	f003 0308 	and.w	r3, r3, #8
 8002af6:	60fb      	str	r3, [r7, #12]
 8002af8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8002afa:	e012      	b.n	8002b22 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM9)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a0d      	ldr	r2, [pc, #52]	; (8002b38 <HAL_TIM_Base_MspInit+0x6c>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d10d      	bne.n	8002b22 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002b06:	2300      	movs	r3, #0
 8002b08:	60bb      	str	r3, [r7, #8]
 8002b0a:	4b0a      	ldr	r3, [pc, #40]	; (8002b34 <HAL_TIM_Base_MspInit+0x68>)
 8002b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0e:	4a09      	ldr	r2, [pc, #36]	; (8002b34 <HAL_TIM_Base_MspInit+0x68>)
 8002b10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b14:	6453      	str	r3, [r2, #68]	; 0x44
 8002b16:	4b07      	ldr	r3, [pc, #28]	; (8002b34 <HAL_TIM_Base_MspInit+0x68>)
 8002b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b1e:	60bb      	str	r3, [r7, #8]
 8002b20:	68bb      	ldr	r3, [r7, #8]
}
 8002b22:	bf00      	nop
 8002b24:	3714      	adds	r7, #20
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	40000c00 	.word	0x40000c00
 8002b34:	40023800 	.word	0x40023800
 8002b38:	40014000 	.word	0x40014000

08002b3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b08a      	sub	sp, #40	; 0x28
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b44:	f107 0314 	add.w	r3, r7, #20
 8002b48:	2200      	movs	r2, #0
 8002b4a:	601a      	str	r2, [r3, #0]
 8002b4c:	605a      	str	r2, [r3, #4]
 8002b4e:	609a      	str	r2, [r3, #8]
 8002b50:	60da      	str	r2, [r3, #12]
 8002b52:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a24      	ldr	r2, [pc, #144]	; (8002bec <HAL_TIM_MspPostInit+0xb0>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d11e      	bne.n	8002b9c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b5e:	2300      	movs	r3, #0
 8002b60:	613b      	str	r3, [r7, #16]
 8002b62:	4b23      	ldr	r3, [pc, #140]	; (8002bf0 <HAL_TIM_MspPostInit+0xb4>)
 8002b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b66:	4a22      	ldr	r2, [pc, #136]	; (8002bf0 <HAL_TIM_MspPostInit+0xb4>)
 8002b68:	f043 0301 	orr.w	r3, r3, #1
 8002b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b6e:	4b20      	ldr	r3, [pc, #128]	; (8002bf0 <HAL_TIM_MspPostInit+0xb4>)
 8002b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b72:	f003 0301 	and.w	r3, r3, #1
 8002b76:	613b      	str	r3, [r7, #16]
 8002b78:	693b      	ldr	r3, [r7, #16]
    /**TIM5 GPIO Configuration
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002b7a:	230c      	movs	r3, #12
 8002b7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b7e:	2302      	movs	r3, #2
 8002b80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b82:	2300      	movs	r3, #0
 8002b84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b86:	2300      	movs	r3, #0
 8002b88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002b8a:	2302      	movs	r3, #2
 8002b8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b8e:	f107 0314 	add.w	r3, r7, #20
 8002b92:	4619      	mov	r1, r3
 8002b94:	4817      	ldr	r0, [pc, #92]	; (8002bf4 <HAL_TIM_MspPostInit+0xb8>)
 8002b96:	f000 fc51 	bl	800343c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8002b9a:	e022      	b.n	8002be2 <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM9)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a15      	ldr	r2, [pc, #84]	; (8002bf8 <HAL_TIM_MspPostInit+0xbc>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d11d      	bne.n	8002be2 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	60fb      	str	r3, [r7, #12]
 8002baa:	4b11      	ldr	r3, [pc, #68]	; (8002bf0 <HAL_TIM_MspPostInit+0xb4>)
 8002bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bae:	4a10      	ldr	r2, [pc, #64]	; (8002bf0 <HAL_TIM_MspPostInit+0xb4>)
 8002bb0:	f043 0310 	orr.w	r3, r3, #16
 8002bb4:	6313      	str	r3, [r2, #48]	; 0x30
 8002bb6:	4b0e      	ldr	r3, [pc, #56]	; (8002bf0 <HAL_TIM_MspPostInit+0xb4>)
 8002bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bba:	f003 0310 	and.w	r3, r3, #16
 8002bbe:	60fb      	str	r3, [r7, #12]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002bc2:	2320      	movs	r3, #32
 8002bc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002bd6:	f107 0314 	add.w	r3, r7, #20
 8002bda:	4619      	mov	r1, r3
 8002bdc:	4807      	ldr	r0, [pc, #28]	; (8002bfc <HAL_TIM_MspPostInit+0xc0>)
 8002bde:	f000 fc2d 	bl	800343c <HAL_GPIO_Init>
}
 8002be2:	bf00      	nop
 8002be4:	3728      	adds	r7, #40	; 0x28
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	40000c00 	.word	0x40000c00
 8002bf0:	40023800 	.word	0x40023800
 8002bf4:	40020000 	.word	0x40020000
 8002bf8:	40014000 	.word	0x40014000
 8002bfc:	40021000 	.word	0x40021000

08002c00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b08a      	sub	sp, #40	; 0x28
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c08:	f107 0314 	add.w	r3, r7, #20
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	601a      	str	r2, [r3, #0]
 8002c10:	605a      	str	r2, [r3, #4]
 8002c12:	609a      	str	r2, [r3, #8]
 8002c14:	60da      	str	r2, [r3, #12]
 8002c16:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a2c      	ldr	r2, [pc, #176]	; (8002cd0 <HAL_UART_MspInit+0xd0>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d152      	bne.n	8002cc8 <HAL_UART_MspInit+0xc8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002c22:	2300      	movs	r3, #0
 8002c24:	613b      	str	r3, [r7, #16]
 8002c26:	4b2b      	ldr	r3, [pc, #172]	; (8002cd4 <HAL_UART_MspInit+0xd4>)
 8002c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2a:	4a2a      	ldr	r2, [pc, #168]	; (8002cd4 <HAL_UART_MspInit+0xd4>)
 8002c2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002c30:	6413      	str	r3, [r2, #64]	; 0x40
 8002c32:	4b28      	ldr	r3, [pc, #160]	; (8002cd4 <HAL_UART_MspInit+0xd4>)
 8002c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c3a:	613b      	str	r3, [r7, #16]
 8002c3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c3e:	2300      	movs	r3, #0
 8002c40:	60fb      	str	r3, [r7, #12]
 8002c42:	4b24      	ldr	r3, [pc, #144]	; (8002cd4 <HAL_UART_MspInit+0xd4>)
 8002c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c46:	4a23      	ldr	r2, [pc, #140]	; (8002cd4 <HAL_UART_MspInit+0xd4>)
 8002c48:	f043 0304 	orr.w	r3, r3, #4
 8002c4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c4e:	4b21      	ldr	r3, [pc, #132]	; (8002cd4 <HAL_UART_MspInit+0xd4>)
 8002c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c52:	f003 0304 	and.w	r3, r3, #4
 8002c56:	60fb      	str	r3, [r7, #12]
 8002c58:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	60bb      	str	r3, [r7, #8]
 8002c5e:	4b1d      	ldr	r3, [pc, #116]	; (8002cd4 <HAL_UART_MspInit+0xd4>)
 8002c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c62:	4a1c      	ldr	r2, [pc, #112]	; (8002cd4 <HAL_UART_MspInit+0xd4>)
 8002c64:	f043 0308 	orr.w	r3, r3, #8
 8002c68:	6313      	str	r3, [r2, #48]	; 0x30
 8002c6a:	4b1a      	ldr	r3, [pc, #104]	; (8002cd4 <HAL_UART_MspInit+0xd4>)
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6e:	f003 0308 	and.w	r3, r3, #8
 8002c72:	60bb      	str	r3, [r7, #8]
 8002c74:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002c76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c80:	2300      	movs	r3, #0
 8002c82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c84:	2303      	movs	r3, #3
 8002c86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002c88:	2308      	movs	r3, #8
 8002c8a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c8c:	f107 0314 	add.w	r3, r7, #20
 8002c90:	4619      	mov	r1, r3
 8002c92:	4811      	ldr	r0, [pc, #68]	; (8002cd8 <HAL_UART_MspInit+0xd8>)
 8002c94:	f000 fbd2 	bl	800343c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c98:	2304      	movs	r3, #4
 8002c9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c9c:	2302      	movs	r3, #2
 8002c9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002ca8:	2308      	movs	r3, #8
 8002caa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cac:	f107 0314 	add.w	r3, r7, #20
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	480a      	ldr	r0, [pc, #40]	; (8002cdc <HAL_UART_MspInit+0xdc>)
 8002cb4:	f000 fbc2 	bl	800343c <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 8002cb8:	2200      	movs	r2, #0
 8002cba:	2105      	movs	r1, #5
 8002cbc:	2035      	movs	r0, #53	; 0x35
 8002cbe:	f000 fb01 	bl	80032c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002cc2:	2035      	movs	r0, #53	; 0x35
 8002cc4:	f000 fb1a 	bl	80032fc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8002cc8:	bf00      	nop
 8002cca:	3728      	adds	r7, #40	; 0x28
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	40005000 	.word	0x40005000
 8002cd4:	40023800 	.word	0x40023800
 8002cd8:	40020800 	.word	0x40020800
 8002cdc:	40020c00 	.word	0x40020c00

08002ce0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b08c      	sub	sp, #48	; 0x30
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002cec:	2300      	movs	r3, #0
 8002cee:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	60bb      	str	r3, [r7, #8]
 8002cf4:	4b2e      	ldr	r3, [pc, #184]	; (8002db0 <HAL_InitTick+0xd0>)
 8002cf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cf8:	4a2d      	ldr	r2, [pc, #180]	; (8002db0 <HAL_InitTick+0xd0>)
 8002cfa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cfe:	6453      	str	r3, [r2, #68]	; 0x44
 8002d00:	4b2b      	ldr	r3, [pc, #172]	; (8002db0 <HAL_InitTick+0xd0>)
 8002d02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d08:	60bb      	str	r3, [r7, #8]
 8002d0a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002d0c:	f107 020c 	add.w	r2, r7, #12
 8002d10:	f107 0310 	add.w	r3, r7, #16
 8002d14:	4611      	mov	r1, r2
 8002d16:	4618      	mov	r0, r3
 8002d18:	f001 f99e 	bl	8004058 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002d1c:	f001 f988 	bl	8004030 <HAL_RCC_GetPCLK2Freq>
 8002d20:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d24:	4a23      	ldr	r2, [pc, #140]	; (8002db4 <HAL_InitTick+0xd4>)
 8002d26:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2a:	0c9b      	lsrs	r3, r3, #18
 8002d2c:	3b01      	subs	r3, #1
 8002d2e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8002d30:	4b21      	ldr	r3, [pc, #132]	; (8002db8 <HAL_InitTick+0xd8>)
 8002d32:	4a22      	ldr	r2, [pc, #136]	; (8002dbc <HAL_InitTick+0xdc>)
 8002d34:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8002d36:	4b20      	ldr	r3, [pc, #128]	; (8002db8 <HAL_InitTick+0xd8>)
 8002d38:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002d3c:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 8002d3e:	4a1e      	ldr	r2, [pc, #120]	; (8002db8 <HAL_InitTick+0xd8>)
 8002d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d42:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8002d44:	4b1c      	ldr	r3, [pc, #112]	; (8002db8 <HAL_InitTick+0xd8>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d4a:	4b1b      	ldr	r3, [pc, #108]	; (8002db8 <HAL_InitTick+0xd8>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d50:	4b19      	ldr	r3, [pc, #100]	; (8002db8 <HAL_InitTick+0xd8>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 8002d56:	4818      	ldr	r0, [pc, #96]	; (8002db8 <HAL_InitTick+0xd8>)
 8002d58:	f001 f9b0 	bl	80040bc <HAL_TIM_Base_Init>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8002d62:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d11b      	bne.n	8002da2 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 8002d6a:	4813      	ldr	r0, [pc, #76]	; (8002db8 <HAL_InitTick+0xd8>)
 8002d6c:	f001 f9f6 	bl	800415c <HAL_TIM_Base_Start_IT>
 8002d70:	4603      	mov	r3, r0
 8002d72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8002d76:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d111      	bne.n	8002da2 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002d7e:	2019      	movs	r0, #25
 8002d80:	f000 fabc 	bl	80032fc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2b0f      	cmp	r3, #15
 8002d88:	d808      	bhi.n	8002d9c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	6879      	ldr	r1, [r7, #4]
 8002d8e:	2019      	movs	r0, #25
 8002d90:	f000 fa98 	bl	80032c4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002d94:	4a0a      	ldr	r2, [pc, #40]	; (8002dc0 <HAL_InitTick+0xe0>)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6013      	str	r3, [r2, #0]
 8002d9a:	e002      	b.n	8002da2 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002da2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3730      	adds	r7, #48	; 0x30
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	40023800 	.word	0x40023800
 8002db4:	431bde83 	.word	0x431bde83
 8002db8:	20000510 	.word	0x20000510
 8002dbc:	40014400 	.word	0x40014400
 8002dc0:	20000024 	.word	0x20000024

08002dc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002dc8:	e7fe      	b.n	8002dc8 <NMI_Handler+0x4>

08002dca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002dca:	b480      	push	{r7}
 8002dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002dce:	e7fe      	b.n	8002dce <HardFault_Handler+0x4>

08002dd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dd4:	e7fe      	b.n	8002dd4 <MemManage_Handler+0x4>

08002dd6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dd6:	b480      	push	{r7}
 8002dd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002dda:	e7fe      	b.n	8002dda <BusFault_Handler+0x4>

08002ddc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002de0:	e7fe      	b.n	8002de0 <UsageFault_Handler+0x4>

08002de2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002de2:	b480      	push	{r7}
 8002de4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002de6:	bf00      	nop
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002df4:	4803      	ldr	r0, [pc, #12]	; (8002e04 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8002df6:	f001 fc77 	bl	80046e8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8002dfa:	4803      	ldr	r0, [pc, #12]	; (8002e08 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002dfc:	f001 fc74 	bl	80046e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002e00:	bf00      	nop
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	2000022c 	.word	0x2000022c
 8002e08:	20000510 	.word	0x20000510

08002e0c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */
	msgQueueObj_t msg;
	msg.buffer_index=0;
 8002e12:	2300      	movs	r3, #0
 8002e14:	707b      	strb	r3, [r7, #1]
//
//    UARTgets(msg.buffer,10);
	HAL_UART_Receive(&huart5, (uint8_t*)&msg.buffer[msg.buffer_index++], sizeof(msg.buffer),0);
 8002e16:	787b      	ldrb	r3, [r7, #1]
 8002e18:	1c5a      	adds	r2, r3, #1
 8002e1a:	b2d2      	uxtb	r2, r2
 8002e1c:	707a      	strb	r2, [r7, #1]
 8002e1e:	461a      	mov	r2, r3
 8002e20:	463b      	mov	r3, r7
 8002e22:	1899      	adds	r1, r3, r2
 8002e24:	2300      	movs	r3, #0
 8002e26:	2201      	movs	r2, #1
 8002e28:	4810      	ldr	r0, [pc, #64]	; (8002e6c <UART5_IRQHandler+0x60>)
 8002e2a:	f002 fafb 	bl	8005424 <HAL_UART_Receive>
//	UARTprintf("msg.buffer: %c \r\n",(char)msg.buffer[0]);
	osMessageQueuePut(myButtonsHandle, &msg, 0, 0);
 8002e2e:	4b10      	ldr	r3, [pc, #64]	; (8002e70 <UART5_IRQHandler+0x64>)
 8002e30:	6818      	ldr	r0, [r3, #0]
 8002e32:	4639      	mov	r1, r7
 8002e34:	2300      	movs	r3, #0
 8002e36:	2200      	movs	r2, #0
 8002e38:	f003 fc60 	bl	80066fc <osMessageQueuePut>

//	memset(&msg.buffer, 0, sizeof(msg.buffer));

	BaseType_t checkIfYieldRequired;
	checkIfYieldRequired = xTaskResumeFromISR(CONTROLHandle);
 8002e3c:	4b0d      	ldr	r3, [pc, #52]	; (8002e74 <UART5_IRQHandler+0x68>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4618      	mov	r0, r3
 8002e42:	f004 fdaf 	bl	80079a4 <xTaskResumeFromISR>
 8002e46:	6078      	str	r0, [r7, #4]
	portYIELD_FROM_ISR(checkIfYieldRequired);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d007      	beq.n	8002e5e <UART5_IRQHandler+0x52>
 8002e4e:	4b0a      	ldr	r3, [pc, #40]	; (8002e78 <UART5_IRQHandler+0x6c>)
 8002e50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e54:	601a      	str	r2, [r3, #0]
 8002e56:	f3bf 8f4f 	dsb	sy
 8002e5a:	f3bf 8f6f 	isb	sy
  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002e5e:	4803      	ldr	r0, [pc, #12]	; (8002e6c <UART5_IRQHandler+0x60>)
 8002e60:	f002 fb78 	bl	8005554 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8002e64:	bf00      	nop
 8002e66:	3708      	adds	r7, #8
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	20000394 	.word	0x20000394
 8002e70:	200003e4 	.word	0x200003e4
 8002e74:	200003dc 	.word	0x200003dc
 8002e78:	e000ed04 	.word	0xe000ed04

08002e7c <ITM_SendChar>:
//ITM Register Address
#define ITM_STIMULUS_PORT0		*((volatile uint32_t*) 0xE0000000)
#define ITM_TRACE_EN			*((volatile uint32_t*) 0xE0000E00)

void ITM_SendChar(uint8_t ch)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	4603      	mov	r3, r0
 8002e84:	71fb      	strb	r3, [r7, #7]
	// Enable TRCENA
	DEMCR |= (1<<24);
 8002e86:	4b0f      	ldr	r3, [pc, #60]	; (8002ec4 <ITM_SendChar+0x48>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a0e      	ldr	r2, [pc, #56]	; (8002ec4 <ITM_SendChar+0x48>)
 8002e8c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e90:	6013      	str	r3, [r2, #0]

	// Enable Stimulus Port0
	ITM_TRACE_EN |= (1<<0);
 8002e92:	4b0d      	ldr	r3, [pc, #52]	; (8002ec8 <ITM_SendChar+0x4c>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a0c      	ldr	r2, [pc, #48]	; (8002ec8 <ITM_SendChar+0x4c>)
 8002e98:	f043 0301 	orr.w	r3, r3, #1
 8002e9c:	6013      	str	r3, [r2, #0]

	// Read FIFO Status in bit[0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8002e9e:	bf00      	nop
 8002ea0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0301 	and.w	r3, r3, #1
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d0f8      	beq.n	8002ea0 <ITM_SendChar+0x24>

	// Write to ITM Stimulus Port0
	ITM_STIMULUS_PORT0 = ch;
 8002eae:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8002eb2:	79fb      	ldrb	r3, [r7, #7]
 8002eb4:	6013      	str	r3, [r2, #0]
}
 8002eb6:	bf00      	nop
 8002eb8:	370c      	adds	r7, #12
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	e000edfc 	.word	0xe000edfc
 8002ec8:	e0000e00 	.word	0xe0000e00

08002ecc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	af00      	add	r7, sp, #0
  return 1;
 8002ed0:	2301      	movs	r3, #1
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr

08002edc <_kill>:

int _kill(int pid, int sig)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b082      	sub	sp, #8
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ee6:	f007 fa6f 	bl	800a3c8 <__errno>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2216      	movs	r2, #22
 8002eee:	601a      	str	r2, [r3, #0]
  return -1;
 8002ef0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3708      	adds	r7, #8
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}

08002efc <_exit>:

void _exit (int status)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f04:	f04f 31ff 	mov.w	r1, #4294967295
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	f7ff ffe7 	bl	8002edc <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f0e:	e7fe      	b.n	8002f0e <_exit+0x12>

08002f10 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b086      	sub	sp, #24
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	60b9      	str	r1, [r7, #8]
 8002f1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	617b      	str	r3, [r7, #20]
 8002f20:	e00a      	b.n	8002f38 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f22:	f3af 8000 	nop.w
 8002f26:	4601      	mov	r1, r0
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	1c5a      	adds	r2, r3, #1
 8002f2c:	60ba      	str	r2, [r7, #8]
 8002f2e:	b2ca      	uxtb	r2, r1
 8002f30:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	3301      	adds	r3, #1
 8002f36:	617b      	str	r3, [r7, #20]
 8002f38:	697a      	ldr	r2, [r7, #20]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	dbf0      	blt.n	8002f22 <_read+0x12>
  }

  return len;
 8002f40:	687b      	ldr	r3, [r7, #4]
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3718      	adds	r7, #24
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}

08002f4a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f4a:	b580      	push	{r7, lr}
 8002f4c:	b086      	sub	sp, #24
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	60f8      	str	r0, [r7, #12]
 8002f52:	60b9      	str	r1, [r7, #8]
 8002f54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f56:	2300      	movs	r3, #0
 8002f58:	617b      	str	r3, [r7, #20]
 8002f5a:	e009      	b.n	8002f70 <_write+0x26>
  {
//    __io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	1c5a      	adds	r2, r3, #1
 8002f60:	60ba      	str	r2, [r7, #8]
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7ff ff89 	bl	8002e7c <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	617b      	str	r3, [r7, #20]
 8002f70:	697a      	ldr	r2, [r7, #20]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	dbf1      	blt.n	8002f5c <_write+0x12>
  }
  return len;
 8002f78:	687b      	ldr	r3, [r7, #4]
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3718      	adds	r7, #24
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}

08002f82 <_close>:

int _close(int file)
{
 8002f82:	b480      	push	{r7}
 8002f84:	b083      	sub	sp, #12
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f8a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	370c      	adds	r7, #12
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr

08002f9a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f9a:	b480      	push	{r7}
 8002f9c:	b083      	sub	sp, #12
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]
 8002fa2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002faa:	605a      	str	r2, [r3, #4]
  return 0;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	370c      	adds	r7, #12
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr

08002fba <_isatty>:

int _isatty(int file)
{
 8002fba:	b480      	push	{r7}
 8002fbc:	b083      	sub	sp, #12
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002fc2:	2301      	movs	r3, #1
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	370c      	adds	r7, #12
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	60b9      	str	r1, [r7, #8]
 8002fda:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002fdc:	2300      	movs	r3, #0
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3714      	adds	r7, #20
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
	...

08002fec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b086      	sub	sp, #24
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ff4:	4a14      	ldr	r2, [pc, #80]	; (8003048 <_sbrk+0x5c>)
 8002ff6:	4b15      	ldr	r3, [pc, #84]	; (800304c <_sbrk+0x60>)
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003000:	4b13      	ldr	r3, [pc, #76]	; (8003050 <_sbrk+0x64>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d102      	bne.n	800300e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003008:	4b11      	ldr	r3, [pc, #68]	; (8003050 <_sbrk+0x64>)
 800300a:	4a12      	ldr	r2, [pc, #72]	; (8003054 <_sbrk+0x68>)
 800300c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800300e:	4b10      	ldr	r3, [pc, #64]	; (8003050 <_sbrk+0x64>)
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4413      	add	r3, r2
 8003016:	693a      	ldr	r2, [r7, #16]
 8003018:	429a      	cmp	r2, r3
 800301a:	d207      	bcs.n	800302c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800301c:	f007 f9d4 	bl	800a3c8 <__errno>
 8003020:	4603      	mov	r3, r0
 8003022:	220c      	movs	r2, #12
 8003024:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003026:	f04f 33ff 	mov.w	r3, #4294967295
 800302a:	e009      	b.n	8003040 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800302c:	4b08      	ldr	r3, [pc, #32]	; (8003050 <_sbrk+0x64>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003032:	4b07      	ldr	r3, [pc, #28]	; (8003050 <_sbrk+0x64>)
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4413      	add	r3, r2
 800303a:	4a05      	ldr	r2, [pc, #20]	; (8003050 <_sbrk+0x64>)
 800303c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800303e:	68fb      	ldr	r3, [r7, #12]
}
 8003040:	4618      	mov	r0, r3
 8003042:	3718      	adds	r7, #24
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}
 8003048:	20020000 	.word	0x20020000
 800304c:	00000400 	.word	0x00000400
 8003050:	20000558 	.word	0x20000558
 8003054:	20005000 	.word	0x20005000

08003058 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800305c:	4b06      	ldr	r3, [pc, #24]	; (8003078 <SystemInit+0x20>)
 800305e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003062:	4a05      	ldr	r2, [pc, #20]	; (8003078 <SystemInit+0x20>)
 8003064:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003068:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800306c:	bf00      	nop
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	e000ed00 	.word	0xe000ed00

0800307c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800307c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80030b4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003080:	f7ff ffea 	bl	8003058 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003084:	480c      	ldr	r0, [pc, #48]	; (80030b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003086:	490d      	ldr	r1, [pc, #52]	; (80030bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003088:	4a0d      	ldr	r2, [pc, #52]	; (80030c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800308a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800308c:	e002      	b.n	8003094 <LoopCopyDataInit>

0800308e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800308e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003090:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003092:	3304      	adds	r3, #4

08003094 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003094:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003096:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003098:	d3f9      	bcc.n	800308e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800309a:	4a0a      	ldr	r2, [pc, #40]	; (80030c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800309c:	4c0a      	ldr	r4, [pc, #40]	; (80030c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800309e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030a0:	e001      	b.n	80030a6 <LoopFillZerobss>

080030a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030a4:	3204      	adds	r2, #4

080030a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030a8:	d3fb      	bcc.n	80030a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80030aa:	f007 f993 	bl	800a3d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80030ae:	f7fe f937 	bl	8001320 <main>
  bx  lr    
 80030b2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80030b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80030b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030bc:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 80030c0:	0800f390 	.word	0x0800f390
  ldr r2, =_sbss
 80030c4:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 80030c8:	20004ffc 	.word	0x20004ffc

080030cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030cc:	e7fe      	b.n	80030cc <ADC_IRQHandler>
	...

080030d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80030d4:	4b0e      	ldr	r3, [pc, #56]	; (8003110 <HAL_Init+0x40>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a0d      	ldr	r2, [pc, #52]	; (8003110 <HAL_Init+0x40>)
 80030da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80030e0:	4b0b      	ldr	r3, [pc, #44]	; (8003110 <HAL_Init+0x40>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a0a      	ldr	r2, [pc, #40]	; (8003110 <HAL_Init+0x40>)
 80030e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80030ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030ec:	4b08      	ldr	r3, [pc, #32]	; (8003110 <HAL_Init+0x40>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a07      	ldr	r2, [pc, #28]	; (8003110 <HAL_Init+0x40>)
 80030f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030f8:	2003      	movs	r0, #3
 80030fa:	f000 f8d8 	bl	80032ae <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030fe:	200f      	movs	r0, #15
 8003100:	f7ff fdee 	bl	8002ce0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003104:	f7ff fbf8 	bl	80028f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003108:	2300      	movs	r3, #0
}
 800310a:	4618      	mov	r0, r3
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	40023c00 	.word	0x40023c00

08003114 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003114:	b480      	push	{r7}
 8003116:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003118:	4b06      	ldr	r3, [pc, #24]	; (8003134 <HAL_IncTick+0x20>)
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	461a      	mov	r2, r3
 800311e:	4b06      	ldr	r3, [pc, #24]	; (8003138 <HAL_IncTick+0x24>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4413      	add	r3, r2
 8003124:	4a04      	ldr	r2, [pc, #16]	; (8003138 <HAL_IncTick+0x24>)
 8003126:	6013      	str	r3, [r2, #0]
}
 8003128:	bf00      	nop
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	20000028 	.word	0x20000028
 8003138:	2000055c 	.word	0x2000055c

0800313c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800313c:	b480      	push	{r7}
 800313e:	af00      	add	r7, sp, #0
  return uwTick;
 8003140:	4b03      	ldr	r3, [pc, #12]	; (8003150 <HAL_GetTick+0x14>)
 8003142:	681b      	ldr	r3, [r3, #0]
}
 8003144:	4618      	mov	r0, r3
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	2000055c 	.word	0x2000055c

08003154 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003154:	b480      	push	{r7}
 8003156:	b085      	sub	sp, #20
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f003 0307 	and.w	r3, r3, #7
 8003162:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003164:	4b0c      	ldr	r3, [pc, #48]	; (8003198 <__NVIC_SetPriorityGrouping+0x44>)
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800316a:	68ba      	ldr	r2, [r7, #8]
 800316c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003170:	4013      	ands	r3, r2
 8003172:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800317c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003180:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003184:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003186:	4a04      	ldr	r2, [pc, #16]	; (8003198 <__NVIC_SetPriorityGrouping+0x44>)
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	60d3      	str	r3, [r2, #12]
}
 800318c:	bf00      	nop
 800318e:	3714      	adds	r7, #20
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr
 8003198:	e000ed00 	.word	0xe000ed00

0800319c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031a0:	4b04      	ldr	r3, [pc, #16]	; (80031b4 <__NVIC_GetPriorityGrouping+0x18>)
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	0a1b      	lsrs	r3, r3, #8
 80031a6:	f003 0307 	and.w	r3, r3, #7
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr
 80031b4:	e000ed00 	.word	0xe000ed00

080031b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	4603      	mov	r3, r0
 80031c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	db0b      	blt.n	80031e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031ca:	79fb      	ldrb	r3, [r7, #7]
 80031cc:	f003 021f 	and.w	r2, r3, #31
 80031d0:	4907      	ldr	r1, [pc, #28]	; (80031f0 <__NVIC_EnableIRQ+0x38>)
 80031d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d6:	095b      	lsrs	r3, r3, #5
 80031d8:	2001      	movs	r0, #1
 80031da:	fa00 f202 	lsl.w	r2, r0, r2
 80031de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80031e2:	bf00      	nop
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	e000e100 	.word	0xe000e100

080031f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	4603      	mov	r3, r0
 80031fc:	6039      	str	r1, [r7, #0]
 80031fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003200:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003204:	2b00      	cmp	r3, #0
 8003206:	db0a      	blt.n	800321e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	b2da      	uxtb	r2, r3
 800320c:	490c      	ldr	r1, [pc, #48]	; (8003240 <__NVIC_SetPriority+0x4c>)
 800320e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003212:	0112      	lsls	r2, r2, #4
 8003214:	b2d2      	uxtb	r2, r2
 8003216:	440b      	add	r3, r1
 8003218:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800321c:	e00a      	b.n	8003234 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	b2da      	uxtb	r2, r3
 8003222:	4908      	ldr	r1, [pc, #32]	; (8003244 <__NVIC_SetPriority+0x50>)
 8003224:	79fb      	ldrb	r3, [r7, #7]
 8003226:	f003 030f 	and.w	r3, r3, #15
 800322a:	3b04      	subs	r3, #4
 800322c:	0112      	lsls	r2, r2, #4
 800322e:	b2d2      	uxtb	r2, r2
 8003230:	440b      	add	r3, r1
 8003232:	761a      	strb	r2, [r3, #24]
}
 8003234:	bf00      	nop
 8003236:	370c      	adds	r7, #12
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr
 8003240:	e000e100 	.word	0xe000e100
 8003244:	e000ed00 	.word	0xe000ed00

08003248 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003248:	b480      	push	{r7}
 800324a:	b089      	sub	sp, #36	; 0x24
 800324c:	af00      	add	r7, sp, #0
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f003 0307 	and.w	r3, r3, #7
 800325a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	f1c3 0307 	rsb	r3, r3, #7
 8003262:	2b04      	cmp	r3, #4
 8003264:	bf28      	it	cs
 8003266:	2304      	movcs	r3, #4
 8003268:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	3304      	adds	r3, #4
 800326e:	2b06      	cmp	r3, #6
 8003270:	d902      	bls.n	8003278 <NVIC_EncodePriority+0x30>
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	3b03      	subs	r3, #3
 8003276:	e000      	b.n	800327a <NVIC_EncodePriority+0x32>
 8003278:	2300      	movs	r3, #0
 800327a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800327c:	f04f 32ff 	mov.w	r2, #4294967295
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	fa02 f303 	lsl.w	r3, r2, r3
 8003286:	43da      	mvns	r2, r3
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	401a      	ands	r2, r3
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003290:	f04f 31ff 	mov.w	r1, #4294967295
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	fa01 f303 	lsl.w	r3, r1, r3
 800329a:	43d9      	mvns	r1, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032a0:	4313      	orrs	r3, r2
         );
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3724      	adds	r7, #36	; 0x24
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr

080032ae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032ae:	b580      	push	{r7, lr}
 80032b0:	b082      	sub	sp, #8
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f7ff ff4c 	bl	8003154 <__NVIC_SetPriorityGrouping>
}
 80032bc:	bf00      	nop
 80032be:	3708      	adds	r7, #8
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b086      	sub	sp, #24
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	4603      	mov	r3, r0
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	607a      	str	r2, [r7, #4]
 80032d0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032d2:	2300      	movs	r3, #0
 80032d4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032d6:	f7ff ff61 	bl	800319c <__NVIC_GetPriorityGrouping>
 80032da:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032dc:	687a      	ldr	r2, [r7, #4]
 80032de:	68b9      	ldr	r1, [r7, #8]
 80032e0:	6978      	ldr	r0, [r7, #20]
 80032e2:	f7ff ffb1 	bl	8003248 <NVIC_EncodePriority>
 80032e6:	4602      	mov	r2, r0
 80032e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032ec:	4611      	mov	r1, r2
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7ff ff80 	bl	80031f4 <__NVIC_SetPriority>
}
 80032f4:	bf00      	nop
 80032f6:	3718      	adds	r7, #24
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b082      	sub	sp, #8
 8003300:	af00      	add	r7, sp, #0
 8003302:	4603      	mov	r3, r0
 8003304:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330a:	4618      	mov	r0, r3
 800330c:	f7ff ff54 	bl	80031b8 <__NVIC_EnableIRQ>
}
 8003310:	bf00      	nop
 8003312:	3708      	adds	r7, #8
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}

08003318 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003324:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003326:	f7ff ff09 	bl	800313c <HAL_GetTick>
 800332a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003332:	b2db      	uxtb	r3, r3
 8003334:	2b02      	cmp	r3, #2
 8003336:	d008      	beq.n	800334a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2280      	movs	r2, #128	; 0x80
 800333c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e052      	b.n	80033f0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f022 0216 	bic.w	r2, r2, #22
 8003358:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	695a      	ldr	r2, [r3, #20]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003368:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336e:	2b00      	cmp	r3, #0
 8003370:	d103      	bne.n	800337a <HAL_DMA_Abort+0x62>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003376:	2b00      	cmp	r3, #0
 8003378:	d007      	beq.n	800338a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f022 0208 	bic.w	r2, r2, #8
 8003388:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f022 0201 	bic.w	r2, r2, #1
 8003398:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800339a:	e013      	b.n	80033c4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800339c:	f7ff fece 	bl	800313c <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	2b05      	cmp	r3, #5
 80033a8:	d90c      	bls.n	80033c4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2220      	movs	r2, #32
 80033ae:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2203      	movs	r2, #3
 80033b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e015      	b.n	80033f0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 0301 	and.w	r3, r3, #1
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d1e4      	bne.n	800339c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033d6:	223f      	movs	r2, #63	; 0x3f
 80033d8:	409a      	lsls	r2, r3
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2201      	movs	r2, #1
 80033e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3710      	adds	r7, #16
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003406:	b2db      	uxtb	r3, r3
 8003408:	2b02      	cmp	r3, #2
 800340a:	d004      	beq.n	8003416 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2280      	movs	r2, #128	; 0x80
 8003410:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e00c      	b.n	8003430 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2205      	movs	r2, #5
 800341a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f022 0201 	bic.w	r2, r2, #1
 800342c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800342e:	2300      	movs	r3, #0
}
 8003430:	4618      	mov	r0, r3
 8003432:	370c      	adds	r7, #12
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr

0800343c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800343c:	b480      	push	{r7}
 800343e:	b089      	sub	sp, #36	; 0x24
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003446:	2300      	movs	r3, #0
 8003448:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800344a:	2300      	movs	r3, #0
 800344c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800344e:	2300      	movs	r3, #0
 8003450:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003452:	2300      	movs	r3, #0
 8003454:	61fb      	str	r3, [r7, #28]
 8003456:	e16b      	b.n	8003730 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003458:	2201      	movs	r2, #1
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	fa02 f303 	lsl.w	r3, r2, r3
 8003460:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	697a      	ldr	r2, [r7, #20]
 8003468:	4013      	ands	r3, r2
 800346a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800346c:	693a      	ldr	r2, [r7, #16]
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	429a      	cmp	r2, r3
 8003472:	f040 815a 	bne.w	800372a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f003 0303 	and.w	r3, r3, #3
 800347e:	2b01      	cmp	r3, #1
 8003480:	d005      	beq.n	800348e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800348a:	2b02      	cmp	r3, #2
 800348c:	d130      	bne.n	80034f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	005b      	lsls	r3, r3, #1
 8003498:	2203      	movs	r2, #3
 800349a:	fa02 f303 	lsl.w	r3, r2, r3
 800349e:	43db      	mvns	r3, r3
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	4013      	ands	r3, r2
 80034a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	68da      	ldr	r2, [r3, #12]
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	005b      	lsls	r3, r3, #1
 80034ae:	fa02 f303 	lsl.w	r3, r2, r3
 80034b2:	69ba      	ldr	r2, [r7, #24]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	69ba      	ldr	r2, [r7, #24]
 80034bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034c4:	2201      	movs	r2, #1
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	fa02 f303 	lsl.w	r3, r2, r3
 80034cc:	43db      	mvns	r3, r3
 80034ce:	69ba      	ldr	r2, [r7, #24]
 80034d0:	4013      	ands	r3, r2
 80034d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	091b      	lsrs	r3, r3, #4
 80034da:	f003 0201 	and.w	r2, r3, #1
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	fa02 f303 	lsl.w	r3, r2, r3
 80034e4:	69ba      	ldr	r2, [r7, #24]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f003 0303 	and.w	r3, r3, #3
 80034f8:	2b03      	cmp	r3, #3
 80034fa:	d017      	beq.n	800352c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003502:	69fb      	ldr	r3, [r7, #28]
 8003504:	005b      	lsls	r3, r3, #1
 8003506:	2203      	movs	r2, #3
 8003508:	fa02 f303 	lsl.w	r3, r2, r3
 800350c:	43db      	mvns	r3, r3
 800350e:	69ba      	ldr	r2, [r7, #24]
 8003510:	4013      	ands	r3, r2
 8003512:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	689a      	ldr	r2, [r3, #8]
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	005b      	lsls	r3, r3, #1
 800351c:	fa02 f303 	lsl.w	r3, r2, r3
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	4313      	orrs	r3, r2
 8003524:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f003 0303 	and.w	r3, r3, #3
 8003534:	2b02      	cmp	r3, #2
 8003536:	d123      	bne.n	8003580 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	08da      	lsrs	r2, r3, #3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	3208      	adds	r2, #8
 8003540:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003544:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	f003 0307 	and.w	r3, r3, #7
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	220f      	movs	r2, #15
 8003550:	fa02 f303 	lsl.w	r3, r2, r3
 8003554:	43db      	mvns	r3, r3
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	4013      	ands	r3, r2
 800355a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	691a      	ldr	r2, [r3, #16]
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	f003 0307 	and.w	r3, r3, #7
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	fa02 f303 	lsl.w	r3, r2, r3
 800356c:	69ba      	ldr	r2, [r7, #24]
 800356e:	4313      	orrs	r3, r2
 8003570:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	08da      	lsrs	r2, r3, #3
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	3208      	adds	r2, #8
 800357a:	69b9      	ldr	r1, [r7, #24]
 800357c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	005b      	lsls	r3, r3, #1
 800358a:	2203      	movs	r2, #3
 800358c:	fa02 f303 	lsl.w	r3, r2, r3
 8003590:	43db      	mvns	r3, r3
 8003592:	69ba      	ldr	r2, [r7, #24]
 8003594:	4013      	ands	r3, r2
 8003596:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	f003 0203 	and.w	r2, r3, #3
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	005b      	lsls	r3, r3, #1
 80035a4:	fa02 f303 	lsl.w	r3, r2, r3
 80035a8:	69ba      	ldr	r2, [r7, #24]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f000 80b4 	beq.w	800372a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035c2:	2300      	movs	r3, #0
 80035c4:	60fb      	str	r3, [r7, #12]
 80035c6:	4b60      	ldr	r3, [pc, #384]	; (8003748 <HAL_GPIO_Init+0x30c>)
 80035c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ca:	4a5f      	ldr	r2, [pc, #380]	; (8003748 <HAL_GPIO_Init+0x30c>)
 80035cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035d0:	6453      	str	r3, [r2, #68]	; 0x44
 80035d2:	4b5d      	ldr	r3, [pc, #372]	; (8003748 <HAL_GPIO_Init+0x30c>)
 80035d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035da:	60fb      	str	r3, [r7, #12]
 80035dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035de:	4a5b      	ldr	r2, [pc, #364]	; (800374c <HAL_GPIO_Init+0x310>)
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	089b      	lsrs	r3, r3, #2
 80035e4:	3302      	adds	r3, #2
 80035e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	f003 0303 	and.w	r3, r3, #3
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	220f      	movs	r2, #15
 80035f6:	fa02 f303 	lsl.w	r3, r2, r3
 80035fa:	43db      	mvns	r3, r3
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	4013      	ands	r3, r2
 8003600:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a52      	ldr	r2, [pc, #328]	; (8003750 <HAL_GPIO_Init+0x314>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d02b      	beq.n	8003662 <HAL_GPIO_Init+0x226>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a51      	ldr	r2, [pc, #324]	; (8003754 <HAL_GPIO_Init+0x318>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d025      	beq.n	800365e <HAL_GPIO_Init+0x222>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a50      	ldr	r2, [pc, #320]	; (8003758 <HAL_GPIO_Init+0x31c>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d01f      	beq.n	800365a <HAL_GPIO_Init+0x21e>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4a4f      	ldr	r2, [pc, #316]	; (800375c <HAL_GPIO_Init+0x320>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d019      	beq.n	8003656 <HAL_GPIO_Init+0x21a>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4a4e      	ldr	r2, [pc, #312]	; (8003760 <HAL_GPIO_Init+0x324>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d013      	beq.n	8003652 <HAL_GPIO_Init+0x216>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4a4d      	ldr	r2, [pc, #308]	; (8003764 <HAL_GPIO_Init+0x328>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d00d      	beq.n	800364e <HAL_GPIO_Init+0x212>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a4c      	ldr	r2, [pc, #304]	; (8003768 <HAL_GPIO_Init+0x32c>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d007      	beq.n	800364a <HAL_GPIO_Init+0x20e>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4a4b      	ldr	r2, [pc, #300]	; (800376c <HAL_GPIO_Init+0x330>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d101      	bne.n	8003646 <HAL_GPIO_Init+0x20a>
 8003642:	2307      	movs	r3, #7
 8003644:	e00e      	b.n	8003664 <HAL_GPIO_Init+0x228>
 8003646:	2308      	movs	r3, #8
 8003648:	e00c      	b.n	8003664 <HAL_GPIO_Init+0x228>
 800364a:	2306      	movs	r3, #6
 800364c:	e00a      	b.n	8003664 <HAL_GPIO_Init+0x228>
 800364e:	2305      	movs	r3, #5
 8003650:	e008      	b.n	8003664 <HAL_GPIO_Init+0x228>
 8003652:	2304      	movs	r3, #4
 8003654:	e006      	b.n	8003664 <HAL_GPIO_Init+0x228>
 8003656:	2303      	movs	r3, #3
 8003658:	e004      	b.n	8003664 <HAL_GPIO_Init+0x228>
 800365a:	2302      	movs	r3, #2
 800365c:	e002      	b.n	8003664 <HAL_GPIO_Init+0x228>
 800365e:	2301      	movs	r3, #1
 8003660:	e000      	b.n	8003664 <HAL_GPIO_Init+0x228>
 8003662:	2300      	movs	r3, #0
 8003664:	69fa      	ldr	r2, [r7, #28]
 8003666:	f002 0203 	and.w	r2, r2, #3
 800366a:	0092      	lsls	r2, r2, #2
 800366c:	4093      	lsls	r3, r2
 800366e:	69ba      	ldr	r2, [r7, #24]
 8003670:	4313      	orrs	r3, r2
 8003672:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003674:	4935      	ldr	r1, [pc, #212]	; (800374c <HAL_GPIO_Init+0x310>)
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	089b      	lsrs	r3, r3, #2
 800367a:	3302      	adds	r3, #2
 800367c:	69ba      	ldr	r2, [r7, #24]
 800367e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003682:	4b3b      	ldr	r3, [pc, #236]	; (8003770 <HAL_GPIO_Init+0x334>)
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	43db      	mvns	r3, r3
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	4013      	ands	r3, r2
 8003690:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d003      	beq.n	80036a6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800369e:	69ba      	ldr	r2, [r7, #24]
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036a6:	4a32      	ldr	r2, [pc, #200]	; (8003770 <HAL_GPIO_Init+0x334>)
 80036a8:	69bb      	ldr	r3, [r7, #24]
 80036aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036ac:	4b30      	ldr	r3, [pc, #192]	; (8003770 <HAL_GPIO_Init+0x334>)
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	43db      	mvns	r3, r3
 80036b6:	69ba      	ldr	r2, [r7, #24]
 80036b8:	4013      	ands	r3, r2
 80036ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d003      	beq.n	80036d0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80036c8:	69ba      	ldr	r2, [r7, #24]
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036d0:	4a27      	ldr	r2, [pc, #156]	; (8003770 <HAL_GPIO_Init+0x334>)
 80036d2:	69bb      	ldr	r3, [r7, #24]
 80036d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036d6:	4b26      	ldr	r3, [pc, #152]	; (8003770 <HAL_GPIO_Init+0x334>)
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	43db      	mvns	r3, r3
 80036e0:	69ba      	ldr	r2, [r7, #24]
 80036e2:	4013      	ands	r3, r2
 80036e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d003      	beq.n	80036fa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80036f2:	69ba      	ldr	r2, [r7, #24]
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036fa:	4a1d      	ldr	r2, [pc, #116]	; (8003770 <HAL_GPIO_Init+0x334>)
 80036fc:	69bb      	ldr	r3, [r7, #24]
 80036fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003700:	4b1b      	ldr	r3, [pc, #108]	; (8003770 <HAL_GPIO_Init+0x334>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	43db      	mvns	r3, r3
 800370a:	69ba      	ldr	r2, [r7, #24]
 800370c:	4013      	ands	r3, r2
 800370e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003718:	2b00      	cmp	r3, #0
 800371a:	d003      	beq.n	8003724 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800371c:	69ba      	ldr	r2, [r7, #24]
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	4313      	orrs	r3, r2
 8003722:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003724:	4a12      	ldr	r2, [pc, #72]	; (8003770 <HAL_GPIO_Init+0x334>)
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	3301      	adds	r3, #1
 800372e:	61fb      	str	r3, [r7, #28]
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	2b0f      	cmp	r3, #15
 8003734:	f67f ae90 	bls.w	8003458 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003738:	bf00      	nop
 800373a:	bf00      	nop
 800373c:	3724      	adds	r7, #36	; 0x24
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	40023800 	.word	0x40023800
 800374c:	40013800 	.word	0x40013800
 8003750:	40020000 	.word	0x40020000
 8003754:	40020400 	.word	0x40020400
 8003758:	40020800 	.word	0x40020800
 800375c:	40020c00 	.word	0x40020c00
 8003760:	40021000 	.word	0x40021000
 8003764:	40021400 	.word	0x40021400
 8003768:	40021800 	.word	0x40021800
 800376c:	40021c00 	.word	0x40021c00
 8003770:	40013c00 	.word	0x40013c00

08003774 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	460b      	mov	r3, r1
 800377e:	807b      	strh	r3, [r7, #2]
 8003780:	4613      	mov	r3, r2
 8003782:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003784:	787b      	ldrb	r3, [r7, #1]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d003      	beq.n	8003792 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800378a:	887a      	ldrh	r2, [r7, #2]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003790:	e003      	b.n	800379a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003792:	887b      	ldrh	r3, [r7, #2]
 8003794:	041a      	lsls	r2, r3, #16
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	619a      	str	r2, [r3, #24]
}
 800379a:	bf00      	nop
 800379c:	370c      	adds	r7, #12
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr
	...

080037a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b086      	sub	sp, #24
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d101      	bne.n	80037ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e267      	b.n	8003c8a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0301 	and.w	r3, r3, #1
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d075      	beq.n	80038b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037c6:	4b88      	ldr	r3, [pc, #544]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	f003 030c 	and.w	r3, r3, #12
 80037ce:	2b04      	cmp	r3, #4
 80037d0:	d00c      	beq.n	80037ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037d2:	4b85      	ldr	r3, [pc, #532]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037da:	2b08      	cmp	r3, #8
 80037dc:	d112      	bne.n	8003804 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037de:	4b82      	ldr	r3, [pc, #520]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037ea:	d10b      	bne.n	8003804 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037ec:	4b7e      	ldr	r3, [pc, #504]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d05b      	beq.n	80038b0 <HAL_RCC_OscConfig+0x108>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d157      	bne.n	80038b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e242      	b.n	8003c8a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800380c:	d106      	bne.n	800381c <HAL_RCC_OscConfig+0x74>
 800380e:	4b76      	ldr	r3, [pc, #472]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a75      	ldr	r2, [pc, #468]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 8003814:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003818:	6013      	str	r3, [r2, #0]
 800381a:	e01d      	b.n	8003858 <HAL_RCC_OscConfig+0xb0>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003824:	d10c      	bne.n	8003840 <HAL_RCC_OscConfig+0x98>
 8003826:	4b70      	ldr	r3, [pc, #448]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a6f      	ldr	r2, [pc, #444]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 800382c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003830:	6013      	str	r3, [r2, #0]
 8003832:	4b6d      	ldr	r3, [pc, #436]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a6c      	ldr	r2, [pc, #432]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 8003838:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800383c:	6013      	str	r3, [r2, #0]
 800383e:	e00b      	b.n	8003858 <HAL_RCC_OscConfig+0xb0>
 8003840:	4b69      	ldr	r3, [pc, #420]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a68      	ldr	r2, [pc, #416]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 8003846:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800384a:	6013      	str	r3, [r2, #0]
 800384c:	4b66      	ldr	r3, [pc, #408]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a65      	ldr	r2, [pc, #404]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 8003852:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003856:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d013      	beq.n	8003888 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003860:	f7ff fc6c 	bl	800313c <HAL_GetTick>
 8003864:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003866:	e008      	b.n	800387a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003868:	f7ff fc68 	bl	800313c <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	2b64      	cmp	r3, #100	; 0x64
 8003874:	d901      	bls.n	800387a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	e207      	b.n	8003c8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800387a:	4b5b      	ldr	r3, [pc, #364]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d0f0      	beq.n	8003868 <HAL_RCC_OscConfig+0xc0>
 8003886:	e014      	b.n	80038b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003888:	f7ff fc58 	bl	800313c <HAL_GetTick>
 800388c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800388e:	e008      	b.n	80038a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003890:	f7ff fc54 	bl	800313c <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	2b64      	cmp	r3, #100	; 0x64
 800389c:	d901      	bls.n	80038a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	e1f3      	b.n	8003c8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038a2:	4b51      	ldr	r3, [pc, #324]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d1f0      	bne.n	8003890 <HAL_RCC_OscConfig+0xe8>
 80038ae:	e000      	b.n	80038b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0302 	and.w	r3, r3, #2
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d063      	beq.n	8003986 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038be:	4b4a      	ldr	r3, [pc, #296]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	f003 030c 	and.w	r3, r3, #12
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d00b      	beq.n	80038e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038ca:	4b47      	ldr	r3, [pc, #284]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038d2:	2b08      	cmp	r3, #8
 80038d4:	d11c      	bne.n	8003910 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038d6:	4b44      	ldr	r3, [pc, #272]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d116      	bne.n	8003910 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038e2:	4b41      	ldr	r3, [pc, #260]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0302 	and.w	r3, r3, #2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d005      	beq.n	80038fa <HAL_RCC_OscConfig+0x152>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	68db      	ldr	r3, [r3, #12]
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d001      	beq.n	80038fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e1c7      	b.n	8003c8a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038fa:	4b3b      	ldr	r3, [pc, #236]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	691b      	ldr	r3, [r3, #16]
 8003906:	00db      	lsls	r3, r3, #3
 8003908:	4937      	ldr	r1, [pc, #220]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 800390a:	4313      	orrs	r3, r2
 800390c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800390e:	e03a      	b.n	8003986 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d020      	beq.n	800395a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003918:	4b34      	ldr	r3, [pc, #208]	; (80039ec <HAL_RCC_OscConfig+0x244>)
 800391a:	2201      	movs	r2, #1
 800391c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800391e:	f7ff fc0d 	bl	800313c <HAL_GetTick>
 8003922:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003924:	e008      	b.n	8003938 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003926:	f7ff fc09 	bl	800313c <HAL_GetTick>
 800392a:	4602      	mov	r2, r0
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	1ad3      	subs	r3, r2, r3
 8003930:	2b02      	cmp	r3, #2
 8003932:	d901      	bls.n	8003938 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003934:	2303      	movs	r3, #3
 8003936:	e1a8      	b.n	8003c8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003938:	4b2b      	ldr	r3, [pc, #172]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0302 	and.w	r3, r3, #2
 8003940:	2b00      	cmp	r3, #0
 8003942:	d0f0      	beq.n	8003926 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003944:	4b28      	ldr	r3, [pc, #160]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	691b      	ldr	r3, [r3, #16]
 8003950:	00db      	lsls	r3, r3, #3
 8003952:	4925      	ldr	r1, [pc, #148]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 8003954:	4313      	orrs	r3, r2
 8003956:	600b      	str	r3, [r1, #0]
 8003958:	e015      	b.n	8003986 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800395a:	4b24      	ldr	r3, [pc, #144]	; (80039ec <HAL_RCC_OscConfig+0x244>)
 800395c:	2200      	movs	r2, #0
 800395e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003960:	f7ff fbec 	bl	800313c <HAL_GetTick>
 8003964:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003966:	e008      	b.n	800397a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003968:	f7ff fbe8 	bl	800313c <HAL_GetTick>
 800396c:	4602      	mov	r2, r0
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	2b02      	cmp	r3, #2
 8003974:	d901      	bls.n	800397a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	e187      	b.n	8003c8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800397a:	4b1b      	ldr	r3, [pc, #108]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 0302 	and.w	r3, r3, #2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d1f0      	bne.n	8003968 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0308 	and.w	r3, r3, #8
 800398e:	2b00      	cmp	r3, #0
 8003990:	d036      	beq.n	8003a00 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	695b      	ldr	r3, [r3, #20]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d016      	beq.n	80039c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800399a:	4b15      	ldr	r3, [pc, #84]	; (80039f0 <HAL_RCC_OscConfig+0x248>)
 800399c:	2201      	movs	r2, #1
 800399e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039a0:	f7ff fbcc 	bl	800313c <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039a6:	e008      	b.n	80039ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039a8:	f7ff fbc8 	bl	800313c <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e167      	b.n	8003c8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039ba:	4b0b      	ldr	r3, [pc, #44]	; (80039e8 <HAL_RCC_OscConfig+0x240>)
 80039bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039be:	f003 0302 	and.w	r3, r3, #2
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d0f0      	beq.n	80039a8 <HAL_RCC_OscConfig+0x200>
 80039c6:	e01b      	b.n	8003a00 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039c8:	4b09      	ldr	r3, [pc, #36]	; (80039f0 <HAL_RCC_OscConfig+0x248>)
 80039ca:	2200      	movs	r2, #0
 80039cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039ce:	f7ff fbb5 	bl	800313c <HAL_GetTick>
 80039d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039d4:	e00e      	b.n	80039f4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039d6:	f7ff fbb1 	bl	800313c <HAL_GetTick>
 80039da:	4602      	mov	r2, r0
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d907      	bls.n	80039f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e150      	b.n	8003c8a <HAL_RCC_OscConfig+0x4e2>
 80039e8:	40023800 	.word	0x40023800
 80039ec:	42470000 	.word	0x42470000
 80039f0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039f4:	4b88      	ldr	r3, [pc, #544]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 80039f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039f8:	f003 0302 	and.w	r3, r3, #2
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d1ea      	bne.n	80039d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0304 	and.w	r3, r3, #4
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	f000 8097 	beq.w	8003b3c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a12:	4b81      	ldr	r3, [pc, #516]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d10f      	bne.n	8003a3e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a1e:	2300      	movs	r3, #0
 8003a20:	60bb      	str	r3, [r7, #8]
 8003a22:	4b7d      	ldr	r3, [pc, #500]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a26:	4a7c      	ldr	r2, [pc, #496]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003a28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a2c:	6413      	str	r3, [r2, #64]	; 0x40
 8003a2e:	4b7a      	ldr	r3, [pc, #488]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a36:	60bb      	str	r3, [r7, #8]
 8003a38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a3e:	4b77      	ldr	r3, [pc, #476]	; (8003c1c <HAL_RCC_OscConfig+0x474>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d118      	bne.n	8003a7c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a4a:	4b74      	ldr	r3, [pc, #464]	; (8003c1c <HAL_RCC_OscConfig+0x474>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a73      	ldr	r2, [pc, #460]	; (8003c1c <HAL_RCC_OscConfig+0x474>)
 8003a50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a56:	f7ff fb71 	bl	800313c <HAL_GetTick>
 8003a5a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a5c:	e008      	b.n	8003a70 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a5e:	f7ff fb6d 	bl	800313c <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d901      	bls.n	8003a70 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003a6c:	2303      	movs	r3, #3
 8003a6e:	e10c      	b.n	8003c8a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a70:	4b6a      	ldr	r3, [pc, #424]	; (8003c1c <HAL_RCC_OscConfig+0x474>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d0f0      	beq.n	8003a5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d106      	bne.n	8003a92 <HAL_RCC_OscConfig+0x2ea>
 8003a84:	4b64      	ldr	r3, [pc, #400]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003a86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a88:	4a63      	ldr	r2, [pc, #396]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003a8a:	f043 0301 	orr.w	r3, r3, #1
 8003a8e:	6713      	str	r3, [r2, #112]	; 0x70
 8003a90:	e01c      	b.n	8003acc <HAL_RCC_OscConfig+0x324>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	2b05      	cmp	r3, #5
 8003a98:	d10c      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x30c>
 8003a9a:	4b5f      	ldr	r3, [pc, #380]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003a9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a9e:	4a5e      	ldr	r2, [pc, #376]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003aa0:	f043 0304 	orr.w	r3, r3, #4
 8003aa4:	6713      	str	r3, [r2, #112]	; 0x70
 8003aa6:	4b5c      	ldr	r3, [pc, #368]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003aa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aaa:	4a5b      	ldr	r2, [pc, #364]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003aac:	f043 0301 	orr.w	r3, r3, #1
 8003ab0:	6713      	str	r3, [r2, #112]	; 0x70
 8003ab2:	e00b      	b.n	8003acc <HAL_RCC_OscConfig+0x324>
 8003ab4:	4b58      	ldr	r3, [pc, #352]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003ab6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ab8:	4a57      	ldr	r2, [pc, #348]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003aba:	f023 0301 	bic.w	r3, r3, #1
 8003abe:	6713      	str	r3, [r2, #112]	; 0x70
 8003ac0:	4b55      	ldr	r3, [pc, #340]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003ac2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ac4:	4a54      	ldr	r2, [pc, #336]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003ac6:	f023 0304 	bic.w	r3, r3, #4
 8003aca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d015      	beq.n	8003b00 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ad4:	f7ff fb32 	bl	800313c <HAL_GetTick>
 8003ad8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ada:	e00a      	b.n	8003af2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003adc:	f7ff fb2e 	bl	800313c <HAL_GetTick>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	1ad3      	subs	r3, r2, r3
 8003ae6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d901      	bls.n	8003af2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e0cb      	b.n	8003c8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003af2:	4b49      	ldr	r3, [pc, #292]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003af4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003af6:	f003 0302 	and.w	r3, r3, #2
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d0ee      	beq.n	8003adc <HAL_RCC_OscConfig+0x334>
 8003afe:	e014      	b.n	8003b2a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b00:	f7ff fb1c 	bl	800313c <HAL_GetTick>
 8003b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b06:	e00a      	b.n	8003b1e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b08:	f7ff fb18 	bl	800313c <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d901      	bls.n	8003b1e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e0b5      	b.n	8003c8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b1e:	4b3e      	ldr	r3, [pc, #248]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003b20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b22:	f003 0302 	and.w	r3, r3, #2
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d1ee      	bne.n	8003b08 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b2a:	7dfb      	ldrb	r3, [r7, #23]
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d105      	bne.n	8003b3c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b30:	4b39      	ldr	r3, [pc, #228]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b34:	4a38      	ldr	r2, [pc, #224]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003b36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b3a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	699b      	ldr	r3, [r3, #24]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	f000 80a1 	beq.w	8003c88 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b46:	4b34      	ldr	r3, [pc, #208]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	f003 030c 	and.w	r3, r3, #12
 8003b4e:	2b08      	cmp	r3, #8
 8003b50:	d05c      	beq.n	8003c0c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	699b      	ldr	r3, [r3, #24]
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d141      	bne.n	8003bde <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b5a:	4b31      	ldr	r3, [pc, #196]	; (8003c20 <HAL_RCC_OscConfig+0x478>)
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b60:	f7ff faec 	bl	800313c <HAL_GetTick>
 8003b64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b66:	e008      	b.n	8003b7a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b68:	f7ff fae8 	bl	800313c <HAL_GetTick>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d901      	bls.n	8003b7a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003b76:	2303      	movs	r3, #3
 8003b78:	e087      	b.n	8003c8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b7a:	4b27      	ldr	r3, [pc, #156]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d1f0      	bne.n	8003b68 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	69da      	ldr	r2, [r3, #28]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6a1b      	ldr	r3, [r3, #32]
 8003b8e:	431a      	orrs	r2, r3
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b94:	019b      	lsls	r3, r3, #6
 8003b96:	431a      	orrs	r2, r3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b9c:	085b      	lsrs	r3, r3, #1
 8003b9e:	3b01      	subs	r3, #1
 8003ba0:	041b      	lsls	r3, r3, #16
 8003ba2:	431a      	orrs	r2, r3
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba8:	061b      	lsls	r3, r3, #24
 8003baa:	491b      	ldr	r1, [pc, #108]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003bac:	4313      	orrs	r3, r2
 8003bae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bb0:	4b1b      	ldr	r3, [pc, #108]	; (8003c20 <HAL_RCC_OscConfig+0x478>)
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bb6:	f7ff fac1 	bl	800313c <HAL_GetTick>
 8003bba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bbc:	e008      	b.n	8003bd0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bbe:	f7ff fabd 	bl	800313c <HAL_GetTick>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	d901      	bls.n	8003bd0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	e05c      	b.n	8003c8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bd0:	4b11      	ldr	r3, [pc, #68]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d0f0      	beq.n	8003bbe <HAL_RCC_OscConfig+0x416>
 8003bdc:	e054      	b.n	8003c88 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bde:	4b10      	ldr	r3, [pc, #64]	; (8003c20 <HAL_RCC_OscConfig+0x478>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003be4:	f7ff faaa 	bl	800313c <HAL_GetTick>
 8003be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bea:	e008      	b.n	8003bfe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bec:	f7ff faa6 	bl	800313c <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	2b02      	cmp	r3, #2
 8003bf8:	d901      	bls.n	8003bfe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e045      	b.n	8003c8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bfe:	4b06      	ldr	r3, [pc, #24]	; (8003c18 <HAL_RCC_OscConfig+0x470>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d1f0      	bne.n	8003bec <HAL_RCC_OscConfig+0x444>
 8003c0a:	e03d      	b.n	8003c88 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	699b      	ldr	r3, [r3, #24]
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d107      	bne.n	8003c24 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e038      	b.n	8003c8a <HAL_RCC_OscConfig+0x4e2>
 8003c18:	40023800 	.word	0x40023800
 8003c1c:	40007000 	.word	0x40007000
 8003c20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c24:	4b1b      	ldr	r3, [pc, #108]	; (8003c94 <HAL_RCC_OscConfig+0x4ec>)
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	699b      	ldr	r3, [r3, #24]
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d028      	beq.n	8003c84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d121      	bne.n	8003c84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d11a      	bne.n	8003c84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c4e:	68fa      	ldr	r2, [r7, #12]
 8003c50:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003c54:	4013      	ands	r3, r2
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d111      	bne.n	8003c84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c6a:	085b      	lsrs	r3, r3, #1
 8003c6c:	3b01      	subs	r3, #1
 8003c6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d107      	bne.n	8003c84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d001      	beq.n	8003c88 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e000      	b.n	8003c8a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003c88:	2300      	movs	r3, #0
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3718      	adds	r7, #24
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	40023800 	.word	0x40023800

08003c98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d101      	bne.n	8003cac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e0cc      	b.n	8003e46 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003cac:	4b68      	ldr	r3, [pc, #416]	; (8003e50 <HAL_RCC_ClockConfig+0x1b8>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 0307 	and.w	r3, r3, #7
 8003cb4:	683a      	ldr	r2, [r7, #0]
 8003cb6:	429a      	cmp	r2, r3
 8003cb8:	d90c      	bls.n	8003cd4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cba:	4b65      	ldr	r3, [pc, #404]	; (8003e50 <HAL_RCC_ClockConfig+0x1b8>)
 8003cbc:	683a      	ldr	r2, [r7, #0]
 8003cbe:	b2d2      	uxtb	r2, r2
 8003cc0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cc2:	4b63      	ldr	r3, [pc, #396]	; (8003e50 <HAL_RCC_ClockConfig+0x1b8>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0307 	and.w	r3, r3, #7
 8003cca:	683a      	ldr	r2, [r7, #0]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d001      	beq.n	8003cd4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e0b8      	b.n	8003e46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0302 	and.w	r3, r3, #2
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d020      	beq.n	8003d22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0304 	and.w	r3, r3, #4
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d005      	beq.n	8003cf8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cec:	4b59      	ldr	r3, [pc, #356]	; (8003e54 <HAL_RCC_ClockConfig+0x1bc>)
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	4a58      	ldr	r2, [pc, #352]	; (8003e54 <HAL_RCC_ClockConfig+0x1bc>)
 8003cf2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003cf6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0308 	and.w	r3, r3, #8
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d005      	beq.n	8003d10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d04:	4b53      	ldr	r3, [pc, #332]	; (8003e54 <HAL_RCC_ClockConfig+0x1bc>)
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	4a52      	ldr	r2, [pc, #328]	; (8003e54 <HAL_RCC_ClockConfig+0x1bc>)
 8003d0a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d10:	4b50      	ldr	r3, [pc, #320]	; (8003e54 <HAL_RCC_ClockConfig+0x1bc>)
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	494d      	ldr	r1, [pc, #308]	; (8003e54 <HAL_RCC_ClockConfig+0x1bc>)
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0301 	and.w	r3, r3, #1
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d044      	beq.n	8003db8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d107      	bne.n	8003d46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d36:	4b47      	ldr	r3, [pc, #284]	; (8003e54 <HAL_RCC_ClockConfig+0x1bc>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d119      	bne.n	8003d76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e07f      	b.n	8003e46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d003      	beq.n	8003d56 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d52:	2b03      	cmp	r3, #3
 8003d54:	d107      	bne.n	8003d66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d56:	4b3f      	ldr	r3, [pc, #252]	; (8003e54 <HAL_RCC_ClockConfig+0x1bc>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d109      	bne.n	8003d76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e06f      	b.n	8003e46 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d66:	4b3b      	ldr	r3, [pc, #236]	; (8003e54 <HAL_RCC_ClockConfig+0x1bc>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 0302 	and.w	r3, r3, #2
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d101      	bne.n	8003d76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e067      	b.n	8003e46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d76:	4b37      	ldr	r3, [pc, #220]	; (8003e54 <HAL_RCC_ClockConfig+0x1bc>)
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f023 0203 	bic.w	r2, r3, #3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	4934      	ldr	r1, [pc, #208]	; (8003e54 <HAL_RCC_ClockConfig+0x1bc>)
 8003d84:	4313      	orrs	r3, r2
 8003d86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d88:	f7ff f9d8 	bl	800313c <HAL_GetTick>
 8003d8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d8e:	e00a      	b.n	8003da6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d90:	f7ff f9d4 	bl	800313c <HAL_GetTick>
 8003d94:	4602      	mov	r2, r0
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d901      	bls.n	8003da6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003da2:	2303      	movs	r3, #3
 8003da4:	e04f      	b.n	8003e46 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003da6:	4b2b      	ldr	r3, [pc, #172]	; (8003e54 <HAL_RCC_ClockConfig+0x1bc>)
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f003 020c 	and.w	r2, r3, #12
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d1eb      	bne.n	8003d90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003db8:	4b25      	ldr	r3, [pc, #148]	; (8003e50 <HAL_RCC_ClockConfig+0x1b8>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 0307 	and.w	r3, r3, #7
 8003dc0:	683a      	ldr	r2, [r7, #0]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d20c      	bcs.n	8003de0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dc6:	4b22      	ldr	r3, [pc, #136]	; (8003e50 <HAL_RCC_ClockConfig+0x1b8>)
 8003dc8:	683a      	ldr	r2, [r7, #0]
 8003dca:	b2d2      	uxtb	r2, r2
 8003dcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dce:	4b20      	ldr	r3, [pc, #128]	; (8003e50 <HAL_RCC_ClockConfig+0x1b8>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0307 	and.w	r3, r3, #7
 8003dd6:	683a      	ldr	r2, [r7, #0]
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d001      	beq.n	8003de0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e032      	b.n	8003e46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0304 	and.w	r3, r3, #4
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d008      	beq.n	8003dfe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003dec:	4b19      	ldr	r3, [pc, #100]	; (8003e54 <HAL_RCC_ClockConfig+0x1bc>)
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	4916      	ldr	r1, [pc, #88]	; (8003e54 <HAL_RCC_ClockConfig+0x1bc>)
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0308 	and.w	r3, r3, #8
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d009      	beq.n	8003e1e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e0a:	4b12      	ldr	r3, [pc, #72]	; (8003e54 <HAL_RCC_ClockConfig+0x1bc>)
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	691b      	ldr	r3, [r3, #16]
 8003e16:	00db      	lsls	r3, r3, #3
 8003e18:	490e      	ldr	r1, [pc, #56]	; (8003e54 <HAL_RCC_ClockConfig+0x1bc>)
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e1e:	f000 f821 	bl	8003e64 <HAL_RCC_GetSysClockFreq>
 8003e22:	4602      	mov	r2, r0
 8003e24:	4b0b      	ldr	r3, [pc, #44]	; (8003e54 <HAL_RCC_ClockConfig+0x1bc>)
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	091b      	lsrs	r3, r3, #4
 8003e2a:	f003 030f 	and.w	r3, r3, #15
 8003e2e:	490a      	ldr	r1, [pc, #40]	; (8003e58 <HAL_RCC_ClockConfig+0x1c0>)
 8003e30:	5ccb      	ldrb	r3, [r1, r3]
 8003e32:	fa22 f303 	lsr.w	r3, r2, r3
 8003e36:	4a09      	ldr	r2, [pc, #36]	; (8003e5c <HAL_RCC_ClockConfig+0x1c4>)
 8003e38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003e3a:	4b09      	ldr	r3, [pc, #36]	; (8003e60 <HAL_RCC_ClockConfig+0x1c8>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f7fe ff4e 	bl	8002ce0 <HAL_InitTick>

  return HAL_OK;
 8003e44:	2300      	movs	r3, #0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3710      	adds	r7, #16
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	40023c00 	.word	0x40023c00
 8003e54:	40023800 	.word	0x40023800
 8003e58:	0800ed68 	.word	0x0800ed68
 8003e5c:	20000020 	.word	0x20000020
 8003e60:	20000024 	.word	0x20000024

08003e64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e68:	b090      	sub	sp, #64	; 0x40
 8003e6a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	637b      	str	r3, [r7, #52]	; 0x34
 8003e70:	2300      	movs	r3, #0
 8003e72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e74:	2300      	movs	r3, #0
 8003e76:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e7c:	4b59      	ldr	r3, [pc, #356]	; (8003fe4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	f003 030c 	and.w	r3, r3, #12
 8003e84:	2b08      	cmp	r3, #8
 8003e86:	d00d      	beq.n	8003ea4 <HAL_RCC_GetSysClockFreq+0x40>
 8003e88:	2b08      	cmp	r3, #8
 8003e8a:	f200 80a1 	bhi.w	8003fd0 <HAL_RCC_GetSysClockFreq+0x16c>
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d002      	beq.n	8003e98 <HAL_RCC_GetSysClockFreq+0x34>
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	d003      	beq.n	8003e9e <HAL_RCC_GetSysClockFreq+0x3a>
 8003e96:	e09b      	b.n	8003fd0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e98:	4b53      	ldr	r3, [pc, #332]	; (8003fe8 <HAL_RCC_GetSysClockFreq+0x184>)
 8003e9a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003e9c:	e09b      	b.n	8003fd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e9e:	4b53      	ldr	r3, [pc, #332]	; (8003fec <HAL_RCC_GetSysClockFreq+0x188>)
 8003ea0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003ea2:	e098      	b.n	8003fd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ea4:	4b4f      	ldr	r3, [pc, #316]	; (8003fe4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003eac:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003eae:	4b4d      	ldr	r3, [pc, #308]	; (8003fe4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d028      	beq.n	8003f0c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eba:	4b4a      	ldr	r3, [pc, #296]	; (8003fe4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	099b      	lsrs	r3, r3, #6
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	623b      	str	r3, [r7, #32]
 8003ec4:	627a      	str	r2, [r7, #36]	; 0x24
 8003ec6:	6a3b      	ldr	r3, [r7, #32]
 8003ec8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003ecc:	2100      	movs	r1, #0
 8003ece:	4b47      	ldr	r3, [pc, #284]	; (8003fec <HAL_RCC_GetSysClockFreq+0x188>)
 8003ed0:	fb03 f201 	mul.w	r2, r3, r1
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	fb00 f303 	mul.w	r3, r0, r3
 8003eda:	4413      	add	r3, r2
 8003edc:	4a43      	ldr	r2, [pc, #268]	; (8003fec <HAL_RCC_GetSysClockFreq+0x188>)
 8003ede:	fba0 1202 	umull	r1, r2, r0, r2
 8003ee2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003ee4:	460a      	mov	r2, r1
 8003ee6:	62ba      	str	r2, [r7, #40]	; 0x28
 8003ee8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003eea:	4413      	add	r3, r2
 8003eec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003eee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	61bb      	str	r3, [r7, #24]
 8003ef4:	61fa      	str	r2, [r7, #28]
 8003ef6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003efa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003efe:	f7fc fec3 	bl	8000c88 <__aeabi_uldivmod>
 8003f02:	4602      	mov	r2, r0
 8003f04:	460b      	mov	r3, r1
 8003f06:	4613      	mov	r3, r2
 8003f08:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f0a:	e053      	b.n	8003fb4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f0c:	4b35      	ldr	r3, [pc, #212]	; (8003fe4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	099b      	lsrs	r3, r3, #6
 8003f12:	2200      	movs	r2, #0
 8003f14:	613b      	str	r3, [r7, #16]
 8003f16:	617a      	str	r2, [r7, #20]
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003f1e:	f04f 0b00 	mov.w	fp, #0
 8003f22:	4652      	mov	r2, sl
 8003f24:	465b      	mov	r3, fp
 8003f26:	f04f 0000 	mov.w	r0, #0
 8003f2a:	f04f 0100 	mov.w	r1, #0
 8003f2e:	0159      	lsls	r1, r3, #5
 8003f30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f34:	0150      	lsls	r0, r2, #5
 8003f36:	4602      	mov	r2, r0
 8003f38:	460b      	mov	r3, r1
 8003f3a:	ebb2 080a 	subs.w	r8, r2, sl
 8003f3e:	eb63 090b 	sbc.w	r9, r3, fp
 8003f42:	f04f 0200 	mov.w	r2, #0
 8003f46:	f04f 0300 	mov.w	r3, #0
 8003f4a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003f4e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003f52:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003f56:	ebb2 0408 	subs.w	r4, r2, r8
 8003f5a:	eb63 0509 	sbc.w	r5, r3, r9
 8003f5e:	f04f 0200 	mov.w	r2, #0
 8003f62:	f04f 0300 	mov.w	r3, #0
 8003f66:	00eb      	lsls	r3, r5, #3
 8003f68:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f6c:	00e2      	lsls	r2, r4, #3
 8003f6e:	4614      	mov	r4, r2
 8003f70:	461d      	mov	r5, r3
 8003f72:	eb14 030a 	adds.w	r3, r4, sl
 8003f76:	603b      	str	r3, [r7, #0]
 8003f78:	eb45 030b 	adc.w	r3, r5, fp
 8003f7c:	607b      	str	r3, [r7, #4]
 8003f7e:	f04f 0200 	mov.w	r2, #0
 8003f82:	f04f 0300 	mov.w	r3, #0
 8003f86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f8a:	4629      	mov	r1, r5
 8003f8c:	028b      	lsls	r3, r1, #10
 8003f8e:	4621      	mov	r1, r4
 8003f90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f94:	4621      	mov	r1, r4
 8003f96:	028a      	lsls	r2, r1, #10
 8003f98:	4610      	mov	r0, r2
 8003f9a:	4619      	mov	r1, r3
 8003f9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	60bb      	str	r3, [r7, #8]
 8003fa2:	60fa      	str	r2, [r7, #12]
 8003fa4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003fa8:	f7fc fe6e 	bl	8000c88 <__aeabi_uldivmod>
 8003fac:	4602      	mov	r2, r0
 8003fae:	460b      	mov	r3, r1
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003fb4:	4b0b      	ldr	r3, [pc, #44]	; (8003fe4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	0c1b      	lsrs	r3, r3, #16
 8003fba:	f003 0303 	and.w	r3, r3, #3
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	005b      	lsls	r3, r3, #1
 8003fc2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003fc4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fcc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003fce:	e002      	b.n	8003fd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fd0:	4b05      	ldr	r3, [pc, #20]	; (8003fe8 <HAL_RCC_GetSysClockFreq+0x184>)
 8003fd2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003fd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3740      	adds	r7, #64	; 0x40
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fe2:	bf00      	nop
 8003fe4:	40023800 	.word	0x40023800
 8003fe8:	00f42400 	.word	0x00f42400
 8003fec:	017d7840 	.word	0x017d7840

08003ff0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ff4:	4b03      	ldr	r3, [pc, #12]	; (8004004 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop
 8004004:	20000020 	.word	0x20000020

08004008 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800400c:	f7ff fff0 	bl	8003ff0 <HAL_RCC_GetHCLKFreq>
 8004010:	4602      	mov	r2, r0
 8004012:	4b05      	ldr	r3, [pc, #20]	; (8004028 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	0a9b      	lsrs	r3, r3, #10
 8004018:	f003 0307 	and.w	r3, r3, #7
 800401c:	4903      	ldr	r1, [pc, #12]	; (800402c <HAL_RCC_GetPCLK1Freq+0x24>)
 800401e:	5ccb      	ldrb	r3, [r1, r3]
 8004020:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004024:	4618      	mov	r0, r3
 8004026:	bd80      	pop	{r7, pc}
 8004028:	40023800 	.word	0x40023800
 800402c:	0800ed78 	.word	0x0800ed78

08004030 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004034:	f7ff ffdc 	bl	8003ff0 <HAL_RCC_GetHCLKFreq>
 8004038:	4602      	mov	r2, r0
 800403a:	4b05      	ldr	r3, [pc, #20]	; (8004050 <HAL_RCC_GetPCLK2Freq+0x20>)
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	0b5b      	lsrs	r3, r3, #13
 8004040:	f003 0307 	and.w	r3, r3, #7
 8004044:	4903      	ldr	r1, [pc, #12]	; (8004054 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004046:	5ccb      	ldrb	r3, [r1, r3]
 8004048:	fa22 f303 	lsr.w	r3, r2, r3
}
 800404c:	4618      	mov	r0, r3
 800404e:	bd80      	pop	{r7, pc}
 8004050:	40023800 	.word	0x40023800
 8004054:	0800ed78 	.word	0x0800ed78

08004058 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004058:	b480      	push	{r7}
 800405a:	b083      	sub	sp, #12
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	220f      	movs	r2, #15
 8004066:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004068:	4b12      	ldr	r3, [pc, #72]	; (80040b4 <HAL_RCC_GetClockConfig+0x5c>)
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f003 0203 	and.w	r2, r3, #3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004074:	4b0f      	ldr	r3, [pc, #60]	; (80040b4 <HAL_RCC_GetClockConfig+0x5c>)
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004080:	4b0c      	ldr	r3, [pc, #48]	; (80040b4 <HAL_RCC_GetClockConfig+0x5c>)
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800408c:	4b09      	ldr	r3, [pc, #36]	; (80040b4 <HAL_RCC_GetClockConfig+0x5c>)
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	08db      	lsrs	r3, r3, #3
 8004092:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800409a:	4b07      	ldr	r3, [pc, #28]	; (80040b8 <HAL_RCC_GetClockConfig+0x60>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0207 	and.w	r2, r3, #7
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	601a      	str	r2, [r3, #0]
}
 80040a6:	bf00      	nop
 80040a8:	370c      	adds	r7, #12
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr
 80040b2:	bf00      	nop
 80040b4:	40023800 	.word	0x40023800
 80040b8:	40023c00 	.word	0x40023c00

080040bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b082      	sub	sp, #8
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d101      	bne.n	80040ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e041      	b.n	8004152 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d106      	bne.n	80040e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f7fe fcf2 	bl	8002acc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2202      	movs	r2, #2
 80040ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	3304      	adds	r3, #4
 80040f8:	4619      	mov	r1, r3
 80040fa:	4610      	mov	r0, r2
 80040fc:	f000 fd96 	bl	8004c2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2201      	movs	r2, #1
 8004104:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2201      	movs	r2, #1
 800410c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2201      	movs	r2, #1
 8004114:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2201      	movs	r2, #1
 8004124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2201      	movs	r2, #1
 800412c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2201      	movs	r2, #1
 8004134:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004150:	2300      	movs	r3, #0
}
 8004152:	4618      	mov	r0, r3
 8004154:	3708      	adds	r7, #8
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
	...

0800415c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800415c:	b480      	push	{r7}
 800415e:	b085      	sub	sp, #20
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800416a:	b2db      	uxtb	r3, r3
 800416c:	2b01      	cmp	r3, #1
 800416e:	d001      	beq.n	8004174 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	e04e      	b.n	8004212 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2202      	movs	r2, #2
 8004178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	68da      	ldr	r2, [r3, #12]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f042 0201 	orr.w	r2, r2, #1
 800418a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a23      	ldr	r2, [pc, #140]	; (8004220 <HAL_TIM_Base_Start_IT+0xc4>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d022      	beq.n	80041dc <HAL_TIM_Base_Start_IT+0x80>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800419e:	d01d      	beq.n	80041dc <HAL_TIM_Base_Start_IT+0x80>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a1f      	ldr	r2, [pc, #124]	; (8004224 <HAL_TIM_Base_Start_IT+0xc8>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d018      	beq.n	80041dc <HAL_TIM_Base_Start_IT+0x80>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a1e      	ldr	r2, [pc, #120]	; (8004228 <HAL_TIM_Base_Start_IT+0xcc>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d013      	beq.n	80041dc <HAL_TIM_Base_Start_IT+0x80>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a1c      	ldr	r2, [pc, #112]	; (800422c <HAL_TIM_Base_Start_IT+0xd0>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d00e      	beq.n	80041dc <HAL_TIM_Base_Start_IT+0x80>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a1b      	ldr	r2, [pc, #108]	; (8004230 <HAL_TIM_Base_Start_IT+0xd4>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d009      	beq.n	80041dc <HAL_TIM_Base_Start_IT+0x80>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a19      	ldr	r2, [pc, #100]	; (8004234 <HAL_TIM_Base_Start_IT+0xd8>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d004      	beq.n	80041dc <HAL_TIM_Base_Start_IT+0x80>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a18      	ldr	r2, [pc, #96]	; (8004238 <HAL_TIM_Base_Start_IT+0xdc>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d111      	bne.n	8004200 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f003 0307 	and.w	r3, r3, #7
 80041e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2b06      	cmp	r3, #6
 80041ec:	d010      	beq.n	8004210 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f042 0201 	orr.w	r2, r2, #1
 80041fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041fe:	e007      	b.n	8004210 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f042 0201 	orr.w	r2, r2, #1
 800420e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3714      	adds	r7, #20
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
 800421e:	bf00      	nop
 8004220:	40010000 	.word	0x40010000
 8004224:	40000400 	.word	0x40000400
 8004228:	40000800 	.word	0x40000800
 800422c:	40000c00 	.word	0x40000c00
 8004230:	40010400 	.word	0x40010400
 8004234:	40014000 	.word	0x40014000
 8004238:	40001800 	.word	0x40001800

0800423c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b082      	sub	sp, #8
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d101      	bne.n	800424e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e041      	b.n	80042d2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b00      	cmp	r3, #0
 8004258:	d106      	bne.n	8004268 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004262:	6878      	ldr	r0, [r7, #4]
 8004264:	f000 f839 	bl	80042da <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2202      	movs	r2, #2
 800426c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	3304      	adds	r3, #4
 8004278:	4619      	mov	r1, r3
 800427a:	4610      	mov	r0, r2
 800427c:	f000 fcd6 	bl	8004c2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2201      	movs	r2, #1
 80042bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3708      	adds	r7, #8
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}

080042da <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80042da:	b480      	push	{r7}
 80042dc:	b083      	sub	sp, #12
 80042de:	af00      	add	r7, sp, #0
 80042e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80042e2:	bf00      	nop
 80042e4:	370c      	adds	r7, #12
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
	...

080042f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d109      	bne.n	8004314 <HAL_TIM_PWM_Start+0x24>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004306:	b2db      	uxtb	r3, r3
 8004308:	2b01      	cmp	r3, #1
 800430a:	bf14      	ite	ne
 800430c:	2301      	movne	r3, #1
 800430e:	2300      	moveq	r3, #0
 8004310:	b2db      	uxtb	r3, r3
 8004312:	e022      	b.n	800435a <HAL_TIM_PWM_Start+0x6a>
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	2b04      	cmp	r3, #4
 8004318:	d109      	bne.n	800432e <HAL_TIM_PWM_Start+0x3e>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004320:	b2db      	uxtb	r3, r3
 8004322:	2b01      	cmp	r3, #1
 8004324:	bf14      	ite	ne
 8004326:	2301      	movne	r3, #1
 8004328:	2300      	moveq	r3, #0
 800432a:	b2db      	uxtb	r3, r3
 800432c:	e015      	b.n	800435a <HAL_TIM_PWM_Start+0x6a>
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	2b08      	cmp	r3, #8
 8004332:	d109      	bne.n	8004348 <HAL_TIM_PWM_Start+0x58>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800433a:	b2db      	uxtb	r3, r3
 800433c:	2b01      	cmp	r3, #1
 800433e:	bf14      	ite	ne
 8004340:	2301      	movne	r3, #1
 8004342:	2300      	moveq	r3, #0
 8004344:	b2db      	uxtb	r3, r3
 8004346:	e008      	b.n	800435a <HAL_TIM_PWM_Start+0x6a>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800434e:	b2db      	uxtb	r3, r3
 8004350:	2b01      	cmp	r3, #1
 8004352:	bf14      	ite	ne
 8004354:	2301      	movne	r3, #1
 8004356:	2300      	moveq	r3, #0
 8004358:	b2db      	uxtb	r3, r3
 800435a:	2b00      	cmp	r3, #0
 800435c:	d001      	beq.n	8004362 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e07c      	b.n	800445c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d104      	bne.n	8004372 <HAL_TIM_PWM_Start+0x82>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2202      	movs	r2, #2
 800436c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004370:	e013      	b.n	800439a <HAL_TIM_PWM_Start+0xaa>
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	2b04      	cmp	r3, #4
 8004376:	d104      	bne.n	8004382 <HAL_TIM_PWM_Start+0x92>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2202      	movs	r2, #2
 800437c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004380:	e00b      	b.n	800439a <HAL_TIM_PWM_Start+0xaa>
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	2b08      	cmp	r3, #8
 8004386:	d104      	bne.n	8004392 <HAL_TIM_PWM_Start+0xa2>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2202      	movs	r2, #2
 800438c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004390:	e003      	b.n	800439a <HAL_TIM_PWM_Start+0xaa>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2202      	movs	r2, #2
 8004396:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	2201      	movs	r2, #1
 80043a0:	6839      	ldr	r1, [r7, #0]
 80043a2:	4618      	mov	r0, r3
 80043a4:	f000 ff38 	bl	8005218 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a2d      	ldr	r2, [pc, #180]	; (8004464 <HAL_TIM_PWM_Start+0x174>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d004      	beq.n	80043bc <HAL_TIM_PWM_Start+0xcc>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a2c      	ldr	r2, [pc, #176]	; (8004468 <HAL_TIM_PWM_Start+0x178>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d101      	bne.n	80043c0 <HAL_TIM_PWM_Start+0xd0>
 80043bc:	2301      	movs	r3, #1
 80043be:	e000      	b.n	80043c2 <HAL_TIM_PWM_Start+0xd2>
 80043c0:	2300      	movs	r3, #0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d007      	beq.n	80043d6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80043d4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a22      	ldr	r2, [pc, #136]	; (8004464 <HAL_TIM_PWM_Start+0x174>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d022      	beq.n	8004426 <HAL_TIM_PWM_Start+0x136>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043e8:	d01d      	beq.n	8004426 <HAL_TIM_PWM_Start+0x136>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a1f      	ldr	r2, [pc, #124]	; (800446c <HAL_TIM_PWM_Start+0x17c>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d018      	beq.n	8004426 <HAL_TIM_PWM_Start+0x136>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a1d      	ldr	r2, [pc, #116]	; (8004470 <HAL_TIM_PWM_Start+0x180>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d013      	beq.n	8004426 <HAL_TIM_PWM_Start+0x136>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a1c      	ldr	r2, [pc, #112]	; (8004474 <HAL_TIM_PWM_Start+0x184>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d00e      	beq.n	8004426 <HAL_TIM_PWM_Start+0x136>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a16      	ldr	r2, [pc, #88]	; (8004468 <HAL_TIM_PWM_Start+0x178>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d009      	beq.n	8004426 <HAL_TIM_PWM_Start+0x136>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a18      	ldr	r2, [pc, #96]	; (8004478 <HAL_TIM_PWM_Start+0x188>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d004      	beq.n	8004426 <HAL_TIM_PWM_Start+0x136>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a16      	ldr	r2, [pc, #88]	; (800447c <HAL_TIM_PWM_Start+0x18c>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d111      	bne.n	800444a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	f003 0307 	and.w	r3, r3, #7
 8004430:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2b06      	cmp	r3, #6
 8004436:	d010      	beq.n	800445a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f042 0201 	orr.w	r2, r2, #1
 8004446:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004448:	e007      	b.n	800445a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f042 0201 	orr.w	r2, r2, #1
 8004458:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800445a:	2300      	movs	r3, #0
}
 800445c:	4618      	mov	r0, r3
 800445e:	3710      	adds	r7, #16
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}
 8004464:	40010000 	.word	0x40010000
 8004468:	40010400 	.word	0x40010400
 800446c:	40000400 	.word	0x40000400
 8004470:	40000800 	.word	0x40000800
 8004474:	40000c00 	.word	0x40000c00
 8004478:	40014000 	.word	0x40014000
 800447c:	40001800 	.word	0x40001800

08004480 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b086      	sub	sp, #24
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
 8004488:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d101      	bne.n	8004494 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e097      	b.n	80045c4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800449a:	b2db      	uxtb	r3, r3
 800449c:	2b00      	cmp	r3, #0
 800449e:	d106      	bne.n	80044ae <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	f7fe fa51 	bl	8002950 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2202      	movs	r2, #2
 80044b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	6812      	ldr	r2, [r2, #0]
 80044c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044c4:	f023 0307 	bic.w	r3, r3, #7
 80044c8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	3304      	adds	r3, #4
 80044d2:	4619      	mov	r1, r3
 80044d4:	4610      	mov	r0, r2
 80044d6:	f000 fba9 	bl	8004c2c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	699b      	ldr	r3, [r3, #24]
 80044e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	6a1b      	ldr	r3, [r3, #32]
 80044f0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	697a      	ldr	r2, [r7, #20]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004502:	f023 0303 	bic.w	r3, r3, #3
 8004506:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	689a      	ldr	r2, [r3, #8]
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	699b      	ldr	r3, [r3, #24]
 8004510:	021b      	lsls	r3, r3, #8
 8004512:	4313      	orrs	r3, r2
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	4313      	orrs	r3, r2
 8004518:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004520:	f023 030c 	bic.w	r3, r3, #12
 8004524:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800452c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004530:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	68da      	ldr	r2, [r3, #12]
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	69db      	ldr	r3, [r3, #28]
 800453a:	021b      	lsls	r3, r3, #8
 800453c:	4313      	orrs	r3, r2
 800453e:	693a      	ldr	r2, [r7, #16]
 8004540:	4313      	orrs	r3, r2
 8004542:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	691b      	ldr	r3, [r3, #16]
 8004548:	011a      	lsls	r2, r3, #4
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	6a1b      	ldr	r3, [r3, #32]
 800454e:	031b      	lsls	r3, r3, #12
 8004550:	4313      	orrs	r3, r2
 8004552:	693a      	ldr	r2, [r7, #16]
 8004554:	4313      	orrs	r3, r2
 8004556:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800455e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004566:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	685a      	ldr	r2, [r3, #4]
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	695b      	ldr	r3, [r3, #20]
 8004570:	011b      	lsls	r3, r3, #4
 8004572:	4313      	orrs	r3, r2
 8004574:	68fa      	ldr	r2, [r7, #12]
 8004576:	4313      	orrs	r3, r2
 8004578:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	697a      	ldr	r2, [r7, #20]
 8004580:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	693a      	ldr	r2, [r7, #16]
 8004588:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	68fa      	ldr	r2, [r7, #12]
 8004590:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2201      	movs	r2, #1
 8004596:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2201      	movs	r2, #1
 800459e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2201      	movs	r2, #1
 80045a6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2201      	movs	r2, #1
 80045ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2201      	movs	r2, #1
 80045b6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2201      	movs	r2, #1
 80045be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80045c2:	2300      	movs	r3, #0
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3718      	adds	r7, #24
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}

080045cc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b084      	sub	sp, #16
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
 80045d4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80045dc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80045e4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80045ec:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80045f4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d110      	bne.n	800461e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80045fc:	7bfb      	ldrb	r3, [r7, #15]
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d102      	bne.n	8004608 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004602:	7b7b      	ldrb	r3, [r7, #13]
 8004604:	2b01      	cmp	r3, #1
 8004606:	d001      	beq.n	800460c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e069      	b.n	80046e0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2202      	movs	r2, #2
 8004610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2202      	movs	r2, #2
 8004618:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800461c:	e031      	b.n	8004682 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	2b04      	cmp	r3, #4
 8004622:	d110      	bne.n	8004646 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004624:	7bbb      	ldrb	r3, [r7, #14]
 8004626:	2b01      	cmp	r3, #1
 8004628:	d102      	bne.n	8004630 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800462a:	7b3b      	ldrb	r3, [r7, #12]
 800462c:	2b01      	cmp	r3, #1
 800462e:	d001      	beq.n	8004634 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e055      	b.n	80046e0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2202      	movs	r2, #2
 8004638:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2202      	movs	r2, #2
 8004640:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004644:	e01d      	b.n	8004682 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004646:	7bfb      	ldrb	r3, [r7, #15]
 8004648:	2b01      	cmp	r3, #1
 800464a:	d108      	bne.n	800465e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800464c:	7bbb      	ldrb	r3, [r7, #14]
 800464e:	2b01      	cmp	r3, #1
 8004650:	d105      	bne.n	800465e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004652:	7b7b      	ldrb	r3, [r7, #13]
 8004654:	2b01      	cmp	r3, #1
 8004656:	d102      	bne.n	800465e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004658:	7b3b      	ldrb	r3, [r7, #12]
 800465a:	2b01      	cmp	r3, #1
 800465c:	d001      	beq.n	8004662 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e03e      	b.n	80046e0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2202      	movs	r2, #2
 8004666:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2202      	movs	r2, #2
 800466e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2202      	movs	r2, #2
 8004676:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2202      	movs	r2, #2
 800467e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d003      	beq.n	8004690 <HAL_TIM_Encoder_Start+0xc4>
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	2b04      	cmp	r3, #4
 800468c:	d008      	beq.n	80046a0 <HAL_TIM_Encoder_Start+0xd4>
 800468e:	e00f      	b.n	80046b0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2201      	movs	r2, #1
 8004696:	2100      	movs	r1, #0
 8004698:	4618      	mov	r0, r3
 800469a:	f000 fdbd 	bl	8005218 <TIM_CCxChannelCmd>
      break;
 800469e:	e016      	b.n	80046ce <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	2201      	movs	r2, #1
 80046a6:	2104      	movs	r1, #4
 80046a8:	4618      	mov	r0, r3
 80046aa:	f000 fdb5 	bl	8005218 <TIM_CCxChannelCmd>
      break;
 80046ae:	e00e      	b.n	80046ce <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	2201      	movs	r2, #1
 80046b6:	2100      	movs	r1, #0
 80046b8:	4618      	mov	r0, r3
 80046ba:	f000 fdad 	bl	8005218 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	2201      	movs	r2, #1
 80046c4:	2104      	movs	r1, #4
 80046c6:	4618      	mov	r0, r3
 80046c8:	f000 fda6 	bl	8005218 <TIM_CCxChannelCmd>
      break;
 80046cc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f042 0201 	orr.w	r2, r2, #1
 80046dc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80046de:	2300      	movs	r3, #0
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3710      	adds	r7, #16
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}

080046e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	691b      	ldr	r3, [r3, #16]
 80046fe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	f003 0302 	and.w	r3, r3, #2
 8004706:	2b00      	cmp	r3, #0
 8004708:	d020      	beq.n	800474c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	f003 0302 	and.w	r3, r3, #2
 8004710:	2b00      	cmp	r3, #0
 8004712:	d01b      	beq.n	800474c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f06f 0202 	mvn.w	r2, #2
 800471c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2201      	movs	r2, #1
 8004722:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	699b      	ldr	r3, [r3, #24]
 800472a:	f003 0303 	and.w	r3, r3, #3
 800472e:	2b00      	cmp	r3, #0
 8004730:	d003      	beq.n	800473a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f000 fa5b 	bl	8004bee <HAL_TIM_IC_CaptureCallback>
 8004738:	e005      	b.n	8004746 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f000 fa4d 	bl	8004bda <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	f000 fa5e 	bl	8004c02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	f003 0304 	and.w	r3, r3, #4
 8004752:	2b00      	cmp	r3, #0
 8004754:	d020      	beq.n	8004798 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	f003 0304 	and.w	r3, r3, #4
 800475c:	2b00      	cmp	r3, #0
 800475e:	d01b      	beq.n	8004798 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f06f 0204 	mvn.w	r2, #4
 8004768:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2202      	movs	r2, #2
 800476e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	699b      	ldr	r3, [r3, #24]
 8004776:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800477a:	2b00      	cmp	r3, #0
 800477c:	d003      	beq.n	8004786 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f000 fa35 	bl	8004bee <HAL_TIM_IC_CaptureCallback>
 8004784:	e005      	b.n	8004792 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f000 fa27 	bl	8004bda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	f000 fa38 	bl	8004c02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	f003 0308 	and.w	r3, r3, #8
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d020      	beq.n	80047e4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	f003 0308 	and.w	r3, r3, #8
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d01b      	beq.n	80047e4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f06f 0208 	mvn.w	r2, #8
 80047b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2204      	movs	r2, #4
 80047ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	69db      	ldr	r3, [r3, #28]
 80047c2:	f003 0303 	and.w	r3, r3, #3
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d003      	beq.n	80047d2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f000 fa0f 	bl	8004bee <HAL_TIM_IC_CaptureCallback>
 80047d0:	e005      	b.n	80047de <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f000 fa01 	bl	8004bda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f000 fa12 	bl	8004c02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2200      	movs	r2, #0
 80047e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	f003 0310 	and.w	r3, r3, #16
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d020      	beq.n	8004830 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	f003 0310 	and.w	r3, r3, #16
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d01b      	beq.n	8004830 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f06f 0210 	mvn.w	r2, #16
 8004800:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2208      	movs	r2, #8
 8004806:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	69db      	ldr	r3, [r3, #28]
 800480e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004812:	2b00      	cmp	r3, #0
 8004814:	d003      	beq.n	800481e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f000 f9e9 	bl	8004bee <HAL_TIM_IC_CaptureCallback>
 800481c:	e005      	b.n	800482a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f000 f9db 	bl	8004bda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004824:	6878      	ldr	r0, [r7, #4]
 8004826:	f000 f9ec 	bl	8004c02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	f003 0301 	and.w	r3, r3, #1
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00c      	beq.n	8004854 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f003 0301 	and.w	r3, r3, #1
 8004840:	2b00      	cmp	r3, #0
 8004842:	d007      	beq.n	8004854 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f06f 0201 	mvn.w	r2, #1
 800484c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f7fd f9f0 	bl	8001c34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800485a:	2b00      	cmp	r3, #0
 800485c:	d00c      	beq.n	8004878 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004864:	2b00      	cmp	r3, #0
 8004866:	d007      	beq.n	8004878 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004870:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f000 fd7c 	bl	8005370 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00c      	beq.n	800489c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004888:	2b00      	cmp	r3, #0
 800488a:	d007      	beq.n	800489c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004894:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f000 f9bd 	bl	8004c16 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	f003 0320 	and.w	r3, r3, #32
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d00c      	beq.n	80048c0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	f003 0320 	and.w	r3, r3, #32
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d007      	beq.n	80048c0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f06f 0220 	mvn.w	r2, #32
 80048b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f000 fd4e 	bl	800535c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80048c0:	bf00      	nop
 80048c2:	3710      	adds	r7, #16
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}

080048c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b086      	sub	sp, #24
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	60f8      	str	r0, [r7, #12]
 80048d0:	60b9      	str	r1, [r7, #8]
 80048d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048d4:	2300      	movs	r3, #0
 80048d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d101      	bne.n	80048e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80048e2:	2302      	movs	r3, #2
 80048e4:	e0ae      	b.n	8004a44 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2201      	movs	r2, #1
 80048ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2b0c      	cmp	r3, #12
 80048f2:	f200 809f 	bhi.w	8004a34 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80048f6:	a201      	add	r2, pc, #4	; (adr r2, 80048fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80048f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048fc:	08004931 	.word	0x08004931
 8004900:	08004a35 	.word	0x08004a35
 8004904:	08004a35 	.word	0x08004a35
 8004908:	08004a35 	.word	0x08004a35
 800490c:	08004971 	.word	0x08004971
 8004910:	08004a35 	.word	0x08004a35
 8004914:	08004a35 	.word	0x08004a35
 8004918:	08004a35 	.word	0x08004a35
 800491c:	080049b3 	.word	0x080049b3
 8004920:	08004a35 	.word	0x08004a35
 8004924:	08004a35 	.word	0x08004a35
 8004928:	08004a35 	.word	0x08004a35
 800492c:	080049f3 	.word	0x080049f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	68b9      	ldr	r1, [r7, #8]
 8004936:	4618      	mov	r0, r3
 8004938:	f000 fa24 	bl	8004d84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	699a      	ldr	r2, [r3, #24]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f042 0208 	orr.w	r2, r2, #8
 800494a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	699a      	ldr	r2, [r3, #24]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f022 0204 	bic.w	r2, r2, #4
 800495a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	6999      	ldr	r1, [r3, #24]
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	691a      	ldr	r2, [r3, #16]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	430a      	orrs	r2, r1
 800496c:	619a      	str	r2, [r3, #24]
      break;
 800496e:	e064      	b.n	8004a3a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	68b9      	ldr	r1, [r7, #8]
 8004976:	4618      	mov	r0, r3
 8004978:	f000 fa74 	bl	8004e64 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	699a      	ldr	r2, [r3, #24]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800498a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	699a      	ldr	r2, [r3, #24]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800499a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	6999      	ldr	r1, [r3, #24]
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	021a      	lsls	r2, r3, #8
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	430a      	orrs	r2, r1
 80049ae:	619a      	str	r2, [r3, #24]
      break;
 80049b0:	e043      	b.n	8004a3a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68b9      	ldr	r1, [r7, #8]
 80049b8:	4618      	mov	r0, r3
 80049ba:	f000 fac9 	bl	8004f50 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	69da      	ldr	r2, [r3, #28]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f042 0208 	orr.w	r2, r2, #8
 80049cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	69da      	ldr	r2, [r3, #28]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f022 0204 	bic.w	r2, r2, #4
 80049dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	69d9      	ldr	r1, [r3, #28]
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	691a      	ldr	r2, [r3, #16]
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	430a      	orrs	r2, r1
 80049ee:	61da      	str	r2, [r3, #28]
      break;
 80049f0:	e023      	b.n	8004a3a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	68b9      	ldr	r1, [r7, #8]
 80049f8:	4618      	mov	r0, r3
 80049fa:	f000 fb1d 	bl	8005038 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	69da      	ldr	r2, [r3, #28]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	69da      	ldr	r2, [r3, #28]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	69d9      	ldr	r1, [r3, #28]
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	691b      	ldr	r3, [r3, #16]
 8004a28:	021a      	lsls	r2, r3, #8
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	430a      	orrs	r2, r1
 8004a30:	61da      	str	r2, [r3, #28]
      break;
 8004a32:	e002      	b.n	8004a3a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	75fb      	strb	r3, [r7, #23]
      break;
 8004a38:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a42:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3718      	adds	r7, #24
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a56:	2300      	movs	r3, #0
 8004a58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d101      	bne.n	8004a68 <HAL_TIM_ConfigClockSource+0x1c>
 8004a64:	2302      	movs	r3, #2
 8004a66:	e0b4      	b.n	8004bd2 <HAL_TIM_ConfigClockSource+0x186>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2202      	movs	r2, #2
 8004a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68ba      	ldr	r2, [r7, #8]
 8004a96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004aa0:	d03e      	beq.n	8004b20 <HAL_TIM_ConfigClockSource+0xd4>
 8004aa2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004aa6:	f200 8087 	bhi.w	8004bb8 <HAL_TIM_ConfigClockSource+0x16c>
 8004aaa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aae:	f000 8086 	beq.w	8004bbe <HAL_TIM_ConfigClockSource+0x172>
 8004ab2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ab6:	d87f      	bhi.n	8004bb8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ab8:	2b70      	cmp	r3, #112	; 0x70
 8004aba:	d01a      	beq.n	8004af2 <HAL_TIM_ConfigClockSource+0xa6>
 8004abc:	2b70      	cmp	r3, #112	; 0x70
 8004abe:	d87b      	bhi.n	8004bb8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ac0:	2b60      	cmp	r3, #96	; 0x60
 8004ac2:	d050      	beq.n	8004b66 <HAL_TIM_ConfigClockSource+0x11a>
 8004ac4:	2b60      	cmp	r3, #96	; 0x60
 8004ac6:	d877      	bhi.n	8004bb8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ac8:	2b50      	cmp	r3, #80	; 0x50
 8004aca:	d03c      	beq.n	8004b46 <HAL_TIM_ConfigClockSource+0xfa>
 8004acc:	2b50      	cmp	r3, #80	; 0x50
 8004ace:	d873      	bhi.n	8004bb8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ad0:	2b40      	cmp	r3, #64	; 0x40
 8004ad2:	d058      	beq.n	8004b86 <HAL_TIM_ConfigClockSource+0x13a>
 8004ad4:	2b40      	cmp	r3, #64	; 0x40
 8004ad6:	d86f      	bhi.n	8004bb8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ad8:	2b30      	cmp	r3, #48	; 0x30
 8004ada:	d064      	beq.n	8004ba6 <HAL_TIM_ConfigClockSource+0x15a>
 8004adc:	2b30      	cmp	r3, #48	; 0x30
 8004ade:	d86b      	bhi.n	8004bb8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ae0:	2b20      	cmp	r3, #32
 8004ae2:	d060      	beq.n	8004ba6 <HAL_TIM_ConfigClockSource+0x15a>
 8004ae4:	2b20      	cmp	r3, #32
 8004ae6:	d867      	bhi.n	8004bb8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d05c      	beq.n	8004ba6 <HAL_TIM_ConfigClockSource+0x15a>
 8004aec:	2b10      	cmp	r3, #16
 8004aee:	d05a      	beq.n	8004ba6 <HAL_TIM_ConfigClockSource+0x15a>
 8004af0:	e062      	b.n	8004bb8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b02:	f000 fb69 	bl	80051d8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b14:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	68ba      	ldr	r2, [r7, #8]
 8004b1c:	609a      	str	r2, [r3, #8]
      break;
 8004b1e:	e04f      	b.n	8004bc0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b30:	f000 fb52 	bl	80051d8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	689a      	ldr	r2, [r3, #8]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b42:	609a      	str	r2, [r3, #8]
      break;
 8004b44:	e03c      	b.n	8004bc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b52:	461a      	mov	r2, r3
 8004b54:	f000 fac6 	bl	80050e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2150      	movs	r1, #80	; 0x50
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f000 fb1f 	bl	80051a2 <TIM_ITRx_SetConfig>
      break;
 8004b64:	e02c      	b.n	8004bc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b72:	461a      	mov	r2, r3
 8004b74:	f000 fae5 	bl	8005142 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	2160      	movs	r1, #96	; 0x60
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f000 fb0f 	bl	80051a2 <TIM_ITRx_SetConfig>
      break;
 8004b84:	e01c      	b.n	8004bc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b92:	461a      	mov	r2, r3
 8004b94:	f000 faa6 	bl	80050e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2140      	movs	r1, #64	; 0x40
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f000 faff 	bl	80051a2 <TIM_ITRx_SetConfig>
      break;
 8004ba4:	e00c      	b.n	8004bc0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4619      	mov	r1, r3
 8004bb0:	4610      	mov	r0, r2
 8004bb2:	f000 faf6 	bl	80051a2 <TIM_ITRx_SetConfig>
      break;
 8004bb6:	e003      	b.n	8004bc0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	73fb      	strb	r3, [r7, #15]
      break;
 8004bbc:	e000      	b.n	8004bc0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004bbe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3710      	adds	r7, #16
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd80      	pop	{r7, pc}

08004bda <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004bda:	b480      	push	{r7}
 8004bdc:	b083      	sub	sp, #12
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004be2:	bf00      	nop
 8004be4:	370c      	adds	r7, #12
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr

08004bee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004bee:	b480      	push	{r7}
 8004bf0:	b083      	sub	sp, #12
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004bf6:	bf00      	nop
 8004bf8:	370c      	adds	r7, #12
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr

08004c02 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c02:	b480      	push	{r7}
 8004c04:	b083      	sub	sp, #12
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c0a:	bf00      	nop
 8004c0c:	370c      	adds	r7, #12
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr

08004c16 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c16:	b480      	push	{r7}
 8004c18:	b083      	sub	sp, #12
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c1e:	bf00      	nop
 8004c20:	370c      	adds	r7, #12
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
	...

08004c2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b085      	sub	sp, #20
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a46      	ldr	r2, [pc, #280]	; (8004d58 <TIM_Base_SetConfig+0x12c>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d013      	beq.n	8004c6c <TIM_Base_SetConfig+0x40>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c4a:	d00f      	beq.n	8004c6c <TIM_Base_SetConfig+0x40>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	4a43      	ldr	r2, [pc, #268]	; (8004d5c <TIM_Base_SetConfig+0x130>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d00b      	beq.n	8004c6c <TIM_Base_SetConfig+0x40>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4a42      	ldr	r2, [pc, #264]	; (8004d60 <TIM_Base_SetConfig+0x134>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d007      	beq.n	8004c6c <TIM_Base_SetConfig+0x40>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	4a41      	ldr	r2, [pc, #260]	; (8004d64 <TIM_Base_SetConfig+0x138>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d003      	beq.n	8004c6c <TIM_Base_SetConfig+0x40>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	4a40      	ldr	r2, [pc, #256]	; (8004d68 <TIM_Base_SetConfig+0x13c>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d108      	bne.n	8004c7e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	68fa      	ldr	r2, [r7, #12]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a35      	ldr	r2, [pc, #212]	; (8004d58 <TIM_Base_SetConfig+0x12c>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d02b      	beq.n	8004cde <TIM_Base_SetConfig+0xb2>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c8c:	d027      	beq.n	8004cde <TIM_Base_SetConfig+0xb2>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a32      	ldr	r2, [pc, #200]	; (8004d5c <TIM_Base_SetConfig+0x130>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d023      	beq.n	8004cde <TIM_Base_SetConfig+0xb2>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4a31      	ldr	r2, [pc, #196]	; (8004d60 <TIM_Base_SetConfig+0x134>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d01f      	beq.n	8004cde <TIM_Base_SetConfig+0xb2>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	4a30      	ldr	r2, [pc, #192]	; (8004d64 <TIM_Base_SetConfig+0x138>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d01b      	beq.n	8004cde <TIM_Base_SetConfig+0xb2>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	4a2f      	ldr	r2, [pc, #188]	; (8004d68 <TIM_Base_SetConfig+0x13c>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d017      	beq.n	8004cde <TIM_Base_SetConfig+0xb2>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	4a2e      	ldr	r2, [pc, #184]	; (8004d6c <TIM_Base_SetConfig+0x140>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d013      	beq.n	8004cde <TIM_Base_SetConfig+0xb2>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a2d      	ldr	r2, [pc, #180]	; (8004d70 <TIM_Base_SetConfig+0x144>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d00f      	beq.n	8004cde <TIM_Base_SetConfig+0xb2>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4a2c      	ldr	r2, [pc, #176]	; (8004d74 <TIM_Base_SetConfig+0x148>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d00b      	beq.n	8004cde <TIM_Base_SetConfig+0xb2>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a2b      	ldr	r2, [pc, #172]	; (8004d78 <TIM_Base_SetConfig+0x14c>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d007      	beq.n	8004cde <TIM_Base_SetConfig+0xb2>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	4a2a      	ldr	r2, [pc, #168]	; (8004d7c <TIM_Base_SetConfig+0x150>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d003      	beq.n	8004cde <TIM_Base_SetConfig+0xb2>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	4a29      	ldr	r2, [pc, #164]	; (8004d80 <TIM_Base_SetConfig+0x154>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d108      	bne.n	8004cf0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ce4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	68db      	ldr	r3, [r3, #12]
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	695b      	ldr	r3, [r3, #20]
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	68fa      	ldr	r2, [r7, #12]
 8004d02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	689a      	ldr	r2, [r3, #8]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	4a10      	ldr	r2, [pc, #64]	; (8004d58 <TIM_Base_SetConfig+0x12c>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d003      	beq.n	8004d24 <TIM_Base_SetConfig+0xf8>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	4a12      	ldr	r2, [pc, #72]	; (8004d68 <TIM_Base_SetConfig+0x13c>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d103      	bne.n	8004d2c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	691a      	ldr	r2, [r3, #16]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	691b      	ldr	r3, [r3, #16]
 8004d36:	f003 0301 	and.w	r3, r3, #1
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d105      	bne.n	8004d4a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	f023 0201 	bic.w	r2, r3, #1
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	611a      	str	r2, [r3, #16]
  }
}
 8004d4a:	bf00      	nop
 8004d4c:	3714      	adds	r7, #20
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	40010000 	.word	0x40010000
 8004d5c:	40000400 	.word	0x40000400
 8004d60:	40000800 	.word	0x40000800
 8004d64:	40000c00 	.word	0x40000c00
 8004d68:	40010400 	.word	0x40010400
 8004d6c:	40014000 	.word	0x40014000
 8004d70:	40014400 	.word	0x40014400
 8004d74:	40014800 	.word	0x40014800
 8004d78:	40001800 	.word	0x40001800
 8004d7c:	40001c00 	.word	0x40001c00
 8004d80:	40002000 	.word	0x40002000

08004d84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b087      	sub	sp, #28
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6a1b      	ldr	r3, [r3, #32]
 8004d92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a1b      	ldr	r3, [r3, #32]
 8004d98:	f023 0201 	bic.w	r2, r3, #1
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	699b      	ldr	r3, [r3, #24]
 8004daa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004db2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f023 0303 	bic.w	r3, r3, #3
 8004dba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	68fa      	ldr	r2, [r7, #12]
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	f023 0302 	bic.w	r3, r3, #2
 8004dcc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	697a      	ldr	r2, [r7, #20]
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	4a20      	ldr	r2, [pc, #128]	; (8004e5c <TIM_OC1_SetConfig+0xd8>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d003      	beq.n	8004de8 <TIM_OC1_SetConfig+0x64>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a1f      	ldr	r2, [pc, #124]	; (8004e60 <TIM_OC1_SetConfig+0xdc>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d10c      	bne.n	8004e02 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	f023 0308 	bic.w	r3, r3, #8
 8004dee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	f023 0304 	bic.w	r3, r3, #4
 8004e00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4a15      	ldr	r2, [pc, #84]	; (8004e5c <TIM_OC1_SetConfig+0xd8>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d003      	beq.n	8004e12 <TIM_OC1_SetConfig+0x8e>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4a14      	ldr	r2, [pc, #80]	; (8004e60 <TIM_OC1_SetConfig+0xdc>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d111      	bne.n	8004e36 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	693a      	ldr	r2, [r7, #16]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	699b      	ldr	r3, [r3, #24]
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	693a      	ldr	r2, [r7, #16]
 8004e3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	68fa      	ldr	r2, [r7, #12]
 8004e40:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	685a      	ldr	r2, [r3, #4]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	697a      	ldr	r2, [r7, #20]
 8004e4e:	621a      	str	r2, [r3, #32]
}
 8004e50:	bf00      	nop
 8004e52:	371c      	adds	r7, #28
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr
 8004e5c:	40010000 	.word	0x40010000
 8004e60:	40010400 	.word	0x40010400

08004e64 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b087      	sub	sp, #28
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6a1b      	ldr	r3, [r3, #32]
 8004e72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6a1b      	ldr	r3, [r3, #32]
 8004e78:	f023 0210 	bic.w	r2, r3, #16
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	699b      	ldr	r3, [r3, #24]
 8004e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	021b      	lsls	r3, r3, #8
 8004ea2:	68fa      	ldr	r2, [r7, #12]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	f023 0320 	bic.w	r3, r3, #32
 8004eae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	011b      	lsls	r3, r3, #4
 8004eb6:	697a      	ldr	r2, [r7, #20]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	4a22      	ldr	r2, [pc, #136]	; (8004f48 <TIM_OC2_SetConfig+0xe4>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d003      	beq.n	8004ecc <TIM_OC2_SetConfig+0x68>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	4a21      	ldr	r2, [pc, #132]	; (8004f4c <TIM_OC2_SetConfig+0xe8>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d10d      	bne.n	8004ee8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ed2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	011b      	lsls	r3, r3, #4
 8004eda:	697a      	ldr	r2, [r7, #20]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ee6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	4a17      	ldr	r2, [pc, #92]	; (8004f48 <TIM_OC2_SetConfig+0xe4>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d003      	beq.n	8004ef8 <TIM_OC2_SetConfig+0x94>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	4a16      	ldr	r2, [pc, #88]	; (8004f4c <TIM_OC2_SetConfig+0xe8>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d113      	bne.n	8004f20 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004efe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f06:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	695b      	ldr	r3, [r3, #20]
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	693a      	ldr	r2, [r7, #16]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	699b      	ldr	r3, [r3, #24]
 8004f18:	009b      	lsls	r3, r3, #2
 8004f1a:	693a      	ldr	r2, [r7, #16]
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	693a      	ldr	r2, [r7, #16]
 8004f24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	68fa      	ldr	r2, [r7, #12]
 8004f2a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	685a      	ldr	r2, [r3, #4]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	697a      	ldr	r2, [r7, #20]
 8004f38:	621a      	str	r2, [r3, #32]
}
 8004f3a:	bf00      	nop
 8004f3c:	371c      	adds	r7, #28
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr
 8004f46:	bf00      	nop
 8004f48:	40010000 	.word	0x40010000
 8004f4c:	40010400 	.word	0x40010400

08004f50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b087      	sub	sp, #28
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a1b      	ldr	r3, [r3, #32]
 8004f5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6a1b      	ldr	r3, [r3, #32]
 8004f64:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	69db      	ldr	r3, [r3, #28]
 8004f76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f023 0303 	bic.w	r3, r3, #3
 8004f86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004f98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	021b      	lsls	r3, r3, #8
 8004fa0:	697a      	ldr	r2, [r7, #20]
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	4a21      	ldr	r2, [pc, #132]	; (8005030 <TIM_OC3_SetConfig+0xe0>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d003      	beq.n	8004fb6 <TIM_OC3_SetConfig+0x66>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	4a20      	ldr	r2, [pc, #128]	; (8005034 <TIM_OC3_SetConfig+0xe4>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d10d      	bne.n	8004fd2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004fbc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	021b      	lsls	r3, r3, #8
 8004fc4:	697a      	ldr	r2, [r7, #20]
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004fd0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a16      	ldr	r2, [pc, #88]	; (8005030 <TIM_OC3_SetConfig+0xe0>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d003      	beq.n	8004fe2 <TIM_OC3_SetConfig+0x92>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a15      	ldr	r2, [pc, #84]	; (8005034 <TIM_OC3_SetConfig+0xe4>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d113      	bne.n	800500a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004fe8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ff0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	695b      	ldr	r3, [r3, #20]
 8004ff6:	011b      	lsls	r3, r3, #4
 8004ff8:	693a      	ldr	r2, [r7, #16]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	699b      	ldr	r3, [r3, #24]
 8005002:	011b      	lsls	r3, r3, #4
 8005004:	693a      	ldr	r2, [r7, #16]
 8005006:	4313      	orrs	r3, r2
 8005008:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	693a      	ldr	r2, [r7, #16]
 800500e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	68fa      	ldr	r2, [r7, #12]
 8005014:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	685a      	ldr	r2, [r3, #4]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	697a      	ldr	r2, [r7, #20]
 8005022:	621a      	str	r2, [r3, #32]
}
 8005024:	bf00      	nop
 8005026:	371c      	adds	r7, #28
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr
 8005030:	40010000 	.word	0x40010000
 8005034:	40010400 	.word	0x40010400

08005038 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005038:	b480      	push	{r7}
 800503a:	b087      	sub	sp, #28
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
 8005040:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a1b      	ldr	r3, [r3, #32]
 8005046:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6a1b      	ldr	r3, [r3, #32]
 800504c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	69db      	ldr	r3, [r3, #28]
 800505e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005066:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800506e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	021b      	lsls	r3, r3, #8
 8005076:	68fa      	ldr	r2, [r7, #12]
 8005078:	4313      	orrs	r3, r2
 800507a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005082:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	031b      	lsls	r3, r3, #12
 800508a:	693a      	ldr	r2, [r7, #16]
 800508c:	4313      	orrs	r3, r2
 800508e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	4a12      	ldr	r2, [pc, #72]	; (80050dc <TIM_OC4_SetConfig+0xa4>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d003      	beq.n	80050a0 <TIM_OC4_SetConfig+0x68>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a11      	ldr	r2, [pc, #68]	; (80050e0 <TIM_OC4_SetConfig+0xa8>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d109      	bne.n	80050b4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80050a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	695b      	ldr	r3, [r3, #20]
 80050ac:	019b      	lsls	r3, r3, #6
 80050ae:	697a      	ldr	r2, [r7, #20]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	697a      	ldr	r2, [r7, #20]
 80050b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	68fa      	ldr	r2, [r7, #12]
 80050be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	685a      	ldr	r2, [r3, #4]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	693a      	ldr	r2, [r7, #16]
 80050cc:	621a      	str	r2, [r3, #32]
}
 80050ce:	bf00      	nop
 80050d0:	371c      	adds	r7, #28
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr
 80050da:	bf00      	nop
 80050dc:	40010000 	.word	0x40010000
 80050e0:	40010400 	.word	0x40010400

080050e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b087      	sub	sp, #28
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	60f8      	str	r0, [r7, #12]
 80050ec:	60b9      	str	r1, [r7, #8]
 80050ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6a1b      	ldr	r3, [r3, #32]
 80050f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	6a1b      	ldr	r3, [r3, #32]
 80050fa:	f023 0201 	bic.w	r2, r3, #1
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	699b      	ldr	r3, [r3, #24]
 8005106:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800510e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	011b      	lsls	r3, r3, #4
 8005114:	693a      	ldr	r2, [r7, #16]
 8005116:	4313      	orrs	r3, r2
 8005118:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	f023 030a 	bic.w	r3, r3, #10
 8005120:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005122:	697a      	ldr	r2, [r7, #20]
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	4313      	orrs	r3, r2
 8005128:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	693a      	ldr	r2, [r7, #16]
 800512e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	697a      	ldr	r2, [r7, #20]
 8005134:	621a      	str	r2, [r3, #32]
}
 8005136:	bf00      	nop
 8005138:	371c      	adds	r7, #28
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr

08005142 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005142:	b480      	push	{r7}
 8005144:	b087      	sub	sp, #28
 8005146:	af00      	add	r7, sp, #0
 8005148:	60f8      	str	r0, [r7, #12]
 800514a:	60b9      	str	r1, [r7, #8]
 800514c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6a1b      	ldr	r3, [r3, #32]
 8005152:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	6a1b      	ldr	r3, [r3, #32]
 8005158:	f023 0210 	bic.w	r2, r3, #16
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	699b      	ldr	r3, [r3, #24]
 8005164:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800516c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	031b      	lsls	r3, r3, #12
 8005172:	693a      	ldr	r2, [r7, #16]
 8005174:	4313      	orrs	r3, r2
 8005176:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800517e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	011b      	lsls	r3, r3, #4
 8005184:	697a      	ldr	r2, [r7, #20]
 8005186:	4313      	orrs	r3, r2
 8005188:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	693a      	ldr	r2, [r7, #16]
 800518e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	697a      	ldr	r2, [r7, #20]
 8005194:	621a      	str	r2, [r3, #32]
}
 8005196:	bf00      	nop
 8005198:	371c      	adds	r7, #28
 800519a:	46bd      	mov	sp, r7
 800519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a0:	4770      	bx	lr

080051a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051a2:	b480      	push	{r7}
 80051a4:	b085      	sub	sp, #20
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	6078      	str	r0, [r7, #4]
 80051aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051ba:	683a      	ldr	r2, [r7, #0]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	4313      	orrs	r3, r2
 80051c0:	f043 0307 	orr.w	r3, r3, #7
 80051c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	609a      	str	r2, [r3, #8]
}
 80051cc:	bf00      	nop
 80051ce:	3714      	adds	r7, #20
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr

080051d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051d8:	b480      	push	{r7}
 80051da:	b087      	sub	sp, #28
 80051dc:	af00      	add	r7, sp, #0
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	60b9      	str	r1, [r7, #8]
 80051e2:	607a      	str	r2, [r7, #4]
 80051e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80051f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	021a      	lsls	r2, r3, #8
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	431a      	orrs	r2, r3
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	4313      	orrs	r3, r2
 8005200:	697a      	ldr	r2, [r7, #20]
 8005202:	4313      	orrs	r3, r2
 8005204:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	697a      	ldr	r2, [r7, #20]
 800520a:	609a      	str	r2, [r3, #8]
}
 800520c:	bf00      	nop
 800520e:	371c      	adds	r7, #28
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr

08005218 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005218:	b480      	push	{r7}
 800521a:	b087      	sub	sp, #28
 800521c:	af00      	add	r7, sp, #0
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	f003 031f 	and.w	r3, r3, #31
 800522a:	2201      	movs	r2, #1
 800522c:	fa02 f303 	lsl.w	r3, r2, r3
 8005230:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6a1a      	ldr	r2, [r3, #32]
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	43db      	mvns	r3, r3
 800523a:	401a      	ands	r2, r3
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6a1a      	ldr	r2, [r3, #32]
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	f003 031f 	and.w	r3, r3, #31
 800524a:	6879      	ldr	r1, [r7, #4]
 800524c:	fa01 f303 	lsl.w	r3, r1, r3
 8005250:	431a      	orrs	r2, r3
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	621a      	str	r2, [r3, #32]
}
 8005256:	bf00      	nop
 8005258:	371c      	adds	r7, #28
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr
	...

08005264 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005264:	b480      	push	{r7}
 8005266:	b085      	sub	sp, #20
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005274:	2b01      	cmp	r3, #1
 8005276:	d101      	bne.n	800527c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005278:	2302      	movs	r3, #2
 800527a:	e05a      	b.n	8005332 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2201      	movs	r2, #1
 8005280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2202      	movs	r2, #2
 8005288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	68fa      	ldr	r2, [r7, #12]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	68fa      	ldr	r2, [r7, #12]
 80052b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a21      	ldr	r2, [pc, #132]	; (8005340 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d022      	beq.n	8005306 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052c8:	d01d      	beq.n	8005306 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a1d      	ldr	r2, [pc, #116]	; (8005344 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d018      	beq.n	8005306 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a1b      	ldr	r2, [pc, #108]	; (8005348 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d013      	beq.n	8005306 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a1a      	ldr	r2, [pc, #104]	; (800534c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d00e      	beq.n	8005306 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a18      	ldr	r2, [pc, #96]	; (8005350 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d009      	beq.n	8005306 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a17      	ldr	r2, [pc, #92]	; (8005354 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d004      	beq.n	8005306 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a15      	ldr	r2, [pc, #84]	; (8005358 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d10c      	bne.n	8005320 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800530c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	68ba      	ldr	r2, [r7, #8]
 8005314:	4313      	orrs	r3, r2
 8005316:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	68ba      	ldr	r2, [r7, #8]
 800531e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005330:	2300      	movs	r3, #0
}
 8005332:	4618      	mov	r0, r3
 8005334:	3714      	adds	r7, #20
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr
 800533e:	bf00      	nop
 8005340:	40010000 	.word	0x40010000
 8005344:	40000400 	.word	0x40000400
 8005348:	40000800 	.word	0x40000800
 800534c:	40000c00 	.word	0x40000c00
 8005350:	40010400 	.word	0x40010400
 8005354:	40014000 	.word	0x40014000
 8005358:	40001800 	.word	0x40001800

0800535c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005364:	bf00      	nop
 8005366:	370c      	adds	r7, #12
 8005368:	46bd      	mov	sp, r7
 800536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536e:	4770      	bx	lr

08005370 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005370:	b480      	push	{r7}
 8005372:	b083      	sub	sp, #12
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005378:	bf00      	nop
 800537a:	370c      	adds	r7, #12
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr

08005384 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b082      	sub	sp, #8
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d101      	bne.n	8005396 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	e042      	b.n	800541c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800539c:	b2db      	uxtb	r3, r3
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d106      	bne.n	80053b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f7fd fc28 	bl	8002c00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2224      	movs	r2, #36	; 0x24
 80053b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	68da      	ldr	r2, [r3, #12]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80053c8:	6878      	ldr	r0, [r7, #4]
 80053ca:	f000 fd75 	bl	8005eb8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	691a      	ldr	r2, [r3, #16]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80053dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	695a      	ldr	r2, [r3, #20]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80053ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	68da      	ldr	r2, [r3, #12]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2200      	movs	r2, #0
 8005402:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2220      	movs	r2, #32
 8005408:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2220      	movs	r2, #32
 8005410:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2200      	movs	r2, #0
 8005418:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800541a:	2300      	movs	r3, #0
}
 800541c:	4618      	mov	r0, r3
 800541e:	3708      	adds	r7, #8
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}

08005424 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b08a      	sub	sp, #40	; 0x28
 8005428:	af02      	add	r7, sp, #8
 800542a:	60f8      	str	r0, [r7, #12]
 800542c:	60b9      	str	r1, [r7, #8]
 800542e:	603b      	str	r3, [r7, #0]
 8005430:	4613      	mov	r3, r2
 8005432:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005434:	2300      	movs	r3, #0
 8005436:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800543e:	b2db      	uxtb	r3, r3
 8005440:	2b20      	cmp	r3, #32
 8005442:	f040 8081 	bne.w	8005548 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d002      	beq.n	8005452 <HAL_UART_Receive+0x2e>
 800544c:	88fb      	ldrh	r3, [r7, #6]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d101      	bne.n	8005456 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	e079      	b.n	800554a <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2200      	movs	r2, #0
 800545a:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2222      	movs	r2, #34	; 0x22
 8005460:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2200      	movs	r2, #0
 8005468:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800546a:	f7fd fe67 	bl	800313c <HAL_GetTick>
 800546e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	88fa      	ldrh	r2, [r7, #6]
 8005474:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	88fa      	ldrh	r2, [r7, #6]
 800547a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005484:	d108      	bne.n	8005498 <HAL_UART_Receive+0x74>
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	691b      	ldr	r3, [r3, #16]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d104      	bne.n	8005498 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800548e:	2300      	movs	r3, #0
 8005490:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	61bb      	str	r3, [r7, #24]
 8005496:	e003      	b.n	80054a0 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800549c:	2300      	movs	r3, #0
 800549e:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80054a0:	e047      	b.n	8005532 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	9300      	str	r3, [sp, #0]
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	2200      	movs	r2, #0
 80054aa:	2120      	movs	r1, #32
 80054ac:	68f8      	ldr	r0, [r7, #12]
 80054ae:	f000 fb0d 	bl	8005acc <UART_WaitOnFlagUntilTimeout>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d005      	beq.n	80054c4 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2220      	movs	r2, #32
 80054bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        return HAL_TIMEOUT;
 80054c0:	2303      	movs	r3, #3
 80054c2:	e042      	b.n	800554a <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80054c4:	69fb      	ldr	r3, [r7, #28]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d10c      	bne.n	80054e4 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054d6:	b29a      	uxth	r2, r3
 80054d8:	69bb      	ldr	r3, [r7, #24]
 80054da:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80054dc:	69bb      	ldr	r3, [r7, #24]
 80054de:	3302      	adds	r3, #2
 80054e0:	61bb      	str	r3, [r7, #24]
 80054e2:	e01f      	b.n	8005524 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054ec:	d007      	beq.n	80054fe <HAL_UART_Receive+0xda>
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d10a      	bne.n	800550c <HAL_UART_Receive+0xe8>
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	691b      	ldr	r3, [r3, #16]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d106      	bne.n	800550c <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	b2da      	uxtb	r2, r3
 8005506:	69fb      	ldr	r3, [r7, #28]
 8005508:	701a      	strb	r2, [r3, #0]
 800550a:	e008      	b.n	800551e <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	b2db      	uxtb	r3, r3
 8005514:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005518:	b2da      	uxtb	r2, r3
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800551e:	69fb      	ldr	r3, [r7, #28]
 8005520:	3301      	adds	r3, #1
 8005522:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005528:	b29b      	uxth	r3, r3
 800552a:	3b01      	subs	r3, #1
 800552c:	b29a      	uxth	r2, r3
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005536:	b29b      	uxth	r3, r3
 8005538:	2b00      	cmp	r3, #0
 800553a:	d1b2      	bne.n	80054a2 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2220      	movs	r2, #32
 8005540:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 8005544:	2300      	movs	r3, #0
 8005546:	e000      	b.n	800554a <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005548:	2302      	movs	r3, #2
  }
}
 800554a:	4618      	mov	r0, r3
 800554c:	3720      	adds	r7, #32
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
	...

08005554 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b0ba      	sub	sp, #232	; 0xe8
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	695b      	ldr	r3, [r3, #20]
 8005576:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800557a:	2300      	movs	r3, #0
 800557c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005580:	2300      	movs	r3, #0
 8005582:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800558a:	f003 030f 	and.w	r3, r3, #15
 800558e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005592:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005596:	2b00      	cmp	r3, #0
 8005598:	d10f      	bne.n	80055ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800559a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800559e:	f003 0320 	and.w	r3, r3, #32
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d009      	beq.n	80055ba <HAL_UART_IRQHandler+0x66>
 80055a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055aa:	f003 0320 	and.w	r3, r3, #32
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d003      	beq.n	80055ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 fbc2 	bl	8005d3c <UART_Receive_IT>
      return;
 80055b8:	e25b      	b.n	8005a72 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80055ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80055be:	2b00      	cmp	r3, #0
 80055c0:	f000 80de 	beq.w	8005780 <HAL_UART_IRQHandler+0x22c>
 80055c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055c8:	f003 0301 	and.w	r3, r3, #1
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d106      	bne.n	80055de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80055d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055d4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80055d8:	2b00      	cmp	r3, #0
 80055da:	f000 80d1 	beq.w	8005780 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80055de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055e2:	f003 0301 	and.w	r3, r3, #1
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d00b      	beq.n	8005602 <HAL_UART_IRQHandler+0xae>
 80055ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d005      	beq.n	8005602 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055fa:	f043 0201 	orr.w	r2, r3, #1
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005602:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005606:	f003 0304 	and.w	r3, r3, #4
 800560a:	2b00      	cmp	r3, #0
 800560c:	d00b      	beq.n	8005626 <HAL_UART_IRQHandler+0xd2>
 800560e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005612:	f003 0301 	and.w	r3, r3, #1
 8005616:	2b00      	cmp	r3, #0
 8005618:	d005      	beq.n	8005626 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800561e:	f043 0202 	orr.w	r2, r3, #2
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800562a:	f003 0302 	and.w	r3, r3, #2
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00b      	beq.n	800564a <HAL_UART_IRQHandler+0xf6>
 8005632:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005636:	f003 0301 	and.w	r3, r3, #1
 800563a:	2b00      	cmp	r3, #0
 800563c:	d005      	beq.n	800564a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005642:	f043 0204 	orr.w	r2, r3, #4
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800564a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800564e:	f003 0308 	and.w	r3, r3, #8
 8005652:	2b00      	cmp	r3, #0
 8005654:	d011      	beq.n	800567a <HAL_UART_IRQHandler+0x126>
 8005656:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800565a:	f003 0320 	and.w	r3, r3, #32
 800565e:	2b00      	cmp	r3, #0
 8005660:	d105      	bne.n	800566e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005662:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005666:	f003 0301 	and.w	r3, r3, #1
 800566a:	2b00      	cmp	r3, #0
 800566c:	d005      	beq.n	800567a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005672:	f043 0208 	orr.w	r2, r3, #8
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800567e:	2b00      	cmp	r3, #0
 8005680:	f000 81f2 	beq.w	8005a68 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005684:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005688:	f003 0320 	and.w	r3, r3, #32
 800568c:	2b00      	cmp	r3, #0
 800568e:	d008      	beq.n	80056a2 <HAL_UART_IRQHandler+0x14e>
 8005690:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005694:	f003 0320 	and.w	r3, r3, #32
 8005698:	2b00      	cmp	r3, #0
 800569a:	d002      	beq.n	80056a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f000 fb4d 	bl	8005d3c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	695b      	ldr	r3, [r3, #20]
 80056a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ac:	2b40      	cmp	r3, #64	; 0x40
 80056ae:	bf0c      	ite	eq
 80056b0:	2301      	moveq	r3, #1
 80056b2:	2300      	movne	r3, #0
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056be:	f003 0308 	and.w	r3, r3, #8
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d103      	bne.n	80056ce <HAL_UART_IRQHandler+0x17a>
 80056c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d04f      	beq.n	800576e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 fa55 	bl	8005b7e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	695b      	ldr	r3, [r3, #20]
 80056da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056de:	2b40      	cmp	r3, #64	; 0x40
 80056e0:	d141      	bne.n	8005766 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	3314      	adds	r3, #20
 80056e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80056f0:	e853 3f00 	ldrex	r3, [r3]
 80056f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80056f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80056fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005700:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	3314      	adds	r3, #20
 800570a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800570e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005712:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005716:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800571a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800571e:	e841 2300 	strex	r3, r2, [r1]
 8005722:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005726:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800572a:	2b00      	cmp	r3, #0
 800572c:	d1d9      	bne.n	80056e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005732:	2b00      	cmp	r3, #0
 8005734:	d013      	beq.n	800575e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800573a:	4a7e      	ldr	r2, [pc, #504]	; (8005934 <HAL_UART_IRQHandler+0x3e0>)
 800573c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005742:	4618      	mov	r0, r3
 8005744:	f7fd fe58 	bl	80033f8 <HAL_DMA_Abort_IT>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d016      	beq.n	800577c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005752:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005754:	687a      	ldr	r2, [r7, #4]
 8005756:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005758:	4610      	mov	r0, r2
 800575a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800575c:	e00e      	b.n	800577c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f000 f99e 	bl	8005aa0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005764:	e00a      	b.n	800577c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f000 f99a 	bl	8005aa0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800576c:	e006      	b.n	800577c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 f996 	bl	8005aa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800577a:	e175      	b.n	8005a68 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800577c:	bf00      	nop
    return;
 800577e:	e173      	b.n	8005a68 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005784:	2b01      	cmp	r3, #1
 8005786:	f040 814f 	bne.w	8005a28 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800578a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800578e:	f003 0310 	and.w	r3, r3, #16
 8005792:	2b00      	cmp	r3, #0
 8005794:	f000 8148 	beq.w	8005a28 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005798:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800579c:	f003 0310 	and.w	r3, r3, #16
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	f000 8141 	beq.w	8005a28 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80057a6:	2300      	movs	r3, #0
 80057a8:	60bb      	str	r3, [r7, #8]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	60bb      	str	r3, [r7, #8]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	60bb      	str	r3, [r7, #8]
 80057ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	695b      	ldr	r3, [r3, #20]
 80057c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057c6:	2b40      	cmp	r3, #64	; 0x40
 80057c8:	f040 80b6 	bne.w	8005938 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80057d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80057dc:	2b00      	cmp	r3, #0
 80057de:	f000 8145 	beq.w	8005a6c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80057e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80057ea:	429a      	cmp	r2, r3
 80057ec:	f080 813e 	bcs.w	8005a6c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80057f6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057fc:	69db      	ldr	r3, [r3, #28]
 80057fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005802:	f000 8088 	beq.w	8005916 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	330c      	adds	r3, #12
 800580c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005810:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005814:	e853 3f00 	ldrex	r3, [r3]
 8005818:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800581c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005820:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005824:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	330c      	adds	r3, #12
 800582e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005832:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005836:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800583e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005842:	e841 2300 	strex	r3, r2, [r1]
 8005846:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800584a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800584e:	2b00      	cmp	r3, #0
 8005850:	d1d9      	bne.n	8005806 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	3314      	adds	r3, #20
 8005858:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800585c:	e853 3f00 	ldrex	r3, [r3]
 8005860:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005862:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005864:	f023 0301 	bic.w	r3, r3, #1
 8005868:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	3314      	adds	r3, #20
 8005872:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005876:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800587a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800587c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800587e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005882:	e841 2300 	strex	r3, r2, [r1]
 8005886:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005888:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800588a:	2b00      	cmp	r3, #0
 800588c:	d1e1      	bne.n	8005852 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	3314      	adds	r3, #20
 8005894:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005896:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005898:	e853 3f00 	ldrex	r3, [r3]
 800589c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800589e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80058a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	3314      	adds	r3, #20
 80058ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80058b2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80058b4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80058b8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80058ba:	e841 2300 	strex	r3, r2, [r1]
 80058be:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80058c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d1e3      	bne.n	800588e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2220      	movs	r2, #32
 80058ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2200      	movs	r2, #0
 80058d2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	330c      	adds	r3, #12
 80058da:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058de:	e853 3f00 	ldrex	r3, [r3]
 80058e2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80058e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058e6:	f023 0310 	bic.w	r3, r3, #16
 80058ea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	330c      	adds	r3, #12
 80058f4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80058f8:	65ba      	str	r2, [r7, #88]	; 0x58
 80058fa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80058fe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005900:	e841 2300 	strex	r3, r2, [r1]
 8005904:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005906:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1e3      	bne.n	80058d4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005910:	4618      	mov	r0, r3
 8005912:	f7fd fd01 	bl	8003318 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2202      	movs	r2, #2
 800591a:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005924:	b29b      	uxth	r3, r3
 8005926:	1ad3      	subs	r3, r2, r3
 8005928:	b29b      	uxth	r3, r3
 800592a:	4619      	mov	r1, r3
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f000 f8c1 	bl	8005ab4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005932:	e09b      	b.n	8005a6c <HAL_UART_IRQHandler+0x518>
 8005934:	08005c45 	.word	0x08005c45
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005940:	b29b      	uxth	r3, r3
 8005942:	1ad3      	subs	r3, r2, r3
 8005944:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800594c:	b29b      	uxth	r3, r3
 800594e:	2b00      	cmp	r3, #0
 8005950:	f000 808e 	beq.w	8005a70 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005954:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005958:	2b00      	cmp	r3, #0
 800595a:	f000 8089 	beq.w	8005a70 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	330c      	adds	r3, #12
 8005964:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005968:	e853 3f00 	ldrex	r3, [r3]
 800596c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800596e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005970:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005974:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	330c      	adds	r3, #12
 800597e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005982:	647a      	str	r2, [r7, #68]	; 0x44
 8005984:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005986:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005988:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800598a:	e841 2300 	strex	r3, r2, [r1]
 800598e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005990:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005992:	2b00      	cmp	r3, #0
 8005994:	d1e3      	bne.n	800595e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	3314      	adds	r3, #20
 800599c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800599e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a0:	e853 3f00 	ldrex	r3, [r3]
 80059a4:	623b      	str	r3, [r7, #32]
   return(result);
 80059a6:	6a3b      	ldr	r3, [r7, #32]
 80059a8:	f023 0301 	bic.w	r3, r3, #1
 80059ac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	3314      	adds	r3, #20
 80059b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80059ba:	633a      	str	r2, [r7, #48]	; 0x30
 80059bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80059c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059c2:	e841 2300 	strex	r3, r2, [r1]
 80059c6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80059c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d1e3      	bne.n	8005996 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2220      	movs	r2, #32
 80059d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	330c      	adds	r3, #12
 80059e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	e853 3f00 	ldrex	r3, [r3]
 80059ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f023 0310 	bic.w	r3, r3, #16
 80059f2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	330c      	adds	r3, #12
 80059fc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005a00:	61fa      	str	r2, [r7, #28]
 8005a02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a04:	69b9      	ldr	r1, [r7, #24]
 8005a06:	69fa      	ldr	r2, [r7, #28]
 8005a08:	e841 2300 	strex	r3, r2, [r1]
 8005a0c:	617b      	str	r3, [r7, #20]
   return(result);
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d1e3      	bne.n	80059dc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2202      	movs	r2, #2
 8005a18:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a1a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005a1e:	4619      	mov	r1, r3
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f000 f847 	bl	8005ab4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005a26:	e023      	b.n	8005a70 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005a28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d009      	beq.n	8005a48 <HAL_UART_IRQHandler+0x4f4>
 8005a34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d003      	beq.n	8005a48 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f000 f913 	bl	8005c6c <UART_Transmit_IT>
    return;
 8005a46:	e014      	b.n	8005a72 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005a48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d00e      	beq.n	8005a72 <HAL_UART_IRQHandler+0x51e>
 8005a54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d008      	beq.n	8005a72 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f000 f953 	bl	8005d0c <UART_EndTransmit_IT>
    return;
 8005a66:	e004      	b.n	8005a72 <HAL_UART_IRQHandler+0x51e>
    return;
 8005a68:	bf00      	nop
 8005a6a:	e002      	b.n	8005a72 <HAL_UART_IRQHandler+0x51e>
      return;
 8005a6c:	bf00      	nop
 8005a6e:	e000      	b.n	8005a72 <HAL_UART_IRQHandler+0x51e>
      return;
 8005a70:	bf00      	nop
  }
}
 8005a72:	37e8      	adds	r7, #232	; 0xe8
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}

08005a78 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005a80:	bf00      	nop
 8005a82:	370c      	adds	r7, #12
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b083      	sub	sp, #12
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005a94:	bf00      	nop
 8005a96:	370c      	adds	r7, #12
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr

08005aa0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b083      	sub	sp, #12
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005aa8:	bf00      	nop
 8005aaa:	370c      	adds	r7, #12
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr

08005ab4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b083      	sub	sp, #12
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
 8005abc:	460b      	mov	r3, r1
 8005abe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005ac0:	bf00      	nop
 8005ac2:	370c      	adds	r7, #12
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aca:	4770      	bx	lr

08005acc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b086      	sub	sp, #24
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	60f8      	str	r0, [r7, #12]
 8005ad4:	60b9      	str	r1, [r7, #8]
 8005ad6:	603b      	str	r3, [r7, #0]
 8005ad8:	4613      	mov	r3, r2
 8005ada:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005adc:	e03b      	b.n	8005b56 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ade:	6a3b      	ldr	r3, [r7, #32]
 8005ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ae4:	d037      	beq.n	8005b56 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ae6:	f7fd fb29 	bl	800313c <HAL_GetTick>
 8005aea:	4602      	mov	r2, r0
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	1ad3      	subs	r3, r2, r3
 8005af0:	6a3a      	ldr	r2, [r7, #32]
 8005af2:	429a      	cmp	r2, r3
 8005af4:	d302      	bcc.n	8005afc <UART_WaitOnFlagUntilTimeout+0x30>
 8005af6:	6a3b      	ldr	r3, [r7, #32]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d101      	bne.n	8005b00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005afc:	2303      	movs	r3, #3
 8005afe:	e03a      	b.n	8005b76 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	68db      	ldr	r3, [r3, #12]
 8005b06:	f003 0304 	and.w	r3, r3, #4
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d023      	beq.n	8005b56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	2b80      	cmp	r3, #128	; 0x80
 8005b12:	d020      	beq.n	8005b56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	2b40      	cmp	r3, #64	; 0x40
 8005b18:	d01d      	beq.n	8005b56 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f003 0308 	and.w	r3, r3, #8
 8005b24:	2b08      	cmp	r3, #8
 8005b26:	d116      	bne.n	8005b56 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005b28:	2300      	movs	r3, #0
 8005b2a:	617b      	str	r3, [r7, #20]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	617b      	str	r3, [r7, #20]
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	617b      	str	r3, [r7, #20]
 8005b3c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b3e:	68f8      	ldr	r0, [r7, #12]
 8005b40:	f000 f81d 	bl	8005b7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2208      	movs	r2, #8
 8005b48:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e00f      	b.n	8005b76 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	4013      	ands	r3, r2
 8005b60:	68ba      	ldr	r2, [r7, #8]
 8005b62:	429a      	cmp	r2, r3
 8005b64:	bf0c      	ite	eq
 8005b66:	2301      	moveq	r3, #1
 8005b68:	2300      	movne	r3, #0
 8005b6a:	b2db      	uxtb	r3, r3
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	79fb      	ldrb	r3, [r7, #7]
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d0b4      	beq.n	8005ade <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b74:	2300      	movs	r3, #0
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3718      	adds	r7, #24
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}

08005b7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b7e:	b480      	push	{r7}
 8005b80:	b095      	sub	sp, #84	; 0x54
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	330c      	adds	r3, #12
 8005b8c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b90:	e853 3f00 	ldrex	r3, [r3]
 8005b94:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b98:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b9c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	330c      	adds	r3, #12
 8005ba4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005ba6:	643a      	str	r2, [r7, #64]	; 0x40
 8005ba8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005baa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005bac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005bae:	e841 2300 	strex	r3, r2, [r1]
 8005bb2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d1e5      	bne.n	8005b86 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	3314      	adds	r3, #20
 8005bc0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc2:	6a3b      	ldr	r3, [r7, #32]
 8005bc4:	e853 3f00 	ldrex	r3, [r3]
 8005bc8:	61fb      	str	r3, [r7, #28]
   return(result);
 8005bca:	69fb      	ldr	r3, [r7, #28]
 8005bcc:	f023 0301 	bic.w	r3, r3, #1
 8005bd0:	64bb      	str	r3, [r7, #72]	; 0x48
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	3314      	adds	r3, #20
 8005bd8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005bda:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005bdc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bde:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005be0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005be2:	e841 2300 	strex	r3, r2, [r1]
 8005be6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d1e5      	bne.n	8005bba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d119      	bne.n	8005c2a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	330c      	adds	r3, #12
 8005bfc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	e853 3f00 	ldrex	r3, [r3]
 8005c04:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	f023 0310 	bic.w	r3, r3, #16
 8005c0c:	647b      	str	r3, [r7, #68]	; 0x44
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	330c      	adds	r3, #12
 8005c14:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005c16:	61ba      	str	r2, [r7, #24]
 8005c18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c1a:	6979      	ldr	r1, [r7, #20]
 8005c1c:	69ba      	ldr	r2, [r7, #24]
 8005c1e:	e841 2300 	strex	r3, r2, [r1]
 8005c22:	613b      	str	r3, [r7, #16]
   return(result);
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d1e5      	bne.n	8005bf6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2220      	movs	r2, #32
 8005c2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2200      	movs	r2, #0
 8005c36:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005c38:	bf00      	nop
 8005c3a:	3754      	adds	r7, #84	; 0x54
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c50:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2200      	movs	r2, #0
 8005c56:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c5e:	68f8      	ldr	r0, [r7, #12]
 8005c60:	f7ff ff1e 	bl	8005aa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c64:	bf00      	nop
 8005c66:	3710      	adds	r7, #16
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}

08005c6c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b085      	sub	sp, #20
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	2b21      	cmp	r3, #33	; 0x21
 8005c7e:	d13e      	bne.n	8005cfe <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c88:	d114      	bne.n	8005cb4 <UART_Transmit_IT+0x48>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	691b      	ldr	r3, [r3, #16]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d110      	bne.n	8005cb4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6a1b      	ldr	r3, [r3, #32]
 8005c96:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	881b      	ldrh	r3, [r3, #0]
 8005c9c:	461a      	mov	r2, r3
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ca6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6a1b      	ldr	r3, [r3, #32]
 8005cac:	1c9a      	adds	r2, r3, #2
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	621a      	str	r2, [r3, #32]
 8005cb2:	e008      	b.n	8005cc6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6a1b      	ldr	r3, [r3, #32]
 8005cb8:	1c59      	adds	r1, r3, #1
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	6211      	str	r1, [r2, #32]
 8005cbe:	781a      	ldrb	r2, [r3, #0]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	3b01      	subs	r3, #1
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	687a      	ldr	r2, [r7, #4]
 8005cd2:	4619      	mov	r1, r3
 8005cd4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d10f      	bne.n	8005cfa <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	68da      	ldr	r2, [r3, #12]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ce8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	68da      	ldr	r2, [r3, #12]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cf8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	e000      	b.n	8005d00 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005cfe:	2302      	movs	r3, #2
  }
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	3714      	adds	r7, #20
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr

08005d0c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b082      	sub	sp, #8
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	68da      	ldr	r2, [r3, #12]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d22:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2220      	movs	r2, #32
 8005d28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f7ff fea3 	bl	8005a78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005d32:	2300      	movs	r3, #0
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3708      	adds	r7, #8
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}

08005d3c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b08c      	sub	sp, #48	; 0x30
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	2b22      	cmp	r3, #34	; 0x22
 8005d4e:	f040 80ae 	bne.w	8005eae <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	689b      	ldr	r3, [r3, #8]
 8005d56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d5a:	d117      	bne.n	8005d8c <UART_Receive_IT+0x50>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	691b      	ldr	r3, [r3, #16]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d113      	bne.n	8005d8c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005d64:	2300      	movs	r3, #0
 8005d66:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d6c:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d7a:	b29a      	uxth	r2, r3
 8005d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d7e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d84:	1c9a      	adds	r2, r3, #2
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	629a      	str	r2, [r3, #40]	; 0x28
 8005d8a:	e026      	b.n	8005dda <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d90:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005d92:	2300      	movs	r3, #0
 8005d94:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d9e:	d007      	beq.n	8005db0 <UART_Receive_IT+0x74>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	689b      	ldr	r3, [r3, #8]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d10a      	bne.n	8005dbe <UART_Receive_IT+0x82>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	691b      	ldr	r3, [r3, #16]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d106      	bne.n	8005dbe <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	b2da      	uxtb	r2, r3
 8005db8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dba:	701a      	strb	r2, [r3, #0]
 8005dbc:	e008      	b.n	8005dd0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005dca:	b2da      	uxtb	r2, r3
 8005dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dce:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dd4:	1c5a      	adds	r2, r3, #1
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	3b01      	subs	r3, #1
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	4619      	mov	r1, r3
 8005de8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d15d      	bne.n	8005eaa <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	68da      	ldr	r2, [r3, #12]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f022 0220 	bic.w	r2, r2, #32
 8005dfc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	68da      	ldr	r2, [r3, #12]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e0c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	695a      	ldr	r2, [r3, #20]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f022 0201 	bic.w	r2, r2, #1
 8005e1c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2220      	movs	r2, #32
 8005e22:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d135      	bne.n	8005ea0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	330c      	adds	r3, #12
 8005e40:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	e853 3f00 	ldrex	r3, [r3]
 8005e48:	613b      	str	r3, [r7, #16]
   return(result);
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	f023 0310 	bic.w	r3, r3, #16
 8005e50:	627b      	str	r3, [r7, #36]	; 0x24
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	330c      	adds	r3, #12
 8005e58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e5a:	623a      	str	r2, [r7, #32]
 8005e5c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e5e:	69f9      	ldr	r1, [r7, #28]
 8005e60:	6a3a      	ldr	r2, [r7, #32]
 8005e62:	e841 2300 	strex	r3, r2, [r1]
 8005e66:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e68:	69bb      	ldr	r3, [r7, #24]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d1e5      	bne.n	8005e3a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f003 0310 	and.w	r3, r3, #16
 8005e78:	2b10      	cmp	r3, #16
 8005e7a:	d10a      	bne.n	8005e92 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	60fb      	str	r3, [r7, #12]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	60fb      	str	r3, [r7, #12]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	60fb      	str	r3, [r7, #12]
 8005e90:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005e96:	4619      	mov	r1, r3
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f7ff fe0b 	bl	8005ab4 <HAL_UARTEx_RxEventCallback>
 8005e9e:	e002      	b.n	8005ea6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f7ff fdf3 	bl	8005a8c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	e002      	b.n	8005eb0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	e000      	b.n	8005eb0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005eae:	2302      	movs	r3, #2
  }
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3730      	adds	r7, #48	; 0x30
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}

08005eb8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005eb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ebc:	b0c0      	sub	sp, #256	; 0x100
 8005ebe:	af00      	add	r7, sp, #0
 8005ec0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	691b      	ldr	r3, [r3, #16]
 8005ecc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ed4:	68d9      	ldr	r1, [r3, #12]
 8005ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	ea40 0301 	orr.w	r3, r0, r1
 8005ee0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ee6:	689a      	ldr	r2, [r3, #8]
 8005ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005eec:	691b      	ldr	r3, [r3, #16]
 8005eee:	431a      	orrs	r2, r3
 8005ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ef4:	695b      	ldr	r3, [r3, #20]
 8005ef6:	431a      	orrs	r2, r3
 8005ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005efc:	69db      	ldr	r3, [r3, #28]
 8005efe:	4313      	orrs	r3, r2
 8005f00:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	68db      	ldr	r3, [r3, #12]
 8005f0c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005f10:	f021 010c 	bic.w	r1, r1, #12
 8005f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005f1e:	430b      	orrs	r3, r1
 8005f20:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	695b      	ldr	r3, [r3, #20]
 8005f2a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f32:	6999      	ldr	r1, [r3, #24]
 8005f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	ea40 0301 	orr.w	r3, r0, r1
 8005f3e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	4b8f      	ldr	r3, [pc, #572]	; (8006184 <UART_SetConfig+0x2cc>)
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d005      	beq.n	8005f58 <UART_SetConfig+0xa0>
 8005f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	4b8d      	ldr	r3, [pc, #564]	; (8006188 <UART_SetConfig+0x2d0>)
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d104      	bne.n	8005f62 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005f58:	f7fe f86a 	bl	8004030 <HAL_RCC_GetPCLK2Freq>
 8005f5c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005f60:	e003      	b.n	8005f6a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005f62:	f7fe f851 	bl	8004008 <HAL_RCC_GetPCLK1Freq>
 8005f66:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f6e:	69db      	ldr	r3, [r3, #28]
 8005f70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f74:	f040 810c 	bne.w	8006190 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005f78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005f82:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005f86:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005f8a:	4622      	mov	r2, r4
 8005f8c:	462b      	mov	r3, r5
 8005f8e:	1891      	adds	r1, r2, r2
 8005f90:	65b9      	str	r1, [r7, #88]	; 0x58
 8005f92:	415b      	adcs	r3, r3
 8005f94:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005f96:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005f9a:	4621      	mov	r1, r4
 8005f9c:	eb12 0801 	adds.w	r8, r2, r1
 8005fa0:	4629      	mov	r1, r5
 8005fa2:	eb43 0901 	adc.w	r9, r3, r1
 8005fa6:	f04f 0200 	mov.w	r2, #0
 8005faa:	f04f 0300 	mov.w	r3, #0
 8005fae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005fb2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005fb6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005fba:	4690      	mov	r8, r2
 8005fbc:	4699      	mov	r9, r3
 8005fbe:	4623      	mov	r3, r4
 8005fc0:	eb18 0303 	adds.w	r3, r8, r3
 8005fc4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005fc8:	462b      	mov	r3, r5
 8005fca:	eb49 0303 	adc.w	r3, r9, r3
 8005fce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005fd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005fde:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005fe2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005fe6:	460b      	mov	r3, r1
 8005fe8:	18db      	adds	r3, r3, r3
 8005fea:	653b      	str	r3, [r7, #80]	; 0x50
 8005fec:	4613      	mov	r3, r2
 8005fee:	eb42 0303 	adc.w	r3, r2, r3
 8005ff2:	657b      	str	r3, [r7, #84]	; 0x54
 8005ff4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005ff8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005ffc:	f7fa fe44 	bl	8000c88 <__aeabi_uldivmod>
 8006000:	4602      	mov	r2, r0
 8006002:	460b      	mov	r3, r1
 8006004:	4b61      	ldr	r3, [pc, #388]	; (800618c <UART_SetConfig+0x2d4>)
 8006006:	fba3 2302 	umull	r2, r3, r3, r2
 800600a:	095b      	lsrs	r3, r3, #5
 800600c:	011c      	lsls	r4, r3, #4
 800600e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006012:	2200      	movs	r2, #0
 8006014:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006018:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800601c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006020:	4642      	mov	r2, r8
 8006022:	464b      	mov	r3, r9
 8006024:	1891      	adds	r1, r2, r2
 8006026:	64b9      	str	r1, [r7, #72]	; 0x48
 8006028:	415b      	adcs	r3, r3
 800602a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800602c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006030:	4641      	mov	r1, r8
 8006032:	eb12 0a01 	adds.w	sl, r2, r1
 8006036:	4649      	mov	r1, r9
 8006038:	eb43 0b01 	adc.w	fp, r3, r1
 800603c:	f04f 0200 	mov.w	r2, #0
 8006040:	f04f 0300 	mov.w	r3, #0
 8006044:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006048:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800604c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006050:	4692      	mov	sl, r2
 8006052:	469b      	mov	fp, r3
 8006054:	4643      	mov	r3, r8
 8006056:	eb1a 0303 	adds.w	r3, sl, r3
 800605a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800605e:	464b      	mov	r3, r9
 8006060:	eb4b 0303 	adc.w	r3, fp, r3
 8006064:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006074:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006078:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800607c:	460b      	mov	r3, r1
 800607e:	18db      	adds	r3, r3, r3
 8006080:	643b      	str	r3, [r7, #64]	; 0x40
 8006082:	4613      	mov	r3, r2
 8006084:	eb42 0303 	adc.w	r3, r2, r3
 8006088:	647b      	str	r3, [r7, #68]	; 0x44
 800608a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800608e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006092:	f7fa fdf9 	bl	8000c88 <__aeabi_uldivmod>
 8006096:	4602      	mov	r2, r0
 8006098:	460b      	mov	r3, r1
 800609a:	4611      	mov	r1, r2
 800609c:	4b3b      	ldr	r3, [pc, #236]	; (800618c <UART_SetConfig+0x2d4>)
 800609e:	fba3 2301 	umull	r2, r3, r3, r1
 80060a2:	095b      	lsrs	r3, r3, #5
 80060a4:	2264      	movs	r2, #100	; 0x64
 80060a6:	fb02 f303 	mul.w	r3, r2, r3
 80060aa:	1acb      	subs	r3, r1, r3
 80060ac:	00db      	lsls	r3, r3, #3
 80060ae:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80060b2:	4b36      	ldr	r3, [pc, #216]	; (800618c <UART_SetConfig+0x2d4>)
 80060b4:	fba3 2302 	umull	r2, r3, r3, r2
 80060b8:	095b      	lsrs	r3, r3, #5
 80060ba:	005b      	lsls	r3, r3, #1
 80060bc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80060c0:	441c      	add	r4, r3
 80060c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80060c6:	2200      	movs	r2, #0
 80060c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80060cc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80060d0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80060d4:	4642      	mov	r2, r8
 80060d6:	464b      	mov	r3, r9
 80060d8:	1891      	adds	r1, r2, r2
 80060da:	63b9      	str	r1, [r7, #56]	; 0x38
 80060dc:	415b      	adcs	r3, r3
 80060de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80060e0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80060e4:	4641      	mov	r1, r8
 80060e6:	1851      	adds	r1, r2, r1
 80060e8:	6339      	str	r1, [r7, #48]	; 0x30
 80060ea:	4649      	mov	r1, r9
 80060ec:	414b      	adcs	r3, r1
 80060ee:	637b      	str	r3, [r7, #52]	; 0x34
 80060f0:	f04f 0200 	mov.w	r2, #0
 80060f4:	f04f 0300 	mov.w	r3, #0
 80060f8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80060fc:	4659      	mov	r1, fp
 80060fe:	00cb      	lsls	r3, r1, #3
 8006100:	4651      	mov	r1, sl
 8006102:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006106:	4651      	mov	r1, sl
 8006108:	00ca      	lsls	r2, r1, #3
 800610a:	4610      	mov	r0, r2
 800610c:	4619      	mov	r1, r3
 800610e:	4603      	mov	r3, r0
 8006110:	4642      	mov	r2, r8
 8006112:	189b      	adds	r3, r3, r2
 8006114:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006118:	464b      	mov	r3, r9
 800611a:	460a      	mov	r2, r1
 800611c:	eb42 0303 	adc.w	r3, r2, r3
 8006120:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	2200      	movs	r2, #0
 800612c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006130:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006134:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006138:	460b      	mov	r3, r1
 800613a:	18db      	adds	r3, r3, r3
 800613c:	62bb      	str	r3, [r7, #40]	; 0x28
 800613e:	4613      	mov	r3, r2
 8006140:	eb42 0303 	adc.w	r3, r2, r3
 8006144:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006146:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800614a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800614e:	f7fa fd9b 	bl	8000c88 <__aeabi_uldivmod>
 8006152:	4602      	mov	r2, r0
 8006154:	460b      	mov	r3, r1
 8006156:	4b0d      	ldr	r3, [pc, #52]	; (800618c <UART_SetConfig+0x2d4>)
 8006158:	fba3 1302 	umull	r1, r3, r3, r2
 800615c:	095b      	lsrs	r3, r3, #5
 800615e:	2164      	movs	r1, #100	; 0x64
 8006160:	fb01 f303 	mul.w	r3, r1, r3
 8006164:	1ad3      	subs	r3, r2, r3
 8006166:	00db      	lsls	r3, r3, #3
 8006168:	3332      	adds	r3, #50	; 0x32
 800616a:	4a08      	ldr	r2, [pc, #32]	; (800618c <UART_SetConfig+0x2d4>)
 800616c:	fba2 2303 	umull	r2, r3, r2, r3
 8006170:	095b      	lsrs	r3, r3, #5
 8006172:	f003 0207 	and.w	r2, r3, #7
 8006176:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4422      	add	r2, r4
 800617e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006180:	e106      	b.n	8006390 <UART_SetConfig+0x4d8>
 8006182:	bf00      	nop
 8006184:	40011000 	.word	0x40011000
 8006188:	40011400 	.word	0x40011400
 800618c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006190:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006194:	2200      	movs	r2, #0
 8006196:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800619a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800619e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80061a2:	4642      	mov	r2, r8
 80061a4:	464b      	mov	r3, r9
 80061a6:	1891      	adds	r1, r2, r2
 80061a8:	6239      	str	r1, [r7, #32]
 80061aa:	415b      	adcs	r3, r3
 80061ac:	627b      	str	r3, [r7, #36]	; 0x24
 80061ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80061b2:	4641      	mov	r1, r8
 80061b4:	1854      	adds	r4, r2, r1
 80061b6:	4649      	mov	r1, r9
 80061b8:	eb43 0501 	adc.w	r5, r3, r1
 80061bc:	f04f 0200 	mov.w	r2, #0
 80061c0:	f04f 0300 	mov.w	r3, #0
 80061c4:	00eb      	lsls	r3, r5, #3
 80061c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80061ca:	00e2      	lsls	r2, r4, #3
 80061cc:	4614      	mov	r4, r2
 80061ce:	461d      	mov	r5, r3
 80061d0:	4643      	mov	r3, r8
 80061d2:	18e3      	adds	r3, r4, r3
 80061d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80061d8:	464b      	mov	r3, r9
 80061da:	eb45 0303 	adc.w	r3, r5, r3
 80061de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80061e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80061ee:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80061f2:	f04f 0200 	mov.w	r2, #0
 80061f6:	f04f 0300 	mov.w	r3, #0
 80061fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80061fe:	4629      	mov	r1, r5
 8006200:	008b      	lsls	r3, r1, #2
 8006202:	4621      	mov	r1, r4
 8006204:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006208:	4621      	mov	r1, r4
 800620a:	008a      	lsls	r2, r1, #2
 800620c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006210:	f7fa fd3a 	bl	8000c88 <__aeabi_uldivmod>
 8006214:	4602      	mov	r2, r0
 8006216:	460b      	mov	r3, r1
 8006218:	4b60      	ldr	r3, [pc, #384]	; (800639c <UART_SetConfig+0x4e4>)
 800621a:	fba3 2302 	umull	r2, r3, r3, r2
 800621e:	095b      	lsrs	r3, r3, #5
 8006220:	011c      	lsls	r4, r3, #4
 8006222:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006226:	2200      	movs	r2, #0
 8006228:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800622c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006230:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006234:	4642      	mov	r2, r8
 8006236:	464b      	mov	r3, r9
 8006238:	1891      	adds	r1, r2, r2
 800623a:	61b9      	str	r1, [r7, #24]
 800623c:	415b      	adcs	r3, r3
 800623e:	61fb      	str	r3, [r7, #28]
 8006240:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006244:	4641      	mov	r1, r8
 8006246:	1851      	adds	r1, r2, r1
 8006248:	6139      	str	r1, [r7, #16]
 800624a:	4649      	mov	r1, r9
 800624c:	414b      	adcs	r3, r1
 800624e:	617b      	str	r3, [r7, #20]
 8006250:	f04f 0200 	mov.w	r2, #0
 8006254:	f04f 0300 	mov.w	r3, #0
 8006258:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800625c:	4659      	mov	r1, fp
 800625e:	00cb      	lsls	r3, r1, #3
 8006260:	4651      	mov	r1, sl
 8006262:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006266:	4651      	mov	r1, sl
 8006268:	00ca      	lsls	r2, r1, #3
 800626a:	4610      	mov	r0, r2
 800626c:	4619      	mov	r1, r3
 800626e:	4603      	mov	r3, r0
 8006270:	4642      	mov	r2, r8
 8006272:	189b      	adds	r3, r3, r2
 8006274:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006278:	464b      	mov	r3, r9
 800627a:	460a      	mov	r2, r1
 800627c:	eb42 0303 	adc.w	r3, r2, r3
 8006280:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	67bb      	str	r3, [r7, #120]	; 0x78
 800628e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006290:	f04f 0200 	mov.w	r2, #0
 8006294:	f04f 0300 	mov.w	r3, #0
 8006298:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800629c:	4649      	mov	r1, r9
 800629e:	008b      	lsls	r3, r1, #2
 80062a0:	4641      	mov	r1, r8
 80062a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062a6:	4641      	mov	r1, r8
 80062a8:	008a      	lsls	r2, r1, #2
 80062aa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80062ae:	f7fa fceb 	bl	8000c88 <__aeabi_uldivmod>
 80062b2:	4602      	mov	r2, r0
 80062b4:	460b      	mov	r3, r1
 80062b6:	4611      	mov	r1, r2
 80062b8:	4b38      	ldr	r3, [pc, #224]	; (800639c <UART_SetConfig+0x4e4>)
 80062ba:	fba3 2301 	umull	r2, r3, r3, r1
 80062be:	095b      	lsrs	r3, r3, #5
 80062c0:	2264      	movs	r2, #100	; 0x64
 80062c2:	fb02 f303 	mul.w	r3, r2, r3
 80062c6:	1acb      	subs	r3, r1, r3
 80062c8:	011b      	lsls	r3, r3, #4
 80062ca:	3332      	adds	r3, #50	; 0x32
 80062cc:	4a33      	ldr	r2, [pc, #204]	; (800639c <UART_SetConfig+0x4e4>)
 80062ce:	fba2 2303 	umull	r2, r3, r2, r3
 80062d2:	095b      	lsrs	r3, r3, #5
 80062d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80062d8:	441c      	add	r4, r3
 80062da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80062de:	2200      	movs	r2, #0
 80062e0:	673b      	str	r3, [r7, #112]	; 0x70
 80062e2:	677a      	str	r2, [r7, #116]	; 0x74
 80062e4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80062e8:	4642      	mov	r2, r8
 80062ea:	464b      	mov	r3, r9
 80062ec:	1891      	adds	r1, r2, r2
 80062ee:	60b9      	str	r1, [r7, #8]
 80062f0:	415b      	adcs	r3, r3
 80062f2:	60fb      	str	r3, [r7, #12]
 80062f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80062f8:	4641      	mov	r1, r8
 80062fa:	1851      	adds	r1, r2, r1
 80062fc:	6039      	str	r1, [r7, #0]
 80062fe:	4649      	mov	r1, r9
 8006300:	414b      	adcs	r3, r1
 8006302:	607b      	str	r3, [r7, #4]
 8006304:	f04f 0200 	mov.w	r2, #0
 8006308:	f04f 0300 	mov.w	r3, #0
 800630c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006310:	4659      	mov	r1, fp
 8006312:	00cb      	lsls	r3, r1, #3
 8006314:	4651      	mov	r1, sl
 8006316:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800631a:	4651      	mov	r1, sl
 800631c:	00ca      	lsls	r2, r1, #3
 800631e:	4610      	mov	r0, r2
 8006320:	4619      	mov	r1, r3
 8006322:	4603      	mov	r3, r0
 8006324:	4642      	mov	r2, r8
 8006326:	189b      	adds	r3, r3, r2
 8006328:	66bb      	str	r3, [r7, #104]	; 0x68
 800632a:	464b      	mov	r3, r9
 800632c:	460a      	mov	r2, r1
 800632e:	eb42 0303 	adc.w	r3, r2, r3
 8006332:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	663b      	str	r3, [r7, #96]	; 0x60
 800633e:	667a      	str	r2, [r7, #100]	; 0x64
 8006340:	f04f 0200 	mov.w	r2, #0
 8006344:	f04f 0300 	mov.w	r3, #0
 8006348:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800634c:	4649      	mov	r1, r9
 800634e:	008b      	lsls	r3, r1, #2
 8006350:	4641      	mov	r1, r8
 8006352:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006356:	4641      	mov	r1, r8
 8006358:	008a      	lsls	r2, r1, #2
 800635a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800635e:	f7fa fc93 	bl	8000c88 <__aeabi_uldivmod>
 8006362:	4602      	mov	r2, r0
 8006364:	460b      	mov	r3, r1
 8006366:	4b0d      	ldr	r3, [pc, #52]	; (800639c <UART_SetConfig+0x4e4>)
 8006368:	fba3 1302 	umull	r1, r3, r3, r2
 800636c:	095b      	lsrs	r3, r3, #5
 800636e:	2164      	movs	r1, #100	; 0x64
 8006370:	fb01 f303 	mul.w	r3, r1, r3
 8006374:	1ad3      	subs	r3, r2, r3
 8006376:	011b      	lsls	r3, r3, #4
 8006378:	3332      	adds	r3, #50	; 0x32
 800637a:	4a08      	ldr	r2, [pc, #32]	; (800639c <UART_SetConfig+0x4e4>)
 800637c:	fba2 2303 	umull	r2, r3, r2, r3
 8006380:	095b      	lsrs	r3, r3, #5
 8006382:	f003 020f 	and.w	r2, r3, #15
 8006386:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4422      	add	r2, r4
 800638e:	609a      	str	r2, [r3, #8]
}
 8006390:	bf00      	nop
 8006392:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006396:	46bd      	mov	sp, r7
 8006398:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800639c:	51eb851f 	.word	0x51eb851f

080063a0 <__NVIC_SetPriority>:
{
 80063a0:	b480      	push	{r7}
 80063a2:	b083      	sub	sp, #12
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	4603      	mov	r3, r0
 80063a8:	6039      	str	r1, [r7, #0]
 80063aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80063ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	db0a      	blt.n	80063ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	b2da      	uxtb	r2, r3
 80063b8:	490c      	ldr	r1, [pc, #48]	; (80063ec <__NVIC_SetPriority+0x4c>)
 80063ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063be:	0112      	lsls	r2, r2, #4
 80063c0:	b2d2      	uxtb	r2, r2
 80063c2:	440b      	add	r3, r1
 80063c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80063c8:	e00a      	b.n	80063e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	b2da      	uxtb	r2, r3
 80063ce:	4908      	ldr	r1, [pc, #32]	; (80063f0 <__NVIC_SetPriority+0x50>)
 80063d0:	79fb      	ldrb	r3, [r7, #7]
 80063d2:	f003 030f 	and.w	r3, r3, #15
 80063d6:	3b04      	subs	r3, #4
 80063d8:	0112      	lsls	r2, r2, #4
 80063da:	b2d2      	uxtb	r2, r2
 80063dc:	440b      	add	r3, r1
 80063de:	761a      	strb	r2, [r3, #24]
}
 80063e0:	bf00      	nop
 80063e2:	370c      	adds	r7, #12
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr
 80063ec:	e000e100 	.word	0xe000e100
 80063f0:	e000ed00 	.word	0xe000ed00

080063f4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80063f4:	b580      	push	{r7, lr}
 80063f6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80063f8:	4b05      	ldr	r3, [pc, #20]	; (8006410 <SysTick_Handler+0x1c>)
 80063fa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80063fc:	f001 ff8c 	bl	8008318 <xTaskGetSchedulerState>
 8006400:	4603      	mov	r3, r0
 8006402:	2b01      	cmp	r3, #1
 8006404:	d001      	beq.n	800640a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006406:	f002 fd77 	bl	8008ef8 <xPortSysTickHandler>
  }
}
 800640a:	bf00      	nop
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop
 8006410:	e000e010 	.word	0xe000e010

08006414 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006414:	b580      	push	{r7, lr}
 8006416:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006418:	2100      	movs	r1, #0
 800641a:	f06f 0004 	mvn.w	r0, #4
 800641e:	f7ff ffbf 	bl	80063a0 <__NVIC_SetPriority>
#endif
}
 8006422:	bf00      	nop
 8006424:	bd80      	pop	{r7, pc}
	...

08006428 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800642e:	f3ef 8305 	mrs	r3, IPSR
 8006432:	603b      	str	r3, [r7, #0]
  return(result);
 8006434:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006436:	2b00      	cmp	r3, #0
 8006438:	d003      	beq.n	8006442 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800643a:	f06f 0305 	mvn.w	r3, #5
 800643e:	607b      	str	r3, [r7, #4]
 8006440:	e00c      	b.n	800645c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006442:	4b0a      	ldr	r3, [pc, #40]	; (800646c <osKernelInitialize+0x44>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d105      	bne.n	8006456 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800644a:	4b08      	ldr	r3, [pc, #32]	; (800646c <osKernelInitialize+0x44>)
 800644c:	2201      	movs	r2, #1
 800644e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006450:	2300      	movs	r3, #0
 8006452:	607b      	str	r3, [r7, #4]
 8006454:	e002      	b.n	800645c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006456:	f04f 33ff 	mov.w	r3, #4294967295
 800645a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800645c:	687b      	ldr	r3, [r7, #4]
}
 800645e:	4618      	mov	r0, r3
 8006460:	370c      	adds	r7, #12
 8006462:	46bd      	mov	sp, r7
 8006464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006468:	4770      	bx	lr
 800646a:	bf00      	nop
 800646c:	20000560 	.word	0x20000560

08006470 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006470:	b580      	push	{r7, lr}
 8006472:	b082      	sub	sp, #8
 8006474:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006476:	f3ef 8305 	mrs	r3, IPSR
 800647a:	603b      	str	r3, [r7, #0]
  return(result);
 800647c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800647e:	2b00      	cmp	r3, #0
 8006480:	d003      	beq.n	800648a <osKernelStart+0x1a>
    stat = osErrorISR;
 8006482:	f06f 0305 	mvn.w	r3, #5
 8006486:	607b      	str	r3, [r7, #4]
 8006488:	e010      	b.n	80064ac <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800648a:	4b0b      	ldr	r3, [pc, #44]	; (80064b8 <osKernelStart+0x48>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2b01      	cmp	r3, #1
 8006490:	d109      	bne.n	80064a6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006492:	f7ff ffbf 	bl	8006414 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006496:	4b08      	ldr	r3, [pc, #32]	; (80064b8 <osKernelStart+0x48>)
 8006498:	2202      	movs	r2, #2
 800649a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800649c:	f001 faf4 	bl	8007a88 <vTaskStartScheduler>
      stat = osOK;
 80064a0:	2300      	movs	r3, #0
 80064a2:	607b      	str	r3, [r7, #4]
 80064a4:	e002      	b.n	80064ac <osKernelStart+0x3c>
    } else {
      stat = osError;
 80064a6:	f04f 33ff 	mov.w	r3, #4294967295
 80064aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80064ac:	687b      	ldr	r3, [r7, #4]
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3708      	adds	r7, #8
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}
 80064b6:	bf00      	nop
 80064b8:	20000560 	.word	0x20000560

080064bc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80064bc:	b580      	push	{r7, lr}
 80064be:	b08e      	sub	sp, #56	; 0x38
 80064c0:	af04      	add	r7, sp, #16
 80064c2:	60f8      	str	r0, [r7, #12]
 80064c4:	60b9      	str	r1, [r7, #8]
 80064c6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80064c8:	2300      	movs	r3, #0
 80064ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064cc:	f3ef 8305 	mrs	r3, IPSR
 80064d0:	617b      	str	r3, [r7, #20]
  return(result);
 80064d2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d17e      	bne.n	80065d6 <osThreadNew+0x11a>
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d07b      	beq.n	80065d6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80064de:	2380      	movs	r3, #128	; 0x80
 80064e0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80064e2:	2318      	movs	r3, #24
 80064e4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80064e6:	2300      	movs	r3, #0
 80064e8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80064ea:	f04f 33ff 	mov.w	r3, #4294967295
 80064ee:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d045      	beq.n	8006582 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d002      	beq.n	8006504 <osThreadNew+0x48>
        name = attr->name;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	699b      	ldr	r3, [r3, #24]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d002      	beq.n	8006512 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	699b      	ldr	r3, [r3, #24]
 8006510:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006512:	69fb      	ldr	r3, [r7, #28]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d008      	beq.n	800652a <osThreadNew+0x6e>
 8006518:	69fb      	ldr	r3, [r7, #28]
 800651a:	2b38      	cmp	r3, #56	; 0x38
 800651c:	d805      	bhi.n	800652a <osThreadNew+0x6e>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	f003 0301 	and.w	r3, r3, #1
 8006526:	2b00      	cmp	r3, #0
 8006528:	d001      	beq.n	800652e <osThreadNew+0x72>
        return (NULL);
 800652a:	2300      	movs	r3, #0
 800652c:	e054      	b.n	80065d8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	695b      	ldr	r3, [r3, #20]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d003      	beq.n	800653e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	695b      	ldr	r3, [r3, #20]
 800653a:	089b      	lsrs	r3, r3, #2
 800653c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d00e      	beq.n	8006564 <osThreadNew+0xa8>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	68db      	ldr	r3, [r3, #12]
 800654a:	2b5b      	cmp	r3, #91	; 0x5b
 800654c:	d90a      	bls.n	8006564 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006552:	2b00      	cmp	r3, #0
 8006554:	d006      	beq.n	8006564 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	695b      	ldr	r3, [r3, #20]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d002      	beq.n	8006564 <osThreadNew+0xa8>
        mem = 1;
 800655e:	2301      	movs	r3, #1
 8006560:	61bb      	str	r3, [r7, #24]
 8006562:	e010      	b.n	8006586 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d10c      	bne.n	8006586 <osThreadNew+0xca>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d108      	bne.n	8006586 <osThreadNew+0xca>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	691b      	ldr	r3, [r3, #16]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d104      	bne.n	8006586 <osThreadNew+0xca>
          mem = 0;
 800657c:	2300      	movs	r3, #0
 800657e:	61bb      	str	r3, [r7, #24]
 8006580:	e001      	b.n	8006586 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006582:	2300      	movs	r3, #0
 8006584:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006586:	69bb      	ldr	r3, [r7, #24]
 8006588:	2b01      	cmp	r3, #1
 800658a:	d110      	bne.n	80065ae <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006590:	687a      	ldr	r2, [r7, #4]
 8006592:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006594:	9202      	str	r2, [sp, #8]
 8006596:	9301      	str	r3, [sp, #4]
 8006598:	69fb      	ldr	r3, [r7, #28]
 800659a:	9300      	str	r3, [sp, #0]
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	6a3a      	ldr	r2, [r7, #32]
 80065a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80065a2:	68f8      	ldr	r0, [r7, #12]
 80065a4:	f000 fff6 	bl	8007594 <xTaskCreateStatic>
 80065a8:	4603      	mov	r3, r0
 80065aa:	613b      	str	r3, [r7, #16]
 80065ac:	e013      	b.n	80065d6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80065ae:	69bb      	ldr	r3, [r7, #24]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d110      	bne.n	80065d6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80065b4:	6a3b      	ldr	r3, [r7, #32]
 80065b6:	b29a      	uxth	r2, r3
 80065b8:	f107 0310 	add.w	r3, r7, #16
 80065bc:	9301      	str	r3, [sp, #4]
 80065be:	69fb      	ldr	r3, [r7, #28]
 80065c0:	9300      	str	r3, [sp, #0]
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80065c6:	68f8      	ldr	r0, [r7, #12]
 80065c8:	f001 f841 	bl	800764e <xTaskCreate>
 80065cc:	4603      	mov	r3, r0
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d001      	beq.n	80065d6 <osThreadNew+0x11a>
            hTask = NULL;
 80065d2:	2300      	movs	r3, #0
 80065d4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80065d6:	693b      	ldr	r3, [r7, #16]
}
 80065d8:	4618      	mov	r0, r3
 80065da:	3728      	adds	r7, #40	; 0x28
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}

080065e0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b084      	sub	sp, #16
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80065e8:	f3ef 8305 	mrs	r3, IPSR
 80065ec:	60bb      	str	r3, [r7, #8]
  return(result);
 80065ee:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d003      	beq.n	80065fc <osDelay+0x1c>
    stat = osErrorISR;
 80065f4:	f06f 0305 	mvn.w	r3, #5
 80065f8:	60fb      	str	r3, [r7, #12]
 80065fa:	e007      	b.n	800660c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80065fc:	2300      	movs	r3, #0
 80065fe:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d002      	beq.n	800660c <osDelay+0x2c>
      vTaskDelay(ticks);
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f001 f966 	bl	80078d8 <vTaskDelay>
    }
  }

  return (stat);
 800660c:	68fb      	ldr	r3, [r7, #12]
}
 800660e:	4618      	mov	r0, r3
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}

08006616 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8006616:	b580      	push	{r7, lr}
 8006618:	b08a      	sub	sp, #40	; 0x28
 800661a:	af02      	add	r7, sp, #8
 800661c:	60f8      	str	r0, [r7, #12]
 800661e:	60b9      	str	r1, [r7, #8]
 8006620:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8006622:	2300      	movs	r3, #0
 8006624:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006626:	f3ef 8305 	mrs	r3, IPSR
 800662a:	613b      	str	r3, [r7, #16]
  return(result);
 800662c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800662e:	2b00      	cmp	r3, #0
 8006630:	d15f      	bne.n	80066f2 <osMessageQueueNew+0xdc>
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d05c      	beq.n	80066f2 <osMessageQueueNew+0xdc>
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d059      	beq.n	80066f2 <osMessageQueueNew+0xdc>
    mem = -1;
 800663e:	f04f 33ff 	mov.w	r3, #4294967295
 8006642:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d029      	beq.n	800669e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d012      	beq.n	8006678 <osMessageQueueNew+0x62>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	68db      	ldr	r3, [r3, #12]
 8006656:	2b4f      	cmp	r3, #79	; 0x4f
 8006658:	d90e      	bls.n	8006678 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800665e:	2b00      	cmp	r3, #0
 8006660:	d00a      	beq.n	8006678 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	695a      	ldr	r2, [r3, #20]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	68b9      	ldr	r1, [r7, #8]
 800666a:	fb01 f303 	mul.w	r3, r1, r3
 800666e:	429a      	cmp	r2, r3
 8006670:	d302      	bcc.n	8006678 <osMessageQueueNew+0x62>
        mem = 1;
 8006672:	2301      	movs	r3, #1
 8006674:	61bb      	str	r3, [r7, #24]
 8006676:	e014      	b.n	80066a2 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d110      	bne.n	80066a2 <osMessageQueueNew+0x8c>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	68db      	ldr	r3, [r3, #12]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d10c      	bne.n	80066a2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800668c:	2b00      	cmp	r3, #0
 800668e:	d108      	bne.n	80066a2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	695b      	ldr	r3, [r3, #20]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d104      	bne.n	80066a2 <osMessageQueueNew+0x8c>
          mem = 0;
 8006698:	2300      	movs	r3, #0
 800669a:	61bb      	str	r3, [r7, #24]
 800669c:	e001      	b.n	80066a2 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800669e:	2300      	movs	r3, #0
 80066a0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80066a2:	69bb      	ldr	r3, [r7, #24]
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d10b      	bne.n	80066c0 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	691a      	ldr	r2, [r3, #16]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	689b      	ldr	r3, [r3, #8]
 80066b0:	2100      	movs	r1, #0
 80066b2:	9100      	str	r1, [sp, #0]
 80066b4:	68b9      	ldr	r1, [r7, #8]
 80066b6:	68f8      	ldr	r0, [r7, #12]
 80066b8:	f000 fa2e 	bl	8006b18 <xQueueGenericCreateStatic>
 80066bc:	61f8      	str	r0, [r7, #28]
 80066be:	e008      	b.n	80066d2 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80066c0:	69bb      	ldr	r3, [r7, #24]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d105      	bne.n	80066d2 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80066c6:	2200      	movs	r2, #0
 80066c8:	68b9      	ldr	r1, [r7, #8]
 80066ca:	68f8      	ldr	r0, [r7, #12]
 80066cc:	f000 fa9c 	bl	8006c08 <xQueueGenericCreate>
 80066d0:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80066d2:	69fb      	ldr	r3, [r7, #28]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d00c      	beq.n	80066f2 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d003      	beq.n	80066e6 <osMessageQueueNew+0xd0>
        name = attr->name;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	617b      	str	r3, [r7, #20]
 80066e4:	e001      	b.n	80066ea <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80066e6:	2300      	movs	r3, #0
 80066e8:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80066ea:	6979      	ldr	r1, [r7, #20]
 80066ec:	69f8      	ldr	r0, [r7, #28]
 80066ee:	f000 fef3 	bl	80074d8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80066f2:	69fb      	ldr	r3, [r7, #28]
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3720      	adds	r7, #32
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b088      	sub	sp, #32
 8006700:	af00      	add	r7, sp, #0
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	60b9      	str	r1, [r7, #8]
 8006706:	603b      	str	r3, [r7, #0]
 8006708:	4613      	mov	r3, r2
 800670a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006710:	2300      	movs	r3, #0
 8006712:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006714:	f3ef 8305 	mrs	r3, IPSR
 8006718:	617b      	str	r3, [r7, #20]
  return(result);
 800671a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800671c:	2b00      	cmp	r3, #0
 800671e:	d028      	beq.n	8006772 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006720:	69bb      	ldr	r3, [r7, #24]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d005      	beq.n	8006732 <osMessageQueuePut+0x36>
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d002      	beq.n	8006732 <osMessageQueuePut+0x36>
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d003      	beq.n	800673a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8006732:	f06f 0303 	mvn.w	r3, #3
 8006736:	61fb      	str	r3, [r7, #28]
 8006738:	e038      	b.n	80067ac <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800673a:	2300      	movs	r3, #0
 800673c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800673e:	f107 0210 	add.w	r2, r7, #16
 8006742:	2300      	movs	r3, #0
 8006744:	68b9      	ldr	r1, [r7, #8]
 8006746:	69b8      	ldr	r0, [r7, #24]
 8006748:	f000 fbba 	bl	8006ec0 <xQueueGenericSendFromISR>
 800674c:	4603      	mov	r3, r0
 800674e:	2b01      	cmp	r3, #1
 8006750:	d003      	beq.n	800675a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8006752:	f06f 0302 	mvn.w	r3, #2
 8006756:	61fb      	str	r3, [r7, #28]
 8006758:	e028      	b.n	80067ac <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d025      	beq.n	80067ac <osMessageQueuePut+0xb0>
 8006760:	4b15      	ldr	r3, [pc, #84]	; (80067b8 <osMessageQueuePut+0xbc>)
 8006762:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006766:	601a      	str	r2, [r3, #0]
 8006768:	f3bf 8f4f 	dsb	sy
 800676c:	f3bf 8f6f 	isb	sy
 8006770:	e01c      	b.n	80067ac <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006772:	69bb      	ldr	r3, [r7, #24]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d002      	beq.n	800677e <osMessageQueuePut+0x82>
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d103      	bne.n	8006786 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800677e:	f06f 0303 	mvn.w	r3, #3
 8006782:	61fb      	str	r3, [r7, #28]
 8006784:	e012      	b.n	80067ac <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006786:	2300      	movs	r3, #0
 8006788:	683a      	ldr	r2, [r7, #0]
 800678a:	68b9      	ldr	r1, [r7, #8]
 800678c:	69b8      	ldr	r0, [r7, #24]
 800678e:	f000 fa99 	bl	8006cc4 <xQueueGenericSend>
 8006792:	4603      	mov	r3, r0
 8006794:	2b01      	cmp	r3, #1
 8006796:	d009      	beq.n	80067ac <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d003      	beq.n	80067a6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800679e:	f06f 0301 	mvn.w	r3, #1
 80067a2:	61fb      	str	r3, [r7, #28]
 80067a4:	e002      	b.n	80067ac <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80067a6:	f06f 0302 	mvn.w	r3, #2
 80067aa:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80067ac:	69fb      	ldr	r3, [r7, #28]
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3720      	adds	r7, #32
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}
 80067b6:	bf00      	nop
 80067b8:	e000ed04 	.word	0xe000ed04

080067bc <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80067bc:	b580      	push	{r7, lr}
 80067be:	b088      	sub	sp, #32
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	60f8      	str	r0, [r7, #12]
 80067c4:	60b9      	str	r1, [r7, #8]
 80067c6:	607a      	str	r2, [r7, #4]
 80067c8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80067ce:	2300      	movs	r3, #0
 80067d0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80067d2:	f3ef 8305 	mrs	r3, IPSR
 80067d6:	617b      	str	r3, [r7, #20]
  return(result);
 80067d8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d028      	beq.n	8006830 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80067de:	69bb      	ldr	r3, [r7, #24]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d005      	beq.n	80067f0 <osMessageQueueGet+0x34>
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d002      	beq.n	80067f0 <osMessageQueueGet+0x34>
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d003      	beq.n	80067f8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80067f0:	f06f 0303 	mvn.w	r3, #3
 80067f4:	61fb      	str	r3, [r7, #28]
 80067f6:	e037      	b.n	8006868 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80067f8:	2300      	movs	r3, #0
 80067fa:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80067fc:	f107 0310 	add.w	r3, r7, #16
 8006800:	461a      	mov	r2, r3
 8006802:	68b9      	ldr	r1, [r7, #8]
 8006804:	69b8      	ldr	r0, [r7, #24]
 8006806:	f000 fcd7 	bl	80071b8 <xQueueReceiveFromISR>
 800680a:	4603      	mov	r3, r0
 800680c:	2b01      	cmp	r3, #1
 800680e:	d003      	beq.n	8006818 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8006810:	f06f 0302 	mvn.w	r3, #2
 8006814:	61fb      	str	r3, [r7, #28]
 8006816:	e027      	b.n	8006868 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d024      	beq.n	8006868 <osMessageQueueGet+0xac>
 800681e:	4b15      	ldr	r3, [pc, #84]	; (8006874 <osMessageQueueGet+0xb8>)
 8006820:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006824:	601a      	str	r2, [r3, #0]
 8006826:	f3bf 8f4f 	dsb	sy
 800682a:	f3bf 8f6f 	isb	sy
 800682e:	e01b      	b.n	8006868 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006830:	69bb      	ldr	r3, [r7, #24]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d002      	beq.n	800683c <osMessageQueueGet+0x80>
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d103      	bne.n	8006844 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800683c:	f06f 0303 	mvn.w	r3, #3
 8006840:	61fb      	str	r3, [r7, #28]
 8006842:	e011      	b.n	8006868 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006844:	683a      	ldr	r2, [r7, #0]
 8006846:	68b9      	ldr	r1, [r7, #8]
 8006848:	69b8      	ldr	r0, [r7, #24]
 800684a:	f000 fbd5 	bl	8006ff8 <xQueueReceive>
 800684e:	4603      	mov	r3, r0
 8006850:	2b01      	cmp	r3, #1
 8006852:	d009      	beq.n	8006868 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d003      	beq.n	8006862 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800685a:	f06f 0301 	mvn.w	r3, #1
 800685e:	61fb      	str	r3, [r7, #28]
 8006860:	e002      	b.n	8006868 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8006862:	f06f 0302 	mvn.w	r3, #2
 8006866:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8006868:	69fb      	ldr	r3, [r7, #28]
}
 800686a:	4618      	mov	r0, r3
 800686c:	3720      	adds	r7, #32
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop
 8006874:	e000ed04 	.word	0xe000ed04

08006878 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006878:	b480      	push	{r7}
 800687a:	b085      	sub	sp, #20
 800687c:	af00      	add	r7, sp, #0
 800687e:	60f8      	str	r0, [r7, #12]
 8006880:	60b9      	str	r1, [r7, #8]
 8006882:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	4a07      	ldr	r2, [pc, #28]	; (80068a4 <vApplicationGetIdleTaskMemory+0x2c>)
 8006888:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	4a06      	ldr	r2, [pc, #24]	; (80068a8 <vApplicationGetIdleTaskMemory+0x30>)
 800688e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2280      	movs	r2, #128	; 0x80
 8006894:	601a      	str	r2, [r3, #0]
}
 8006896:	bf00      	nop
 8006898:	3714      	adds	r7, #20
 800689a:	46bd      	mov	sp, r7
 800689c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a0:	4770      	bx	lr
 80068a2:	bf00      	nop
 80068a4:	20000564 	.word	0x20000564
 80068a8:	200005c0 	.word	0x200005c0

080068ac <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80068ac:	b480      	push	{r7}
 80068ae:	b085      	sub	sp, #20
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	60f8      	str	r0, [r7, #12]
 80068b4:	60b9      	str	r1, [r7, #8]
 80068b6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	4a07      	ldr	r2, [pc, #28]	; (80068d8 <vApplicationGetTimerTaskMemory+0x2c>)
 80068bc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	4a06      	ldr	r2, [pc, #24]	; (80068dc <vApplicationGetTimerTaskMemory+0x30>)
 80068c2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80068ca:	601a      	str	r2, [r3, #0]
}
 80068cc:	bf00      	nop
 80068ce:	3714      	adds	r7, #20
 80068d0:	46bd      	mov	sp, r7
 80068d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d6:	4770      	bx	lr
 80068d8:	200007c0 	.word	0x200007c0
 80068dc:	2000081c 	.word	0x2000081c

080068e0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80068e0:	b480      	push	{r7}
 80068e2:	b083      	sub	sp, #12
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f103 0208 	add.w	r2, r3, #8
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f04f 32ff 	mov.w	r2, #4294967295
 80068f8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f103 0208 	add.w	r2, r3, #8
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f103 0208 	add.w	r2, r3, #8
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2200      	movs	r2, #0
 8006912:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006914:	bf00      	nop
 8006916:	370c      	adds	r7, #12
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr

08006920 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006920:	b480      	push	{r7}
 8006922:	b083      	sub	sp, #12
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2200      	movs	r2, #0
 800692c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800692e:	bf00      	nop
 8006930:	370c      	adds	r7, #12
 8006932:	46bd      	mov	sp, r7
 8006934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006938:	4770      	bx	lr

0800693a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800693a:	b480      	push	{r7}
 800693c:	b085      	sub	sp, #20
 800693e:	af00      	add	r7, sp, #0
 8006940:	6078      	str	r0, [r7, #4]
 8006942:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	68fa      	ldr	r2, [r7, #12]
 800694e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	689a      	ldr	r2, [r3, #8]
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	683a      	ldr	r2, [r7, #0]
 800695e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	683a      	ldr	r2, [r7, #0]
 8006964:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	687a      	ldr	r2, [r7, #4]
 800696a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	1c5a      	adds	r2, r3, #1
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	601a      	str	r2, [r3, #0]
}
 8006976:	bf00      	nop
 8006978:	3714      	adds	r7, #20
 800697a:	46bd      	mov	sp, r7
 800697c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006980:	4770      	bx	lr

08006982 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006982:	b480      	push	{r7}
 8006984:	b085      	sub	sp, #20
 8006986:	af00      	add	r7, sp, #0
 8006988:	6078      	str	r0, [r7, #4]
 800698a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006998:	d103      	bne.n	80069a2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	691b      	ldr	r3, [r3, #16]
 800699e:	60fb      	str	r3, [r7, #12]
 80069a0:	e00c      	b.n	80069bc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	3308      	adds	r3, #8
 80069a6:	60fb      	str	r3, [r7, #12]
 80069a8:	e002      	b.n	80069b0 <vListInsert+0x2e>
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	60fb      	str	r3, [r7, #12]
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	68ba      	ldr	r2, [r7, #8]
 80069b8:	429a      	cmp	r2, r3
 80069ba:	d2f6      	bcs.n	80069aa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	685a      	ldr	r2, [r3, #4]
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	683a      	ldr	r2, [r7, #0]
 80069ca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	68fa      	ldr	r2, [r7, #12]
 80069d0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	683a      	ldr	r2, [r7, #0]
 80069d6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	1c5a      	adds	r2, r3, #1
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	601a      	str	r2, [r3, #0]
}
 80069e8:	bf00      	nop
 80069ea:	3714      	adds	r7, #20
 80069ec:	46bd      	mov	sp, r7
 80069ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f2:	4770      	bx	lr

080069f4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80069f4:	b480      	push	{r7}
 80069f6:	b085      	sub	sp, #20
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	691b      	ldr	r3, [r3, #16]
 8006a00:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	687a      	ldr	r2, [r7, #4]
 8006a08:	6892      	ldr	r2, [r2, #8]
 8006a0a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	687a      	ldr	r2, [r7, #4]
 8006a12:	6852      	ldr	r2, [r2, #4]
 8006a14:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	687a      	ldr	r2, [r7, #4]
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	d103      	bne.n	8006a28 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	689a      	ldr	r2, [r3, #8]
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	1e5a      	subs	r2, r3, #1
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3714      	adds	r7, #20
 8006a40:	46bd      	mov	sp, r7
 8006a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a46:	4770      	bx	lr

08006a48 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
 8006a50:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d10a      	bne.n	8006a72 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a60:	f383 8811 	msr	BASEPRI, r3
 8006a64:	f3bf 8f6f 	isb	sy
 8006a68:	f3bf 8f4f 	dsb	sy
 8006a6c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006a6e:	bf00      	nop
 8006a70:	e7fe      	b.n	8006a70 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006a72:	f002 f9af 	bl	8008dd4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681a      	ldr	r2, [r3, #0]
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a7e:	68f9      	ldr	r1, [r7, #12]
 8006a80:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006a82:	fb01 f303 	mul.w	r3, r1, r3
 8006a86:	441a      	add	r2, r3
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681a      	ldr	r2, [r3, #0]
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681a      	ldr	r2, [r3, #0]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006aa2:	3b01      	subs	r3, #1
 8006aa4:	68f9      	ldr	r1, [r7, #12]
 8006aa6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006aa8:	fb01 f303 	mul.w	r3, r1, r3
 8006aac:	441a      	add	r2, r3
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	22ff      	movs	r2, #255	; 0xff
 8006ab6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	22ff      	movs	r2, #255	; 0xff
 8006abe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d114      	bne.n	8006af2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	691b      	ldr	r3, [r3, #16]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d01a      	beq.n	8006b06 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	3310      	adds	r3, #16
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	f001 fa61 	bl	8007f9c <xTaskRemoveFromEventList>
 8006ada:	4603      	mov	r3, r0
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d012      	beq.n	8006b06 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006ae0:	4b0c      	ldr	r3, [pc, #48]	; (8006b14 <xQueueGenericReset+0xcc>)
 8006ae2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ae6:	601a      	str	r2, [r3, #0]
 8006ae8:	f3bf 8f4f 	dsb	sy
 8006aec:	f3bf 8f6f 	isb	sy
 8006af0:	e009      	b.n	8006b06 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	3310      	adds	r3, #16
 8006af6:	4618      	mov	r0, r3
 8006af8:	f7ff fef2 	bl	80068e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	3324      	adds	r3, #36	; 0x24
 8006b00:	4618      	mov	r0, r3
 8006b02:	f7ff feed 	bl	80068e0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006b06:	f002 f995 	bl	8008e34 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006b0a:	2301      	movs	r3, #1
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3710      	adds	r7, #16
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}
 8006b14:	e000ed04 	.word	0xe000ed04

08006b18 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b08e      	sub	sp, #56	; 0x38
 8006b1c:	af02      	add	r7, sp, #8
 8006b1e:	60f8      	str	r0, [r7, #12]
 8006b20:	60b9      	str	r1, [r7, #8]
 8006b22:	607a      	str	r2, [r7, #4]
 8006b24:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d10a      	bne.n	8006b42 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b30:	f383 8811 	msr	BASEPRI, r3
 8006b34:	f3bf 8f6f 	isb	sy
 8006b38:	f3bf 8f4f 	dsb	sy
 8006b3c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006b3e:	bf00      	nop
 8006b40:	e7fe      	b.n	8006b40 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d10a      	bne.n	8006b5e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b4c:	f383 8811 	msr	BASEPRI, r3
 8006b50:	f3bf 8f6f 	isb	sy
 8006b54:	f3bf 8f4f 	dsb	sy
 8006b58:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006b5a:	bf00      	nop
 8006b5c:	e7fe      	b.n	8006b5c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d002      	beq.n	8006b6a <xQueueGenericCreateStatic+0x52>
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d001      	beq.n	8006b6e <xQueueGenericCreateStatic+0x56>
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e000      	b.n	8006b70 <xQueueGenericCreateStatic+0x58>
 8006b6e:	2300      	movs	r3, #0
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d10a      	bne.n	8006b8a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b78:	f383 8811 	msr	BASEPRI, r3
 8006b7c:	f3bf 8f6f 	isb	sy
 8006b80:	f3bf 8f4f 	dsb	sy
 8006b84:	623b      	str	r3, [r7, #32]
}
 8006b86:	bf00      	nop
 8006b88:	e7fe      	b.n	8006b88 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d102      	bne.n	8006b96 <xQueueGenericCreateStatic+0x7e>
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d101      	bne.n	8006b9a <xQueueGenericCreateStatic+0x82>
 8006b96:	2301      	movs	r3, #1
 8006b98:	e000      	b.n	8006b9c <xQueueGenericCreateStatic+0x84>
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d10a      	bne.n	8006bb6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ba4:	f383 8811 	msr	BASEPRI, r3
 8006ba8:	f3bf 8f6f 	isb	sy
 8006bac:	f3bf 8f4f 	dsb	sy
 8006bb0:	61fb      	str	r3, [r7, #28]
}
 8006bb2:	bf00      	nop
 8006bb4:	e7fe      	b.n	8006bb4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006bb6:	2350      	movs	r3, #80	; 0x50
 8006bb8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	2b50      	cmp	r3, #80	; 0x50
 8006bbe:	d00a      	beq.n	8006bd6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bc4:	f383 8811 	msr	BASEPRI, r3
 8006bc8:	f3bf 8f6f 	isb	sy
 8006bcc:	f3bf 8f4f 	dsb	sy
 8006bd0:	61bb      	str	r3, [r7, #24]
}
 8006bd2:	bf00      	nop
 8006bd4:	e7fe      	b.n	8006bd4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006bd6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d00d      	beq.n	8006bfe <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006be4:	2201      	movs	r2, #1
 8006be6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006bea:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006bee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bf0:	9300      	str	r3, [sp, #0]
 8006bf2:	4613      	mov	r3, r2
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	68b9      	ldr	r1, [r7, #8]
 8006bf8:	68f8      	ldr	r0, [r7, #12]
 8006bfa:	f000 f83f 	bl	8006c7c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006bfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3730      	adds	r7, #48	; 0x30
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}

08006c08 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b08a      	sub	sp, #40	; 0x28
 8006c0c:	af02      	add	r7, sp, #8
 8006c0e:	60f8      	str	r0, [r7, #12]
 8006c10:	60b9      	str	r1, [r7, #8]
 8006c12:	4613      	mov	r3, r2
 8006c14:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d10a      	bne.n	8006c32 <xQueueGenericCreate+0x2a>
	__asm volatile
 8006c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c20:	f383 8811 	msr	BASEPRI, r3
 8006c24:	f3bf 8f6f 	isb	sy
 8006c28:	f3bf 8f4f 	dsb	sy
 8006c2c:	613b      	str	r3, [r7, #16]
}
 8006c2e:	bf00      	nop
 8006c30:	e7fe      	b.n	8006c30 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	68ba      	ldr	r2, [r7, #8]
 8006c36:	fb02 f303 	mul.w	r3, r2, r3
 8006c3a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006c3c:	69fb      	ldr	r3, [r7, #28]
 8006c3e:	3350      	adds	r3, #80	; 0x50
 8006c40:	4618      	mov	r0, r3
 8006c42:	f002 f9e9 	bl	8009018 <pvPortMalloc>
 8006c46:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006c48:	69bb      	ldr	r3, [r7, #24]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d011      	beq.n	8006c72 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006c4e:	69bb      	ldr	r3, [r7, #24]
 8006c50:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	3350      	adds	r3, #80	; 0x50
 8006c56:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006c58:	69bb      	ldr	r3, [r7, #24]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006c60:	79fa      	ldrb	r2, [r7, #7]
 8006c62:	69bb      	ldr	r3, [r7, #24]
 8006c64:	9300      	str	r3, [sp, #0]
 8006c66:	4613      	mov	r3, r2
 8006c68:	697a      	ldr	r2, [r7, #20]
 8006c6a:	68b9      	ldr	r1, [r7, #8]
 8006c6c:	68f8      	ldr	r0, [r7, #12]
 8006c6e:	f000 f805 	bl	8006c7c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006c72:	69bb      	ldr	r3, [r7, #24]
	}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3720      	adds	r7, #32
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}

08006c7c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b084      	sub	sp, #16
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	60b9      	str	r1, [r7, #8]
 8006c86:	607a      	str	r2, [r7, #4]
 8006c88:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d103      	bne.n	8006c98 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006c90:	69bb      	ldr	r3, [r7, #24]
 8006c92:	69ba      	ldr	r2, [r7, #24]
 8006c94:	601a      	str	r2, [r3, #0]
 8006c96:	e002      	b.n	8006c9e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006c98:	69bb      	ldr	r3, [r7, #24]
 8006c9a:	687a      	ldr	r2, [r7, #4]
 8006c9c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006c9e:	69bb      	ldr	r3, [r7, #24]
 8006ca0:	68fa      	ldr	r2, [r7, #12]
 8006ca2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006ca4:	69bb      	ldr	r3, [r7, #24]
 8006ca6:	68ba      	ldr	r2, [r7, #8]
 8006ca8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006caa:	2101      	movs	r1, #1
 8006cac:	69b8      	ldr	r0, [r7, #24]
 8006cae:	f7ff fecb 	bl	8006a48 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006cb2:	69bb      	ldr	r3, [r7, #24]
 8006cb4:	78fa      	ldrb	r2, [r7, #3]
 8006cb6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006cba:	bf00      	nop
 8006cbc:	3710      	adds	r7, #16
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
	...

08006cc4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b08e      	sub	sp, #56	; 0x38
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	60b9      	str	r1, [r7, #8]
 8006cce:	607a      	str	r2, [r7, #4]
 8006cd0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d10a      	bne.n	8006cf6 <xQueueGenericSend+0x32>
	__asm volatile
 8006ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ce4:	f383 8811 	msr	BASEPRI, r3
 8006ce8:	f3bf 8f6f 	isb	sy
 8006cec:	f3bf 8f4f 	dsb	sy
 8006cf0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006cf2:	bf00      	nop
 8006cf4:	e7fe      	b.n	8006cf4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d103      	bne.n	8006d04 <xQueueGenericSend+0x40>
 8006cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d101      	bne.n	8006d08 <xQueueGenericSend+0x44>
 8006d04:	2301      	movs	r3, #1
 8006d06:	e000      	b.n	8006d0a <xQueueGenericSend+0x46>
 8006d08:	2300      	movs	r3, #0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d10a      	bne.n	8006d24 <xQueueGenericSend+0x60>
	__asm volatile
 8006d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d12:	f383 8811 	msr	BASEPRI, r3
 8006d16:	f3bf 8f6f 	isb	sy
 8006d1a:	f3bf 8f4f 	dsb	sy
 8006d1e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006d20:	bf00      	nop
 8006d22:	e7fe      	b.n	8006d22 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	2b02      	cmp	r3, #2
 8006d28:	d103      	bne.n	8006d32 <xQueueGenericSend+0x6e>
 8006d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d2e:	2b01      	cmp	r3, #1
 8006d30:	d101      	bne.n	8006d36 <xQueueGenericSend+0x72>
 8006d32:	2301      	movs	r3, #1
 8006d34:	e000      	b.n	8006d38 <xQueueGenericSend+0x74>
 8006d36:	2300      	movs	r3, #0
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d10a      	bne.n	8006d52 <xQueueGenericSend+0x8e>
	__asm volatile
 8006d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d40:	f383 8811 	msr	BASEPRI, r3
 8006d44:	f3bf 8f6f 	isb	sy
 8006d48:	f3bf 8f4f 	dsb	sy
 8006d4c:	623b      	str	r3, [r7, #32]
}
 8006d4e:	bf00      	nop
 8006d50:	e7fe      	b.n	8006d50 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006d52:	f001 fae1 	bl	8008318 <xTaskGetSchedulerState>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d102      	bne.n	8006d62 <xQueueGenericSend+0x9e>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d101      	bne.n	8006d66 <xQueueGenericSend+0xa2>
 8006d62:	2301      	movs	r3, #1
 8006d64:	e000      	b.n	8006d68 <xQueueGenericSend+0xa4>
 8006d66:	2300      	movs	r3, #0
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d10a      	bne.n	8006d82 <xQueueGenericSend+0xbe>
	__asm volatile
 8006d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d70:	f383 8811 	msr	BASEPRI, r3
 8006d74:	f3bf 8f6f 	isb	sy
 8006d78:	f3bf 8f4f 	dsb	sy
 8006d7c:	61fb      	str	r3, [r7, #28]
}
 8006d7e:	bf00      	nop
 8006d80:	e7fe      	b.n	8006d80 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006d82:	f002 f827 	bl	8008dd4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d8e:	429a      	cmp	r2, r3
 8006d90:	d302      	bcc.n	8006d98 <xQueueGenericSend+0xd4>
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	2b02      	cmp	r3, #2
 8006d96:	d129      	bne.n	8006dec <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006d98:	683a      	ldr	r2, [r7, #0]
 8006d9a:	68b9      	ldr	r1, [r7, #8]
 8006d9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d9e:	f000 fa8b 	bl	80072b8 <prvCopyDataToQueue>
 8006da2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d010      	beq.n	8006dce <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dae:	3324      	adds	r3, #36	; 0x24
 8006db0:	4618      	mov	r0, r3
 8006db2:	f001 f8f3 	bl	8007f9c <xTaskRemoveFromEventList>
 8006db6:	4603      	mov	r3, r0
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d013      	beq.n	8006de4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006dbc:	4b3f      	ldr	r3, [pc, #252]	; (8006ebc <xQueueGenericSend+0x1f8>)
 8006dbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006dc2:	601a      	str	r2, [r3, #0]
 8006dc4:	f3bf 8f4f 	dsb	sy
 8006dc8:	f3bf 8f6f 	isb	sy
 8006dcc:	e00a      	b.n	8006de4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006dce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d007      	beq.n	8006de4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006dd4:	4b39      	ldr	r3, [pc, #228]	; (8006ebc <xQueueGenericSend+0x1f8>)
 8006dd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006dda:	601a      	str	r2, [r3, #0]
 8006ddc:	f3bf 8f4f 	dsb	sy
 8006de0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006de4:	f002 f826 	bl	8008e34 <vPortExitCritical>
				return pdPASS;
 8006de8:	2301      	movs	r3, #1
 8006dea:	e063      	b.n	8006eb4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d103      	bne.n	8006dfa <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006df2:	f002 f81f 	bl	8008e34 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006df6:	2300      	movs	r3, #0
 8006df8:	e05c      	b.n	8006eb4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006dfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d106      	bne.n	8006e0e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006e00:	f107 0314 	add.w	r3, r7, #20
 8006e04:	4618      	mov	r0, r3
 8006e06:	f001 f92d 	bl	8008064 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006e0e:	f002 f811 	bl	8008e34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006e12:	f000 fe9f 	bl	8007b54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006e16:	f001 ffdd 	bl	8008dd4 <vPortEnterCritical>
 8006e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e1c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006e20:	b25b      	sxtb	r3, r3
 8006e22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e26:	d103      	bne.n	8006e30 <xQueueGenericSend+0x16c>
 8006e28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e32:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e36:	b25b      	sxtb	r3, r3
 8006e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e3c:	d103      	bne.n	8006e46 <xQueueGenericSend+0x182>
 8006e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e40:	2200      	movs	r2, #0
 8006e42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e46:	f001 fff5 	bl	8008e34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006e4a:	1d3a      	adds	r2, r7, #4
 8006e4c:	f107 0314 	add.w	r3, r7, #20
 8006e50:	4611      	mov	r1, r2
 8006e52:	4618      	mov	r0, r3
 8006e54:	f001 f91c 	bl	8008090 <xTaskCheckForTimeOut>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d124      	bne.n	8006ea8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006e5e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e60:	f000 fb22 	bl	80074a8 <prvIsQueueFull>
 8006e64:	4603      	mov	r3, r0
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d018      	beq.n	8006e9c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e6c:	3310      	adds	r3, #16
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	4611      	mov	r1, r2
 8006e72:	4618      	mov	r0, r3
 8006e74:	f001 f842 	bl	8007efc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006e78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e7a:	f000 faad 	bl	80073d8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006e7e:	f000 fe77 	bl	8007b70 <xTaskResumeAll>
 8006e82:	4603      	mov	r3, r0
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	f47f af7c 	bne.w	8006d82 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006e8a:	4b0c      	ldr	r3, [pc, #48]	; (8006ebc <xQueueGenericSend+0x1f8>)
 8006e8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e90:	601a      	str	r2, [r3, #0]
 8006e92:	f3bf 8f4f 	dsb	sy
 8006e96:	f3bf 8f6f 	isb	sy
 8006e9a:	e772      	b.n	8006d82 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006e9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e9e:	f000 fa9b 	bl	80073d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006ea2:	f000 fe65 	bl	8007b70 <xTaskResumeAll>
 8006ea6:	e76c      	b.n	8006d82 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006ea8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006eaa:	f000 fa95 	bl	80073d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006eae:	f000 fe5f 	bl	8007b70 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006eb2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3738      	adds	r7, #56	; 0x38
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}
 8006ebc:	e000ed04 	.word	0xe000ed04

08006ec0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b090      	sub	sp, #64	; 0x40
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	60f8      	str	r0, [r7, #12]
 8006ec8:	60b9      	str	r1, [r7, #8]
 8006eca:	607a      	str	r2, [r7, #4]
 8006ecc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d10a      	bne.n	8006eee <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006ed8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006edc:	f383 8811 	msr	BASEPRI, r3
 8006ee0:	f3bf 8f6f 	isb	sy
 8006ee4:	f3bf 8f4f 	dsb	sy
 8006ee8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006eea:	bf00      	nop
 8006eec:	e7fe      	b.n	8006eec <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d103      	bne.n	8006efc <xQueueGenericSendFromISR+0x3c>
 8006ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d101      	bne.n	8006f00 <xQueueGenericSendFromISR+0x40>
 8006efc:	2301      	movs	r3, #1
 8006efe:	e000      	b.n	8006f02 <xQueueGenericSendFromISR+0x42>
 8006f00:	2300      	movs	r3, #0
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d10a      	bne.n	8006f1c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f0a:	f383 8811 	msr	BASEPRI, r3
 8006f0e:	f3bf 8f6f 	isb	sy
 8006f12:	f3bf 8f4f 	dsb	sy
 8006f16:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006f18:	bf00      	nop
 8006f1a:	e7fe      	b.n	8006f1a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	2b02      	cmp	r3, #2
 8006f20:	d103      	bne.n	8006f2a <xQueueGenericSendFromISR+0x6a>
 8006f22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d101      	bne.n	8006f2e <xQueueGenericSendFromISR+0x6e>
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	e000      	b.n	8006f30 <xQueueGenericSendFromISR+0x70>
 8006f2e:	2300      	movs	r3, #0
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d10a      	bne.n	8006f4a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f38:	f383 8811 	msr	BASEPRI, r3
 8006f3c:	f3bf 8f6f 	isb	sy
 8006f40:	f3bf 8f4f 	dsb	sy
 8006f44:	623b      	str	r3, [r7, #32]
}
 8006f46:	bf00      	nop
 8006f48:	e7fe      	b.n	8006f48 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006f4a:	f002 f825 	bl	8008f98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006f4e:	f3ef 8211 	mrs	r2, BASEPRI
 8006f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f56:	f383 8811 	msr	BASEPRI, r3
 8006f5a:	f3bf 8f6f 	isb	sy
 8006f5e:	f3bf 8f4f 	dsb	sy
 8006f62:	61fa      	str	r2, [r7, #28]
 8006f64:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006f66:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006f68:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d302      	bcc.n	8006f7c <xQueueGenericSendFromISR+0xbc>
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	2b02      	cmp	r3, #2
 8006f7a:	d12f      	bne.n	8006fdc <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f8a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006f8c:	683a      	ldr	r2, [r7, #0]
 8006f8e:	68b9      	ldr	r1, [r7, #8]
 8006f90:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006f92:	f000 f991 	bl	80072b8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006f96:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f9e:	d112      	bne.n	8006fc6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d016      	beq.n	8006fd6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006faa:	3324      	adds	r3, #36	; 0x24
 8006fac:	4618      	mov	r0, r3
 8006fae:	f000 fff5 	bl	8007f9c <xTaskRemoveFromEventList>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d00e      	beq.n	8006fd6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d00b      	beq.n	8006fd6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	601a      	str	r2, [r3, #0]
 8006fc4:	e007      	b.n	8006fd6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006fc6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006fca:	3301      	adds	r3, #1
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	b25a      	sxtb	r2, r3
 8006fd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006fda:	e001      	b.n	8006fe0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fe0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fe2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006fea:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006fec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3740      	adds	r7, #64	; 0x40
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}
	...

08006ff8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b08c      	sub	sp, #48	; 0x30
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	60b9      	str	r1, [r7, #8]
 8007002:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007004:	2300      	movs	r3, #0
 8007006:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800700c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800700e:	2b00      	cmp	r3, #0
 8007010:	d10a      	bne.n	8007028 <xQueueReceive+0x30>
	__asm volatile
 8007012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007016:	f383 8811 	msr	BASEPRI, r3
 800701a:	f3bf 8f6f 	isb	sy
 800701e:	f3bf 8f4f 	dsb	sy
 8007022:	623b      	str	r3, [r7, #32]
}
 8007024:	bf00      	nop
 8007026:	e7fe      	b.n	8007026 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d103      	bne.n	8007036 <xQueueReceive+0x3e>
 800702e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007032:	2b00      	cmp	r3, #0
 8007034:	d101      	bne.n	800703a <xQueueReceive+0x42>
 8007036:	2301      	movs	r3, #1
 8007038:	e000      	b.n	800703c <xQueueReceive+0x44>
 800703a:	2300      	movs	r3, #0
 800703c:	2b00      	cmp	r3, #0
 800703e:	d10a      	bne.n	8007056 <xQueueReceive+0x5e>
	__asm volatile
 8007040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007044:	f383 8811 	msr	BASEPRI, r3
 8007048:	f3bf 8f6f 	isb	sy
 800704c:	f3bf 8f4f 	dsb	sy
 8007050:	61fb      	str	r3, [r7, #28]
}
 8007052:	bf00      	nop
 8007054:	e7fe      	b.n	8007054 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007056:	f001 f95f 	bl	8008318 <xTaskGetSchedulerState>
 800705a:	4603      	mov	r3, r0
 800705c:	2b00      	cmp	r3, #0
 800705e:	d102      	bne.n	8007066 <xQueueReceive+0x6e>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d101      	bne.n	800706a <xQueueReceive+0x72>
 8007066:	2301      	movs	r3, #1
 8007068:	e000      	b.n	800706c <xQueueReceive+0x74>
 800706a:	2300      	movs	r3, #0
 800706c:	2b00      	cmp	r3, #0
 800706e:	d10a      	bne.n	8007086 <xQueueReceive+0x8e>
	__asm volatile
 8007070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007074:	f383 8811 	msr	BASEPRI, r3
 8007078:	f3bf 8f6f 	isb	sy
 800707c:	f3bf 8f4f 	dsb	sy
 8007080:	61bb      	str	r3, [r7, #24]
}
 8007082:	bf00      	nop
 8007084:	e7fe      	b.n	8007084 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007086:	f001 fea5 	bl	8008dd4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800708a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800708c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800708e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007092:	2b00      	cmp	r3, #0
 8007094:	d01f      	beq.n	80070d6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007096:	68b9      	ldr	r1, [r7, #8]
 8007098:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800709a:	f000 f977 	bl	800738c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800709e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070a0:	1e5a      	subs	r2, r3, #1
 80070a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070a4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80070a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070a8:	691b      	ldr	r3, [r3, #16]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d00f      	beq.n	80070ce <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80070ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070b0:	3310      	adds	r3, #16
 80070b2:	4618      	mov	r0, r3
 80070b4:	f000 ff72 	bl	8007f9c <xTaskRemoveFromEventList>
 80070b8:	4603      	mov	r3, r0
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d007      	beq.n	80070ce <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80070be:	4b3d      	ldr	r3, [pc, #244]	; (80071b4 <xQueueReceive+0x1bc>)
 80070c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070c4:	601a      	str	r2, [r3, #0]
 80070c6:	f3bf 8f4f 	dsb	sy
 80070ca:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80070ce:	f001 feb1 	bl	8008e34 <vPortExitCritical>
				return pdPASS;
 80070d2:	2301      	movs	r3, #1
 80070d4:	e069      	b.n	80071aa <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d103      	bne.n	80070e4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80070dc:	f001 feaa 	bl	8008e34 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80070e0:	2300      	movs	r3, #0
 80070e2:	e062      	b.n	80071aa <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80070e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d106      	bne.n	80070f8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80070ea:	f107 0310 	add.w	r3, r7, #16
 80070ee:	4618      	mov	r0, r3
 80070f0:	f000 ffb8 	bl	8008064 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80070f4:	2301      	movs	r3, #1
 80070f6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80070f8:	f001 fe9c 	bl	8008e34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80070fc:	f000 fd2a 	bl	8007b54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007100:	f001 fe68 	bl	8008dd4 <vPortEnterCritical>
 8007104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007106:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800710a:	b25b      	sxtb	r3, r3
 800710c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007110:	d103      	bne.n	800711a <xQueueReceive+0x122>
 8007112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007114:	2200      	movs	r2, #0
 8007116:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800711a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800711c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007120:	b25b      	sxtb	r3, r3
 8007122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007126:	d103      	bne.n	8007130 <xQueueReceive+0x138>
 8007128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800712a:	2200      	movs	r2, #0
 800712c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007130:	f001 fe80 	bl	8008e34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007134:	1d3a      	adds	r2, r7, #4
 8007136:	f107 0310 	add.w	r3, r7, #16
 800713a:	4611      	mov	r1, r2
 800713c:	4618      	mov	r0, r3
 800713e:	f000 ffa7 	bl	8008090 <xTaskCheckForTimeOut>
 8007142:	4603      	mov	r3, r0
 8007144:	2b00      	cmp	r3, #0
 8007146:	d123      	bne.n	8007190 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007148:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800714a:	f000 f997 	bl	800747c <prvIsQueueEmpty>
 800714e:	4603      	mov	r3, r0
 8007150:	2b00      	cmp	r3, #0
 8007152:	d017      	beq.n	8007184 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007156:	3324      	adds	r3, #36	; 0x24
 8007158:	687a      	ldr	r2, [r7, #4]
 800715a:	4611      	mov	r1, r2
 800715c:	4618      	mov	r0, r3
 800715e:	f000 fecd 	bl	8007efc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007162:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007164:	f000 f938 	bl	80073d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007168:	f000 fd02 	bl	8007b70 <xTaskResumeAll>
 800716c:	4603      	mov	r3, r0
 800716e:	2b00      	cmp	r3, #0
 8007170:	d189      	bne.n	8007086 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007172:	4b10      	ldr	r3, [pc, #64]	; (80071b4 <xQueueReceive+0x1bc>)
 8007174:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007178:	601a      	str	r2, [r3, #0]
 800717a:	f3bf 8f4f 	dsb	sy
 800717e:	f3bf 8f6f 	isb	sy
 8007182:	e780      	b.n	8007086 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007184:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007186:	f000 f927 	bl	80073d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800718a:	f000 fcf1 	bl	8007b70 <xTaskResumeAll>
 800718e:	e77a      	b.n	8007086 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007190:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007192:	f000 f921 	bl	80073d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007196:	f000 fceb 	bl	8007b70 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800719a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800719c:	f000 f96e 	bl	800747c <prvIsQueueEmpty>
 80071a0:	4603      	mov	r3, r0
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	f43f af6f 	beq.w	8007086 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80071a8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3730      	adds	r7, #48	; 0x30
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
 80071b2:	bf00      	nop
 80071b4:	e000ed04 	.word	0xe000ed04

080071b8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b08e      	sub	sp, #56	; 0x38
 80071bc:	af00      	add	r7, sp, #0
 80071be:	60f8      	str	r0, [r7, #12]
 80071c0:	60b9      	str	r1, [r7, #8]
 80071c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80071c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d10a      	bne.n	80071e4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80071ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071d2:	f383 8811 	msr	BASEPRI, r3
 80071d6:	f3bf 8f6f 	isb	sy
 80071da:	f3bf 8f4f 	dsb	sy
 80071de:	623b      	str	r3, [r7, #32]
}
 80071e0:	bf00      	nop
 80071e2:	e7fe      	b.n	80071e2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d103      	bne.n	80071f2 <xQueueReceiveFromISR+0x3a>
 80071ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d101      	bne.n	80071f6 <xQueueReceiveFromISR+0x3e>
 80071f2:	2301      	movs	r3, #1
 80071f4:	e000      	b.n	80071f8 <xQueueReceiveFromISR+0x40>
 80071f6:	2300      	movs	r3, #0
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d10a      	bne.n	8007212 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80071fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007200:	f383 8811 	msr	BASEPRI, r3
 8007204:	f3bf 8f6f 	isb	sy
 8007208:	f3bf 8f4f 	dsb	sy
 800720c:	61fb      	str	r3, [r7, #28]
}
 800720e:	bf00      	nop
 8007210:	e7fe      	b.n	8007210 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007212:	f001 fec1 	bl	8008f98 <vPortValidateInterruptPriority>
	__asm volatile
 8007216:	f3ef 8211 	mrs	r2, BASEPRI
 800721a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800721e:	f383 8811 	msr	BASEPRI, r3
 8007222:	f3bf 8f6f 	isb	sy
 8007226:	f3bf 8f4f 	dsb	sy
 800722a:	61ba      	str	r2, [r7, #24]
 800722c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800722e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007230:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007236:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800723a:	2b00      	cmp	r3, #0
 800723c:	d02f      	beq.n	800729e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800723e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007240:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007244:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007248:	68b9      	ldr	r1, [r7, #8]
 800724a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800724c:	f000 f89e 	bl	800738c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007252:	1e5a      	subs	r2, r3, #1
 8007254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007256:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007258:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800725c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007260:	d112      	bne.n	8007288 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007264:	691b      	ldr	r3, [r3, #16]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d016      	beq.n	8007298 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800726a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800726c:	3310      	adds	r3, #16
 800726e:	4618      	mov	r0, r3
 8007270:	f000 fe94 	bl	8007f9c <xTaskRemoveFromEventList>
 8007274:	4603      	mov	r3, r0
 8007276:	2b00      	cmp	r3, #0
 8007278:	d00e      	beq.n	8007298 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d00b      	beq.n	8007298 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2201      	movs	r2, #1
 8007284:	601a      	str	r2, [r3, #0]
 8007286:	e007      	b.n	8007298 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007288:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800728c:	3301      	adds	r3, #1
 800728e:	b2db      	uxtb	r3, r3
 8007290:	b25a      	sxtb	r2, r3
 8007292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007294:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007298:	2301      	movs	r3, #1
 800729a:	637b      	str	r3, [r7, #52]	; 0x34
 800729c:	e001      	b.n	80072a2 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800729e:	2300      	movs	r3, #0
 80072a0:	637b      	str	r3, [r7, #52]	; 0x34
 80072a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072a4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80072a6:	693b      	ldr	r3, [r7, #16]
 80072a8:	f383 8811 	msr	BASEPRI, r3
}
 80072ac:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80072ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3738      	adds	r7, #56	; 0x38
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}

080072b8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b086      	sub	sp, #24
 80072bc:	af00      	add	r7, sp, #0
 80072be:	60f8      	str	r0, [r7, #12]
 80072c0:	60b9      	str	r1, [r7, #8]
 80072c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80072c4:	2300      	movs	r3, #0
 80072c6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072cc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d10d      	bne.n	80072f2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d14d      	bne.n	800737a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	4618      	mov	r0, r3
 80072e4:	f001 f836 	bl	8008354 <xTaskPriorityDisinherit>
 80072e8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2200      	movs	r2, #0
 80072ee:	609a      	str	r2, [r3, #8]
 80072f0:	e043      	b.n	800737a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d119      	bne.n	800732c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	6858      	ldr	r0, [r3, #4]
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007300:	461a      	mov	r2, r3
 8007302:	68b9      	ldr	r1, [r7, #8]
 8007304:	f003 f88d 	bl	800a422 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	685a      	ldr	r2, [r3, #4]
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007310:	441a      	add	r2, r3
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	685a      	ldr	r2, [r3, #4]
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	689b      	ldr	r3, [r3, #8]
 800731e:	429a      	cmp	r2, r3
 8007320:	d32b      	bcc.n	800737a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	605a      	str	r2, [r3, #4]
 800732a:	e026      	b.n	800737a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	68d8      	ldr	r0, [r3, #12]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007334:	461a      	mov	r2, r3
 8007336:	68b9      	ldr	r1, [r7, #8]
 8007338:	f003 f873 	bl	800a422 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	68da      	ldr	r2, [r3, #12]
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007344:	425b      	negs	r3, r3
 8007346:	441a      	add	r2, r3
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	68da      	ldr	r2, [r3, #12]
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	429a      	cmp	r2, r3
 8007356:	d207      	bcs.n	8007368 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	689a      	ldr	r2, [r3, #8]
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007360:	425b      	negs	r3, r3
 8007362:	441a      	add	r2, r3
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2b02      	cmp	r3, #2
 800736c:	d105      	bne.n	800737a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d002      	beq.n	800737a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	3b01      	subs	r3, #1
 8007378:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	1c5a      	adds	r2, r3, #1
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007382:	697b      	ldr	r3, [r7, #20]
}
 8007384:	4618      	mov	r0, r3
 8007386:	3718      	adds	r7, #24
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}

0800738c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b082      	sub	sp, #8
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
 8007394:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800739a:	2b00      	cmp	r3, #0
 800739c:	d018      	beq.n	80073d0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	68da      	ldr	r2, [r3, #12]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073a6:	441a      	add	r2, r3
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	68da      	ldr	r2, [r3, #12]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	689b      	ldr	r3, [r3, #8]
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d303      	bcc.n	80073c0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681a      	ldr	r2, [r3, #0]
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	68d9      	ldr	r1, [r3, #12]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073c8:	461a      	mov	r2, r3
 80073ca:	6838      	ldr	r0, [r7, #0]
 80073cc:	f003 f829 	bl	800a422 <memcpy>
	}
}
 80073d0:	bf00      	nop
 80073d2:	3708      	adds	r7, #8
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b084      	sub	sp, #16
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80073e0:	f001 fcf8 	bl	8008dd4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80073ea:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80073ec:	e011      	b.n	8007412 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d012      	beq.n	800741c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	3324      	adds	r3, #36	; 0x24
 80073fa:	4618      	mov	r0, r3
 80073fc:	f000 fdce 	bl	8007f9c <xTaskRemoveFromEventList>
 8007400:	4603      	mov	r3, r0
 8007402:	2b00      	cmp	r3, #0
 8007404:	d001      	beq.n	800740a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007406:	f000 fea5 	bl	8008154 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800740a:	7bfb      	ldrb	r3, [r7, #15]
 800740c:	3b01      	subs	r3, #1
 800740e:	b2db      	uxtb	r3, r3
 8007410:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007412:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007416:	2b00      	cmp	r3, #0
 8007418:	dce9      	bgt.n	80073ee <prvUnlockQueue+0x16>
 800741a:	e000      	b.n	800741e <prvUnlockQueue+0x46>
					break;
 800741c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	22ff      	movs	r2, #255	; 0xff
 8007422:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007426:	f001 fd05 	bl	8008e34 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800742a:	f001 fcd3 	bl	8008dd4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007434:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007436:	e011      	b.n	800745c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	691b      	ldr	r3, [r3, #16]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d012      	beq.n	8007466 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	3310      	adds	r3, #16
 8007444:	4618      	mov	r0, r3
 8007446:	f000 fda9 	bl	8007f9c <xTaskRemoveFromEventList>
 800744a:	4603      	mov	r3, r0
 800744c:	2b00      	cmp	r3, #0
 800744e:	d001      	beq.n	8007454 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007450:	f000 fe80 	bl	8008154 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007454:	7bbb      	ldrb	r3, [r7, #14]
 8007456:	3b01      	subs	r3, #1
 8007458:	b2db      	uxtb	r3, r3
 800745a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800745c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007460:	2b00      	cmp	r3, #0
 8007462:	dce9      	bgt.n	8007438 <prvUnlockQueue+0x60>
 8007464:	e000      	b.n	8007468 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007466:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	22ff      	movs	r2, #255	; 0xff
 800746c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007470:	f001 fce0 	bl	8008e34 <vPortExitCritical>
}
 8007474:	bf00      	nop
 8007476:	3710      	adds	r7, #16
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b084      	sub	sp, #16
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007484:	f001 fca6 	bl	8008dd4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800748c:	2b00      	cmp	r3, #0
 800748e:	d102      	bne.n	8007496 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007490:	2301      	movs	r3, #1
 8007492:	60fb      	str	r3, [r7, #12]
 8007494:	e001      	b.n	800749a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007496:	2300      	movs	r3, #0
 8007498:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800749a:	f001 fccb 	bl	8008e34 <vPortExitCritical>

	return xReturn;
 800749e:	68fb      	ldr	r3, [r7, #12]
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	3710      	adds	r7, #16
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}

080074a8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b084      	sub	sp, #16
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80074b0:	f001 fc90 	bl	8008dd4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074bc:	429a      	cmp	r2, r3
 80074be:	d102      	bne.n	80074c6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80074c0:	2301      	movs	r3, #1
 80074c2:	60fb      	str	r3, [r7, #12]
 80074c4:	e001      	b.n	80074ca <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80074c6:	2300      	movs	r3, #0
 80074c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80074ca:	f001 fcb3 	bl	8008e34 <vPortExitCritical>

	return xReturn;
 80074ce:	68fb      	ldr	r3, [r7, #12]
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3710      	adds	r7, #16
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}

080074d8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80074d8:	b480      	push	{r7}
 80074da:	b085      	sub	sp, #20
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
 80074e0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80074e2:	2300      	movs	r3, #0
 80074e4:	60fb      	str	r3, [r7, #12]
 80074e6:	e014      	b.n	8007512 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80074e8:	4a0f      	ldr	r2, [pc, #60]	; (8007528 <vQueueAddToRegistry+0x50>)
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d10b      	bne.n	800750c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80074f4:	490c      	ldr	r1, [pc, #48]	; (8007528 <vQueueAddToRegistry+0x50>)
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	683a      	ldr	r2, [r7, #0]
 80074fa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80074fe:	4a0a      	ldr	r2, [pc, #40]	; (8007528 <vQueueAddToRegistry+0x50>)
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	00db      	lsls	r3, r3, #3
 8007504:	4413      	add	r3, r2
 8007506:	687a      	ldr	r2, [r7, #4]
 8007508:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800750a:	e006      	b.n	800751a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	3301      	adds	r3, #1
 8007510:	60fb      	str	r3, [r7, #12]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2b07      	cmp	r3, #7
 8007516:	d9e7      	bls.n	80074e8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007518:	bf00      	nop
 800751a:	bf00      	nop
 800751c:	3714      	adds	r7, #20
 800751e:	46bd      	mov	sp, r7
 8007520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007524:	4770      	bx	lr
 8007526:	bf00      	nop
 8007528:	20000c1c 	.word	0x20000c1c

0800752c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800752c:	b580      	push	{r7, lr}
 800752e:	b086      	sub	sp, #24
 8007530:	af00      	add	r7, sp, #0
 8007532:	60f8      	str	r0, [r7, #12]
 8007534:	60b9      	str	r1, [r7, #8]
 8007536:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800753c:	f001 fc4a 	bl	8008dd4 <vPortEnterCritical>
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007546:	b25b      	sxtb	r3, r3
 8007548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800754c:	d103      	bne.n	8007556 <vQueueWaitForMessageRestricted+0x2a>
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	2200      	movs	r2, #0
 8007552:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800755c:	b25b      	sxtb	r3, r3
 800755e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007562:	d103      	bne.n	800756c <vQueueWaitForMessageRestricted+0x40>
 8007564:	697b      	ldr	r3, [r7, #20]
 8007566:	2200      	movs	r2, #0
 8007568:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800756c:	f001 fc62 	bl	8008e34 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007570:	697b      	ldr	r3, [r7, #20]
 8007572:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007574:	2b00      	cmp	r3, #0
 8007576:	d106      	bne.n	8007586 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	3324      	adds	r3, #36	; 0x24
 800757c:	687a      	ldr	r2, [r7, #4]
 800757e:	68b9      	ldr	r1, [r7, #8]
 8007580:	4618      	mov	r0, r3
 8007582:	f000 fcdf 	bl	8007f44 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007586:	6978      	ldr	r0, [r7, #20]
 8007588:	f7ff ff26 	bl	80073d8 <prvUnlockQueue>
	}
 800758c:	bf00      	nop
 800758e:	3718      	adds	r7, #24
 8007590:	46bd      	mov	sp, r7
 8007592:	bd80      	pop	{r7, pc}

08007594 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007594:	b580      	push	{r7, lr}
 8007596:	b08e      	sub	sp, #56	; 0x38
 8007598:	af04      	add	r7, sp, #16
 800759a:	60f8      	str	r0, [r7, #12]
 800759c:	60b9      	str	r1, [r7, #8]
 800759e:	607a      	str	r2, [r7, #4]
 80075a0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80075a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d10a      	bne.n	80075be <xTaskCreateStatic+0x2a>
	__asm volatile
 80075a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075ac:	f383 8811 	msr	BASEPRI, r3
 80075b0:	f3bf 8f6f 	isb	sy
 80075b4:	f3bf 8f4f 	dsb	sy
 80075b8:	623b      	str	r3, [r7, #32]
}
 80075ba:	bf00      	nop
 80075bc:	e7fe      	b.n	80075bc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80075be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d10a      	bne.n	80075da <xTaskCreateStatic+0x46>
	__asm volatile
 80075c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075c8:	f383 8811 	msr	BASEPRI, r3
 80075cc:	f3bf 8f6f 	isb	sy
 80075d0:	f3bf 8f4f 	dsb	sy
 80075d4:	61fb      	str	r3, [r7, #28]
}
 80075d6:	bf00      	nop
 80075d8:	e7fe      	b.n	80075d8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80075da:	235c      	movs	r3, #92	; 0x5c
 80075dc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	2b5c      	cmp	r3, #92	; 0x5c
 80075e2:	d00a      	beq.n	80075fa <xTaskCreateStatic+0x66>
	__asm volatile
 80075e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075e8:	f383 8811 	msr	BASEPRI, r3
 80075ec:	f3bf 8f6f 	isb	sy
 80075f0:	f3bf 8f4f 	dsb	sy
 80075f4:	61bb      	str	r3, [r7, #24]
}
 80075f6:	bf00      	nop
 80075f8:	e7fe      	b.n	80075f8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80075fa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80075fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d01e      	beq.n	8007640 <xTaskCreateStatic+0xac>
 8007602:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007604:	2b00      	cmp	r3, #0
 8007606:	d01b      	beq.n	8007640 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800760a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800760c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800760e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007610:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007614:	2202      	movs	r2, #2
 8007616:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800761a:	2300      	movs	r3, #0
 800761c:	9303      	str	r3, [sp, #12]
 800761e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007620:	9302      	str	r3, [sp, #8]
 8007622:	f107 0314 	add.w	r3, r7, #20
 8007626:	9301      	str	r3, [sp, #4]
 8007628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800762a:	9300      	str	r3, [sp, #0]
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	687a      	ldr	r2, [r7, #4]
 8007630:	68b9      	ldr	r1, [r7, #8]
 8007632:	68f8      	ldr	r0, [r7, #12]
 8007634:	f000 f850 	bl	80076d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007638:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800763a:	f000 f8dd 	bl	80077f8 <prvAddNewTaskToReadyList>
 800763e:	e001      	b.n	8007644 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007640:	2300      	movs	r3, #0
 8007642:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007644:	697b      	ldr	r3, [r7, #20]
	}
 8007646:	4618      	mov	r0, r3
 8007648:	3728      	adds	r7, #40	; 0x28
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}

0800764e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800764e:	b580      	push	{r7, lr}
 8007650:	b08c      	sub	sp, #48	; 0x30
 8007652:	af04      	add	r7, sp, #16
 8007654:	60f8      	str	r0, [r7, #12]
 8007656:	60b9      	str	r1, [r7, #8]
 8007658:	603b      	str	r3, [r7, #0]
 800765a:	4613      	mov	r3, r2
 800765c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800765e:	88fb      	ldrh	r3, [r7, #6]
 8007660:	009b      	lsls	r3, r3, #2
 8007662:	4618      	mov	r0, r3
 8007664:	f001 fcd8 	bl	8009018 <pvPortMalloc>
 8007668:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800766a:	697b      	ldr	r3, [r7, #20]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d00e      	beq.n	800768e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007670:	205c      	movs	r0, #92	; 0x5c
 8007672:	f001 fcd1 	bl	8009018 <pvPortMalloc>
 8007676:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007678:	69fb      	ldr	r3, [r7, #28]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d003      	beq.n	8007686 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800767e:	69fb      	ldr	r3, [r7, #28]
 8007680:	697a      	ldr	r2, [r7, #20]
 8007682:	631a      	str	r2, [r3, #48]	; 0x30
 8007684:	e005      	b.n	8007692 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007686:	6978      	ldr	r0, [r7, #20]
 8007688:	f001 fd92 	bl	80091b0 <vPortFree>
 800768c:	e001      	b.n	8007692 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800768e:	2300      	movs	r3, #0
 8007690:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007692:	69fb      	ldr	r3, [r7, #28]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d017      	beq.n	80076c8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007698:	69fb      	ldr	r3, [r7, #28]
 800769a:	2200      	movs	r2, #0
 800769c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80076a0:	88fa      	ldrh	r2, [r7, #6]
 80076a2:	2300      	movs	r3, #0
 80076a4:	9303      	str	r3, [sp, #12]
 80076a6:	69fb      	ldr	r3, [r7, #28]
 80076a8:	9302      	str	r3, [sp, #8]
 80076aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076ac:	9301      	str	r3, [sp, #4]
 80076ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076b0:	9300      	str	r3, [sp, #0]
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	68b9      	ldr	r1, [r7, #8]
 80076b6:	68f8      	ldr	r0, [r7, #12]
 80076b8:	f000 f80e 	bl	80076d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80076bc:	69f8      	ldr	r0, [r7, #28]
 80076be:	f000 f89b 	bl	80077f8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80076c2:	2301      	movs	r3, #1
 80076c4:	61bb      	str	r3, [r7, #24]
 80076c6:	e002      	b.n	80076ce <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80076c8:	f04f 33ff 	mov.w	r3, #4294967295
 80076cc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80076ce:	69bb      	ldr	r3, [r7, #24]
	}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3720      	adds	r7, #32
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b088      	sub	sp, #32
 80076dc:	af00      	add	r7, sp, #0
 80076de:	60f8      	str	r0, [r7, #12]
 80076e0:	60b9      	str	r1, [r7, #8]
 80076e2:	607a      	str	r2, [r7, #4]
 80076e4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80076e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076e8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	009b      	lsls	r3, r3, #2
 80076ee:	461a      	mov	r2, r3
 80076f0:	21a5      	movs	r1, #165	; 0xa5
 80076f2:	f002 fe16 	bl	800a322 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80076f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007700:	3b01      	subs	r3, #1
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	4413      	add	r3, r2
 8007706:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	f023 0307 	bic.w	r3, r3, #7
 800770e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007710:	69bb      	ldr	r3, [r7, #24]
 8007712:	f003 0307 	and.w	r3, r3, #7
 8007716:	2b00      	cmp	r3, #0
 8007718:	d00a      	beq.n	8007730 <prvInitialiseNewTask+0x58>
	__asm volatile
 800771a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800771e:	f383 8811 	msr	BASEPRI, r3
 8007722:	f3bf 8f6f 	isb	sy
 8007726:	f3bf 8f4f 	dsb	sy
 800772a:	617b      	str	r3, [r7, #20]
}
 800772c:	bf00      	nop
 800772e:	e7fe      	b.n	800772e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d01f      	beq.n	8007776 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007736:	2300      	movs	r3, #0
 8007738:	61fb      	str	r3, [r7, #28]
 800773a:	e012      	b.n	8007762 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800773c:	68ba      	ldr	r2, [r7, #8]
 800773e:	69fb      	ldr	r3, [r7, #28]
 8007740:	4413      	add	r3, r2
 8007742:	7819      	ldrb	r1, [r3, #0]
 8007744:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007746:	69fb      	ldr	r3, [r7, #28]
 8007748:	4413      	add	r3, r2
 800774a:	3334      	adds	r3, #52	; 0x34
 800774c:	460a      	mov	r2, r1
 800774e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007750:	68ba      	ldr	r2, [r7, #8]
 8007752:	69fb      	ldr	r3, [r7, #28]
 8007754:	4413      	add	r3, r2
 8007756:	781b      	ldrb	r3, [r3, #0]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d006      	beq.n	800776a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800775c:	69fb      	ldr	r3, [r7, #28]
 800775e:	3301      	adds	r3, #1
 8007760:	61fb      	str	r3, [r7, #28]
 8007762:	69fb      	ldr	r3, [r7, #28]
 8007764:	2b0f      	cmp	r3, #15
 8007766:	d9e9      	bls.n	800773c <prvInitialiseNewTask+0x64>
 8007768:	e000      	b.n	800776c <prvInitialiseNewTask+0x94>
			{
				break;
 800776a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800776c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800776e:	2200      	movs	r2, #0
 8007770:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007774:	e003      	b.n	800777e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007778:	2200      	movs	r2, #0
 800777a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800777e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007780:	2b37      	cmp	r3, #55	; 0x37
 8007782:	d901      	bls.n	8007788 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007784:	2337      	movs	r3, #55	; 0x37
 8007786:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800778a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800778c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800778e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007790:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007792:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007796:	2200      	movs	r2, #0
 8007798:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800779a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800779c:	3304      	adds	r3, #4
 800779e:	4618      	mov	r0, r3
 80077a0:	f7ff f8be 	bl	8006920 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80077a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077a6:	3318      	adds	r3, #24
 80077a8:	4618      	mov	r0, r3
 80077aa:	f7ff f8b9 	bl	8006920 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80077ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077b2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077b6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80077ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077bc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80077be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077c2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80077c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c6:	2200      	movs	r2, #0
 80077c8:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80077ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077cc:	2200      	movs	r2, #0
 80077ce:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80077d2:	683a      	ldr	r2, [r7, #0]
 80077d4:	68f9      	ldr	r1, [r7, #12]
 80077d6:	69b8      	ldr	r0, [r7, #24]
 80077d8:	f001 f9cc 	bl	8008b74 <pxPortInitialiseStack>
 80077dc:	4602      	mov	r2, r0
 80077de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077e0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80077e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d002      	beq.n	80077ee <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80077e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077ec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80077ee:	bf00      	nop
 80077f0:	3720      	adds	r7, #32
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}
	...

080077f8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b082      	sub	sp, #8
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007800:	f001 fae8 	bl	8008dd4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007804:	4b2d      	ldr	r3, [pc, #180]	; (80078bc <prvAddNewTaskToReadyList+0xc4>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	3301      	adds	r3, #1
 800780a:	4a2c      	ldr	r2, [pc, #176]	; (80078bc <prvAddNewTaskToReadyList+0xc4>)
 800780c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800780e:	4b2c      	ldr	r3, [pc, #176]	; (80078c0 <prvAddNewTaskToReadyList+0xc8>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d109      	bne.n	800782a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007816:	4a2a      	ldr	r2, [pc, #168]	; (80078c0 <prvAddNewTaskToReadyList+0xc8>)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800781c:	4b27      	ldr	r3, [pc, #156]	; (80078bc <prvAddNewTaskToReadyList+0xc4>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	2b01      	cmp	r3, #1
 8007822:	d110      	bne.n	8007846 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007824:	f000 fcba 	bl	800819c <prvInitialiseTaskLists>
 8007828:	e00d      	b.n	8007846 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800782a:	4b26      	ldr	r3, [pc, #152]	; (80078c4 <prvAddNewTaskToReadyList+0xcc>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d109      	bne.n	8007846 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007832:	4b23      	ldr	r3, [pc, #140]	; (80078c0 <prvAddNewTaskToReadyList+0xc8>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800783c:	429a      	cmp	r2, r3
 800783e:	d802      	bhi.n	8007846 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007840:	4a1f      	ldr	r2, [pc, #124]	; (80078c0 <prvAddNewTaskToReadyList+0xc8>)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007846:	4b20      	ldr	r3, [pc, #128]	; (80078c8 <prvAddNewTaskToReadyList+0xd0>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	3301      	adds	r3, #1
 800784c:	4a1e      	ldr	r2, [pc, #120]	; (80078c8 <prvAddNewTaskToReadyList+0xd0>)
 800784e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007850:	4b1d      	ldr	r3, [pc, #116]	; (80078c8 <prvAddNewTaskToReadyList+0xd0>)
 8007852:	681a      	ldr	r2, [r3, #0]
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800785c:	4b1b      	ldr	r3, [pc, #108]	; (80078cc <prvAddNewTaskToReadyList+0xd4>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	429a      	cmp	r2, r3
 8007862:	d903      	bls.n	800786c <prvAddNewTaskToReadyList+0x74>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007868:	4a18      	ldr	r2, [pc, #96]	; (80078cc <prvAddNewTaskToReadyList+0xd4>)
 800786a:	6013      	str	r3, [r2, #0]
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007870:	4613      	mov	r3, r2
 8007872:	009b      	lsls	r3, r3, #2
 8007874:	4413      	add	r3, r2
 8007876:	009b      	lsls	r3, r3, #2
 8007878:	4a15      	ldr	r2, [pc, #84]	; (80078d0 <prvAddNewTaskToReadyList+0xd8>)
 800787a:	441a      	add	r2, r3
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	3304      	adds	r3, #4
 8007880:	4619      	mov	r1, r3
 8007882:	4610      	mov	r0, r2
 8007884:	f7ff f859 	bl	800693a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007888:	f001 fad4 	bl	8008e34 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800788c:	4b0d      	ldr	r3, [pc, #52]	; (80078c4 <prvAddNewTaskToReadyList+0xcc>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d00e      	beq.n	80078b2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007894:	4b0a      	ldr	r3, [pc, #40]	; (80078c0 <prvAddNewTaskToReadyList+0xc8>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800789e:	429a      	cmp	r2, r3
 80078a0:	d207      	bcs.n	80078b2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80078a2:	4b0c      	ldr	r3, [pc, #48]	; (80078d4 <prvAddNewTaskToReadyList+0xdc>)
 80078a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80078a8:	601a      	str	r2, [r3, #0]
 80078aa:	f3bf 8f4f 	dsb	sy
 80078ae:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80078b2:	bf00      	nop
 80078b4:	3708      	adds	r7, #8
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}
 80078ba:	bf00      	nop
 80078bc:	20001130 	.word	0x20001130
 80078c0:	20000c5c 	.word	0x20000c5c
 80078c4:	2000113c 	.word	0x2000113c
 80078c8:	2000114c 	.word	0x2000114c
 80078cc:	20001138 	.word	0x20001138
 80078d0:	20000c60 	.word	0x20000c60
 80078d4:	e000ed04 	.word	0xe000ed04

080078d8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b084      	sub	sp, #16
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80078e0:	2300      	movs	r3, #0
 80078e2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d017      	beq.n	800791a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80078ea:	4b13      	ldr	r3, [pc, #76]	; (8007938 <vTaskDelay+0x60>)
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d00a      	beq.n	8007908 <vTaskDelay+0x30>
	__asm volatile
 80078f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078f6:	f383 8811 	msr	BASEPRI, r3
 80078fa:	f3bf 8f6f 	isb	sy
 80078fe:	f3bf 8f4f 	dsb	sy
 8007902:	60bb      	str	r3, [r7, #8]
}
 8007904:	bf00      	nop
 8007906:	e7fe      	b.n	8007906 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007908:	f000 f924 	bl	8007b54 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800790c:	2100      	movs	r1, #0
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	f000 fd8e 	bl	8008430 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007914:	f000 f92c 	bl	8007b70 <xTaskResumeAll>
 8007918:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d107      	bne.n	8007930 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007920:	4b06      	ldr	r3, [pc, #24]	; (800793c <vTaskDelay+0x64>)
 8007922:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007926:	601a      	str	r2, [r3, #0]
 8007928:	f3bf 8f4f 	dsb	sy
 800792c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007930:	bf00      	nop
 8007932:	3710      	adds	r7, #16
 8007934:	46bd      	mov	sp, r7
 8007936:	bd80      	pop	{r7, pc}
 8007938:	20001158 	.word	0x20001158
 800793c:	e000ed04 	.word	0xe000ed04

08007940 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8007940:	b480      	push	{r7}
 8007942:	b087      	sub	sp, #28
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8007948:	2300      	movs	r3, #0
 800794a:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d10a      	bne.n	800796c <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 8007956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800795a:	f383 8811 	msr	BASEPRI, r3
 800795e:	f3bf 8f6f 	isb	sy
 8007962:	f3bf 8f4f 	dsb	sy
 8007966:	60fb      	str	r3, [r7, #12]
}
 8007968:	bf00      	nop
 800796a:	e7fe      	b.n	800796a <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800796c:	693b      	ldr	r3, [r7, #16]
 800796e:	695b      	ldr	r3, [r3, #20]
 8007970:	4a0a      	ldr	r2, [pc, #40]	; (800799c <prvTaskIsTaskSuspended+0x5c>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d10a      	bne.n	800798c <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800797a:	4a09      	ldr	r2, [pc, #36]	; (80079a0 <prvTaskIsTaskSuspended+0x60>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d005      	beq.n	800798c <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8007980:	693b      	ldr	r3, [r7, #16]
 8007982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007984:	2b00      	cmp	r3, #0
 8007986:	d101      	bne.n	800798c <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 8007988:	2301      	movs	r3, #1
 800798a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800798c:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800798e:	4618      	mov	r0, r3
 8007990:	371c      	adds	r7, #28
 8007992:	46bd      	mov	sp, r7
 8007994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007998:	4770      	bx	lr
 800799a:	bf00      	nop
 800799c:	2000111c 	.word	0x2000111c
 80079a0:	200010f0 	.word	0x200010f0

080079a4 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b08a      	sub	sp, #40	; 0x28
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 80079ac:	2300      	movs	r3, #0
 80079ae:	627b      	str	r3, [r7, #36]	; 0x24
	TCB_t * const pxTCB = xTaskToResume;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d10a      	bne.n	80079d0 <xTaskResumeFromISR+0x2c>
	__asm volatile
 80079ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079be:	f383 8811 	msr	BASEPRI, r3
 80079c2:	f3bf 8f6f 	isb	sy
 80079c6:	f3bf 8f4f 	dsb	sy
 80079ca:	61bb      	str	r3, [r7, #24]
}
 80079cc:	bf00      	nop
 80079ce:	e7fe      	b.n	80079ce <xTaskResumeFromISR+0x2a>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80079d0:	f001 fae2 	bl	8008f98 <vPortValidateInterruptPriority>
	__asm volatile
 80079d4:	f3ef 8211 	mrs	r2, BASEPRI
 80079d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079dc:	f383 8811 	msr	BASEPRI, r3
 80079e0:	f3bf 8f6f 	isb	sy
 80079e4:	f3bf 8f4f 	dsb	sy
 80079e8:	617a      	str	r2, [r7, #20]
 80079ea:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80079ec:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80079ee:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80079f0:	6a38      	ldr	r0, [r7, #32]
 80079f2:	f7ff ffa5 	bl	8007940 <prvTaskIsTaskSuspended>
 80079f6:	4603      	mov	r3, r0
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d030      	beq.n	8007a5e <xTaskResumeFromISR+0xba>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80079fc:	4b1d      	ldr	r3, [pc, #116]	; (8007a74 <xTaskResumeFromISR+0xd0>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d126      	bne.n	8007a52 <xTaskResumeFromISR+0xae>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007a04:	6a3b      	ldr	r3, [r7, #32]
 8007a06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a08:	4b1b      	ldr	r3, [pc, #108]	; (8007a78 <xTaskResumeFromISR+0xd4>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a0e:	429a      	cmp	r2, r3
 8007a10:	d301      	bcc.n	8007a16 <xTaskResumeFromISR+0x72>
					{
						xYieldRequired = pdTRUE;
 8007a12:	2301      	movs	r3, #1
 8007a14:	627b      	str	r3, [r7, #36]	; 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a16:	6a3b      	ldr	r3, [r7, #32]
 8007a18:	3304      	adds	r3, #4
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f7fe ffea 	bl	80069f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007a20:	6a3b      	ldr	r3, [r7, #32]
 8007a22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a24:	4b15      	ldr	r3, [pc, #84]	; (8007a7c <xTaskResumeFromISR+0xd8>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	d903      	bls.n	8007a34 <xTaskResumeFromISR+0x90>
 8007a2c:	6a3b      	ldr	r3, [r7, #32]
 8007a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a30:	4a12      	ldr	r2, [pc, #72]	; (8007a7c <xTaskResumeFromISR+0xd8>)
 8007a32:	6013      	str	r3, [r2, #0]
 8007a34:	6a3b      	ldr	r3, [r7, #32]
 8007a36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a38:	4613      	mov	r3, r2
 8007a3a:	009b      	lsls	r3, r3, #2
 8007a3c:	4413      	add	r3, r2
 8007a3e:	009b      	lsls	r3, r3, #2
 8007a40:	4a0f      	ldr	r2, [pc, #60]	; (8007a80 <xTaskResumeFromISR+0xdc>)
 8007a42:	441a      	add	r2, r3
 8007a44:	6a3b      	ldr	r3, [r7, #32]
 8007a46:	3304      	adds	r3, #4
 8007a48:	4619      	mov	r1, r3
 8007a4a:	4610      	mov	r0, r2
 8007a4c:	f7fe ff75 	bl	800693a <vListInsertEnd>
 8007a50:	e005      	b.n	8007a5e <xTaskResumeFromISR+0xba>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8007a52:	6a3b      	ldr	r3, [r7, #32]
 8007a54:	3318      	adds	r3, #24
 8007a56:	4619      	mov	r1, r3
 8007a58:	480a      	ldr	r0, [pc, #40]	; (8007a84 <xTaskResumeFromISR+0xe0>)
 8007a5a:	f7fe ff6e 	bl	800693a <vListInsertEnd>
 8007a5e:	69fb      	ldr	r3, [r7, #28]
 8007a60:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	f383 8811 	msr	BASEPRI, r3
}
 8007a68:	bf00      	nop
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 8007a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	3728      	adds	r7, #40	; 0x28
 8007a70:	46bd      	mov	sp, r7
 8007a72:	bd80      	pop	{r7, pc}
 8007a74:	20001158 	.word	0x20001158
 8007a78:	20000c5c 	.word	0x20000c5c
 8007a7c:	20001138 	.word	0x20001138
 8007a80:	20000c60 	.word	0x20000c60
 8007a84:	200010f0 	.word	0x200010f0

08007a88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b08a      	sub	sp, #40	; 0x28
 8007a8c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007a8e:	2300      	movs	r3, #0
 8007a90:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007a92:	2300      	movs	r3, #0
 8007a94:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007a96:	463a      	mov	r2, r7
 8007a98:	1d39      	adds	r1, r7, #4
 8007a9a:	f107 0308 	add.w	r3, r7, #8
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	f7fe feea 	bl	8006878 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007aa4:	6839      	ldr	r1, [r7, #0]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	68ba      	ldr	r2, [r7, #8]
 8007aaa:	9202      	str	r2, [sp, #8]
 8007aac:	9301      	str	r3, [sp, #4]
 8007aae:	2300      	movs	r3, #0
 8007ab0:	9300      	str	r3, [sp, #0]
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	460a      	mov	r2, r1
 8007ab6:	4921      	ldr	r1, [pc, #132]	; (8007b3c <vTaskStartScheduler+0xb4>)
 8007ab8:	4821      	ldr	r0, [pc, #132]	; (8007b40 <vTaskStartScheduler+0xb8>)
 8007aba:	f7ff fd6b 	bl	8007594 <xTaskCreateStatic>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	4a20      	ldr	r2, [pc, #128]	; (8007b44 <vTaskStartScheduler+0xbc>)
 8007ac2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007ac4:	4b1f      	ldr	r3, [pc, #124]	; (8007b44 <vTaskStartScheduler+0xbc>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d002      	beq.n	8007ad2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007acc:	2301      	movs	r3, #1
 8007ace:	617b      	str	r3, [r7, #20]
 8007ad0:	e001      	b.n	8007ad6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007ad6:	697b      	ldr	r3, [r7, #20]
 8007ad8:	2b01      	cmp	r3, #1
 8007ada:	d102      	bne.n	8007ae2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007adc:	f000 fcfc 	bl	80084d8 <xTimerCreateTimerTask>
 8007ae0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	d116      	bne.n	8007b16 <vTaskStartScheduler+0x8e>
	__asm volatile
 8007ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aec:	f383 8811 	msr	BASEPRI, r3
 8007af0:	f3bf 8f6f 	isb	sy
 8007af4:	f3bf 8f4f 	dsb	sy
 8007af8:	613b      	str	r3, [r7, #16]
}
 8007afa:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007afc:	4b12      	ldr	r3, [pc, #72]	; (8007b48 <vTaskStartScheduler+0xc0>)
 8007afe:	f04f 32ff 	mov.w	r2, #4294967295
 8007b02:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007b04:	4b11      	ldr	r3, [pc, #68]	; (8007b4c <vTaskStartScheduler+0xc4>)
 8007b06:	2201      	movs	r2, #1
 8007b08:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007b0a:	4b11      	ldr	r3, [pc, #68]	; (8007b50 <vTaskStartScheduler+0xc8>)
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007b10:	f001 f8be 	bl	8008c90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007b14:	e00e      	b.n	8007b34 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b1c:	d10a      	bne.n	8007b34 <vTaskStartScheduler+0xac>
	__asm volatile
 8007b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b22:	f383 8811 	msr	BASEPRI, r3
 8007b26:	f3bf 8f6f 	isb	sy
 8007b2a:	f3bf 8f4f 	dsb	sy
 8007b2e:	60fb      	str	r3, [r7, #12]
}
 8007b30:	bf00      	nop
 8007b32:	e7fe      	b.n	8007b32 <vTaskStartScheduler+0xaa>
}
 8007b34:	bf00      	nop
 8007b36:	3718      	adds	r7, #24
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}
 8007b3c:	0800ecf0 	.word	0x0800ecf0
 8007b40:	0800816d 	.word	0x0800816d
 8007b44:	20001154 	.word	0x20001154
 8007b48:	20001150 	.word	0x20001150
 8007b4c:	2000113c 	.word	0x2000113c
 8007b50:	20001134 	.word	0x20001134

08007b54 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007b54:	b480      	push	{r7}
 8007b56:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007b58:	4b04      	ldr	r3, [pc, #16]	; (8007b6c <vTaskSuspendAll+0x18>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	3301      	adds	r3, #1
 8007b5e:	4a03      	ldr	r2, [pc, #12]	; (8007b6c <vTaskSuspendAll+0x18>)
 8007b60:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007b62:	bf00      	nop
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr
 8007b6c:	20001158 	.word	0x20001158

08007b70 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b084      	sub	sp, #16
 8007b74:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007b76:	2300      	movs	r3, #0
 8007b78:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007b7e:	4b42      	ldr	r3, [pc, #264]	; (8007c88 <xTaskResumeAll+0x118>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d10a      	bne.n	8007b9c <xTaskResumeAll+0x2c>
	__asm volatile
 8007b86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b8a:	f383 8811 	msr	BASEPRI, r3
 8007b8e:	f3bf 8f6f 	isb	sy
 8007b92:	f3bf 8f4f 	dsb	sy
 8007b96:	603b      	str	r3, [r7, #0]
}
 8007b98:	bf00      	nop
 8007b9a:	e7fe      	b.n	8007b9a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007b9c:	f001 f91a 	bl	8008dd4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007ba0:	4b39      	ldr	r3, [pc, #228]	; (8007c88 <xTaskResumeAll+0x118>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	3b01      	subs	r3, #1
 8007ba6:	4a38      	ldr	r2, [pc, #224]	; (8007c88 <xTaskResumeAll+0x118>)
 8007ba8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007baa:	4b37      	ldr	r3, [pc, #220]	; (8007c88 <xTaskResumeAll+0x118>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d162      	bne.n	8007c78 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007bb2:	4b36      	ldr	r3, [pc, #216]	; (8007c8c <xTaskResumeAll+0x11c>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d05e      	beq.n	8007c78 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007bba:	e02f      	b.n	8007c1c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bbc:	4b34      	ldr	r3, [pc, #208]	; (8007c90 <xTaskResumeAll+0x120>)
 8007bbe:	68db      	ldr	r3, [r3, #12]
 8007bc0:	68db      	ldr	r3, [r3, #12]
 8007bc2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	3318      	adds	r3, #24
 8007bc8:	4618      	mov	r0, r3
 8007bca:	f7fe ff13 	bl	80069f4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	3304      	adds	r3, #4
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	f7fe ff0e 	bl	80069f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bdc:	4b2d      	ldr	r3, [pc, #180]	; (8007c94 <xTaskResumeAll+0x124>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	429a      	cmp	r2, r3
 8007be2:	d903      	bls.n	8007bec <xTaskResumeAll+0x7c>
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007be8:	4a2a      	ldr	r2, [pc, #168]	; (8007c94 <xTaskResumeAll+0x124>)
 8007bea:	6013      	str	r3, [r2, #0]
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bf0:	4613      	mov	r3, r2
 8007bf2:	009b      	lsls	r3, r3, #2
 8007bf4:	4413      	add	r3, r2
 8007bf6:	009b      	lsls	r3, r3, #2
 8007bf8:	4a27      	ldr	r2, [pc, #156]	; (8007c98 <xTaskResumeAll+0x128>)
 8007bfa:	441a      	add	r2, r3
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	3304      	adds	r3, #4
 8007c00:	4619      	mov	r1, r3
 8007c02:	4610      	mov	r0, r2
 8007c04:	f7fe fe99 	bl	800693a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c0c:	4b23      	ldr	r3, [pc, #140]	; (8007c9c <xTaskResumeAll+0x12c>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c12:	429a      	cmp	r2, r3
 8007c14:	d302      	bcc.n	8007c1c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007c16:	4b22      	ldr	r3, [pc, #136]	; (8007ca0 <xTaskResumeAll+0x130>)
 8007c18:	2201      	movs	r2, #1
 8007c1a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c1c:	4b1c      	ldr	r3, [pc, #112]	; (8007c90 <xTaskResumeAll+0x120>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d1cb      	bne.n	8007bbc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d001      	beq.n	8007c2e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007c2a:	f000 fb55 	bl	80082d8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007c2e:	4b1d      	ldr	r3, [pc, #116]	; (8007ca4 <xTaskResumeAll+0x134>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d010      	beq.n	8007c5c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007c3a:	f000 f847 	bl	8007ccc <xTaskIncrementTick>
 8007c3e:	4603      	mov	r3, r0
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d002      	beq.n	8007c4a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007c44:	4b16      	ldr	r3, [pc, #88]	; (8007ca0 <xTaskResumeAll+0x130>)
 8007c46:	2201      	movs	r2, #1
 8007c48:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	3b01      	subs	r3, #1
 8007c4e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d1f1      	bne.n	8007c3a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007c56:	4b13      	ldr	r3, [pc, #76]	; (8007ca4 <xTaskResumeAll+0x134>)
 8007c58:	2200      	movs	r2, #0
 8007c5a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007c5c:	4b10      	ldr	r3, [pc, #64]	; (8007ca0 <xTaskResumeAll+0x130>)
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d009      	beq.n	8007c78 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007c64:	2301      	movs	r3, #1
 8007c66:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007c68:	4b0f      	ldr	r3, [pc, #60]	; (8007ca8 <xTaskResumeAll+0x138>)
 8007c6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c6e:	601a      	str	r2, [r3, #0]
 8007c70:	f3bf 8f4f 	dsb	sy
 8007c74:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007c78:	f001 f8dc 	bl	8008e34 <vPortExitCritical>

	return xAlreadyYielded;
 8007c7c:	68bb      	ldr	r3, [r7, #8]
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3710      	adds	r7, #16
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}
 8007c86:	bf00      	nop
 8007c88:	20001158 	.word	0x20001158
 8007c8c:	20001130 	.word	0x20001130
 8007c90:	200010f0 	.word	0x200010f0
 8007c94:	20001138 	.word	0x20001138
 8007c98:	20000c60 	.word	0x20000c60
 8007c9c:	20000c5c 	.word	0x20000c5c
 8007ca0:	20001144 	.word	0x20001144
 8007ca4:	20001140 	.word	0x20001140
 8007ca8:	e000ed04 	.word	0xe000ed04

08007cac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007cac:	b480      	push	{r7}
 8007cae:	b083      	sub	sp, #12
 8007cb0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007cb2:	4b05      	ldr	r3, [pc, #20]	; (8007cc8 <xTaskGetTickCount+0x1c>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007cb8:	687b      	ldr	r3, [r7, #4]
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	370c      	adds	r7, #12
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc4:	4770      	bx	lr
 8007cc6:	bf00      	nop
 8007cc8:	20001134 	.word	0x20001134

08007ccc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b086      	sub	sp, #24
 8007cd0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007cd6:	4b4f      	ldr	r3, [pc, #316]	; (8007e14 <xTaskIncrementTick+0x148>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	f040 808f 	bne.w	8007dfe <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007ce0:	4b4d      	ldr	r3, [pc, #308]	; (8007e18 <xTaskIncrementTick+0x14c>)
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007ce8:	4a4b      	ldr	r2, [pc, #300]	; (8007e18 <xTaskIncrementTick+0x14c>)
 8007cea:	693b      	ldr	r3, [r7, #16]
 8007cec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d120      	bne.n	8007d36 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007cf4:	4b49      	ldr	r3, [pc, #292]	; (8007e1c <xTaskIncrementTick+0x150>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d00a      	beq.n	8007d14 <xTaskIncrementTick+0x48>
	__asm volatile
 8007cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d02:	f383 8811 	msr	BASEPRI, r3
 8007d06:	f3bf 8f6f 	isb	sy
 8007d0a:	f3bf 8f4f 	dsb	sy
 8007d0e:	603b      	str	r3, [r7, #0]
}
 8007d10:	bf00      	nop
 8007d12:	e7fe      	b.n	8007d12 <xTaskIncrementTick+0x46>
 8007d14:	4b41      	ldr	r3, [pc, #260]	; (8007e1c <xTaskIncrementTick+0x150>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	60fb      	str	r3, [r7, #12]
 8007d1a:	4b41      	ldr	r3, [pc, #260]	; (8007e20 <xTaskIncrementTick+0x154>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4a3f      	ldr	r2, [pc, #252]	; (8007e1c <xTaskIncrementTick+0x150>)
 8007d20:	6013      	str	r3, [r2, #0]
 8007d22:	4a3f      	ldr	r2, [pc, #252]	; (8007e20 <xTaskIncrementTick+0x154>)
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	6013      	str	r3, [r2, #0]
 8007d28:	4b3e      	ldr	r3, [pc, #248]	; (8007e24 <xTaskIncrementTick+0x158>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	3301      	adds	r3, #1
 8007d2e:	4a3d      	ldr	r2, [pc, #244]	; (8007e24 <xTaskIncrementTick+0x158>)
 8007d30:	6013      	str	r3, [r2, #0]
 8007d32:	f000 fad1 	bl	80082d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007d36:	4b3c      	ldr	r3, [pc, #240]	; (8007e28 <xTaskIncrementTick+0x15c>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	693a      	ldr	r2, [r7, #16]
 8007d3c:	429a      	cmp	r2, r3
 8007d3e:	d349      	bcc.n	8007dd4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d40:	4b36      	ldr	r3, [pc, #216]	; (8007e1c <xTaskIncrementTick+0x150>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d104      	bne.n	8007d54 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d4a:	4b37      	ldr	r3, [pc, #220]	; (8007e28 <xTaskIncrementTick+0x15c>)
 8007d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8007d50:	601a      	str	r2, [r3, #0]
					break;
 8007d52:	e03f      	b.n	8007dd4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d54:	4b31      	ldr	r3, [pc, #196]	; (8007e1c <xTaskIncrementTick+0x150>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	68db      	ldr	r3, [r3, #12]
 8007d5a:	68db      	ldr	r3, [r3, #12]
 8007d5c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	685b      	ldr	r3, [r3, #4]
 8007d62:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007d64:	693a      	ldr	r2, [r7, #16]
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d203      	bcs.n	8007d74 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007d6c:	4a2e      	ldr	r2, [pc, #184]	; (8007e28 <xTaskIncrementTick+0x15c>)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007d72:	e02f      	b.n	8007dd4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	3304      	adds	r3, #4
 8007d78:	4618      	mov	r0, r3
 8007d7a:	f7fe fe3b 	bl	80069f4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d004      	beq.n	8007d90 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	3318      	adds	r3, #24
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	f7fe fe32 	bl	80069f4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d94:	4b25      	ldr	r3, [pc, #148]	; (8007e2c <xTaskIncrementTick+0x160>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	d903      	bls.n	8007da4 <xTaskIncrementTick+0xd8>
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007da0:	4a22      	ldr	r2, [pc, #136]	; (8007e2c <xTaskIncrementTick+0x160>)
 8007da2:	6013      	str	r3, [r2, #0]
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007da8:	4613      	mov	r3, r2
 8007daa:	009b      	lsls	r3, r3, #2
 8007dac:	4413      	add	r3, r2
 8007dae:	009b      	lsls	r3, r3, #2
 8007db0:	4a1f      	ldr	r2, [pc, #124]	; (8007e30 <xTaskIncrementTick+0x164>)
 8007db2:	441a      	add	r2, r3
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	3304      	adds	r3, #4
 8007db8:	4619      	mov	r1, r3
 8007dba:	4610      	mov	r0, r2
 8007dbc:	f7fe fdbd 	bl	800693a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dc4:	4b1b      	ldr	r3, [pc, #108]	; (8007e34 <xTaskIncrementTick+0x168>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dca:	429a      	cmp	r2, r3
 8007dcc:	d3b8      	bcc.n	8007d40 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007dd2:	e7b5      	b.n	8007d40 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007dd4:	4b17      	ldr	r3, [pc, #92]	; (8007e34 <xTaskIncrementTick+0x168>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dda:	4915      	ldr	r1, [pc, #84]	; (8007e30 <xTaskIncrementTick+0x164>)
 8007ddc:	4613      	mov	r3, r2
 8007dde:	009b      	lsls	r3, r3, #2
 8007de0:	4413      	add	r3, r2
 8007de2:	009b      	lsls	r3, r3, #2
 8007de4:	440b      	add	r3, r1
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d901      	bls.n	8007df0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007dec:	2301      	movs	r3, #1
 8007dee:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007df0:	4b11      	ldr	r3, [pc, #68]	; (8007e38 <xTaskIncrementTick+0x16c>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d007      	beq.n	8007e08 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007df8:	2301      	movs	r3, #1
 8007dfa:	617b      	str	r3, [r7, #20]
 8007dfc:	e004      	b.n	8007e08 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007dfe:	4b0f      	ldr	r3, [pc, #60]	; (8007e3c <xTaskIncrementTick+0x170>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	3301      	adds	r3, #1
 8007e04:	4a0d      	ldr	r2, [pc, #52]	; (8007e3c <xTaskIncrementTick+0x170>)
 8007e06:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007e08:	697b      	ldr	r3, [r7, #20]
}
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	3718      	adds	r7, #24
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd80      	pop	{r7, pc}
 8007e12:	bf00      	nop
 8007e14:	20001158 	.word	0x20001158
 8007e18:	20001134 	.word	0x20001134
 8007e1c:	200010e8 	.word	0x200010e8
 8007e20:	200010ec 	.word	0x200010ec
 8007e24:	20001148 	.word	0x20001148
 8007e28:	20001150 	.word	0x20001150
 8007e2c:	20001138 	.word	0x20001138
 8007e30:	20000c60 	.word	0x20000c60
 8007e34:	20000c5c 	.word	0x20000c5c
 8007e38:	20001144 	.word	0x20001144
 8007e3c:	20001140 	.word	0x20001140

08007e40 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007e40:	b480      	push	{r7}
 8007e42:	b085      	sub	sp, #20
 8007e44:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007e46:	4b28      	ldr	r3, [pc, #160]	; (8007ee8 <vTaskSwitchContext+0xa8>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d003      	beq.n	8007e56 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007e4e:	4b27      	ldr	r3, [pc, #156]	; (8007eec <vTaskSwitchContext+0xac>)
 8007e50:	2201      	movs	r2, #1
 8007e52:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007e54:	e041      	b.n	8007eda <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8007e56:	4b25      	ldr	r3, [pc, #148]	; (8007eec <vTaskSwitchContext+0xac>)
 8007e58:	2200      	movs	r2, #0
 8007e5a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e5c:	4b24      	ldr	r3, [pc, #144]	; (8007ef0 <vTaskSwitchContext+0xb0>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	60fb      	str	r3, [r7, #12]
 8007e62:	e010      	b.n	8007e86 <vTaskSwitchContext+0x46>
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d10a      	bne.n	8007e80 <vTaskSwitchContext+0x40>
	__asm volatile
 8007e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e6e:	f383 8811 	msr	BASEPRI, r3
 8007e72:	f3bf 8f6f 	isb	sy
 8007e76:	f3bf 8f4f 	dsb	sy
 8007e7a:	607b      	str	r3, [r7, #4]
}
 8007e7c:	bf00      	nop
 8007e7e:	e7fe      	b.n	8007e7e <vTaskSwitchContext+0x3e>
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	3b01      	subs	r3, #1
 8007e84:	60fb      	str	r3, [r7, #12]
 8007e86:	491b      	ldr	r1, [pc, #108]	; (8007ef4 <vTaskSwitchContext+0xb4>)
 8007e88:	68fa      	ldr	r2, [r7, #12]
 8007e8a:	4613      	mov	r3, r2
 8007e8c:	009b      	lsls	r3, r3, #2
 8007e8e:	4413      	add	r3, r2
 8007e90:	009b      	lsls	r3, r3, #2
 8007e92:	440b      	add	r3, r1
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d0e4      	beq.n	8007e64 <vTaskSwitchContext+0x24>
 8007e9a:	68fa      	ldr	r2, [r7, #12]
 8007e9c:	4613      	mov	r3, r2
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	4413      	add	r3, r2
 8007ea2:	009b      	lsls	r3, r3, #2
 8007ea4:	4a13      	ldr	r2, [pc, #76]	; (8007ef4 <vTaskSwitchContext+0xb4>)
 8007ea6:	4413      	add	r3, r2
 8007ea8:	60bb      	str	r3, [r7, #8]
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	685a      	ldr	r2, [r3, #4]
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	605a      	str	r2, [r3, #4]
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	685a      	ldr	r2, [r3, #4]
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	3308      	adds	r3, #8
 8007ebc:	429a      	cmp	r2, r3
 8007ebe:	d104      	bne.n	8007eca <vTaskSwitchContext+0x8a>
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	685b      	ldr	r3, [r3, #4]
 8007ec4:	685a      	ldr	r2, [r3, #4]
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	605a      	str	r2, [r3, #4]
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	685b      	ldr	r3, [r3, #4]
 8007ece:	68db      	ldr	r3, [r3, #12]
 8007ed0:	4a09      	ldr	r2, [pc, #36]	; (8007ef8 <vTaskSwitchContext+0xb8>)
 8007ed2:	6013      	str	r3, [r2, #0]
 8007ed4:	4a06      	ldr	r2, [pc, #24]	; (8007ef0 <vTaskSwitchContext+0xb0>)
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	6013      	str	r3, [r2, #0]
}
 8007eda:	bf00      	nop
 8007edc:	3714      	adds	r7, #20
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee4:	4770      	bx	lr
 8007ee6:	bf00      	nop
 8007ee8:	20001158 	.word	0x20001158
 8007eec:	20001144 	.word	0x20001144
 8007ef0:	20001138 	.word	0x20001138
 8007ef4:	20000c60 	.word	0x20000c60
 8007ef8:	20000c5c 	.word	0x20000c5c

08007efc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b084      	sub	sp, #16
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
 8007f04:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d10a      	bne.n	8007f22 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007f0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f10:	f383 8811 	msr	BASEPRI, r3
 8007f14:	f3bf 8f6f 	isb	sy
 8007f18:	f3bf 8f4f 	dsb	sy
 8007f1c:	60fb      	str	r3, [r7, #12]
}
 8007f1e:	bf00      	nop
 8007f20:	e7fe      	b.n	8007f20 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007f22:	4b07      	ldr	r3, [pc, #28]	; (8007f40 <vTaskPlaceOnEventList+0x44>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	3318      	adds	r3, #24
 8007f28:	4619      	mov	r1, r3
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	f7fe fd29 	bl	8006982 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007f30:	2101      	movs	r1, #1
 8007f32:	6838      	ldr	r0, [r7, #0]
 8007f34:	f000 fa7c 	bl	8008430 <prvAddCurrentTaskToDelayedList>
}
 8007f38:	bf00      	nop
 8007f3a:	3710      	adds	r7, #16
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}
 8007f40:	20000c5c 	.word	0x20000c5c

08007f44 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b086      	sub	sp, #24
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	60f8      	str	r0, [r7, #12]
 8007f4c:	60b9      	str	r1, [r7, #8]
 8007f4e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d10a      	bne.n	8007f6c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f5a:	f383 8811 	msr	BASEPRI, r3
 8007f5e:	f3bf 8f6f 	isb	sy
 8007f62:	f3bf 8f4f 	dsb	sy
 8007f66:	617b      	str	r3, [r7, #20]
}
 8007f68:	bf00      	nop
 8007f6a:	e7fe      	b.n	8007f6a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007f6c:	4b0a      	ldr	r3, [pc, #40]	; (8007f98 <vTaskPlaceOnEventListRestricted+0x54>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	3318      	adds	r3, #24
 8007f72:	4619      	mov	r1, r3
 8007f74:	68f8      	ldr	r0, [r7, #12]
 8007f76:	f7fe fce0 	bl	800693a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d002      	beq.n	8007f86 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007f80:	f04f 33ff 	mov.w	r3, #4294967295
 8007f84:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007f86:	6879      	ldr	r1, [r7, #4]
 8007f88:	68b8      	ldr	r0, [r7, #8]
 8007f8a:	f000 fa51 	bl	8008430 <prvAddCurrentTaskToDelayedList>
	}
 8007f8e:	bf00      	nop
 8007f90:	3718      	adds	r7, #24
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bd80      	pop	{r7, pc}
 8007f96:	bf00      	nop
 8007f98:	20000c5c 	.word	0x20000c5c

08007f9c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b086      	sub	sp, #24
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	68db      	ldr	r3, [r3, #12]
 8007fa8:	68db      	ldr	r3, [r3, #12]
 8007faa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007fac:	693b      	ldr	r3, [r7, #16]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d10a      	bne.n	8007fc8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007fb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fb6:	f383 8811 	msr	BASEPRI, r3
 8007fba:	f3bf 8f6f 	isb	sy
 8007fbe:	f3bf 8f4f 	dsb	sy
 8007fc2:	60fb      	str	r3, [r7, #12]
}
 8007fc4:	bf00      	nop
 8007fc6:	e7fe      	b.n	8007fc6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007fc8:	693b      	ldr	r3, [r7, #16]
 8007fca:	3318      	adds	r3, #24
 8007fcc:	4618      	mov	r0, r3
 8007fce:	f7fe fd11 	bl	80069f4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007fd2:	4b1e      	ldr	r3, [pc, #120]	; (800804c <xTaskRemoveFromEventList+0xb0>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d11d      	bne.n	8008016 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007fda:	693b      	ldr	r3, [r7, #16]
 8007fdc:	3304      	adds	r3, #4
 8007fde:	4618      	mov	r0, r3
 8007fe0:	f7fe fd08 	bl	80069f4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007fe4:	693b      	ldr	r3, [r7, #16]
 8007fe6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fe8:	4b19      	ldr	r3, [pc, #100]	; (8008050 <xTaskRemoveFromEventList+0xb4>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	429a      	cmp	r2, r3
 8007fee:	d903      	bls.n	8007ff8 <xTaskRemoveFromEventList+0x5c>
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ff4:	4a16      	ldr	r2, [pc, #88]	; (8008050 <xTaskRemoveFromEventList+0xb4>)
 8007ff6:	6013      	str	r3, [r2, #0]
 8007ff8:	693b      	ldr	r3, [r7, #16]
 8007ffa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ffc:	4613      	mov	r3, r2
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	4413      	add	r3, r2
 8008002:	009b      	lsls	r3, r3, #2
 8008004:	4a13      	ldr	r2, [pc, #76]	; (8008054 <xTaskRemoveFromEventList+0xb8>)
 8008006:	441a      	add	r2, r3
 8008008:	693b      	ldr	r3, [r7, #16]
 800800a:	3304      	adds	r3, #4
 800800c:	4619      	mov	r1, r3
 800800e:	4610      	mov	r0, r2
 8008010:	f7fe fc93 	bl	800693a <vListInsertEnd>
 8008014:	e005      	b.n	8008022 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	3318      	adds	r3, #24
 800801a:	4619      	mov	r1, r3
 800801c:	480e      	ldr	r0, [pc, #56]	; (8008058 <xTaskRemoveFromEventList+0xbc>)
 800801e:	f7fe fc8c 	bl	800693a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008022:	693b      	ldr	r3, [r7, #16]
 8008024:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008026:	4b0d      	ldr	r3, [pc, #52]	; (800805c <xTaskRemoveFromEventList+0xc0>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800802c:	429a      	cmp	r2, r3
 800802e:	d905      	bls.n	800803c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008030:	2301      	movs	r3, #1
 8008032:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008034:	4b0a      	ldr	r3, [pc, #40]	; (8008060 <xTaskRemoveFromEventList+0xc4>)
 8008036:	2201      	movs	r2, #1
 8008038:	601a      	str	r2, [r3, #0]
 800803a:	e001      	b.n	8008040 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800803c:	2300      	movs	r3, #0
 800803e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008040:	697b      	ldr	r3, [r7, #20]
}
 8008042:	4618      	mov	r0, r3
 8008044:	3718      	adds	r7, #24
 8008046:	46bd      	mov	sp, r7
 8008048:	bd80      	pop	{r7, pc}
 800804a:	bf00      	nop
 800804c:	20001158 	.word	0x20001158
 8008050:	20001138 	.word	0x20001138
 8008054:	20000c60 	.word	0x20000c60
 8008058:	200010f0 	.word	0x200010f0
 800805c:	20000c5c 	.word	0x20000c5c
 8008060:	20001144 	.word	0x20001144

08008064 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008064:	b480      	push	{r7}
 8008066:	b083      	sub	sp, #12
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800806c:	4b06      	ldr	r3, [pc, #24]	; (8008088 <vTaskInternalSetTimeOutState+0x24>)
 800806e:	681a      	ldr	r2, [r3, #0]
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008074:	4b05      	ldr	r3, [pc, #20]	; (800808c <vTaskInternalSetTimeOutState+0x28>)
 8008076:	681a      	ldr	r2, [r3, #0]
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	605a      	str	r2, [r3, #4]
}
 800807c:	bf00      	nop
 800807e:	370c      	adds	r7, #12
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr
 8008088:	20001148 	.word	0x20001148
 800808c:	20001134 	.word	0x20001134

08008090 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b088      	sub	sp, #32
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
 8008098:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d10a      	bne.n	80080b6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80080a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080a4:	f383 8811 	msr	BASEPRI, r3
 80080a8:	f3bf 8f6f 	isb	sy
 80080ac:	f3bf 8f4f 	dsb	sy
 80080b0:	613b      	str	r3, [r7, #16]
}
 80080b2:	bf00      	nop
 80080b4:	e7fe      	b.n	80080b4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d10a      	bne.n	80080d2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80080bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080c0:	f383 8811 	msr	BASEPRI, r3
 80080c4:	f3bf 8f6f 	isb	sy
 80080c8:	f3bf 8f4f 	dsb	sy
 80080cc:	60fb      	str	r3, [r7, #12]
}
 80080ce:	bf00      	nop
 80080d0:	e7fe      	b.n	80080d0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80080d2:	f000 fe7f 	bl	8008dd4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80080d6:	4b1d      	ldr	r3, [pc, #116]	; (800814c <xTaskCheckForTimeOut+0xbc>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	685b      	ldr	r3, [r3, #4]
 80080e0:	69ba      	ldr	r2, [r7, #24]
 80080e2:	1ad3      	subs	r3, r2, r3
 80080e4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080ee:	d102      	bne.n	80080f6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80080f0:	2300      	movs	r3, #0
 80080f2:	61fb      	str	r3, [r7, #28]
 80080f4:	e023      	b.n	800813e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681a      	ldr	r2, [r3, #0]
 80080fa:	4b15      	ldr	r3, [pc, #84]	; (8008150 <xTaskCheckForTimeOut+0xc0>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	429a      	cmp	r2, r3
 8008100:	d007      	beq.n	8008112 <xTaskCheckForTimeOut+0x82>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	69ba      	ldr	r2, [r7, #24]
 8008108:	429a      	cmp	r2, r3
 800810a:	d302      	bcc.n	8008112 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800810c:	2301      	movs	r3, #1
 800810e:	61fb      	str	r3, [r7, #28]
 8008110:	e015      	b.n	800813e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	697a      	ldr	r2, [r7, #20]
 8008118:	429a      	cmp	r2, r3
 800811a:	d20b      	bcs.n	8008134 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	681a      	ldr	r2, [r3, #0]
 8008120:	697b      	ldr	r3, [r7, #20]
 8008122:	1ad2      	subs	r2, r2, r3
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f7ff ff9b 	bl	8008064 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800812e:	2300      	movs	r3, #0
 8008130:	61fb      	str	r3, [r7, #28]
 8008132:	e004      	b.n	800813e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	2200      	movs	r2, #0
 8008138:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800813a:	2301      	movs	r3, #1
 800813c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800813e:	f000 fe79 	bl	8008e34 <vPortExitCritical>

	return xReturn;
 8008142:	69fb      	ldr	r3, [r7, #28]
}
 8008144:	4618      	mov	r0, r3
 8008146:	3720      	adds	r7, #32
 8008148:	46bd      	mov	sp, r7
 800814a:	bd80      	pop	{r7, pc}
 800814c:	20001134 	.word	0x20001134
 8008150:	20001148 	.word	0x20001148

08008154 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008154:	b480      	push	{r7}
 8008156:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008158:	4b03      	ldr	r3, [pc, #12]	; (8008168 <vTaskMissedYield+0x14>)
 800815a:	2201      	movs	r2, #1
 800815c:	601a      	str	r2, [r3, #0]
}
 800815e:	bf00      	nop
 8008160:	46bd      	mov	sp, r7
 8008162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008166:	4770      	bx	lr
 8008168:	20001144 	.word	0x20001144

0800816c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b082      	sub	sp, #8
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008174:	f000 f852 	bl	800821c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008178:	4b06      	ldr	r3, [pc, #24]	; (8008194 <prvIdleTask+0x28>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	2b01      	cmp	r3, #1
 800817e:	d9f9      	bls.n	8008174 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008180:	4b05      	ldr	r3, [pc, #20]	; (8008198 <prvIdleTask+0x2c>)
 8008182:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008186:	601a      	str	r2, [r3, #0]
 8008188:	f3bf 8f4f 	dsb	sy
 800818c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008190:	e7f0      	b.n	8008174 <prvIdleTask+0x8>
 8008192:	bf00      	nop
 8008194:	20000c60 	.word	0x20000c60
 8008198:	e000ed04 	.word	0xe000ed04

0800819c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b082      	sub	sp, #8
 80081a0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80081a2:	2300      	movs	r3, #0
 80081a4:	607b      	str	r3, [r7, #4]
 80081a6:	e00c      	b.n	80081c2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80081a8:	687a      	ldr	r2, [r7, #4]
 80081aa:	4613      	mov	r3, r2
 80081ac:	009b      	lsls	r3, r3, #2
 80081ae:	4413      	add	r3, r2
 80081b0:	009b      	lsls	r3, r3, #2
 80081b2:	4a12      	ldr	r2, [pc, #72]	; (80081fc <prvInitialiseTaskLists+0x60>)
 80081b4:	4413      	add	r3, r2
 80081b6:	4618      	mov	r0, r3
 80081b8:	f7fe fb92 	bl	80068e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	3301      	adds	r3, #1
 80081c0:	607b      	str	r3, [r7, #4]
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2b37      	cmp	r3, #55	; 0x37
 80081c6:	d9ef      	bls.n	80081a8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80081c8:	480d      	ldr	r0, [pc, #52]	; (8008200 <prvInitialiseTaskLists+0x64>)
 80081ca:	f7fe fb89 	bl	80068e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80081ce:	480d      	ldr	r0, [pc, #52]	; (8008204 <prvInitialiseTaskLists+0x68>)
 80081d0:	f7fe fb86 	bl	80068e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80081d4:	480c      	ldr	r0, [pc, #48]	; (8008208 <prvInitialiseTaskLists+0x6c>)
 80081d6:	f7fe fb83 	bl	80068e0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80081da:	480c      	ldr	r0, [pc, #48]	; (800820c <prvInitialiseTaskLists+0x70>)
 80081dc:	f7fe fb80 	bl	80068e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80081e0:	480b      	ldr	r0, [pc, #44]	; (8008210 <prvInitialiseTaskLists+0x74>)
 80081e2:	f7fe fb7d 	bl	80068e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80081e6:	4b0b      	ldr	r3, [pc, #44]	; (8008214 <prvInitialiseTaskLists+0x78>)
 80081e8:	4a05      	ldr	r2, [pc, #20]	; (8008200 <prvInitialiseTaskLists+0x64>)
 80081ea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80081ec:	4b0a      	ldr	r3, [pc, #40]	; (8008218 <prvInitialiseTaskLists+0x7c>)
 80081ee:	4a05      	ldr	r2, [pc, #20]	; (8008204 <prvInitialiseTaskLists+0x68>)
 80081f0:	601a      	str	r2, [r3, #0]
}
 80081f2:	bf00      	nop
 80081f4:	3708      	adds	r7, #8
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}
 80081fa:	bf00      	nop
 80081fc:	20000c60 	.word	0x20000c60
 8008200:	200010c0 	.word	0x200010c0
 8008204:	200010d4 	.word	0x200010d4
 8008208:	200010f0 	.word	0x200010f0
 800820c:	20001104 	.word	0x20001104
 8008210:	2000111c 	.word	0x2000111c
 8008214:	200010e8 	.word	0x200010e8
 8008218:	200010ec 	.word	0x200010ec

0800821c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b082      	sub	sp, #8
 8008220:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008222:	e019      	b.n	8008258 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008224:	f000 fdd6 	bl	8008dd4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008228:	4b10      	ldr	r3, [pc, #64]	; (800826c <prvCheckTasksWaitingTermination+0x50>)
 800822a:	68db      	ldr	r3, [r3, #12]
 800822c:	68db      	ldr	r3, [r3, #12]
 800822e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	3304      	adds	r3, #4
 8008234:	4618      	mov	r0, r3
 8008236:	f7fe fbdd 	bl	80069f4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800823a:	4b0d      	ldr	r3, [pc, #52]	; (8008270 <prvCheckTasksWaitingTermination+0x54>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	3b01      	subs	r3, #1
 8008240:	4a0b      	ldr	r2, [pc, #44]	; (8008270 <prvCheckTasksWaitingTermination+0x54>)
 8008242:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008244:	4b0b      	ldr	r3, [pc, #44]	; (8008274 <prvCheckTasksWaitingTermination+0x58>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	3b01      	subs	r3, #1
 800824a:	4a0a      	ldr	r2, [pc, #40]	; (8008274 <prvCheckTasksWaitingTermination+0x58>)
 800824c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800824e:	f000 fdf1 	bl	8008e34 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	f000 f810 	bl	8008278 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008258:	4b06      	ldr	r3, [pc, #24]	; (8008274 <prvCheckTasksWaitingTermination+0x58>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d1e1      	bne.n	8008224 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008260:	bf00      	nop
 8008262:	bf00      	nop
 8008264:	3708      	adds	r7, #8
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}
 800826a:	bf00      	nop
 800826c:	20001104 	.word	0x20001104
 8008270:	20001130 	.word	0x20001130
 8008274:	20001118 	.word	0x20001118

08008278 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008278:	b580      	push	{r7, lr}
 800827a:	b084      	sub	sp, #16
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008286:	2b00      	cmp	r3, #0
 8008288:	d108      	bne.n	800829c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800828e:	4618      	mov	r0, r3
 8008290:	f000 ff8e 	bl	80091b0 <vPortFree>
				vPortFree( pxTCB );
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f000 ff8b 	bl	80091b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800829a:	e018      	b.n	80082ce <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d103      	bne.n	80082ae <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f000 ff82 	bl	80091b0 <vPortFree>
	}
 80082ac:	e00f      	b.n	80082ce <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80082b4:	2b02      	cmp	r3, #2
 80082b6:	d00a      	beq.n	80082ce <prvDeleteTCB+0x56>
	__asm volatile
 80082b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082bc:	f383 8811 	msr	BASEPRI, r3
 80082c0:	f3bf 8f6f 	isb	sy
 80082c4:	f3bf 8f4f 	dsb	sy
 80082c8:	60fb      	str	r3, [r7, #12]
}
 80082ca:	bf00      	nop
 80082cc:	e7fe      	b.n	80082cc <prvDeleteTCB+0x54>
	}
 80082ce:	bf00      	nop
 80082d0:	3710      	adds	r7, #16
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}
	...

080082d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80082d8:	b480      	push	{r7}
 80082da:	b083      	sub	sp, #12
 80082dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80082de:	4b0c      	ldr	r3, [pc, #48]	; (8008310 <prvResetNextTaskUnblockTime+0x38>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d104      	bne.n	80082f2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80082e8:	4b0a      	ldr	r3, [pc, #40]	; (8008314 <prvResetNextTaskUnblockTime+0x3c>)
 80082ea:	f04f 32ff 	mov.w	r2, #4294967295
 80082ee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80082f0:	e008      	b.n	8008304 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082f2:	4b07      	ldr	r3, [pc, #28]	; (8008310 <prvResetNextTaskUnblockTime+0x38>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	68db      	ldr	r3, [r3, #12]
 80082f8:	68db      	ldr	r3, [r3, #12]
 80082fa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	685b      	ldr	r3, [r3, #4]
 8008300:	4a04      	ldr	r2, [pc, #16]	; (8008314 <prvResetNextTaskUnblockTime+0x3c>)
 8008302:	6013      	str	r3, [r2, #0]
}
 8008304:	bf00      	nop
 8008306:	370c      	adds	r7, #12
 8008308:	46bd      	mov	sp, r7
 800830a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830e:	4770      	bx	lr
 8008310:	200010e8 	.word	0x200010e8
 8008314:	20001150 	.word	0x20001150

08008318 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008318:	b480      	push	{r7}
 800831a:	b083      	sub	sp, #12
 800831c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800831e:	4b0b      	ldr	r3, [pc, #44]	; (800834c <xTaskGetSchedulerState+0x34>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d102      	bne.n	800832c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008326:	2301      	movs	r3, #1
 8008328:	607b      	str	r3, [r7, #4]
 800832a:	e008      	b.n	800833e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800832c:	4b08      	ldr	r3, [pc, #32]	; (8008350 <xTaskGetSchedulerState+0x38>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d102      	bne.n	800833a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008334:	2302      	movs	r3, #2
 8008336:	607b      	str	r3, [r7, #4]
 8008338:	e001      	b.n	800833e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800833a:	2300      	movs	r3, #0
 800833c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800833e:	687b      	ldr	r3, [r7, #4]
	}
 8008340:	4618      	mov	r0, r3
 8008342:	370c      	adds	r7, #12
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr
 800834c:	2000113c 	.word	0x2000113c
 8008350:	20001158 	.word	0x20001158

08008354 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008354:	b580      	push	{r7, lr}
 8008356:	b086      	sub	sp, #24
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008360:	2300      	movs	r3, #0
 8008362:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d056      	beq.n	8008418 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800836a:	4b2e      	ldr	r3, [pc, #184]	; (8008424 <xTaskPriorityDisinherit+0xd0>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	693a      	ldr	r2, [r7, #16]
 8008370:	429a      	cmp	r2, r3
 8008372:	d00a      	beq.n	800838a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008374:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008378:	f383 8811 	msr	BASEPRI, r3
 800837c:	f3bf 8f6f 	isb	sy
 8008380:	f3bf 8f4f 	dsb	sy
 8008384:	60fb      	str	r3, [r7, #12]
}
 8008386:	bf00      	nop
 8008388:	e7fe      	b.n	8008388 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800838a:	693b      	ldr	r3, [r7, #16]
 800838c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800838e:	2b00      	cmp	r3, #0
 8008390:	d10a      	bne.n	80083a8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8008392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008396:	f383 8811 	msr	BASEPRI, r3
 800839a:	f3bf 8f6f 	isb	sy
 800839e:	f3bf 8f4f 	dsb	sy
 80083a2:	60bb      	str	r3, [r7, #8]
}
 80083a4:	bf00      	nop
 80083a6:	e7fe      	b.n	80083a6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083ac:	1e5a      	subs	r2, r3, #1
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083ba:	429a      	cmp	r2, r3
 80083bc:	d02c      	beq.n	8008418 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80083be:	693b      	ldr	r3, [r7, #16]
 80083c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d128      	bne.n	8008418 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	3304      	adds	r3, #4
 80083ca:	4618      	mov	r0, r3
 80083cc:	f7fe fb12 	bl	80069f4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083dc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083e8:	4b0f      	ldr	r3, [pc, #60]	; (8008428 <xTaskPriorityDisinherit+0xd4>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	429a      	cmp	r2, r3
 80083ee:	d903      	bls.n	80083f8 <xTaskPriorityDisinherit+0xa4>
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083f4:	4a0c      	ldr	r2, [pc, #48]	; (8008428 <xTaskPriorityDisinherit+0xd4>)
 80083f6:	6013      	str	r3, [r2, #0]
 80083f8:	693b      	ldr	r3, [r7, #16]
 80083fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083fc:	4613      	mov	r3, r2
 80083fe:	009b      	lsls	r3, r3, #2
 8008400:	4413      	add	r3, r2
 8008402:	009b      	lsls	r3, r3, #2
 8008404:	4a09      	ldr	r2, [pc, #36]	; (800842c <xTaskPriorityDisinherit+0xd8>)
 8008406:	441a      	add	r2, r3
 8008408:	693b      	ldr	r3, [r7, #16]
 800840a:	3304      	adds	r3, #4
 800840c:	4619      	mov	r1, r3
 800840e:	4610      	mov	r0, r2
 8008410:	f7fe fa93 	bl	800693a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008414:	2301      	movs	r3, #1
 8008416:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008418:	697b      	ldr	r3, [r7, #20]
	}
 800841a:	4618      	mov	r0, r3
 800841c:	3718      	adds	r7, #24
 800841e:	46bd      	mov	sp, r7
 8008420:	bd80      	pop	{r7, pc}
 8008422:	bf00      	nop
 8008424:	20000c5c 	.word	0x20000c5c
 8008428:	20001138 	.word	0x20001138
 800842c:	20000c60 	.word	0x20000c60

08008430 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b084      	sub	sp, #16
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
 8008438:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800843a:	4b21      	ldr	r3, [pc, #132]	; (80084c0 <prvAddCurrentTaskToDelayedList+0x90>)
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008440:	4b20      	ldr	r3, [pc, #128]	; (80084c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	3304      	adds	r3, #4
 8008446:	4618      	mov	r0, r3
 8008448:	f7fe fad4 	bl	80069f4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008452:	d10a      	bne.n	800846a <prvAddCurrentTaskToDelayedList+0x3a>
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d007      	beq.n	800846a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800845a:	4b1a      	ldr	r3, [pc, #104]	; (80084c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	3304      	adds	r3, #4
 8008460:	4619      	mov	r1, r3
 8008462:	4819      	ldr	r0, [pc, #100]	; (80084c8 <prvAddCurrentTaskToDelayedList+0x98>)
 8008464:	f7fe fa69 	bl	800693a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008468:	e026      	b.n	80084b8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800846a:	68fa      	ldr	r2, [r7, #12]
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	4413      	add	r3, r2
 8008470:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008472:	4b14      	ldr	r3, [pc, #80]	; (80084c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	68ba      	ldr	r2, [r7, #8]
 8008478:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800847a:	68ba      	ldr	r2, [r7, #8]
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	429a      	cmp	r2, r3
 8008480:	d209      	bcs.n	8008496 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008482:	4b12      	ldr	r3, [pc, #72]	; (80084cc <prvAddCurrentTaskToDelayedList+0x9c>)
 8008484:	681a      	ldr	r2, [r3, #0]
 8008486:	4b0f      	ldr	r3, [pc, #60]	; (80084c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	3304      	adds	r3, #4
 800848c:	4619      	mov	r1, r3
 800848e:	4610      	mov	r0, r2
 8008490:	f7fe fa77 	bl	8006982 <vListInsert>
}
 8008494:	e010      	b.n	80084b8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008496:	4b0e      	ldr	r3, [pc, #56]	; (80084d0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008498:	681a      	ldr	r2, [r3, #0]
 800849a:	4b0a      	ldr	r3, [pc, #40]	; (80084c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	3304      	adds	r3, #4
 80084a0:	4619      	mov	r1, r3
 80084a2:	4610      	mov	r0, r2
 80084a4:	f7fe fa6d 	bl	8006982 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80084a8:	4b0a      	ldr	r3, [pc, #40]	; (80084d4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	68ba      	ldr	r2, [r7, #8]
 80084ae:	429a      	cmp	r2, r3
 80084b0:	d202      	bcs.n	80084b8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80084b2:	4a08      	ldr	r2, [pc, #32]	; (80084d4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	6013      	str	r3, [r2, #0]
}
 80084b8:	bf00      	nop
 80084ba:	3710      	adds	r7, #16
 80084bc:	46bd      	mov	sp, r7
 80084be:	bd80      	pop	{r7, pc}
 80084c0:	20001134 	.word	0x20001134
 80084c4:	20000c5c 	.word	0x20000c5c
 80084c8:	2000111c 	.word	0x2000111c
 80084cc:	200010ec 	.word	0x200010ec
 80084d0:	200010e8 	.word	0x200010e8
 80084d4:	20001150 	.word	0x20001150

080084d8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b08a      	sub	sp, #40	; 0x28
 80084dc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80084de:	2300      	movs	r3, #0
 80084e0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80084e2:	f000 fb07 	bl	8008af4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80084e6:	4b1c      	ldr	r3, [pc, #112]	; (8008558 <xTimerCreateTimerTask+0x80>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d021      	beq.n	8008532 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80084ee:	2300      	movs	r3, #0
 80084f0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80084f2:	2300      	movs	r3, #0
 80084f4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80084f6:	1d3a      	adds	r2, r7, #4
 80084f8:	f107 0108 	add.w	r1, r7, #8
 80084fc:	f107 030c 	add.w	r3, r7, #12
 8008500:	4618      	mov	r0, r3
 8008502:	f7fe f9d3 	bl	80068ac <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008506:	6879      	ldr	r1, [r7, #4]
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	68fa      	ldr	r2, [r7, #12]
 800850c:	9202      	str	r2, [sp, #8]
 800850e:	9301      	str	r3, [sp, #4]
 8008510:	2302      	movs	r3, #2
 8008512:	9300      	str	r3, [sp, #0]
 8008514:	2300      	movs	r3, #0
 8008516:	460a      	mov	r2, r1
 8008518:	4910      	ldr	r1, [pc, #64]	; (800855c <xTimerCreateTimerTask+0x84>)
 800851a:	4811      	ldr	r0, [pc, #68]	; (8008560 <xTimerCreateTimerTask+0x88>)
 800851c:	f7ff f83a 	bl	8007594 <xTaskCreateStatic>
 8008520:	4603      	mov	r3, r0
 8008522:	4a10      	ldr	r2, [pc, #64]	; (8008564 <xTimerCreateTimerTask+0x8c>)
 8008524:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008526:	4b0f      	ldr	r3, [pc, #60]	; (8008564 <xTimerCreateTimerTask+0x8c>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d001      	beq.n	8008532 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800852e:	2301      	movs	r3, #1
 8008530:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d10a      	bne.n	800854e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800853c:	f383 8811 	msr	BASEPRI, r3
 8008540:	f3bf 8f6f 	isb	sy
 8008544:	f3bf 8f4f 	dsb	sy
 8008548:	613b      	str	r3, [r7, #16]
}
 800854a:	bf00      	nop
 800854c:	e7fe      	b.n	800854c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800854e:	697b      	ldr	r3, [r7, #20]
}
 8008550:	4618      	mov	r0, r3
 8008552:	3718      	adds	r7, #24
 8008554:	46bd      	mov	sp, r7
 8008556:	bd80      	pop	{r7, pc}
 8008558:	2000118c 	.word	0x2000118c
 800855c:	0800ecf8 	.word	0x0800ecf8
 8008560:	0800869d 	.word	0x0800869d
 8008564:	20001190 	.word	0x20001190

08008568 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b08a      	sub	sp, #40	; 0x28
 800856c:	af00      	add	r7, sp, #0
 800856e:	60f8      	str	r0, [r7, #12]
 8008570:	60b9      	str	r1, [r7, #8]
 8008572:	607a      	str	r2, [r7, #4]
 8008574:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008576:	2300      	movs	r3, #0
 8008578:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d10a      	bne.n	8008596 <xTimerGenericCommand+0x2e>
	__asm volatile
 8008580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008584:	f383 8811 	msr	BASEPRI, r3
 8008588:	f3bf 8f6f 	isb	sy
 800858c:	f3bf 8f4f 	dsb	sy
 8008590:	623b      	str	r3, [r7, #32]
}
 8008592:	bf00      	nop
 8008594:	e7fe      	b.n	8008594 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008596:	4b1a      	ldr	r3, [pc, #104]	; (8008600 <xTimerGenericCommand+0x98>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d02a      	beq.n	80085f4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	2b05      	cmp	r3, #5
 80085ae:	dc18      	bgt.n	80085e2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80085b0:	f7ff feb2 	bl	8008318 <xTaskGetSchedulerState>
 80085b4:	4603      	mov	r3, r0
 80085b6:	2b02      	cmp	r3, #2
 80085b8:	d109      	bne.n	80085ce <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80085ba:	4b11      	ldr	r3, [pc, #68]	; (8008600 <xTimerGenericCommand+0x98>)
 80085bc:	6818      	ldr	r0, [r3, #0]
 80085be:	f107 0110 	add.w	r1, r7, #16
 80085c2:	2300      	movs	r3, #0
 80085c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085c6:	f7fe fb7d 	bl	8006cc4 <xQueueGenericSend>
 80085ca:	6278      	str	r0, [r7, #36]	; 0x24
 80085cc:	e012      	b.n	80085f4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80085ce:	4b0c      	ldr	r3, [pc, #48]	; (8008600 <xTimerGenericCommand+0x98>)
 80085d0:	6818      	ldr	r0, [r3, #0]
 80085d2:	f107 0110 	add.w	r1, r7, #16
 80085d6:	2300      	movs	r3, #0
 80085d8:	2200      	movs	r2, #0
 80085da:	f7fe fb73 	bl	8006cc4 <xQueueGenericSend>
 80085de:	6278      	str	r0, [r7, #36]	; 0x24
 80085e0:	e008      	b.n	80085f4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80085e2:	4b07      	ldr	r3, [pc, #28]	; (8008600 <xTimerGenericCommand+0x98>)
 80085e4:	6818      	ldr	r0, [r3, #0]
 80085e6:	f107 0110 	add.w	r1, r7, #16
 80085ea:	2300      	movs	r3, #0
 80085ec:	683a      	ldr	r2, [r7, #0]
 80085ee:	f7fe fc67 	bl	8006ec0 <xQueueGenericSendFromISR>
 80085f2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80085f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80085f6:	4618      	mov	r0, r3
 80085f8:	3728      	adds	r7, #40	; 0x28
 80085fa:	46bd      	mov	sp, r7
 80085fc:	bd80      	pop	{r7, pc}
 80085fe:	bf00      	nop
 8008600:	2000118c 	.word	0x2000118c

08008604 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b088      	sub	sp, #32
 8008608:	af02      	add	r7, sp, #8
 800860a:	6078      	str	r0, [r7, #4]
 800860c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800860e:	4b22      	ldr	r3, [pc, #136]	; (8008698 <prvProcessExpiredTimer+0x94>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	68db      	ldr	r3, [r3, #12]
 8008614:	68db      	ldr	r3, [r3, #12]
 8008616:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008618:	697b      	ldr	r3, [r7, #20]
 800861a:	3304      	adds	r3, #4
 800861c:	4618      	mov	r0, r3
 800861e:	f7fe f9e9 	bl	80069f4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008622:	697b      	ldr	r3, [r7, #20]
 8008624:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008628:	f003 0304 	and.w	r3, r3, #4
 800862c:	2b00      	cmp	r3, #0
 800862e:	d022      	beq.n	8008676 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008630:	697b      	ldr	r3, [r7, #20]
 8008632:	699a      	ldr	r2, [r3, #24]
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	18d1      	adds	r1, r2, r3
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	683a      	ldr	r2, [r7, #0]
 800863c:	6978      	ldr	r0, [r7, #20]
 800863e:	f000 f8d1 	bl	80087e4 <prvInsertTimerInActiveList>
 8008642:	4603      	mov	r3, r0
 8008644:	2b00      	cmp	r3, #0
 8008646:	d01f      	beq.n	8008688 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008648:	2300      	movs	r3, #0
 800864a:	9300      	str	r3, [sp, #0]
 800864c:	2300      	movs	r3, #0
 800864e:	687a      	ldr	r2, [r7, #4]
 8008650:	2100      	movs	r1, #0
 8008652:	6978      	ldr	r0, [r7, #20]
 8008654:	f7ff ff88 	bl	8008568 <xTimerGenericCommand>
 8008658:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800865a:	693b      	ldr	r3, [r7, #16]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d113      	bne.n	8008688 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008664:	f383 8811 	msr	BASEPRI, r3
 8008668:	f3bf 8f6f 	isb	sy
 800866c:	f3bf 8f4f 	dsb	sy
 8008670:	60fb      	str	r3, [r7, #12]
}
 8008672:	bf00      	nop
 8008674:	e7fe      	b.n	8008674 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008676:	697b      	ldr	r3, [r7, #20]
 8008678:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800867c:	f023 0301 	bic.w	r3, r3, #1
 8008680:	b2da      	uxtb	r2, r3
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	6a1b      	ldr	r3, [r3, #32]
 800868c:	6978      	ldr	r0, [r7, #20]
 800868e:	4798      	blx	r3
}
 8008690:	bf00      	nop
 8008692:	3718      	adds	r7, #24
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}
 8008698:	20001184 	.word	0x20001184

0800869c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b084      	sub	sp, #16
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80086a4:	f107 0308 	add.w	r3, r7, #8
 80086a8:	4618      	mov	r0, r3
 80086aa:	f000 f857 	bl	800875c <prvGetNextExpireTime>
 80086ae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80086b0:	68bb      	ldr	r3, [r7, #8]
 80086b2:	4619      	mov	r1, r3
 80086b4:	68f8      	ldr	r0, [r7, #12]
 80086b6:	f000 f803 	bl	80086c0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80086ba:	f000 f8d5 	bl	8008868 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80086be:	e7f1      	b.n	80086a4 <prvTimerTask+0x8>

080086c0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b084      	sub	sp, #16
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
 80086c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80086ca:	f7ff fa43 	bl	8007b54 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80086ce:	f107 0308 	add.w	r3, r7, #8
 80086d2:	4618      	mov	r0, r3
 80086d4:	f000 f866 	bl	80087a4 <prvSampleTimeNow>
 80086d8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80086da:	68bb      	ldr	r3, [r7, #8]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d130      	bne.n	8008742 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d10a      	bne.n	80086fc <prvProcessTimerOrBlockTask+0x3c>
 80086e6:	687a      	ldr	r2, [r7, #4]
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	429a      	cmp	r2, r3
 80086ec:	d806      	bhi.n	80086fc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80086ee:	f7ff fa3f 	bl	8007b70 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80086f2:	68f9      	ldr	r1, [r7, #12]
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f7ff ff85 	bl	8008604 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80086fa:	e024      	b.n	8008746 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d008      	beq.n	8008714 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008702:	4b13      	ldr	r3, [pc, #76]	; (8008750 <prvProcessTimerOrBlockTask+0x90>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d101      	bne.n	8008710 <prvProcessTimerOrBlockTask+0x50>
 800870c:	2301      	movs	r3, #1
 800870e:	e000      	b.n	8008712 <prvProcessTimerOrBlockTask+0x52>
 8008710:	2300      	movs	r3, #0
 8008712:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008714:	4b0f      	ldr	r3, [pc, #60]	; (8008754 <prvProcessTimerOrBlockTask+0x94>)
 8008716:	6818      	ldr	r0, [r3, #0]
 8008718:	687a      	ldr	r2, [r7, #4]
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	1ad3      	subs	r3, r2, r3
 800871e:	683a      	ldr	r2, [r7, #0]
 8008720:	4619      	mov	r1, r3
 8008722:	f7fe ff03 	bl	800752c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008726:	f7ff fa23 	bl	8007b70 <xTaskResumeAll>
 800872a:	4603      	mov	r3, r0
 800872c:	2b00      	cmp	r3, #0
 800872e:	d10a      	bne.n	8008746 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008730:	4b09      	ldr	r3, [pc, #36]	; (8008758 <prvProcessTimerOrBlockTask+0x98>)
 8008732:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008736:	601a      	str	r2, [r3, #0]
 8008738:	f3bf 8f4f 	dsb	sy
 800873c:	f3bf 8f6f 	isb	sy
}
 8008740:	e001      	b.n	8008746 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008742:	f7ff fa15 	bl	8007b70 <xTaskResumeAll>
}
 8008746:	bf00      	nop
 8008748:	3710      	adds	r7, #16
 800874a:	46bd      	mov	sp, r7
 800874c:	bd80      	pop	{r7, pc}
 800874e:	bf00      	nop
 8008750:	20001188 	.word	0x20001188
 8008754:	2000118c 	.word	0x2000118c
 8008758:	e000ed04 	.word	0xe000ed04

0800875c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800875c:	b480      	push	{r7}
 800875e:	b085      	sub	sp, #20
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008764:	4b0e      	ldr	r3, [pc, #56]	; (80087a0 <prvGetNextExpireTime+0x44>)
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d101      	bne.n	8008772 <prvGetNextExpireTime+0x16>
 800876e:	2201      	movs	r2, #1
 8008770:	e000      	b.n	8008774 <prvGetNextExpireTime+0x18>
 8008772:	2200      	movs	r2, #0
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d105      	bne.n	800878c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008780:	4b07      	ldr	r3, [pc, #28]	; (80087a0 <prvGetNextExpireTime+0x44>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	68db      	ldr	r3, [r3, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	60fb      	str	r3, [r7, #12]
 800878a:	e001      	b.n	8008790 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800878c:	2300      	movs	r3, #0
 800878e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008790:	68fb      	ldr	r3, [r7, #12]
}
 8008792:	4618      	mov	r0, r3
 8008794:	3714      	adds	r7, #20
 8008796:	46bd      	mov	sp, r7
 8008798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879c:	4770      	bx	lr
 800879e:	bf00      	nop
 80087a0:	20001184 	.word	0x20001184

080087a4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b084      	sub	sp, #16
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80087ac:	f7ff fa7e 	bl	8007cac <xTaskGetTickCount>
 80087b0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80087b2:	4b0b      	ldr	r3, [pc, #44]	; (80087e0 <prvSampleTimeNow+0x3c>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	68fa      	ldr	r2, [r7, #12]
 80087b8:	429a      	cmp	r2, r3
 80087ba:	d205      	bcs.n	80087c8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80087bc:	f000 f936 	bl	8008a2c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2201      	movs	r2, #1
 80087c4:	601a      	str	r2, [r3, #0]
 80087c6:	e002      	b.n	80087ce <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2200      	movs	r2, #0
 80087cc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80087ce:	4a04      	ldr	r2, [pc, #16]	; (80087e0 <prvSampleTimeNow+0x3c>)
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80087d4:	68fb      	ldr	r3, [r7, #12]
}
 80087d6:	4618      	mov	r0, r3
 80087d8:	3710      	adds	r7, #16
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}
 80087de:	bf00      	nop
 80087e0:	20001194 	.word	0x20001194

080087e4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b086      	sub	sp, #24
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	60f8      	str	r0, [r7, #12]
 80087ec:	60b9      	str	r1, [r7, #8]
 80087ee:	607a      	str	r2, [r7, #4]
 80087f0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80087f2:	2300      	movs	r3, #0
 80087f4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	68ba      	ldr	r2, [r7, #8]
 80087fa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	68fa      	ldr	r2, [r7, #12]
 8008800:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008802:	68ba      	ldr	r2, [r7, #8]
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	429a      	cmp	r2, r3
 8008808:	d812      	bhi.n	8008830 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800880a:	687a      	ldr	r2, [r7, #4]
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	1ad2      	subs	r2, r2, r3
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	699b      	ldr	r3, [r3, #24]
 8008814:	429a      	cmp	r2, r3
 8008816:	d302      	bcc.n	800881e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008818:	2301      	movs	r3, #1
 800881a:	617b      	str	r3, [r7, #20]
 800881c:	e01b      	b.n	8008856 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800881e:	4b10      	ldr	r3, [pc, #64]	; (8008860 <prvInsertTimerInActiveList+0x7c>)
 8008820:	681a      	ldr	r2, [r3, #0]
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	3304      	adds	r3, #4
 8008826:	4619      	mov	r1, r3
 8008828:	4610      	mov	r0, r2
 800882a:	f7fe f8aa 	bl	8006982 <vListInsert>
 800882e:	e012      	b.n	8008856 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008830:	687a      	ldr	r2, [r7, #4]
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	429a      	cmp	r2, r3
 8008836:	d206      	bcs.n	8008846 <prvInsertTimerInActiveList+0x62>
 8008838:	68ba      	ldr	r2, [r7, #8]
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	429a      	cmp	r2, r3
 800883e:	d302      	bcc.n	8008846 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008840:	2301      	movs	r3, #1
 8008842:	617b      	str	r3, [r7, #20]
 8008844:	e007      	b.n	8008856 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008846:	4b07      	ldr	r3, [pc, #28]	; (8008864 <prvInsertTimerInActiveList+0x80>)
 8008848:	681a      	ldr	r2, [r3, #0]
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	3304      	adds	r3, #4
 800884e:	4619      	mov	r1, r3
 8008850:	4610      	mov	r0, r2
 8008852:	f7fe f896 	bl	8006982 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008856:	697b      	ldr	r3, [r7, #20]
}
 8008858:	4618      	mov	r0, r3
 800885a:	3718      	adds	r7, #24
 800885c:	46bd      	mov	sp, r7
 800885e:	bd80      	pop	{r7, pc}
 8008860:	20001188 	.word	0x20001188
 8008864:	20001184 	.word	0x20001184

08008868 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b08e      	sub	sp, #56	; 0x38
 800886c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800886e:	e0ca      	b.n	8008a06 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2b00      	cmp	r3, #0
 8008874:	da18      	bge.n	80088a8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008876:	1d3b      	adds	r3, r7, #4
 8008878:	3304      	adds	r3, #4
 800887a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800887c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800887e:	2b00      	cmp	r3, #0
 8008880:	d10a      	bne.n	8008898 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008882:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008886:	f383 8811 	msr	BASEPRI, r3
 800888a:	f3bf 8f6f 	isb	sy
 800888e:	f3bf 8f4f 	dsb	sy
 8008892:	61fb      	str	r3, [r7, #28]
}
 8008894:	bf00      	nop
 8008896:	e7fe      	b.n	8008896 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800889e:	6850      	ldr	r0, [r2, #4]
 80088a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80088a2:	6892      	ldr	r2, [r2, #8]
 80088a4:	4611      	mov	r1, r2
 80088a6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	f2c0 80ab 	blt.w	8008a06 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80088b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088b6:	695b      	ldr	r3, [r3, #20]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d004      	beq.n	80088c6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80088bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088be:	3304      	adds	r3, #4
 80088c0:	4618      	mov	r0, r3
 80088c2:	f7fe f897 	bl	80069f4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80088c6:	463b      	mov	r3, r7
 80088c8:	4618      	mov	r0, r3
 80088ca:	f7ff ff6b 	bl	80087a4 <prvSampleTimeNow>
 80088ce:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2b09      	cmp	r3, #9
 80088d4:	f200 8096 	bhi.w	8008a04 <prvProcessReceivedCommands+0x19c>
 80088d8:	a201      	add	r2, pc, #4	; (adr r2, 80088e0 <prvProcessReceivedCommands+0x78>)
 80088da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088de:	bf00      	nop
 80088e0:	08008909 	.word	0x08008909
 80088e4:	08008909 	.word	0x08008909
 80088e8:	08008909 	.word	0x08008909
 80088ec:	0800897d 	.word	0x0800897d
 80088f0:	08008991 	.word	0x08008991
 80088f4:	080089db 	.word	0x080089db
 80088f8:	08008909 	.word	0x08008909
 80088fc:	08008909 	.word	0x08008909
 8008900:	0800897d 	.word	0x0800897d
 8008904:	08008991 	.word	0x08008991
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800890a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800890e:	f043 0301 	orr.w	r3, r3, #1
 8008912:	b2da      	uxtb	r2, r3
 8008914:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008916:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800891a:	68ba      	ldr	r2, [r7, #8]
 800891c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800891e:	699b      	ldr	r3, [r3, #24]
 8008920:	18d1      	adds	r1, r2, r3
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008926:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008928:	f7ff ff5c 	bl	80087e4 <prvInsertTimerInActiveList>
 800892c:	4603      	mov	r3, r0
 800892e:	2b00      	cmp	r3, #0
 8008930:	d069      	beq.n	8008a06 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008934:	6a1b      	ldr	r3, [r3, #32]
 8008936:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008938:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800893a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800893c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008940:	f003 0304 	and.w	r3, r3, #4
 8008944:	2b00      	cmp	r3, #0
 8008946:	d05e      	beq.n	8008a06 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008948:	68ba      	ldr	r2, [r7, #8]
 800894a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800894c:	699b      	ldr	r3, [r3, #24]
 800894e:	441a      	add	r2, r3
 8008950:	2300      	movs	r3, #0
 8008952:	9300      	str	r3, [sp, #0]
 8008954:	2300      	movs	r3, #0
 8008956:	2100      	movs	r1, #0
 8008958:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800895a:	f7ff fe05 	bl	8008568 <xTimerGenericCommand>
 800895e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008960:	6a3b      	ldr	r3, [r7, #32]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d14f      	bne.n	8008a06 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8008966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800896a:	f383 8811 	msr	BASEPRI, r3
 800896e:	f3bf 8f6f 	isb	sy
 8008972:	f3bf 8f4f 	dsb	sy
 8008976:	61bb      	str	r3, [r7, #24]
}
 8008978:	bf00      	nop
 800897a:	e7fe      	b.n	800897a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800897c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800897e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008982:	f023 0301 	bic.w	r3, r3, #1
 8008986:	b2da      	uxtb	r2, r3
 8008988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800898a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800898e:	e03a      	b.n	8008a06 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008992:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008996:	f043 0301 	orr.w	r3, r3, #1
 800899a:	b2da      	uxtb	r2, r3
 800899c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800899e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80089a2:	68ba      	ldr	r2, [r7, #8]
 80089a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089a6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80089a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089aa:	699b      	ldr	r3, [r3, #24]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d10a      	bne.n	80089c6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80089b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089b4:	f383 8811 	msr	BASEPRI, r3
 80089b8:	f3bf 8f6f 	isb	sy
 80089bc:	f3bf 8f4f 	dsb	sy
 80089c0:	617b      	str	r3, [r7, #20]
}
 80089c2:	bf00      	nop
 80089c4:	e7fe      	b.n	80089c4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80089c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089c8:	699a      	ldr	r2, [r3, #24]
 80089ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089cc:	18d1      	adds	r1, r2, r3
 80089ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80089d4:	f7ff ff06 	bl	80087e4 <prvInsertTimerInActiveList>
					break;
 80089d8:	e015      	b.n	8008a06 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80089da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80089e0:	f003 0302 	and.w	r3, r3, #2
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d103      	bne.n	80089f0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80089e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80089ea:	f000 fbe1 	bl	80091b0 <vPortFree>
 80089ee:	e00a      	b.n	8008a06 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80089f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80089f6:	f023 0301 	bic.w	r3, r3, #1
 80089fa:	b2da      	uxtb	r2, r3
 80089fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008a02:	e000      	b.n	8008a06 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8008a04:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008a06:	4b08      	ldr	r3, [pc, #32]	; (8008a28 <prvProcessReceivedCommands+0x1c0>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	1d39      	adds	r1, r7, #4
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	4618      	mov	r0, r3
 8008a10:	f7fe faf2 	bl	8006ff8 <xQueueReceive>
 8008a14:	4603      	mov	r3, r0
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	f47f af2a 	bne.w	8008870 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008a1c:	bf00      	nop
 8008a1e:	bf00      	nop
 8008a20:	3730      	adds	r7, #48	; 0x30
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bd80      	pop	{r7, pc}
 8008a26:	bf00      	nop
 8008a28:	2000118c 	.word	0x2000118c

08008a2c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b088      	sub	sp, #32
 8008a30:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008a32:	e048      	b.n	8008ac6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008a34:	4b2d      	ldr	r3, [pc, #180]	; (8008aec <prvSwitchTimerLists+0xc0>)
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	68db      	ldr	r3, [r3, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a3e:	4b2b      	ldr	r3, [pc, #172]	; (8008aec <prvSwitchTimerLists+0xc0>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	68db      	ldr	r3, [r3, #12]
 8008a44:	68db      	ldr	r3, [r3, #12]
 8008a46:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	3304      	adds	r3, #4
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f7fd ffd1 	bl	80069f4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	6a1b      	ldr	r3, [r3, #32]
 8008a56:	68f8      	ldr	r0, [r7, #12]
 8008a58:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008a60:	f003 0304 	and.w	r3, r3, #4
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d02e      	beq.n	8008ac6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	699b      	ldr	r3, [r3, #24]
 8008a6c:	693a      	ldr	r2, [r7, #16]
 8008a6e:	4413      	add	r3, r2
 8008a70:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008a72:	68ba      	ldr	r2, [r7, #8]
 8008a74:	693b      	ldr	r3, [r7, #16]
 8008a76:	429a      	cmp	r2, r3
 8008a78:	d90e      	bls.n	8008a98 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	68ba      	ldr	r2, [r7, #8]
 8008a7e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	68fa      	ldr	r2, [r7, #12]
 8008a84:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008a86:	4b19      	ldr	r3, [pc, #100]	; (8008aec <prvSwitchTimerLists+0xc0>)
 8008a88:	681a      	ldr	r2, [r3, #0]
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	3304      	adds	r3, #4
 8008a8e:	4619      	mov	r1, r3
 8008a90:	4610      	mov	r0, r2
 8008a92:	f7fd ff76 	bl	8006982 <vListInsert>
 8008a96:	e016      	b.n	8008ac6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008a98:	2300      	movs	r3, #0
 8008a9a:	9300      	str	r3, [sp, #0]
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	693a      	ldr	r2, [r7, #16]
 8008aa0:	2100      	movs	r1, #0
 8008aa2:	68f8      	ldr	r0, [r7, #12]
 8008aa4:	f7ff fd60 	bl	8008568 <xTimerGenericCommand>
 8008aa8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d10a      	bne.n	8008ac6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ab4:	f383 8811 	msr	BASEPRI, r3
 8008ab8:	f3bf 8f6f 	isb	sy
 8008abc:	f3bf 8f4f 	dsb	sy
 8008ac0:	603b      	str	r3, [r7, #0]
}
 8008ac2:	bf00      	nop
 8008ac4:	e7fe      	b.n	8008ac4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008ac6:	4b09      	ldr	r3, [pc, #36]	; (8008aec <prvSwitchTimerLists+0xc0>)
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d1b1      	bne.n	8008a34 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008ad0:	4b06      	ldr	r3, [pc, #24]	; (8008aec <prvSwitchTimerLists+0xc0>)
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008ad6:	4b06      	ldr	r3, [pc, #24]	; (8008af0 <prvSwitchTimerLists+0xc4>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	4a04      	ldr	r2, [pc, #16]	; (8008aec <prvSwitchTimerLists+0xc0>)
 8008adc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008ade:	4a04      	ldr	r2, [pc, #16]	; (8008af0 <prvSwitchTimerLists+0xc4>)
 8008ae0:	697b      	ldr	r3, [r7, #20]
 8008ae2:	6013      	str	r3, [r2, #0]
}
 8008ae4:	bf00      	nop
 8008ae6:	3718      	adds	r7, #24
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bd80      	pop	{r7, pc}
 8008aec:	20001184 	.word	0x20001184
 8008af0:	20001188 	.word	0x20001188

08008af4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b082      	sub	sp, #8
 8008af8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008afa:	f000 f96b 	bl	8008dd4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008afe:	4b15      	ldr	r3, [pc, #84]	; (8008b54 <prvCheckForValidListAndQueue+0x60>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d120      	bne.n	8008b48 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008b06:	4814      	ldr	r0, [pc, #80]	; (8008b58 <prvCheckForValidListAndQueue+0x64>)
 8008b08:	f7fd feea 	bl	80068e0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008b0c:	4813      	ldr	r0, [pc, #76]	; (8008b5c <prvCheckForValidListAndQueue+0x68>)
 8008b0e:	f7fd fee7 	bl	80068e0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008b12:	4b13      	ldr	r3, [pc, #76]	; (8008b60 <prvCheckForValidListAndQueue+0x6c>)
 8008b14:	4a10      	ldr	r2, [pc, #64]	; (8008b58 <prvCheckForValidListAndQueue+0x64>)
 8008b16:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008b18:	4b12      	ldr	r3, [pc, #72]	; (8008b64 <prvCheckForValidListAndQueue+0x70>)
 8008b1a:	4a10      	ldr	r2, [pc, #64]	; (8008b5c <prvCheckForValidListAndQueue+0x68>)
 8008b1c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008b1e:	2300      	movs	r3, #0
 8008b20:	9300      	str	r3, [sp, #0]
 8008b22:	4b11      	ldr	r3, [pc, #68]	; (8008b68 <prvCheckForValidListAndQueue+0x74>)
 8008b24:	4a11      	ldr	r2, [pc, #68]	; (8008b6c <prvCheckForValidListAndQueue+0x78>)
 8008b26:	2110      	movs	r1, #16
 8008b28:	200a      	movs	r0, #10
 8008b2a:	f7fd fff5 	bl	8006b18 <xQueueGenericCreateStatic>
 8008b2e:	4603      	mov	r3, r0
 8008b30:	4a08      	ldr	r2, [pc, #32]	; (8008b54 <prvCheckForValidListAndQueue+0x60>)
 8008b32:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008b34:	4b07      	ldr	r3, [pc, #28]	; (8008b54 <prvCheckForValidListAndQueue+0x60>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d005      	beq.n	8008b48 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008b3c:	4b05      	ldr	r3, [pc, #20]	; (8008b54 <prvCheckForValidListAndQueue+0x60>)
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	490b      	ldr	r1, [pc, #44]	; (8008b70 <prvCheckForValidListAndQueue+0x7c>)
 8008b42:	4618      	mov	r0, r3
 8008b44:	f7fe fcc8 	bl	80074d8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008b48:	f000 f974 	bl	8008e34 <vPortExitCritical>
}
 8008b4c:	bf00      	nop
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bd80      	pop	{r7, pc}
 8008b52:	bf00      	nop
 8008b54:	2000118c 	.word	0x2000118c
 8008b58:	2000115c 	.word	0x2000115c
 8008b5c:	20001170 	.word	0x20001170
 8008b60:	20001184 	.word	0x20001184
 8008b64:	20001188 	.word	0x20001188
 8008b68:	20001238 	.word	0x20001238
 8008b6c:	20001198 	.word	0x20001198
 8008b70:	0800ed00 	.word	0x0800ed00

08008b74 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008b74:	b480      	push	{r7}
 8008b76:	b085      	sub	sp, #20
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	60f8      	str	r0, [r7, #12]
 8008b7c:	60b9      	str	r1, [r7, #8]
 8008b7e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	3b04      	subs	r3, #4
 8008b84:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008b8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	3b04      	subs	r3, #4
 8008b92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	f023 0201 	bic.w	r2, r3, #1
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	3b04      	subs	r3, #4
 8008ba2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008ba4:	4a0c      	ldr	r2, [pc, #48]	; (8008bd8 <pxPortInitialiseStack+0x64>)
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	3b14      	subs	r3, #20
 8008bae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008bb0:	687a      	ldr	r2, [r7, #4]
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	3b04      	subs	r3, #4
 8008bba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	f06f 0202 	mvn.w	r2, #2
 8008bc2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	3b20      	subs	r3, #32
 8008bc8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008bca:	68fb      	ldr	r3, [r7, #12]
}
 8008bcc:	4618      	mov	r0, r3
 8008bce:	3714      	adds	r7, #20
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd6:	4770      	bx	lr
 8008bd8:	08008bdd 	.word	0x08008bdd

08008bdc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b085      	sub	sp, #20
 8008be0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008be2:	2300      	movs	r3, #0
 8008be4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008be6:	4b12      	ldr	r3, [pc, #72]	; (8008c30 <prvTaskExitError+0x54>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bee:	d00a      	beq.n	8008c06 <prvTaskExitError+0x2a>
	__asm volatile
 8008bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bf4:	f383 8811 	msr	BASEPRI, r3
 8008bf8:	f3bf 8f6f 	isb	sy
 8008bfc:	f3bf 8f4f 	dsb	sy
 8008c00:	60fb      	str	r3, [r7, #12]
}
 8008c02:	bf00      	nop
 8008c04:	e7fe      	b.n	8008c04 <prvTaskExitError+0x28>
	__asm volatile
 8008c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c0a:	f383 8811 	msr	BASEPRI, r3
 8008c0e:	f3bf 8f6f 	isb	sy
 8008c12:	f3bf 8f4f 	dsb	sy
 8008c16:	60bb      	str	r3, [r7, #8]
}
 8008c18:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008c1a:	bf00      	nop
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d0fc      	beq.n	8008c1c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008c22:	bf00      	nop
 8008c24:	bf00      	nop
 8008c26:	3714      	adds	r7, #20
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2e:	4770      	bx	lr
 8008c30:	2000002c 	.word	0x2000002c
	...

08008c40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008c40:	4b07      	ldr	r3, [pc, #28]	; (8008c60 <pxCurrentTCBConst2>)
 8008c42:	6819      	ldr	r1, [r3, #0]
 8008c44:	6808      	ldr	r0, [r1, #0]
 8008c46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c4a:	f380 8809 	msr	PSP, r0
 8008c4e:	f3bf 8f6f 	isb	sy
 8008c52:	f04f 0000 	mov.w	r0, #0
 8008c56:	f380 8811 	msr	BASEPRI, r0
 8008c5a:	4770      	bx	lr
 8008c5c:	f3af 8000 	nop.w

08008c60 <pxCurrentTCBConst2>:
 8008c60:	20000c5c 	.word	0x20000c5c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008c64:	bf00      	nop
 8008c66:	bf00      	nop

08008c68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008c68:	4808      	ldr	r0, [pc, #32]	; (8008c8c <prvPortStartFirstTask+0x24>)
 8008c6a:	6800      	ldr	r0, [r0, #0]
 8008c6c:	6800      	ldr	r0, [r0, #0]
 8008c6e:	f380 8808 	msr	MSP, r0
 8008c72:	f04f 0000 	mov.w	r0, #0
 8008c76:	f380 8814 	msr	CONTROL, r0
 8008c7a:	b662      	cpsie	i
 8008c7c:	b661      	cpsie	f
 8008c7e:	f3bf 8f4f 	dsb	sy
 8008c82:	f3bf 8f6f 	isb	sy
 8008c86:	df00      	svc	0
 8008c88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008c8a:	bf00      	nop
 8008c8c:	e000ed08 	.word	0xe000ed08

08008c90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b086      	sub	sp, #24
 8008c94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008c96:	4b46      	ldr	r3, [pc, #280]	; (8008db0 <xPortStartScheduler+0x120>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a46      	ldr	r2, [pc, #280]	; (8008db4 <xPortStartScheduler+0x124>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d10a      	bne.n	8008cb6 <xPortStartScheduler+0x26>
	__asm volatile
 8008ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ca4:	f383 8811 	msr	BASEPRI, r3
 8008ca8:	f3bf 8f6f 	isb	sy
 8008cac:	f3bf 8f4f 	dsb	sy
 8008cb0:	613b      	str	r3, [r7, #16]
}
 8008cb2:	bf00      	nop
 8008cb4:	e7fe      	b.n	8008cb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008cb6:	4b3e      	ldr	r3, [pc, #248]	; (8008db0 <xPortStartScheduler+0x120>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	4a3f      	ldr	r2, [pc, #252]	; (8008db8 <xPortStartScheduler+0x128>)
 8008cbc:	4293      	cmp	r3, r2
 8008cbe:	d10a      	bne.n	8008cd6 <xPortStartScheduler+0x46>
	__asm volatile
 8008cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cc4:	f383 8811 	msr	BASEPRI, r3
 8008cc8:	f3bf 8f6f 	isb	sy
 8008ccc:	f3bf 8f4f 	dsb	sy
 8008cd0:	60fb      	str	r3, [r7, #12]
}
 8008cd2:	bf00      	nop
 8008cd4:	e7fe      	b.n	8008cd4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008cd6:	4b39      	ldr	r3, [pc, #228]	; (8008dbc <xPortStartScheduler+0x12c>)
 8008cd8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	781b      	ldrb	r3, [r3, #0]
 8008cde:	b2db      	uxtb	r3, r3
 8008ce0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	22ff      	movs	r2, #255	; 0xff
 8008ce6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008ce8:	697b      	ldr	r3, [r7, #20]
 8008cea:	781b      	ldrb	r3, [r3, #0]
 8008cec:	b2db      	uxtb	r3, r3
 8008cee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008cf0:	78fb      	ldrb	r3, [r7, #3]
 8008cf2:	b2db      	uxtb	r3, r3
 8008cf4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008cf8:	b2da      	uxtb	r2, r3
 8008cfa:	4b31      	ldr	r3, [pc, #196]	; (8008dc0 <xPortStartScheduler+0x130>)
 8008cfc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008cfe:	4b31      	ldr	r3, [pc, #196]	; (8008dc4 <xPortStartScheduler+0x134>)
 8008d00:	2207      	movs	r2, #7
 8008d02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008d04:	e009      	b.n	8008d1a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008d06:	4b2f      	ldr	r3, [pc, #188]	; (8008dc4 <xPortStartScheduler+0x134>)
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	3b01      	subs	r3, #1
 8008d0c:	4a2d      	ldr	r2, [pc, #180]	; (8008dc4 <xPortStartScheduler+0x134>)
 8008d0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008d10:	78fb      	ldrb	r3, [r7, #3]
 8008d12:	b2db      	uxtb	r3, r3
 8008d14:	005b      	lsls	r3, r3, #1
 8008d16:	b2db      	uxtb	r3, r3
 8008d18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008d1a:	78fb      	ldrb	r3, [r7, #3]
 8008d1c:	b2db      	uxtb	r3, r3
 8008d1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d22:	2b80      	cmp	r3, #128	; 0x80
 8008d24:	d0ef      	beq.n	8008d06 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008d26:	4b27      	ldr	r3, [pc, #156]	; (8008dc4 <xPortStartScheduler+0x134>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f1c3 0307 	rsb	r3, r3, #7
 8008d2e:	2b04      	cmp	r3, #4
 8008d30:	d00a      	beq.n	8008d48 <xPortStartScheduler+0xb8>
	__asm volatile
 8008d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d36:	f383 8811 	msr	BASEPRI, r3
 8008d3a:	f3bf 8f6f 	isb	sy
 8008d3e:	f3bf 8f4f 	dsb	sy
 8008d42:	60bb      	str	r3, [r7, #8]
}
 8008d44:	bf00      	nop
 8008d46:	e7fe      	b.n	8008d46 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008d48:	4b1e      	ldr	r3, [pc, #120]	; (8008dc4 <xPortStartScheduler+0x134>)
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	021b      	lsls	r3, r3, #8
 8008d4e:	4a1d      	ldr	r2, [pc, #116]	; (8008dc4 <xPortStartScheduler+0x134>)
 8008d50:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008d52:	4b1c      	ldr	r3, [pc, #112]	; (8008dc4 <xPortStartScheduler+0x134>)
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008d5a:	4a1a      	ldr	r2, [pc, #104]	; (8008dc4 <xPortStartScheduler+0x134>)
 8008d5c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	b2da      	uxtb	r2, r3
 8008d62:	697b      	ldr	r3, [r7, #20]
 8008d64:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008d66:	4b18      	ldr	r3, [pc, #96]	; (8008dc8 <xPortStartScheduler+0x138>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4a17      	ldr	r2, [pc, #92]	; (8008dc8 <xPortStartScheduler+0x138>)
 8008d6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008d70:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008d72:	4b15      	ldr	r3, [pc, #84]	; (8008dc8 <xPortStartScheduler+0x138>)
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	4a14      	ldr	r2, [pc, #80]	; (8008dc8 <xPortStartScheduler+0x138>)
 8008d78:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008d7c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008d7e:	f000 f8dd 	bl	8008f3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008d82:	4b12      	ldr	r3, [pc, #72]	; (8008dcc <xPortStartScheduler+0x13c>)
 8008d84:	2200      	movs	r2, #0
 8008d86:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008d88:	f000 f8fc 	bl	8008f84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008d8c:	4b10      	ldr	r3, [pc, #64]	; (8008dd0 <xPortStartScheduler+0x140>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	4a0f      	ldr	r2, [pc, #60]	; (8008dd0 <xPortStartScheduler+0x140>)
 8008d92:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008d96:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008d98:	f7ff ff66 	bl	8008c68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008d9c:	f7ff f850 	bl	8007e40 <vTaskSwitchContext>
	prvTaskExitError();
 8008da0:	f7ff ff1c 	bl	8008bdc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008da4:	2300      	movs	r3, #0
}
 8008da6:	4618      	mov	r0, r3
 8008da8:	3718      	adds	r7, #24
 8008daa:	46bd      	mov	sp, r7
 8008dac:	bd80      	pop	{r7, pc}
 8008dae:	bf00      	nop
 8008db0:	e000ed00 	.word	0xe000ed00
 8008db4:	410fc271 	.word	0x410fc271
 8008db8:	410fc270 	.word	0x410fc270
 8008dbc:	e000e400 	.word	0xe000e400
 8008dc0:	20001288 	.word	0x20001288
 8008dc4:	2000128c 	.word	0x2000128c
 8008dc8:	e000ed20 	.word	0xe000ed20
 8008dcc:	2000002c 	.word	0x2000002c
 8008dd0:	e000ef34 	.word	0xe000ef34

08008dd4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	b083      	sub	sp, #12
 8008dd8:	af00      	add	r7, sp, #0
	__asm volatile
 8008dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dde:	f383 8811 	msr	BASEPRI, r3
 8008de2:	f3bf 8f6f 	isb	sy
 8008de6:	f3bf 8f4f 	dsb	sy
 8008dea:	607b      	str	r3, [r7, #4]
}
 8008dec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008dee:	4b0f      	ldr	r3, [pc, #60]	; (8008e2c <vPortEnterCritical+0x58>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	3301      	adds	r3, #1
 8008df4:	4a0d      	ldr	r2, [pc, #52]	; (8008e2c <vPortEnterCritical+0x58>)
 8008df6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008df8:	4b0c      	ldr	r3, [pc, #48]	; (8008e2c <vPortEnterCritical+0x58>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	2b01      	cmp	r3, #1
 8008dfe:	d10f      	bne.n	8008e20 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008e00:	4b0b      	ldr	r3, [pc, #44]	; (8008e30 <vPortEnterCritical+0x5c>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	b2db      	uxtb	r3, r3
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d00a      	beq.n	8008e20 <vPortEnterCritical+0x4c>
	__asm volatile
 8008e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e0e:	f383 8811 	msr	BASEPRI, r3
 8008e12:	f3bf 8f6f 	isb	sy
 8008e16:	f3bf 8f4f 	dsb	sy
 8008e1a:	603b      	str	r3, [r7, #0]
}
 8008e1c:	bf00      	nop
 8008e1e:	e7fe      	b.n	8008e1e <vPortEnterCritical+0x4a>
	}
}
 8008e20:	bf00      	nop
 8008e22:	370c      	adds	r7, #12
 8008e24:	46bd      	mov	sp, r7
 8008e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2a:	4770      	bx	lr
 8008e2c:	2000002c 	.word	0x2000002c
 8008e30:	e000ed04 	.word	0xe000ed04

08008e34 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008e34:	b480      	push	{r7}
 8008e36:	b083      	sub	sp, #12
 8008e38:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008e3a:	4b12      	ldr	r3, [pc, #72]	; (8008e84 <vPortExitCritical+0x50>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d10a      	bne.n	8008e58 <vPortExitCritical+0x24>
	__asm volatile
 8008e42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e46:	f383 8811 	msr	BASEPRI, r3
 8008e4a:	f3bf 8f6f 	isb	sy
 8008e4e:	f3bf 8f4f 	dsb	sy
 8008e52:	607b      	str	r3, [r7, #4]
}
 8008e54:	bf00      	nop
 8008e56:	e7fe      	b.n	8008e56 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008e58:	4b0a      	ldr	r3, [pc, #40]	; (8008e84 <vPortExitCritical+0x50>)
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	3b01      	subs	r3, #1
 8008e5e:	4a09      	ldr	r2, [pc, #36]	; (8008e84 <vPortExitCritical+0x50>)
 8008e60:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008e62:	4b08      	ldr	r3, [pc, #32]	; (8008e84 <vPortExitCritical+0x50>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d105      	bne.n	8008e76 <vPortExitCritical+0x42>
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	f383 8811 	msr	BASEPRI, r3
}
 8008e74:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008e76:	bf00      	nop
 8008e78:	370c      	adds	r7, #12
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e80:	4770      	bx	lr
 8008e82:	bf00      	nop
 8008e84:	2000002c 	.word	0x2000002c
	...

08008e90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008e90:	f3ef 8009 	mrs	r0, PSP
 8008e94:	f3bf 8f6f 	isb	sy
 8008e98:	4b15      	ldr	r3, [pc, #84]	; (8008ef0 <pxCurrentTCBConst>)
 8008e9a:	681a      	ldr	r2, [r3, #0]
 8008e9c:	f01e 0f10 	tst.w	lr, #16
 8008ea0:	bf08      	it	eq
 8008ea2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008ea6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eaa:	6010      	str	r0, [r2, #0]
 8008eac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008eb0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008eb4:	f380 8811 	msr	BASEPRI, r0
 8008eb8:	f3bf 8f4f 	dsb	sy
 8008ebc:	f3bf 8f6f 	isb	sy
 8008ec0:	f7fe ffbe 	bl	8007e40 <vTaskSwitchContext>
 8008ec4:	f04f 0000 	mov.w	r0, #0
 8008ec8:	f380 8811 	msr	BASEPRI, r0
 8008ecc:	bc09      	pop	{r0, r3}
 8008ece:	6819      	ldr	r1, [r3, #0]
 8008ed0:	6808      	ldr	r0, [r1, #0]
 8008ed2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ed6:	f01e 0f10 	tst.w	lr, #16
 8008eda:	bf08      	it	eq
 8008edc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008ee0:	f380 8809 	msr	PSP, r0
 8008ee4:	f3bf 8f6f 	isb	sy
 8008ee8:	4770      	bx	lr
 8008eea:	bf00      	nop
 8008eec:	f3af 8000 	nop.w

08008ef0 <pxCurrentTCBConst>:
 8008ef0:	20000c5c 	.word	0x20000c5c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ef4:	bf00      	nop
 8008ef6:	bf00      	nop

08008ef8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b082      	sub	sp, #8
 8008efc:	af00      	add	r7, sp, #0
	__asm volatile
 8008efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f02:	f383 8811 	msr	BASEPRI, r3
 8008f06:	f3bf 8f6f 	isb	sy
 8008f0a:	f3bf 8f4f 	dsb	sy
 8008f0e:	607b      	str	r3, [r7, #4]
}
 8008f10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008f12:	f7fe fedb 	bl	8007ccc <xTaskIncrementTick>
 8008f16:	4603      	mov	r3, r0
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d003      	beq.n	8008f24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008f1c:	4b06      	ldr	r3, [pc, #24]	; (8008f38 <xPortSysTickHandler+0x40>)
 8008f1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f22:	601a      	str	r2, [r3, #0]
 8008f24:	2300      	movs	r3, #0
 8008f26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	f383 8811 	msr	BASEPRI, r3
}
 8008f2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008f30:	bf00      	nop
 8008f32:	3708      	adds	r7, #8
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}
 8008f38:	e000ed04 	.word	0xe000ed04

08008f3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008f40:	4b0b      	ldr	r3, [pc, #44]	; (8008f70 <vPortSetupTimerInterrupt+0x34>)
 8008f42:	2200      	movs	r2, #0
 8008f44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008f46:	4b0b      	ldr	r3, [pc, #44]	; (8008f74 <vPortSetupTimerInterrupt+0x38>)
 8008f48:	2200      	movs	r2, #0
 8008f4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008f4c:	4b0a      	ldr	r3, [pc, #40]	; (8008f78 <vPortSetupTimerInterrupt+0x3c>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	4a0a      	ldr	r2, [pc, #40]	; (8008f7c <vPortSetupTimerInterrupt+0x40>)
 8008f52:	fba2 2303 	umull	r2, r3, r2, r3
 8008f56:	099b      	lsrs	r3, r3, #6
 8008f58:	4a09      	ldr	r2, [pc, #36]	; (8008f80 <vPortSetupTimerInterrupt+0x44>)
 8008f5a:	3b01      	subs	r3, #1
 8008f5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008f5e:	4b04      	ldr	r3, [pc, #16]	; (8008f70 <vPortSetupTimerInterrupt+0x34>)
 8008f60:	2207      	movs	r2, #7
 8008f62:	601a      	str	r2, [r3, #0]
}
 8008f64:	bf00      	nop
 8008f66:	46bd      	mov	sp, r7
 8008f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6c:	4770      	bx	lr
 8008f6e:	bf00      	nop
 8008f70:	e000e010 	.word	0xe000e010
 8008f74:	e000e018 	.word	0xe000e018
 8008f78:	20000020 	.word	0x20000020
 8008f7c:	10624dd3 	.word	0x10624dd3
 8008f80:	e000e014 	.word	0xe000e014

08008f84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008f84:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008f94 <vPortEnableVFP+0x10>
 8008f88:	6801      	ldr	r1, [r0, #0]
 8008f8a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008f8e:	6001      	str	r1, [r0, #0]
 8008f90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008f92:	bf00      	nop
 8008f94:	e000ed88 	.word	0xe000ed88

08008f98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008f98:	b480      	push	{r7}
 8008f9a:	b085      	sub	sp, #20
 8008f9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008f9e:	f3ef 8305 	mrs	r3, IPSR
 8008fa2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	2b0f      	cmp	r3, #15
 8008fa8:	d914      	bls.n	8008fd4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008faa:	4a17      	ldr	r2, [pc, #92]	; (8009008 <vPortValidateInterruptPriority+0x70>)
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	4413      	add	r3, r2
 8008fb0:	781b      	ldrb	r3, [r3, #0]
 8008fb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008fb4:	4b15      	ldr	r3, [pc, #84]	; (800900c <vPortValidateInterruptPriority+0x74>)
 8008fb6:	781b      	ldrb	r3, [r3, #0]
 8008fb8:	7afa      	ldrb	r2, [r7, #11]
 8008fba:	429a      	cmp	r2, r3
 8008fbc:	d20a      	bcs.n	8008fd4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fc2:	f383 8811 	msr	BASEPRI, r3
 8008fc6:	f3bf 8f6f 	isb	sy
 8008fca:	f3bf 8f4f 	dsb	sy
 8008fce:	607b      	str	r3, [r7, #4]
}
 8008fd0:	bf00      	nop
 8008fd2:	e7fe      	b.n	8008fd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008fd4:	4b0e      	ldr	r3, [pc, #56]	; (8009010 <vPortValidateInterruptPriority+0x78>)
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008fdc:	4b0d      	ldr	r3, [pc, #52]	; (8009014 <vPortValidateInterruptPriority+0x7c>)
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	429a      	cmp	r2, r3
 8008fe2:	d90a      	bls.n	8008ffa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fe8:	f383 8811 	msr	BASEPRI, r3
 8008fec:	f3bf 8f6f 	isb	sy
 8008ff0:	f3bf 8f4f 	dsb	sy
 8008ff4:	603b      	str	r3, [r7, #0]
}
 8008ff6:	bf00      	nop
 8008ff8:	e7fe      	b.n	8008ff8 <vPortValidateInterruptPriority+0x60>
	}
 8008ffa:	bf00      	nop
 8008ffc:	3714      	adds	r7, #20
 8008ffe:	46bd      	mov	sp, r7
 8009000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009004:	4770      	bx	lr
 8009006:	bf00      	nop
 8009008:	e000e3f0 	.word	0xe000e3f0
 800900c:	20001288 	.word	0x20001288
 8009010:	e000ed0c 	.word	0xe000ed0c
 8009014:	2000128c 	.word	0x2000128c

08009018 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b08a      	sub	sp, #40	; 0x28
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009020:	2300      	movs	r3, #0
 8009022:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009024:	f7fe fd96 	bl	8007b54 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009028:	4b5b      	ldr	r3, [pc, #364]	; (8009198 <pvPortMalloc+0x180>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d101      	bne.n	8009034 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009030:	f000 f920 	bl	8009274 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009034:	4b59      	ldr	r3, [pc, #356]	; (800919c <pvPortMalloc+0x184>)
 8009036:	681a      	ldr	r2, [r3, #0]
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	4013      	ands	r3, r2
 800903c:	2b00      	cmp	r3, #0
 800903e:	f040 8093 	bne.w	8009168 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d01d      	beq.n	8009084 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009048:	2208      	movs	r2, #8
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	4413      	add	r3, r2
 800904e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	f003 0307 	and.w	r3, r3, #7
 8009056:	2b00      	cmp	r3, #0
 8009058:	d014      	beq.n	8009084 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	f023 0307 	bic.w	r3, r3, #7
 8009060:	3308      	adds	r3, #8
 8009062:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	f003 0307 	and.w	r3, r3, #7
 800906a:	2b00      	cmp	r3, #0
 800906c:	d00a      	beq.n	8009084 <pvPortMalloc+0x6c>
	__asm volatile
 800906e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009072:	f383 8811 	msr	BASEPRI, r3
 8009076:	f3bf 8f6f 	isb	sy
 800907a:	f3bf 8f4f 	dsb	sy
 800907e:	617b      	str	r3, [r7, #20]
}
 8009080:	bf00      	nop
 8009082:	e7fe      	b.n	8009082 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d06e      	beq.n	8009168 <pvPortMalloc+0x150>
 800908a:	4b45      	ldr	r3, [pc, #276]	; (80091a0 <pvPortMalloc+0x188>)
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	687a      	ldr	r2, [r7, #4]
 8009090:	429a      	cmp	r2, r3
 8009092:	d869      	bhi.n	8009168 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009094:	4b43      	ldr	r3, [pc, #268]	; (80091a4 <pvPortMalloc+0x18c>)
 8009096:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009098:	4b42      	ldr	r3, [pc, #264]	; (80091a4 <pvPortMalloc+0x18c>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800909e:	e004      	b.n	80090aa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80090a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090a2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80090a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80090aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090ac:	685b      	ldr	r3, [r3, #4]
 80090ae:	687a      	ldr	r2, [r7, #4]
 80090b0:	429a      	cmp	r2, r3
 80090b2:	d903      	bls.n	80090bc <pvPortMalloc+0xa4>
 80090b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d1f1      	bne.n	80090a0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80090bc:	4b36      	ldr	r3, [pc, #216]	; (8009198 <pvPortMalloc+0x180>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090c2:	429a      	cmp	r2, r3
 80090c4:	d050      	beq.n	8009168 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80090c6:	6a3b      	ldr	r3, [r7, #32]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	2208      	movs	r2, #8
 80090cc:	4413      	add	r3, r2
 80090ce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80090d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090d2:	681a      	ldr	r2, [r3, #0]
 80090d4:	6a3b      	ldr	r3, [r7, #32]
 80090d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80090d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090da:	685a      	ldr	r2, [r3, #4]
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	1ad2      	subs	r2, r2, r3
 80090e0:	2308      	movs	r3, #8
 80090e2:	005b      	lsls	r3, r3, #1
 80090e4:	429a      	cmp	r2, r3
 80090e6:	d91f      	bls.n	8009128 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80090e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	4413      	add	r3, r2
 80090ee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80090f0:	69bb      	ldr	r3, [r7, #24]
 80090f2:	f003 0307 	and.w	r3, r3, #7
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d00a      	beq.n	8009110 <pvPortMalloc+0xf8>
	__asm volatile
 80090fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090fe:	f383 8811 	msr	BASEPRI, r3
 8009102:	f3bf 8f6f 	isb	sy
 8009106:	f3bf 8f4f 	dsb	sy
 800910a:	613b      	str	r3, [r7, #16]
}
 800910c:	bf00      	nop
 800910e:	e7fe      	b.n	800910e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009112:	685a      	ldr	r2, [r3, #4]
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	1ad2      	subs	r2, r2, r3
 8009118:	69bb      	ldr	r3, [r7, #24]
 800911a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800911c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800911e:	687a      	ldr	r2, [r7, #4]
 8009120:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009122:	69b8      	ldr	r0, [r7, #24]
 8009124:	f000 f908 	bl	8009338 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009128:	4b1d      	ldr	r3, [pc, #116]	; (80091a0 <pvPortMalloc+0x188>)
 800912a:	681a      	ldr	r2, [r3, #0]
 800912c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800912e:	685b      	ldr	r3, [r3, #4]
 8009130:	1ad3      	subs	r3, r2, r3
 8009132:	4a1b      	ldr	r2, [pc, #108]	; (80091a0 <pvPortMalloc+0x188>)
 8009134:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009136:	4b1a      	ldr	r3, [pc, #104]	; (80091a0 <pvPortMalloc+0x188>)
 8009138:	681a      	ldr	r2, [r3, #0]
 800913a:	4b1b      	ldr	r3, [pc, #108]	; (80091a8 <pvPortMalloc+0x190>)
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	429a      	cmp	r2, r3
 8009140:	d203      	bcs.n	800914a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009142:	4b17      	ldr	r3, [pc, #92]	; (80091a0 <pvPortMalloc+0x188>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	4a18      	ldr	r2, [pc, #96]	; (80091a8 <pvPortMalloc+0x190>)
 8009148:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800914a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800914c:	685a      	ldr	r2, [r3, #4]
 800914e:	4b13      	ldr	r3, [pc, #76]	; (800919c <pvPortMalloc+0x184>)
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	431a      	orrs	r2, r3
 8009154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009156:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800915a:	2200      	movs	r2, #0
 800915c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800915e:	4b13      	ldr	r3, [pc, #76]	; (80091ac <pvPortMalloc+0x194>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	3301      	adds	r3, #1
 8009164:	4a11      	ldr	r2, [pc, #68]	; (80091ac <pvPortMalloc+0x194>)
 8009166:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009168:	f7fe fd02 	bl	8007b70 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800916c:	69fb      	ldr	r3, [r7, #28]
 800916e:	f003 0307 	and.w	r3, r3, #7
 8009172:	2b00      	cmp	r3, #0
 8009174:	d00a      	beq.n	800918c <pvPortMalloc+0x174>
	__asm volatile
 8009176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800917a:	f383 8811 	msr	BASEPRI, r3
 800917e:	f3bf 8f6f 	isb	sy
 8009182:	f3bf 8f4f 	dsb	sy
 8009186:	60fb      	str	r3, [r7, #12]
}
 8009188:	bf00      	nop
 800918a:	e7fe      	b.n	800918a <pvPortMalloc+0x172>
	return pvReturn;
 800918c:	69fb      	ldr	r3, [r7, #28]
}
 800918e:	4618      	mov	r0, r3
 8009190:	3728      	adds	r7, #40	; 0x28
 8009192:	46bd      	mov	sp, r7
 8009194:	bd80      	pop	{r7, pc}
 8009196:	bf00      	nop
 8009198:	20004e98 	.word	0x20004e98
 800919c:	20004eac 	.word	0x20004eac
 80091a0:	20004e9c 	.word	0x20004e9c
 80091a4:	20004e90 	.word	0x20004e90
 80091a8:	20004ea0 	.word	0x20004ea0
 80091ac:	20004ea4 	.word	0x20004ea4

080091b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b086      	sub	sp, #24
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d04d      	beq.n	800925e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80091c2:	2308      	movs	r3, #8
 80091c4:	425b      	negs	r3, r3
 80091c6:	697a      	ldr	r2, [r7, #20]
 80091c8:	4413      	add	r3, r2
 80091ca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80091cc:	697b      	ldr	r3, [r7, #20]
 80091ce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80091d0:	693b      	ldr	r3, [r7, #16]
 80091d2:	685a      	ldr	r2, [r3, #4]
 80091d4:	4b24      	ldr	r3, [pc, #144]	; (8009268 <vPortFree+0xb8>)
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4013      	ands	r3, r2
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d10a      	bne.n	80091f4 <vPortFree+0x44>
	__asm volatile
 80091de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091e2:	f383 8811 	msr	BASEPRI, r3
 80091e6:	f3bf 8f6f 	isb	sy
 80091ea:	f3bf 8f4f 	dsb	sy
 80091ee:	60fb      	str	r3, [r7, #12]
}
 80091f0:	bf00      	nop
 80091f2:	e7fe      	b.n	80091f2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80091f4:	693b      	ldr	r3, [r7, #16]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d00a      	beq.n	8009212 <vPortFree+0x62>
	__asm volatile
 80091fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009200:	f383 8811 	msr	BASEPRI, r3
 8009204:	f3bf 8f6f 	isb	sy
 8009208:	f3bf 8f4f 	dsb	sy
 800920c:	60bb      	str	r3, [r7, #8]
}
 800920e:	bf00      	nop
 8009210:	e7fe      	b.n	8009210 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009212:	693b      	ldr	r3, [r7, #16]
 8009214:	685a      	ldr	r2, [r3, #4]
 8009216:	4b14      	ldr	r3, [pc, #80]	; (8009268 <vPortFree+0xb8>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	4013      	ands	r3, r2
 800921c:	2b00      	cmp	r3, #0
 800921e:	d01e      	beq.n	800925e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009220:	693b      	ldr	r3, [r7, #16]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d11a      	bne.n	800925e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009228:	693b      	ldr	r3, [r7, #16]
 800922a:	685a      	ldr	r2, [r3, #4]
 800922c:	4b0e      	ldr	r3, [pc, #56]	; (8009268 <vPortFree+0xb8>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	43db      	mvns	r3, r3
 8009232:	401a      	ands	r2, r3
 8009234:	693b      	ldr	r3, [r7, #16]
 8009236:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009238:	f7fe fc8c 	bl	8007b54 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800923c:	693b      	ldr	r3, [r7, #16]
 800923e:	685a      	ldr	r2, [r3, #4]
 8009240:	4b0a      	ldr	r3, [pc, #40]	; (800926c <vPortFree+0xbc>)
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	4413      	add	r3, r2
 8009246:	4a09      	ldr	r2, [pc, #36]	; (800926c <vPortFree+0xbc>)
 8009248:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800924a:	6938      	ldr	r0, [r7, #16]
 800924c:	f000 f874 	bl	8009338 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009250:	4b07      	ldr	r3, [pc, #28]	; (8009270 <vPortFree+0xc0>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	3301      	adds	r3, #1
 8009256:	4a06      	ldr	r2, [pc, #24]	; (8009270 <vPortFree+0xc0>)
 8009258:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800925a:	f7fe fc89 	bl	8007b70 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800925e:	bf00      	nop
 8009260:	3718      	adds	r7, #24
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}
 8009266:	bf00      	nop
 8009268:	20004eac 	.word	0x20004eac
 800926c:	20004e9c 	.word	0x20004e9c
 8009270:	20004ea8 	.word	0x20004ea8

08009274 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009274:	b480      	push	{r7}
 8009276:	b085      	sub	sp, #20
 8009278:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800927a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800927e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009280:	4b27      	ldr	r3, [pc, #156]	; (8009320 <prvHeapInit+0xac>)
 8009282:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	f003 0307 	and.w	r3, r3, #7
 800928a:	2b00      	cmp	r3, #0
 800928c:	d00c      	beq.n	80092a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	3307      	adds	r3, #7
 8009292:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	f023 0307 	bic.w	r3, r3, #7
 800929a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800929c:	68ba      	ldr	r2, [r7, #8]
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	1ad3      	subs	r3, r2, r3
 80092a2:	4a1f      	ldr	r2, [pc, #124]	; (8009320 <prvHeapInit+0xac>)
 80092a4:	4413      	add	r3, r2
 80092a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80092ac:	4a1d      	ldr	r2, [pc, #116]	; (8009324 <prvHeapInit+0xb0>)
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80092b2:	4b1c      	ldr	r3, [pc, #112]	; (8009324 <prvHeapInit+0xb0>)
 80092b4:	2200      	movs	r2, #0
 80092b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	68ba      	ldr	r2, [r7, #8]
 80092bc:	4413      	add	r3, r2
 80092be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80092c0:	2208      	movs	r2, #8
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	1a9b      	subs	r3, r3, r2
 80092c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f023 0307 	bic.w	r3, r3, #7
 80092ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	4a15      	ldr	r2, [pc, #84]	; (8009328 <prvHeapInit+0xb4>)
 80092d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80092d6:	4b14      	ldr	r3, [pc, #80]	; (8009328 <prvHeapInit+0xb4>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	2200      	movs	r2, #0
 80092dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80092de:	4b12      	ldr	r3, [pc, #72]	; (8009328 <prvHeapInit+0xb4>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	2200      	movs	r2, #0
 80092e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	68fa      	ldr	r2, [r7, #12]
 80092ee:	1ad2      	subs	r2, r2, r3
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80092f4:	4b0c      	ldr	r3, [pc, #48]	; (8009328 <prvHeapInit+0xb4>)
 80092f6:	681a      	ldr	r2, [r3, #0]
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	685b      	ldr	r3, [r3, #4]
 8009300:	4a0a      	ldr	r2, [pc, #40]	; (800932c <prvHeapInit+0xb8>)
 8009302:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	685b      	ldr	r3, [r3, #4]
 8009308:	4a09      	ldr	r2, [pc, #36]	; (8009330 <prvHeapInit+0xbc>)
 800930a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800930c:	4b09      	ldr	r3, [pc, #36]	; (8009334 <prvHeapInit+0xc0>)
 800930e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009312:	601a      	str	r2, [r3, #0]
}
 8009314:	bf00      	nop
 8009316:	3714      	adds	r7, #20
 8009318:	46bd      	mov	sp, r7
 800931a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931e:	4770      	bx	lr
 8009320:	20001290 	.word	0x20001290
 8009324:	20004e90 	.word	0x20004e90
 8009328:	20004e98 	.word	0x20004e98
 800932c:	20004ea0 	.word	0x20004ea0
 8009330:	20004e9c 	.word	0x20004e9c
 8009334:	20004eac 	.word	0x20004eac

08009338 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009338:	b480      	push	{r7}
 800933a:	b085      	sub	sp, #20
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009340:	4b28      	ldr	r3, [pc, #160]	; (80093e4 <prvInsertBlockIntoFreeList+0xac>)
 8009342:	60fb      	str	r3, [r7, #12]
 8009344:	e002      	b.n	800934c <prvInsertBlockIntoFreeList+0x14>
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	60fb      	str	r3, [r7, #12]
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	687a      	ldr	r2, [r7, #4]
 8009352:	429a      	cmp	r2, r3
 8009354:	d8f7      	bhi.n	8009346 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	685b      	ldr	r3, [r3, #4]
 800935e:	68ba      	ldr	r2, [r7, #8]
 8009360:	4413      	add	r3, r2
 8009362:	687a      	ldr	r2, [r7, #4]
 8009364:	429a      	cmp	r2, r3
 8009366:	d108      	bne.n	800937a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	685a      	ldr	r2, [r3, #4]
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	685b      	ldr	r3, [r3, #4]
 8009370:	441a      	add	r2, r3
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	685b      	ldr	r3, [r3, #4]
 8009382:	68ba      	ldr	r2, [r7, #8]
 8009384:	441a      	add	r2, r3
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	429a      	cmp	r2, r3
 800938c:	d118      	bne.n	80093c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	681a      	ldr	r2, [r3, #0]
 8009392:	4b15      	ldr	r3, [pc, #84]	; (80093e8 <prvInsertBlockIntoFreeList+0xb0>)
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	429a      	cmp	r2, r3
 8009398:	d00d      	beq.n	80093b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	685a      	ldr	r2, [r3, #4]
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	685b      	ldr	r3, [r3, #4]
 80093a4:	441a      	add	r2, r3
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	681a      	ldr	r2, [r3, #0]
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	601a      	str	r2, [r3, #0]
 80093b4:	e008      	b.n	80093c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80093b6:	4b0c      	ldr	r3, [pc, #48]	; (80093e8 <prvInsertBlockIntoFreeList+0xb0>)
 80093b8:	681a      	ldr	r2, [r3, #0]
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	601a      	str	r2, [r3, #0]
 80093be:	e003      	b.n	80093c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	681a      	ldr	r2, [r3, #0]
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80093c8:	68fa      	ldr	r2, [r7, #12]
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	429a      	cmp	r2, r3
 80093ce:	d002      	beq.n	80093d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	687a      	ldr	r2, [r7, #4]
 80093d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80093d6:	bf00      	nop
 80093d8:	3714      	adds	r7, #20
 80093da:	46bd      	mov	sp, r7
 80093dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e0:	4770      	bx	lr
 80093e2:	bf00      	nop
 80093e4:	20004e90 	.word	0x20004e90
 80093e8:	20004e98 	.word	0x20004e98

080093ec <__cvt>:
 80093ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80093f0:	ec55 4b10 	vmov	r4, r5, d0
 80093f4:	2d00      	cmp	r5, #0
 80093f6:	460e      	mov	r6, r1
 80093f8:	4619      	mov	r1, r3
 80093fa:	462b      	mov	r3, r5
 80093fc:	bfbb      	ittet	lt
 80093fe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009402:	461d      	movlt	r5, r3
 8009404:	2300      	movge	r3, #0
 8009406:	232d      	movlt	r3, #45	; 0x2d
 8009408:	700b      	strb	r3, [r1, #0]
 800940a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800940c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009410:	4691      	mov	r9, r2
 8009412:	f023 0820 	bic.w	r8, r3, #32
 8009416:	bfbc      	itt	lt
 8009418:	4622      	movlt	r2, r4
 800941a:	4614      	movlt	r4, r2
 800941c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009420:	d005      	beq.n	800942e <__cvt+0x42>
 8009422:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009426:	d100      	bne.n	800942a <__cvt+0x3e>
 8009428:	3601      	adds	r6, #1
 800942a:	2102      	movs	r1, #2
 800942c:	e000      	b.n	8009430 <__cvt+0x44>
 800942e:	2103      	movs	r1, #3
 8009430:	ab03      	add	r3, sp, #12
 8009432:	9301      	str	r3, [sp, #4]
 8009434:	ab02      	add	r3, sp, #8
 8009436:	9300      	str	r3, [sp, #0]
 8009438:	ec45 4b10 	vmov	d0, r4, r5
 800943c:	4653      	mov	r3, sl
 800943e:	4632      	mov	r2, r6
 8009440:	f001 f88e 	bl	800a560 <_dtoa_r>
 8009444:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009448:	4607      	mov	r7, r0
 800944a:	d102      	bne.n	8009452 <__cvt+0x66>
 800944c:	f019 0f01 	tst.w	r9, #1
 8009450:	d022      	beq.n	8009498 <__cvt+0xac>
 8009452:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009456:	eb07 0906 	add.w	r9, r7, r6
 800945a:	d110      	bne.n	800947e <__cvt+0x92>
 800945c:	783b      	ldrb	r3, [r7, #0]
 800945e:	2b30      	cmp	r3, #48	; 0x30
 8009460:	d10a      	bne.n	8009478 <__cvt+0x8c>
 8009462:	2200      	movs	r2, #0
 8009464:	2300      	movs	r3, #0
 8009466:	4620      	mov	r0, r4
 8009468:	4629      	mov	r1, r5
 800946a:	f7f7 fb2d 	bl	8000ac8 <__aeabi_dcmpeq>
 800946e:	b918      	cbnz	r0, 8009478 <__cvt+0x8c>
 8009470:	f1c6 0601 	rsb	r6, r6, #1
 8009474:	f8ca 6000 	str.w	r6, [sl]
 8009478:	f8da 3000 	ldr.w	r3, [sl]
 800947c:	4499      	add	r9, r3
 800947e:	2200      	movs	r2, #0
 8009480:	2300      	movs	r3, #0
 8009482:	4620      	mov	r0, r4
 8009484:	4629      	mov	r1, r5
 8009486:	f7f7 fb1f 	bl	8000ac8 <__aeabi_dcmpeq>
 800948a:	b108      	cbz	r0, 8009490 <__cvt+0xa4>
 800948c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009490:	2230      	movs	r2, #48	; 0x30
 8009492:	9b03      	ldr	r3, [sp, #12]
 8009494:	454b      	cmp	r3, r9
 8009496:	d307      	bcc.n	80094a8 <__cvt+0xbc>
 8009498:	9b03      	ldr	r3, [sp, #12]
 800949a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800949c:	1bdb      	subs	r3, r3, r7
 800949e:	4638      	mov	r0, r7
 80094a0:	6013      	str	r3, [r2, #0]
 80094a2:	b004      	add	sp, #16
 80094a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094a8:	1c59      	adds	r1, r3, #1
 80094aa:	9103      	str	r1, [sp, #12]
 80094ac:	701a      	strb	r2, [r3, #0]
 80094ae:	e7f0      	b.n	8009492 <__cvt+0xa6>

080094b0 <__exponent>:
 80094b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094b2:	4603      	mov	r3, r0
 80094b4:	2900      	cmp	r1, #0
 80094b6:	bfb8      	it	lt
 80094b8:	4249      	neglt	r1, r1
 80094ba:	f803 2b02 	strb.w	r2, [r3], #2
 80094be:	bfb4      	ite	lt
 80094c0:	222d      	movlt	r2, #45	; 0x2d
 80094c2:	222b      	movge	r2, #43	; 0x2b
 80094c4:	2909      	cmp	r1, #9
 80094c6:	7042      	strb	r2, [r0, #1]
 80094c8:	dd2a      	ble.n	8009520 <__exponent+0x70>
 80094ca:	f10d 0207 	add.w	r2, sp, #7
 80094ce:	4617      	mov	r7, r2
 80094d0:	260a      	movs	r6, #10
 80094d2:	4694      	mov	ip, r2
 80094d4:	fb91 f5f6 	sdiv	r5, r1, r6
 80094d8:	fb06 1415 	mls	r4, r6, r5, r1
 80094dc:	3430      	adds	r4, #48	; 0x30
 80094de:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80094e2:	460c      	mov	r4, r1
 80094e4:	2c63      	cmp	r4, #99	; 0x63
 80094e6:	f102 32ff 	add.w	r2, r2, #4294967295
 80094ea:	4629      	mov	r1, r5
 80094ec:	dcf1      	bgt.n	80094d2 <__exponent+0x22>
 80094ee:	3130      	adds	r1, #48	; 0x30
 80094f0:	f1ac 0402 	sub.w	r4, ip, #2
 80094f4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80094f8:	1c41      	adds	r1, r0, #1
 80094fa:	4622      	mov	r2, r4
 80094fc:	42ba      	cmp	r2, r7
 80094fe:	d30a      	bcc.n	8009516 <__exponent+0x66>
 8009500:	f10d 0209 	add.w	r2, sp, #9
 8009504:	eba2 020c 	sub.w	r2, r2, ip
 8009508:	42bc      	cmp	r4, r7
 800950a:	bf88      	it	hi
 800950c:	2200      	movhi	r2, #0
 800950e:	4413      	add	r3, r2
 8009510:	1a18      	subs	r0, r3, r0
 8009512:	b003      	add	sp, #12
 8009514:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009516:	f812 5b01 	ldrb.w	r5, [r2], #1
 800951a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800951e:	e7ed      	b.n	80094fc <__exponent+0x4c>
 8009520:	2330      	movs	r3, #48	; 0x30
 8009522:	3130      	adds	r1, #48	; 0x30
 8009524:	7083      	strb	r3, [r0, #2]
 8009526:	70c1      	strb	r1, [r0, #3]
 8009528:	1d03      	adds	r3, r0, #4
 800952a:	e7f1      	b.n	8009510 <__exponent+0x60>

0800952c <_printf_float>:
 800952c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009530:	ed2d 8b02 	vpush	{d8}
 8009534:	b08d      	sub	sp, #52	; 0x34
 8009536:	460c      	mov	r4, r1
 8009538:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800953c:	4616      	mov	r6, r2
 800953e:	461f      	mov	r7, r3
 8009540:	4605      	mov	r5, r0
 8009542:	f000 fef7 	bl	800a334 <_localeconv_r>
 8009546:	f8d0 a000 	ldr.w	sl, [r0]
 800954a:	4650      	mov	r0, sl
 800954c:	f7f6 fe90 	bl	8000270 <strlen>
 8009550:	2300      	movs	r3, #0
 8009552:	930a      	str	r3, [sp, #40]	; 0x28
 8009554:	6823      	ldr	r3, [r4, #0]
 8009556:	9305      	str	r3, [sp, #20]
 8009558:	f8d8 3000 	ldr.w	r3, [r8]
 800955c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009560:	3307      	adds	r3, #7
 8009562:	f023 0307 	bic.w	r3, r3, #7
 8009566:	f103 0208 	add.w	r2, r3, #8
 800956a:	f8c8 2000 	str.w	r2, [r8]
 800956e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009572:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009576:	9307      	str	r3, [sp, #28]
 8009578:	f8cd 8018 	str.w	r8, [sp, #24]
 800957c:	ee08 0a10 	vmov	s16, r0
 8009580:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009584:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009588:	4b9e      	ldr	r3, [pc, #632]	; (8009804 <_printf_float+0x2d8>)
 800958a:	f04f 32ff 	mov.w	r2, #4294967295
 800958e:	f7f7 facd 	bl	8000b2c <__aeabi_dcmpun>
 8009592:	bb88      	cbnz	r0, 80095f8 <_printf_float+0xcc>
 8009594:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009598:	4b9a      	ldr	r3, [pc, #616]	; (8009804 <_printf_float+0x2d8>)
 800959a:	f04f 32ff 	mov.w	r2, #4294967295
 800959e:	f7f7 faa7 	bl	8000af0 <__aeabi_dcmple>
 80095a2:	bb48      	cbnz	r0, 80095f8 <_printf_float+0xcc>
 80095a4:	2200      	movs	r2, #0
 80095a6:	2300      	movs	r3, #0
 80095a8:	4640      	mov	r0, r8
 80095aa:	4649      	mov	r1, r9
 80095ac:	f7f7 fa96 	bl	8000adc <__aeabi_dcmplt>
 80095b0:	b110      	cbz	r0, 80095b8 <_printf_float+0x8c>
 80095b2:	232d      	movs	r3, #45	; 0x2d
 80095b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80095b8:	4a93      	ldr	r2, [pc, #588]	; (8009808 <_printf_float+0x2dc>)
 80095ba:	4b94      	ldr	r3, [pc, #592]	; (800980c <_printf_float+0x2e0>)
 80095bc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80095c0:	bf94      	ite	ls
 80095c2:	4690      	movls	r8, r2
 80095c4:	4698      	movhi	r8, r3
 80095c6:	2303      	movs	r3, #3
 80095c8:	6123      	str	r3, [r4, #16]
 80095ca:	9b05      	ldr	r3, [sp, #20]
 80095cc:	f023 0304 	bic.w	r3, r3, #4
 80095d0:	6023      	str	r3, [r4, #0]
 80095d2:	f04f 0900 	mov.w	r9, #0
 80095d6:	9700      	str	r7, [sp, #0]
 80095d8:	4633      	mov	r3, r6
 80095da:	aa0b      	add	r2, sp, #44	; 0x2c
 80095dc:	4621      	mov	r1, r4
 80095de:	4628      	mov	r0, r5
 80095e0:	f000 f9da 	bl	8009998 <_printf_common>
 80095e4:	3001      	adds	r0, #1
 80095e6:	f040 8090 	bne.w	800970a <_printf_float+0x1de>
 80095ea:	f04f 30ff 	mov.w	r0, #4294967295
 80095ee:	b00d      	add	sp, #52	; 0x34
 80095f0:	ecbd 8b02 	vpop	{d8}
 80095f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095f8:	4642      	mov	r2, r8
 80095fa:	464b      	mov	r3, r9
 80095fc:	4640      	mov	r0, r8
 80095fe:	4649      	mov	r1, r9
 8009600:	f7f7 fa94 	bl	8000b2c <__aeabi_dcmpun>
 8009604:	b140      	cbz	r0, 8009618 <_printf_float+0xec>
 8009606:	464b      	mov	r3, r9
 8009608:	2b00      	cmp	r3, #0
 800960a:	bfbc      	itt	lt
 800960c:	232d      	movlt	r3, #45	; 0x2d
 800960e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009612:	4a7f      	ldr	r2, [pc, #508]	; (8009810 <_printf_float+0x2e4>)
 8009614:	4b7f      	ldr	r3, [pc, #508]	; (8009814 <_printf_float+0x2e8>)
 8009616:	e7d1      	b.n	80095bc <_printf_float+0x90>
 8009618:	6863      	ldr	r3, [r4, #4]
 800961a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800961e:	9206      	str	r2, [sp, #24]
 8009620:	1c5a      	adds	r2, r3, #1
 8009622:	d13f      	bne.n	80096a4 <_printf_float+0x178>
 8009624:	2306      	movs	r3, #6
 8009626:	6063      	str	r3, [r4, #4]
 8009628:	9b05      	ldr	r3, [sp, #20]
 800962a:	6861      	ldr	r1, [r4, #4]
 800962c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009630:	2300      	movs	r3, #0
 8009632:	9303      	str	r3, [sp, #12]
 8009634:	ab0a      	add	r3, sp, #40	; 0x28
 8009636:	e9cd b301 	strd	fp, r3, [sp, #4]
 800963a:	ab09      	add	r3, sp, #36	; 0x24
 800963c:	ec49 8b10 	vmov	d0, r8, r9
 8009640:	9300      	str	r3, [sp, #0]
 8009642:	6022      	str	r2, [r4, #0]
 8009644:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009648:	4628      	mov	r0, r5
 800964a:	f7ff fecf 	bl	80093ec <__cvt>
 800964e:	9b06      	ldr	r3, [sp, #24]
 8009650:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009652:	2b47      	cmp	r3, #71	; 0x47
 8009654:	4680      	mov	r8, r0
 8009656:	d108      	bne.n	800966a <_printf_float+0x13e>
 8009658:	1cc8      	adds	r0, r1, #3
 800965a:	db02      	blt.n	8009662 <_printf_float+0x136>
 800965c:	6863      	ldr	r3, [r4, #4]
 800965e:	4299      	cmp	r1, r3
 8009660:	dd41      	ble.n	80096e6 <_printf_float+0x1ba>
 8009662:	f1ab 0302 	sub.w	r3, fp, #2
 8009666:	fa5f fb83 	uxtb.w	fp, r3
 800966a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800966e:	d820      	bhi.n	80096b2 <_printf_float+0x186>
 8009670:	3901      	subs	r1, #1
 8009672:	465a      	mov	r2, fp
 8009674:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009678:	9109      	str	r1, [sp, #36]	; 0x24
 800967a:	f7ff ff19 	bl	80094b0 <__exponent>
 800967e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009680:	1813      	adds	r3, r2, r0
 8009682:	2a01      	cmp	r2, #1
 8009684:	4681      	mov	r9, r0
 8009686:	6123      	str	r3, [r4, #16]
 8009688:	dc02      	bgt.n	8009690 <_printf_float+0x164>
 800968a:	6822      	ldr	r2, [r4, #0]
 800968c:	07d2      	lsls	r2, r2, #31
 800968e:	d501      	bpl.n	8009694 <_printf_float+0x168>
 8009690:	3301      	adds	r3, #1
 8009692:	6123      	str	r3, [r4, #16]
 8009694:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009698:	2b00      	cmp	r3, #0
 800969a:	d09c      	beq.n	80095d6 <_printf_float+0xaa>
 800969c:	232d      	movs	r3, #45	; 0x2d
 800969e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096a2:	e798      	b.n	80095d6 <_printf_float+0xaa>
 80096a4:	9a06      	ldr	r2, [sp, #24]
 80096a6:	2a47      	cmp	r2, #71	; 0x47
 80096a8:	d1be      	bne.n	8009628 <_printf_float+0xfc>
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d1bc      	bne.n	8009628 <_printf_float+0xfc>
 80096ae:	2301      	movs	r3, #1
 80096b0:	e7b9      	b.n	8009626 <_printf_float+0xfa>
 80096b2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80096b6:	d118      	bne.n	80096ea <_printf_float+0x1be>
 80096b8:	2900      	cmp	r1, #0
 80096ba:	6863      	ldr	r3, [r4, #4]
 80096bc:	dd0b      	ble.n	80096d6 <_printf_float+0x1aa>
 80096be:	6121      	str	r1, [r4, #16]
 80096c0:	b913      	cbnz	r3, 80096c8 <_printf_float+0x19c>
 80096c2:	6822      	ldr	r2, [r4, #0]
 80096c4:	07d0      	lsls	r0, r2, #31
 80096c6:	d502      	bpl.n	80096ce <_printf_float+0x1a2>
 80096c8:	3301      	adds	r3, #1
 80096ca:	440b      	add	r3, r1
 80096cc:	6123      	str	r3, [r4, #16]
 80096ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80096d0:	f04f 0900 	mov.w	r9, #0
 80096d4:	e7de      	b.n	8009694 <_printf_float+0x168>
 80096d6:	b913      	cbnz	r3, 80096de <_printf_float+0x1b2>
 80096d8:	6822      	ldr	r2, [r4, #0]
 80096da:	07d2      	lsls	r2, r2, #31
 80096dc:	d501      	bpl.n	80096e2 <_printf_float+0x1b6>
 80096de:	3302      	adds	r3, #2
 80096e0:	e7f4      	b.n	80096cc <_printf_float+0x1a0>
 80096e2:	2301      	movs	r3, #1
 80096e4:	e7f2      	b.n	80096cc <_printf_float+0x1a0>
 80096e6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80096ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096ec:	4299      	cmp	r1, r3
 80096ee:	db05      	blt.n	80096fc <_printf_float+0x1d0>
 80096f0:	6823      	ldr	r3, [r4, #0]
 80096f2:	6121      	str	r1, [r4, #16]
 80096f4:	07d8      	lsls	r0, r3, #31
 80096f6:	d5ea      	bpl.n	80096ce <_printf_float+0x1a2>
 80096f8:	1c4b      	adds	r3, r1, #1
 80096fa:	e7e7      	b.n	80096cc <_printf_float+0x1a0>
 80096fc:	2900      	cmp	r1, #0
 80096fe:	bfd4      	ite	le
 8009700:	f1c1 0202 	rsble	r2, r1, #2
 8009704:	2201      	movgt	r2, #1
 8009706:	4413      	add	r3, r2
 8009708:	e7e0      	b.n	80096cc <_printf_float+0x1a0>
 800970a:	6823      	ldr	r3, [r4, #0]
 800970c:	055a      	lsls	r2, r3, #21
 800970e:	d407      	bmi.n	8009720 <_printf_float+0x1f4>
 8009710:	6923      	ldr	r3, [r4, #16]
 8009712:	4642      	mov	r2, r8
 8009714:	4631      	mov	r1, r6
 8009716:	4628      	mov	r0, r5
 8009718:	47b8      	blx	r7
 800971a:	3001      	adds	r0, #1
 800971c:	d12c      	bne.n	8009778 <_printf_float+0x24c>
 800971e:	e764      	b.n	80095ea <_printf_float+0xbe>
 8009720:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009724:	f240 80e0 	bls.w	80098e8 <_printf_float+0x3bc>
 8009728:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800972c:	2200      	movs	r2, #0
 800972e:	2300      	movs	r3, #0
 8009730:	f7f7 f9ca 	bl	8000ac8 <__aeabi_dcmpeq>
 8009734:	2800      	cmp	r0, #0
 8009736:	d034      	beq.n	80097a2 <_printf_float+0x276>
 8009738:	4a37      	ldr	r2, [pc, #220]	; (8009818 <_printf_float+0x2ec>)
 800973a:	2301      	movs	r3, #1
 800973c:	4631      	mov	r1, r6
 800973e:	4628      	mov	r0, r5
 8009740:	47b8      	blx	r7
 8009742:	3001      	adds	r0, #1
 8009744:	f43f af51 	beq.w	80095ea <_printf_float+0xbe>
 8009748:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800974c:	429a      	cmp	r2, r3
 800974e:	db02      	blt.n	8009756 <_printf_float+0x22a>
 8009750:	6823      	ldr	r3, [r4, #0]
 8009752:	07d8      	lsls	r0, r3, #31
 8009754:	d510      	bpl.n	8009778 <_printf_float+0x24c>
 8009756:	ee18 3a10 	vmov	r3, s16
 800975a:	4652      	mov	r2, sl
 800975c:	4631      	mov	r1, r6
 800975e:	4628      	mov	r0, r5
 8009760:	47b8      	blx	r7
 8009762:	3001      	adds	r0, #1
 8009764:	f43f af41 	beq.w	80095ea <_printf_float+0xbe>
 8009768:	f04f 0800 	mov.w	r8, #0
 800976c:	f104 091a 	add.w	r9, r4, #26
 8009770:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009772:	3b01      	subs	r3, #1
 8009774:	4543      	cmp	r3, r8
 8009776:	dc09      	bgt.n	800978c <_printf_float+0x260>
 8009778:	6823      	ldr	r3, [r4, #0]
 800977a:	079b      	lsls	r3, r3, #30
 800977c:	f100 8107 	bmi.w	800998e <_printf_float+0x462>
 8009780:	68e0      	ldr	r0, [r4, #12]
 8009782:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009784:	4298      	cmp	r0, r3
 8009786:	bfb8      	it	lt
 8009788:	4618      	movlt	r0, r3
 800978a:	e730      	b.n	80095ee <_printf_float+0xc2>
 800978c:	2301      	movs	r3, #1
 800978e:	464a      	mov	r2, r9
 8009790:	4631      	mov	r1, r6
 8009792:	4628      	mov	r0, r5
 8009794:	47b8      	blx	r7
 8009796:	3001      	adds	r0, #1
 8009798:	f43f af27 	beq.w	80095ea <_printf_float+0xbe>
 800979c:	f108 0801 	add.w	r8, r8, #1
 80097a0:	e7e6      	b.n	8009770 <_printf_float+0x244>
 80097a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	dc39      	bgt.n	800981c <_printf_float+0x2f0>
 80097a8:	4a1b      	ldr	r2, [pc, #108]	; (8009818 <_printf_float+0x2ec>)
 80097aa:	2301      	movs	r3, #1
 80097ac:	4631      	mov	r1, r6
 80097ae:	4628      	mov	r0, r5
 80097b0:	47b8      	blx	r7
 80097b2:	3001      	adds	r0, #1
 80097b4:	f43f af19 	beq.w	80095ea <_printf_float+0xbe>
 80097b8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80097bc:	4313      	orrs	r3, r2
 80097be:	d102      	bne.n	80097c6 <_printf_float+0x29a>
 80097c0:	6823      	ldr	r3, [r4, #0]
 80097c2:	07d9      	lsls	r1, r3, #31
 80097c4:	d5d8      	bpl.n	8009778 <_printf_float+0x24c>
 80097c6:	ee18 3a10 	vmov	r3, s16
 80097ca:	4652      	mov	r2, sl
 80097cc:	4631      	mov	r1, r6
 80097ce:	4628      	mov	r0, r5
 80097d0:	47b8      	blx	r7
 80097d2:	3001      	adds	r0, #1
 80097d4:	f43f af09 	beq.w	80095ea <_printf_float+0xbe>
 80097d8:	f04f 0900 	mov.w	r9, #0
 80097dc:	f104 0a1a 	add.w	sl, r4, #26
 80097e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097e2:	425b      	negs	r3, r3
 80097e4:	454b      	cmp	r3, r9
 80097e6:	dc01      	bgt.n	80097ec <_printf_float+0x2c0>
 80097e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097ea:	e792      	b.n	8009712 <_printf_float+0x1e6>
 80097ec:	2301      	movs	r3, #1
 80097ee:	4652      	mov	r2, sl
 80097f0:	4631      	mov	r1, r6
 80097f2:	4628      	mov	r0, r5
 80097f4:	47b8      	blx	r7
 80097f6:	3001      	adds	r0, #1
 80097f8:	f43f aef7 	beq.w	80095ea <_printf_float+0xbe>
 80097fc:	f109 0901 	add.w	r9, r9, #1
 8009800:	e7ee      	b.n	80097e0 <_printf_float+0x2b4>
 8009802:	bf00      	nop
 8009804:	7fefffff 	.word	0x7fefffff
 8009808:	0800ee81 	.word	0x0800ee81
 800980c:	0800ee85 	.word	0x0800ee85
 8009810:	0800ee89 	.word	0x0800ee89
 8009814:	0800ee8d 	.word	0x0800ee8d
 8009818:	0800ee91 	.word	0x0800ee91
 800981c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800981e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009820:	429a      	cmp	r2, r3
 8009822:	bfa8      	it	ge
 8009824:	461a      	movge	r2, r3
 8009826:	2a00      	cmp	r2, #0
 8009828:	4691      	mov	r9, r2
 800982a:	dc37      	bgt.n	800989c <_printf_float+0x370>
 800982c:	f04f 0b00 	mov.w	fp, #0
 8009830:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009834:	f104 021a 	add.w	r2, r4, #26
 8009838:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800983a:	9305      	str	r3, [sp, #20]
 800983c:	eba3 0309 	sub.w	r3, r3, r9
 8009840:	455b      	cmp	r3, fp
 8009842:	dc33      	bgt.n	80098ac <_printf_float+0x380>
 8009844:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009848:	429a      	cmp	r2, r3
 800984a:	db3b      	blt.n	80098c4 <_printf_float+0x398>
 800984c:	6823      	ldr	r3, [r4, #0]
 800984e:	07da      	lsls	r2, r3, #31
 8009850:	d438      	bmi.n	80098c4 <_printf_float+0x398>
 8009852:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009856:	eba2 0903 	sub.w	r9, r2, r3
 800985a:	9b05      	ldr	r3, [sp, #20]
 800985c:	1ad2      	subs	r2, r2, r3
 800985e:	4591      	cmp	r9, r2
 8009860:	bfa8      	it	ge
 8009862:	4691      	movge	r9, r2
 8009864:	f1b9 0f00 	cmp.w	r9, #0
 8009868:	dc35      	bgt.n	80098d6 <_printf_float+0x3aa>
 800986a:	f04f 0800 	mov.w	r8, #0
 800986e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009872:	f104 0a1a 	add.w	sl, r4, #26
 8009876:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800987a:	1a9b      	subs	r3, r3, r2
 800987c:	eba3 0309 	sub.w	r3, r3, r9
 8009880:	4543      	cmp	r3, r8
 8009882:	f77f af79 	ble.w	8009778 <_printf_float+0x24c>
 8009886:	2301      	movs	r3, #1
 8009888:	4652      	mov	r2, sl
 800988a:	4631      	mov	r1, r6
 800988c:	4628      	mov	r0, r5
 800988e:	47b8      	blx	r7
 8009890:	3001      	adds	r0, #1
 8009892:	f43f aeaa 	beq.w	80095ea <_printf_float+0xbe>
 8009896:	f108 0801 	add.w	r8, r8, #1
 800989a:	e7ec      	b.n	8009876 <_printf_float+0x34a>
 800989c:	4613      	mov	r3, r2
 800989e:	4631      	mov	r1, r6
 80098a0:	4642      	mov	r2, r8
 80098a2:	4628      	mov	r0, r5
 80098a4:	47b8      	blx	r7
 80098a6:	3001      	adds	r0, #1
 80098a8:	d1c0      	bne.n	800982c <_printf_float+0x300>
 80098aa:	e69e      	b.n	80095ea <_printf_float+0xbe>
 80098ac:	2301      	movs	r3, #1
 80098ae:	4631      	mov	r1, r6
 80098b0:	4628      	mov	r0, r5
 80098b2:	9205      	str	r2, [sp, #20]
 80098b4:	47b8      	blx	r7
 80098b6:	3001      	adds	r0, #1
 80098b8:	f43f ae97 	beq.w	80095ea <_printf_float+0xbe>
 80098bc:	9a05      	ldr	r2, [sp, #20]
 80098be:	f10b 0b01 	add.w	fp, fp, #1
 80098c2:	e7b9      	b.n	8009838 <_printf_float+0x30c>
 80098c4:	ee18 3a10 	vmov	r3, s16
 80098c8:	4652      	mov	r2, sl
 80098ca:	4631      	mov	r1, r6
 80098cc:	4628      	mov	r0, r5
 80098ce:	47b8      	blx	r7
 80098d0:	3001      	adds	r0, #1
 80098d2:	d1be      	bne.n	8009852 <_printf_float+0x326>
 80098d4:	e689      	b.n	80095ea <_printf_float+0xbe>
 80098d6:	9a05      	ldr	r2, [sp, #20]
 80098d8:	464b      	mov	r3, r9
 80098da:	4442      	add	r2, r8
 80098dc:	4631      	mov	r1, r6
 80098de:	4628      	mov	r0, r5
 80098e0:	47b8      	blx	r7
 80098e2:	3001      	adds	r0, #1
 80098e4:	d1c1      	bne.n	800986a <_printf_float+0x33e>
 80098e6:	e680      	b.n	80095ea <_printf_float+0xbe>
 80098e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80098ea:	2a01      	cmp	r2, #1
 80098ec:	dc01      	bgt.n	80098f2 <_printf_float+0x3c6>
 80098ee:	07db      	lsls	r3, r3, #31
 80098f0:	d53a      	bpl.n	8009968 <_printf_float+0x43c>
 80098f2:	2301      	movs	r3, #1
 80098f4:	4642      	mov	r2, r8
 80098f6:	4631      	mov	r1, r6
 80098f8:	4628      	mov	r0, r5
 80098fa:	47b8      	blx	r7
 80098fc:	3001      	adds	r0, #1
 80098fe:	f43f ae74 	beq.w	80095ea <_printf_float+0xbe>
 8009902:	ee18 3a10 	vmov	r3, s16
 8009906:	4652      	mov	r2, sl
 8009908:	4631      	mov	r1, r6
 800990a:	4628      	mov	r0, r5
 800990c:	47b8      	blx	r7
 800990e:	3001      	adds	r0, #1
 8009910:	f43f ae6b 	beq.w	80095ea <_printf_float+0xbe>
 8009914:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009918:	2200      	movs	r2, #0
 800991a:	2300      	movs	r3, #0
 800991c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009920:	f7f7 f8d2 	bl	8000ac8 <__aeabi_dcmpeq>
 8009924:	b9d8      	cbnz	r0, 800995e <_printf_float+0x432>
 8009926:	f10a 33ff 	add.w	r3, sl, #4294967295
 800992a:	f108 0201 	add.w	r2, r8, #1
 800992e:	4631      	mov	r1, r6
 8009930:	4628      	mov	r0, r5
 8009932:	47b8      	blx	r7
 8009934:	3001      	adds	r0, #1
 8009936:	d10e      	bne.n	8009956 <_printf_float+0x42a>
 8009938:	e657      	b.n	80095ea <_printf_float+0xbe>
 800993a:	2301      	movs	r3, #1
 800993c:	4652      	mov	r2, sl
 800993e:	4631      	mov	r1, r6
 8009940:	4628      	mov	r0, r5
 8009942:	47b8      	blx	r7
 8009944:	3001      	adds	r0, #1
 8009946:	f43f ae50 	beq.w	80095ea <_printf_float+0xbe>
 800994a:	f108 0801 	add.w	r8, r8, #1
 800994e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009950:	3b01      	subs	r3, #1
 8009952:	4543      	cmp	r3, r8
 8009954:	dcf1      	bgt.n	800993a <_printf_float+0x40e>
 8009956:	464b      	mov	r3, r9
 8009958:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800995c:	e6da      	b.n	8009714 <_printf_float+0x1e8>
 800995e:	f04f 0800 	mov.w	r8, #0
 8009962:	f104 0a1a 	add.w	sl, r4, #26
 8009966:	e7f2      	b.n	800994e <_printf_float+0x422>
 8009968:	2301      	movs	r3, #1
 800996a:	4642      	mov	r2, r8
 800996c:	e7df      	b.n	800992e <_printf_float+0x402>
 800996e:	2301      	movs	r3, #1
 8009970:	464a      	mov	r2, r9
 8009972:	4631      	mov	r1, r6
 8009974:	4628      	mov	r0, r5
 8009976:	47b8      	blx	r7
 8009978:	3001      	adds	r0, #1
 800997a:	f43f ae36 	beq.w	80095ea <_printf_float+0xbe>
 800997e:	f108 0801 	add.w	r8, r8, #1
 8009982:	68e3      	ldr	r3, [r4, #12]
 8009984:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009986:	1a5b      	subs	r3, r3, r1
 8009988:	4543      	cmp	r3, r8
 800998a:	dcf0      	bgt.n	800996e <_printf_float+0x442>
 800998c:	e6f8      	b.n	8009780 <_printf_float+0x254>
 800998e:	f04f 0800 	mov.w	r8, #0
 8009992:	f104 0919 	add.w	r9, r4, #25
 8009996:	e7f4      	b.n	8009982 <_printf_float+0x456>

08009998 <_printf_common>:
 8009998:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800999c:	4616      	mov	r6, r2
 800999e:	4699      	mov	r9, r3
 80099a0:	688a      	ldr	r2, [r1, #8]
 80099a2:	690b      	ldr	r3, [r1, #16]
 80099a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80099a8:	4293      	cmp	r3, r2
 80099aa:	bfb8      	it	lt
 80099ac:	4613      	movlt	r3, r2
 80099ae:	6033      	str	r3, [r6, #0]
 80099b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80099b4:	4607      	mov	r7, r0
 80099b6:	460c      	mov	r4, r1
 80099b8:	b10a      	cbz	r2, 80099be <_printf_common+0x26>
 80099ba:	3301      	adds	r3, #1
 80099bc:	6033      	str	r3, [r6, #0]
 80099be:	6823      	ldr	r3, [r4, #0]
 80099c0:	0699      	lsls	r1, r3, #26
 80099c2:	bf42      	ittt	mi
 80099c4:	6833      	ldrmi	r3, [r6, #0]
 80099c6:	3302      	addmi	r3, #2
 80099c8:	6033      	strmi	r3, [r6, #0]
 80099ca:	6825      	ldr	r5, [r4, #0]
 80099cc:	f015 0506 	ands.w	r5, r5, #6
 80099d0:	d106      	bne.n	80099e0 <_printf_common+0x48>
 80099d2:	f104 0a19 	add.w	sl, r4, #25
 80099d6:	68e3      	ldr	r3, [r4, #12]
 80099d8:	6832      	ldr	r2, [r6, #0]
 80099da:	1a9b      	subs	r3, r3, r2
 80099dc:	42ab      	cmp	r3, r5
 80099de:	dc26      	bgt.n	8009a2e <_printf_common+0x96>
 80099e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80099e4:	1e13      	subs	r3, r2, #0
 80099e6:	6822      	ldr	r2, [r4, #0]
 80099e8:	bf18      	it	ne
 80099ea:	2301      	movne	r3, #1
 80099ec:	0692      	lsls	r2, r2, #26
 80099ee:	d42b      	bmi.n	8009a48 <_printf_common+0xb0>
 80099f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80099f4:	4649      	mov	r1, r9
 80099f6:	4638      	mov	r0, r7
 80099f8:	47c0      	blx	r8
 80099fa:	3001      	adds	r0, #1
 80099fc:	d01e      	beq.n	8009a3c <_printf_common+0xa4>
 80099fe:	6823      	ldr	r3, [r4, #0]
 8009a00:	6922      	ldr	r2, [r4, #16]
 8009a02:	f003 0306 	and.w	r3, r3, #6
 8009a06:	2b04      	cmp	r3, #4
 8009a08:	bf02      	ittt	eq
 8009a0a:	68e5      	ldreq	r5, [r4, #12]
 8009a0c:	6833      	ldreq	r3, [r6, #0]
 8009a0e:	1aed      	subeq	r5, r5, r3
 8009a10:	68a3      	ldr	r3, [r4, #8]
 8009a12:	bf0c      	ite	eq
 8009a14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a18:	2500      	movne	r5, #0
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	bfc4      	itt	gt
 8009a1e:	1a9b      	subgt	r3, r3, r2
 8009a20:	18ed      	addgt	r5, r5, r3
 8009a22:	2600      	movs	r6, #0
 8009a24:	341a      	adds	r4, #26
 8009a26:	42b5      	cmp	r5, r6
 8009a28:	d11a      	bne.n	8009a60 <_printf_common+0xc8>
 8009a2a:	2000      	movs	r0, #0
 8009a2c:	e008      	b.n	8009a40 <_printf_common+0xa8>
 8009a2e:	2301      	movs	r3, #1
 8009a30:	4652      	mov	r2, sl
 8009a32:	4649      	mov	r1, r9
 8009a34:	4638      	mov	r0, r7
 8009a36:	47c0      	blx	r8
 8009a38:	3001      	adds	r0, #1
 8009a3a:	d103      	bne.n	8009a44 <_printf_common+0xac>
 8009a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a44:	3501      	adds	r5, #1
 8009a46:	e7c6      	b.n	80099d6 <_printf_common+0x3e>
 8009a48:	18e1      	adds	r1, r4, r3
 8009a4a:	1c5a      	adds	r2, r3, #1
 8009a4c:	2030      	movs	r0, #48	; 0x30
 8009a4e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009a52:	4422      	add	r2, r4
 8009a54:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009a58:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009a5c:	3302      	adds	r3, #2
 8009a5e:	e7c7      	b.n	80099f0 <_printf_common+0x58>
 8009a60:	2301      	movs	r3, #1
 8009a62:	4622      	mov	r2, r4
 8009a64:	4649      	mov	r1, r9
 8009a66:	4638      	mov	r0, r7
 8009a68:	47c0      	blx	r8
 8009a6a:	3001      	adds	r0, #1
 8009a6c:	d0e6      	beq.n	8009a3c <_printf_common+0xa4>
 8009a6e:	3601      	adds	r6, #1
 8009a70:	e7d9      	b.n	8009a26 <_printf_common+0x8e>
	...

08009a74 <_printf_i>:
 8009a74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a78:	7e0f      	ldrb	r7, [r1, #24]
 8009a7a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009a7c:	2f78      	cmp	r7, #120	; 0x78
 8009a7e:	4691      	mov	r9, r2
 8009a80:	4680      	mov	r8, r0
 8009a82:	460c      	mov	r4, r1
 8009a84:	469a      	mov	sl, r3
 8009a86:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009a8a:	d807      	bhi.n	8009a9c <_printf_i+0x28>
 8009a8c:	2f62      	cmp	r7, #98	; 0x62
 8009a8e:	d80a      	bhi.n	8009aa6 <_printf_i+0x32>
 8009a90:	2f00      	cmp	r7, #0
 8009a92:	f000 80d4 	beq.w	8009c3e <_printf_i+0x1ca>
 8009a96:	2f58      	cmp	r7, #88	; 0x58
 8009a98:	f000 80c0 	beq.w	8009c1c <_printf_i+0x1a8>
 8009a9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009aa0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009aa4:	e03a      	b.n	8009b1c <_printf_i+0xa8>
 8009aa6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009aaa:	2b15      	cmp	r3, #21
 8009aac:	d8f6      	bhi.n	8009a9c <_printf_i+0x28>
 8009aae:	a101      	add	r1, pc, #4	; (adr r1, 8009ab4 <_printf_i+0x40>)
 8009ab0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009ab4:	08009b0d 	.word	0x08009b0d
 8009ab8:	08009b21 	.word	0x08009b21
 8009abc:	08009a9d 	.word	0x08009a9d
 8009ac0:	08009a9d 	.word	0x08009a9d
 8009ac4:	08009a9d 	.word	0x08009a9d
 8009ac8:	08009a9d 	.word	0x08009a9d
 8009acc:	08009b21 	.word	0x08009b21
 8009ad0:	08009a9d 	.word	0x08009a9d
 8009ad4:	08009a9d 	.word	0x08009a9d
 8009ad8:	08009a9d 	.word	0x08009a9d
 8009adc:	08009a9d 	.word	0x08009a9d
 8009ae0:	08009c25 	.word	0x08009c25
 8009ae4:	08009b4d 	.word	0x08009b4d
 8009ae8:	08009bdf 	.word	0x08009bdf
 8009aec:	08009a9d 	.word	0x08009a9d
 8009af0:	08009a9d 	.word	0x08009a9d
 8009af4:	08009c47 	.word	0x08009c47
 8009af8:	08009a9d 	.word	0x08009a9d
 8009afc:	08009b4d 	.word	0x08009b4d
 8009b00:	08009a9d 	.word	0x08009a9d
 8009b04:	08009a9d 	.word	0x08009a9d
 8009b08:	08009be7 	.word	0x08009be7
 8009b0c:	682b      	ldr	r3, [r5, #0]
 8009b0e:	1d1a      	adds	r2, r3, #4
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	602a      	str	r2, [r5, #0]
 8009b14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009b1c:	2301      	movs	r3, #1
 8009b1e:	e09f      	b.n	8009c60 <_printf_i+0x1ec>
 8009b20:	6820      	ldr	r0, [r4, #0]
 8009b22:	682b      	ldr	r3, [r5, #0]
 8009b24:	0607      	lsls	r7, r0, #24
 8009b26:	f103 0104 	add.w	r1, r3, #4
 8009b2a:	6029      	str	r1, [r5, #0]
 8009b2c:	d501      	bpl.n	8009b32 <_printf_i+0xbe>
 8009b2e:	681e      	ldr	r6, [r3, #0]
 8009b30:	e003      	b.n	8009b3a <_printf_i+0xc6>
 8009b32:	0646      	lsls	r6, r0, #25
 8009b34:	d5fb      	bpl.n	8009b2e <_printf_i+0xba>
 8009b36:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009b3a:	2e00      	cmp	r6, #0
 8009b3c:	da03      	bge.n	8009b46 <_printf_i+0xd2>
 8009b3e:	232d      	movs	r3, #45	; 0x2d
 8009b40:	4276      	negs	r6, r6
 8009b42:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b46:	485a      	ldr	r0, [pc, #360]	; (8009cb0 <_printf_i+0x23c>)
 8009b48:	230a      	movs	r3, #10
 8009b4a:	e012      	b.n	8009b72 <_printf_i+0xfe>
 8009b4c:	682b      	ldr	r3, [r5, #0]
 8009b4e:	6820      	ldr	r0, [r4, #0]
 8009b50:	1d19      	adds	r1, r3, #4
 8009b52:	6029      	str	r1, [r5, #0]
 8009b54:	0605      	lsls	r5, r0, #24
 8009b56:	d501      	bpl.n	8009b5c <_printf_i+0xe8>
 8009b58:	681e      	ldr	r6, [r3, #0]
 8009b5a:	e002      	b.n	8009b62 <_printf_i+0xee>
 8009b5c:	0641      	lsls	r1, r0, #25
 8009b5e:	d5fb      	bpl.n	8009b58 <_printf_i+0xe4>
 8009b60:	881e      	ldrh	r6, [r3, #0]
 8009b62:	4853      	ldr	r0, [pc, #332]	; (8009cb0 <_printf_i+0x23c>)
 8009b64:	2f6f      	cmp	r7, #111	; 0x6f
 8009b66:	bf0c      	ite	eq
 8009b68:	2308      	moveq	r3, #8
 8009b6a:	230a      	movne	r3, #10
 8009b6c:	2100      	movs	r1, #0
 8009b6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009b72:	6865      	ldr	r5, [r4, #4]
 8009b74:	60a5      	str	r5, [r4, #8]
 8009b76:	2d00      	cmp	r5, #0
 8009b78:	bfa2      	ittt	ge
 8009b7a:	6821      	ldrge	r1, [r4, #0]
 8009b7c:	f021 0104 	bicge.w	r1, r1, #4
 8009b80:	6021      	strge	r1, [r4, #0]
 8009b82:	b90e      	cbnz	r6, 8009b88 <_printf_i+0x114>
 8009b84:	2d00      	cmp	r5, #0
 8009b86:	d04b      	beq.n	8009c20 <_printf_i+0x1ac>
 8009b88:	4615      	mov	r5, r2
 8009b8a:	fbb6 f1f3 	udiv	r1, r6, r3
 8009b8e:	fb03 6711 	mls	r7, r3, r1, r6
 8009b92:	5dc7      	ldrb	r7, [r0, r7]
 8009b94:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009b98:	4637      	mov	r7, r6
 8009b9a:	42bb      	cmp	r3, r7
 8009b9c:	460e      	mov	r6, r1
 8009b9e:	d9f4      	bls.n	8009b8a <_printf_i+0x116>
 8009ba0:	2b08      	cmp	r3, #8
 8009ba2:	d10b      	bne.n	8009bbc <_printf_i+0x148>
 8009ba4:	6823      	ldr	r3, [r4, #0]
 8009ba6:	07de      	lsls	r6, r3, #31
 8009ba8:	d508      	bpl.n	8009bbc <_printf_i+0x148>
 8009baa:	6923      	ldr	r3, [r4, #16]
 8009bac:	6861      	ldr	r1, [r4, #4]
 8009bae:	4299      	cmp	r1, r3
 8009bb0:	bfde      	ittt	le
 8009bb2:	2330      	movle	r3, #48	; 0x30
 8009bb4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009bb8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009bbc:	1b52      	subs	r2, r2, r5
 8009bbe:	6122      	str	r2, [r4, #16]
 8009bc0:	f8cd a000 	str.w	sl, [sp]
 8009bc4:	464b      	mov	r3, r9
 8009bc6:	aa03      	add	r2, sp, #12
 8009bc8:	4621      	mov	r1, r4
 8009bca:	4640      	mov	r0, r8
 8009bcc:	f7ff fee4 	bl	8009998 <_printf_common>
 8009bd0:	3001      	adds	r0, #1
 8009bd2:	d14a      	bne.n	8009c6a <_printf_i+0x1f6>
 8009bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8009bd8:	b004      	add	sp, #16
 8009bda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bde:	6823      	ldr	r3, [r4, #0]
 8009be0:	f043 0320 	orr.w	r3, r3, #32
 8009be4:	6023      	str	r3, [r4, #0]
 8009be6:	4833      	ldr	r0, [pc, #204]	; (8009cb4 <_printf_i+0x240>)
 8009be8:	2778      	movs	r7, #120	; 0x78
 8009bea:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009bee:	6823      	ldr	r3, [r4, #0]
 8009bf0:	6829      	ldr	r1, [r5, #0]
 8009bf2:	061f      	lsls	r7, r3, #24
 8009bf4:	f851 6b04 	ldr.w	r6, [r1], #4
 8009bf8:	d402      	bmi.n	8009c00 <_printf_i+0x18c>
 8009bfa:	065f      	lsls	r7, r3, #25
 8009bfc:	bf48      	it	mi
 8009bfe:	b2b6      	uxthmi	r6, r6
 8009c00:	07df      	lsls	r7, r3, #31
 8009c02:	bf48      	it	mi
 8009c04:	f043 0320 	orrmi.w	r3, r3, #32
 8009c08:	6029      	str	r1, [r5, #0]
 8009c0a:	bf48      	it	mi
 8009c0c:	6023      	strmi	r3, [r4, #0]
 8009c0e:	b91e      	cbnz	r6, 8009c18 <_printf_i+0x1a4>
 8009c10:	6823      	ldr	r3, [r4, #0]
 8009c12:	f023 0320 	bic.w	r3, r3, #32
 8009c16:	6023      	str	r3, [r4, #0]
 8009c18:	2310      	movs	r3, #16
 8009c1a:	e7a7      	b.n	8009b6c <_printf_i+0xf8>
 8009c1c:	4824      	ldr	r0, [pc, #144]	; (8009cb0 <_printf_i+0x23c>)
 8009c1e:	e7e4      	b.n	8009bea <_printf_i+0x176>
 8009c20:	4615      	mov	r5, r2
 8009c22:	e7bd      	b.n	8009ba0 <_printf_i+0x12c>
 8009c24:	682b      	ldr	r3, [r5, #0]
 8009c26:	6826      	ldr	r6, [r4, #0]
 8009c28:	6961      	ldr	r1, [r4, #20]
 8009c2a:	1d18      	adds	r0, r3, #4
 8009c2c:	6028      	str	r0, [r5, #0]
 8009c2e:	0635      	lsls	r5, r6, #24
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	d501      	bpl.n	8009c38 <_printf_i+0x1c4>
 8009c34:	6019      	str	r1, [r3, #0]
 8009c36:	e002      	b.n	8009c3e <_printf_i+0x1ca>
 8009c38:	0670      	lsls	r0, r6, #25
 8009c3a:	d5fb      	bpl.n	8009c34 <_printf_i+0x1c0>
 8009c3c:	8019      	strh	r1, [r3, #0]
 8009c3e:	2300      	movs	r3, #0
 8009c40:	6123      	str	r3, [r4, #16]
 8009c42:	4615      	mov	r5, r2
 8009c44:	e7bc      	b.n	8009bc0 <_printf_i+0x14c>
 8009c46:	682b      	ldr	r3, [r5, #0]
 8009c48:	1d1a      	adds	r2, r3, #4
 8009c4a:	602a      	str	r2, [r5, #0]
 8009c4c:	681d      	ldr	r5, [r3, #0]
 8009c4e:	6862      	ldr	r2, [r4, #4]
 8009c50:	2100      	movs	r1, #0
 8009c52:	4628      	mov	r0, r5
 8009c54:	f7f6 fabc 	bl	80001d0 <memchr>
 8009c58:	b108      	cbz	r0, 8009c5e <_printf_i+0x1ea>
 8009c5a:	1b40      	subs	r0, r0, r5
 8009c5c:	6060      	str	r0, [r4, #4]
 8009c5e:	6863      	ldr	r3, [r4, #4]
 8009c60:	6123      	str	r3, [r4, #16]
 8009c62:	2300      	movs	r3, #0
 8009c64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c68:	e7aa      	b.n	8009bc0 <_printf_i+0x14c>
 8009c6a:	6923      	ldr	r3, [r4, #16]
 8009c6c:	462a      	mov	r2, r5
 8009c6e:	4649      	mov	r1, r9
 8009c70:	4640      	mov	r0, r8
 8009c72:	47d0      	blx	sl
 8009c74:	3001      	adds	r0, #1
 8009c76:	d0ad      	beq.n	8009bd4 <_printf_i+0x160>
 8009c78:	6823      	ldr	r3, [r4, #0]
 8009c7a:	079b      	lsls	r3, r3, #30
 8009c7c:	d413      	bmi.n	8009ca6 <_printf_i+0x232>
 8009c7e:	68e0      	ldr	r0, [r4, #12]
 8009c80:	9b03      	ldr	r3, [sp, #12]
 8009c82:	4298      	cmp	r0, r3
 8009c84:	bfb8      	it	lt
 8009c86:	4618      	movlt	r0, r3
 8009c88:	e7a6      	b.n	8009bd8 <_printf_i+0x164>
 8009c8a:	2301      	movs	r3, #1
 8009c8c:	4632      	mov	r2, r6
 8009c8e:	4649      	mov	r1, r9
 8009c90:	4640      	mov	r0, r8
 8009c92:	47d0      	blx	sl
 8009c94:	3001      	adds	r0, #1
 8009c96:	d09d      	beq.n	8009bd4 <_printf_i+0x160>
 8009c98:	3501      	adds	r5, #1
 8009c9a:	68e3      	ldr	r3, [r4, #12]
 8009c9c:	9903      	ldr	r1, [sp, #12]
 8009c9e:	1a5b      	subs	r3, r3, r1
 8009ca0:	42ab      	cmp	r3, r5
 8009ca2:	dcf2      	bgt.n	8009c8a <_printf_i+0x216>
 8009ca4:	e7eb      	b.n	8009c7e <_printf_i+0x20a>
 8009ca6:	2500      	movs	r5, #0
 8009ca8:	f104 0619 	add.w	r6, r4, #25
 8009cac:	e7f5      	b.n	8009c9a <_printf_i+0x226>
 8009cae:	bf00      	nop
 8009cb0:	0800ee93 	.word	0x0800ee93
 8009cb4:	0800eea4 	.word	0x0800eea4

08009cb8 <_scanf_float>:
 8009cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cbc:	b087      	sub	sp, #28
 8009cbe:	4617      	mov	r7, r2
 8009cc0:	9303      	str	r3, [sp, #12]
 8009cc2:	688b      	ldr	r3, [r1, #8]
 8009cc4:	1e5a      	subs	r2, r3, #1
 8009cc6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009cca:	bf83      	ittte	hi
 8009ccc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009cd0:	195b      	addhi	r3, r3, r5
 8009cd2:	9302      	strhi	r3, [sp, #8]
 8009cd4:	2300      	movls	r3, #0
 8009cd6:	bf86      	itte	hi
 8009cd8:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009cdc:	608b      	strhi	r3, [r1, #8]
 8009cde:	9302      	strls	r3, [sp, #8]
 8009ce0:	680b      	ldr	r3, [r1, #0]
 8009ce2:	468b      	mov	fp, r1
 8009ce4:	2500      	movs	r5, #0
 8009ce6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009cea:	f84b 3b1c 	str.w	r3, [fp], #28
 8009cee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009cf2:	4680      	mov	r8, r0
 8009cf4:	460c      	mov	r4, r1
 8009cf6:	465e      	mov	r6, fp
 8009cf8:	46aa      	mov	sl, r5
 8009cfa:	46a9      	mov	r9, r5
 8009cfc:	9501      	str	r5, [sp, #4]
 8009cfe:	68a2      	ldr	r2, [r4, #8]
 8009d00:	b152      	cbz	r2, 8009d18 <_scanf_float+0x60>
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	781b      	ldrb	r3, [r3, #0]
 8009d06:	2b4e      	cmp	r3, #78	; 0x4e
 8009d08:	d864      	bhi.n	8009dd4 <_scanf_float+0x11c>
 8009d0a:	2b40      	cmp	r3, #64	; 0x40
 8009d0c:	d83c      	bhi.n	8009d88 <_scanf_float+0xd0>
 8009d0e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009d12:	b2c8      	uxtb	r0, r1
 8009d14:	280e      	cmp	r0, #14
 8009d16:	d93a      	bls.n	8009d8e <_scanf_float+0xd6>
 8009d18:	f1b9 0f00 	cmp.w	r9, #0
 8009d1c:	d003      	beq.n	8009d26 <_scanf_float+0x6e>
 8009d1e:	6823      	ldr	r3, [r4, #0]
 8009d20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009d24:	6023      	str	r3, [r4, #0]
 8009d26:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009d2a:	f1ba 0f01 	cmp.w	sl, #1
 8009d2e:	f200 8113 	bhi.w	8009f58 <_scanf_float+0x2a0>
 8009d32:	455e      	cmp	r6, fp
 8009d34:	f200 8105 	bhi.w	8009f42 <_scanf_float+0x28a>
 8009d38:	2501      	movs	r5, #1
 8009d3a:	4628      	mov	r0, r5
 8009d3c:	b007      	add	sp, #28
 8009d3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d42:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009d46:	2a0d      	cmp	r2, #13
 8009d48:	d8e6      	bhi.n	8009d18 <_scanf_float+0x60>
 8009d4a:	a101      	add	r1, pc, #4	; (adr r1, 8009d50 <_scanf_float+0x98>)
 8009d4c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009d50:	08009e8f 	.word	0x08009e8f
 8009d54:	08009d19 	.word	0x08009d19
 8009d58:	08009d19 	.word	0x08009d19
 8009d5c:	08009d19 	.word	0x08009d19
 8009d60:	08009eef 	.word	0x08009eef
 8009d64:	08009ec7 	.word	0x08009ec7
 8009d68:	08009d19 	.word	0x08009d19
 8009d6c:	08009d19 	.word	0x08009d19
 8009d70:	08009e9d 	.word	0x08009e9d
 8009d74:	08009d19 	.word	0x08009d19
 8009d78:	08009d19 	.word	0x08009d19
 8009d7c:	08009d19 	.word	0x08009d19
 8009d80:	08009d19 	.word	0x08009d19
 8009d84:	08009e55 	.word	0x08009e55
 8009d88:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009d8c:	e7db      	b.n	8009d46 <_scanf_float+0x8e>
 8009d8e:	290e      	cmp	r1, #14
 8009d90:	d8c2      	bhi.n	8009d18 <_scanf_float+0x60>
 8009d92:	a001      	add	r0, pc, #4	; (adr r0, 8009d98 <_scanf_float+0xe0>)
 8009d94:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009d98:	08009e47 	.word	0x08009e47
 8009d9c:	08009d19 	.word	0x08009d19
 8009da0:	08009e47 	.word	0x08009e47
 8009da4:	08009edb 	.word	0x08009edb
 8009da8:	08009d19 	.word	0x08009d19
 8009dac:	08009df5 	.word	0x08009df5
 8009db0:	08009e31 	.word	0x08009e31
 8009db4:	08009e31 	.word	0x08009e31
 8009db8:	08009e31 	.word	0x08009e31
 8009dbc:	08009e31 	.word	0x08009e31
 8009dc0:	08009e31 	.word	0x08009e31
 8009dc4:	08009e31 	.word	0x08009e31
 8009dc8:	08009e31 	.word	0x08009e31
 8009dcc:	08009e31 	.word	0x08009e31
 8009dd0:	08009e31 	.word	0x08009e31
 8009dd4:	2b6e      	cmp	r3, #110	; 0x6e
 8009dd6:	d809      	bhi.n	8009dec <_scanf_float+0x134>
 8009dd8:	2b60      	cmp	r3, #96	; 0x60
 8009dda:	d8b2      	bhi.n	8009d42 <_scanf_float+0x8a>
 8009ddc:	2b54      	cmp	r3, #84	; 0x54
 8009dde:	d077      	beq.n	8009ed0 <_scanf_float+0x218>
 8009de0:	2b59      	cmp	r3, #89	; 0x59
 8009de2:	d199      	bne.n	8009d18 <_scanf_float+0x60>
 8009de4:	2d07      	cmp	r5, #7
 8009de6:	d197      	bne.n	8009d18 <_scanf_float+0x60>
 8009de8:	2508      	movs	r5, #8
 8009dea:	e029      	b.n	8009e40 <_scanf_float+0x188>
 8009dec:	2b74      	cmp	r3, #116	; 0x74
 8009dee:	d06f      	beq.n	8009ed0 <_scanf_float+0x218>
 8009df0:	2b79      	cmp	r3, #121	; 0x79
 8009df2:	e7f6      	b.n	8009de2 <_scanf_float+0x12a>
 8009df4:	6821      	ldr	r1, [r4, #0]
 8009df6:	05c8      	lsls	r0, r1, #23
 8009df8:	d51a      	bpl.n	8009e30 <_scanf_float+0x178>
 8009dfa:	9b02      	ldr	r3, [sp, #8]
 8009dfc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009e00:	6021      	str	r1, [r4, #0]
 8009e02:	f109 0901 	add.w	r9, r9, #1
 8009e06:	b11b      	cbz	r3, 8009e10 <_scanf_float+0x158>
 8009e08:	3b01      	subs	r3, #1
 8009e0a:	3201      	adds	r2, #1
 8009e0c:	9302      	str	r3, [sp, #8]
 8009e0e:	60a2      	str	r2, [r4, #8]
 8009e10:	68a3      	ldr	r3, [r4, #8]
 8009e12:	3b01      	subs	r3, #1
 8009e14:	60a3      	str	r3, [r4, #8]
 8009e16:	6923      	ldr	r3, [r4, #16]
 8009e18:	3301      	adds	r3, #1
 8009e1a:	6123      	str	r3, [r4, #16]
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	3b01      	subs	r3, #1
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	607b      	str	r3, [r7, #4]
 8009e24:	f340 8084 	ble.w	8009f30 <_scanf_float+0x278>
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	3301      	adds	r3, #1
 8009e2c:	603b      	str	r3, [r7, #0]
 8009e2e:	e766      	b.n	8009cfe <_scanf_float+0x46>
 8009e30:	eb1a 0f05 	cmn.w	sl, r5
 8009e34:	f47f af70 	bne.w	8009d18 <_scanf_float+0x60>
 8009e38:	6822      	ldr	r2, [r4, #0]
 8009e3a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009e3e:	6022      	str	r2, [r4, #0]
 8009e40:	f806 3b01 	strb.w	r3, [r6], #1
 8009e44:	e7e4      	b.n	8009e10 <_scanf_float+0x158>
 8009e46:	6822      	ldr	r2, [r4, #0]
 8009e48:	0610      	lsls	r0, r2, #24
 8009e4a:	f57f af65 	bpl.w	8009d18 <_scanf_float+0x60>
 8009e4e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009e52:	e7f4      	b.n	8009e3e <_scanf_float+0x186>
 8009e54:	f1ba 0f00 	cmp.w	sl, #0
 8009e58:	d10e      	bne.n	8009e78 <_scanf_float+0x1c0>
 8009e5a:	f1b9 0f00 	cmp.w	r9, #0
 8009e5e:	d10e      	bne.n	8009e7e <_scanf_float+0x1c6>
 8009e60:	6822      	ldr	r2, [r4, #0]
 8009e62:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009e66:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009e6a:	d108      	bne.n	8009e7e <_scanf_float+0x1c6>
 8009e6c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009e70:	6022      	str	r2, [r4, #0]
 8009e72:	f04f 0a01 	mov.w	sl, #1
 8009e76:	e7e3      	b.n	8009e40 <_scanf_float+0x188>
 8009e78:	f1ba 0f02 	cmp.w	sl, #2
 8009e7c:	d055      	beq.n	8009f2a <_scanf_float+0x272>
 8009e7e:	2d01      	cmp	r5, #1
 8009e80:	d002      	beq.n	8009e88 <_scanf_float+0x1d0>
 8009e82:	2d04      	cmp	r5, #4
 8009e84:	f47f af48 	bne.w	8009d18 <_scanf_float+0x60>
 8009e88:	3501      	adds	r5, #1
 8009e8a:	b2ed      	uxtb	r5, r5
 8009e8c:	e7d8      	b.n	8009e40 <_scanf_float+0x188>
 8009e8e:	f1ba 0f01 	cmp.w	sl, #1
 8009e92:	f47f af41 	bne.w	8009d18 <_scanf_float+0x60>
 8009e96:	f04f 0a02 	mov.w	sl, #2
 8009e9a:	e7d1      	b.n	8009e40 <_scanf_float+0x188>
 8009e9c:	b97d      	cbnz	r5, 8009ebe <_scanf_float+0x206>
 8009e9e:	f1b9 0f00 	cmp.w	r9, #0
 8009ea2:	f47f af3c 	bne.w	8009d1e <_scanf_float+0x66>
 8009ea6:	6822      	ldr	r2, [r4, #0]
 8009ea8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009eac:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009eb0:	f47f af39 	bne.w	8009d26 <_scanf_float+0x6e>
 8009eb4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009eb8:	6022      	str	r2, [r4, #0]
 8009eba:	2501      	movs	r5, #1
 8009ebc:	e7c0      	b.n	8009e40 <_scanf_float+0x188>
 8009ebe:	2d03      	cmp	r5, #3
 8009ec0:	d0e2      	beq.n	8009e88 <_scanf_float+0x1d0>
 8009ec2:	2d05      	cmp	r5, #5
 8009ec4:	e7de      	b.n	8009e84 <_scanf_float+0x1cc>
 8009ec6:	2d02      	cmp	r5, #2
 8009ec8:	f47f af26 	bne.w	8009d18 <_scanf_float+0x60>
 8009ecc:	2503      	movs	r5, #3
 8009ece:	e7b7      	b.n	8009e40 <_scanf_float+0x188>
 8009ed0:	2d06      	cmp	r5, #6
 8009ed2:	f47f af21 	bne.w	8009d18 <_scanf_float+0x60>
 8009ed6:	2507      	movs	r5, #7
 8009ed8:	e7b2      	b.n	8009e40 <_scanf_float+0x188>
 8009eda:	6822      	ldr	r2, [r4, #0]
 8009edc:	0591      	lsls	r1, r2, #22
 8009ede:	f57f af1b 	bpl.w	8009d18 <_scanf_float+0x60>
 8009ee2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009ee6:	6022      	str	r2, [r4, #0]
 8009ee8:	f8cd 9004 	str.w	r9, [sp, #4]
 8009eec:	e7a8      	b.n	8009e40 <_scanf_float+0x188>
 8009eee:	6822      	ldr	r2, [r4, #0]
 8009ef0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009ef4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009ef8:	d006      	beq.n	8009f08 <_scanf_float+0x250>
 8009efa:	0550      	lsls	r0, r2, #21
 8009efc:	f57f af0c 	bpl.w	8009d18 <_scanf_float+0x60>
 8009f00:	f1b9 0f00 	cmp.w	r9, #0
 8009f04:	f43f af0f 	beq.w	8009d26 <_scanf_float+0x6e>
 8009f08:	0591      	lsls	r1, r2, #22
 8009f0a:	bf58      	it	pl
 8009f0c:	9901      	ldrpl	r1, [sp, #4]
 8009f0e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009f12:	bf58      	it	pl
 8009f14:	eba9 0101 	subpl.w	r1, r9, r1
 8009f18:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009f1c:	bf58      	it	pl
 8009f1e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009f22:	6022      	str	r2, [r4, #0]
 8009f24:	f04f 0900 	mov.w	r9, #0
 8009f28:	e78a      	b.n	8009e40 <_scanf_float+0x188>
 8009f2a:	f04f 0a03 	mov.w	sl, #3
 8009f2e:	e787      	b.n	8009e40 <_scanf_float+0x188>
 8009f30:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009f34:	4639      	mov	r1, r7
 8009f36:	4640      	mov	r0, r8
 8009f38:	4798      	blx	r3
 8009f3a:	2800      	cmp	r0, #0
 8009f3c:	f43f aedf 	beq.w	8009cfe <_scanf_float+0x46>
 8009f40:	e6ea      	b.n	8009d18 <_scanf_float+0x60>
 8009f42:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009f46:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009f4a:	463a      	mov	r2, r7
 8009f4c:	4640      	mov	r0, r8
 8009f4e:	4798      	blx	r3
 8009f50:	6923      	ldr	r3, [r4, #16]
 8009f52:	3b01      	subs	r3, #1
 8009f54:	6123      	str	r3, [r4, #16]
 8009f56:	e6ec      	b.n	8009d32 <_scanf_float+0x7a>
 8009f58:	1e6b      	subs	r3, r5, #1
 8009f5a:	2b06      	cmp	r3, #6
 8009f5c:	d825      	bhi.n	8009faa <_scanf_float+0x2f2>
 8009f5e:	2d02      	cmp	r5, #2
 8009f60:	d836      	bhi.n	8009fd0 <_scanf_float+0x318>
 8009f62:	455e      	cmp	r6, fp
 8009f64:	f67f aee8 	bls.w	8009d38 <_scanf_float+0x80>
 8009f68:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009f6c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009f70:	463a      	mov	r2, r7
 8009f72:	4640      	mov	r0, r8
 8009f74:	4798      	blx	r3
 8009f76:	6923      	ldr	r3, [r4, #16]
 8009f78:	3b01      	subs	r3, #1
 8009f7a:	6123      	str	r3, [r4, #16]
 8009f7c:	e7f1      	b.n	8009f62 <_scanf_float+0x2aa>
 8009f7e:	9802      	ldr	r0, [sp, #8]
 8009f80:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009f84:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009f88:	9002      	str	r0, [sp, #8]
 8009f8a:	463a      	mov	r2, r7
 8009f8c:	4640      	mov	r0, r8
 8009f8e:	4798      	blx	r3
 8009f90:	6923      	ldr	r3, [r4, #16]
 8009f92:	3b01      	subs	r3, #1
 8009f94:	6123      	str	r3, [r4, #16]
 8009f96:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009f9a:	fa5f fa8a 	uxtb.w	sl, sl
 8009f9e:	f1ba 0f02 	cmp.w	sl, #2
 8009fa2:	d1ec      	bne.n	8009f7e <_scanf_float+0x2c6>
 8009fa4:	3d03      	subs	r5, #3
 8009fa6:	b2ed      	uxtb	r5, r5
 8009fa8:	1b76      	subs	r6, r6, r5
 8009faa:	6823      	ldr	r3, [r4, #0]
 8009fac:	05da      	lsls	r2, r3, #23
 8009fae:	d52f      	bpl.n	800a010 <_scanf_float+0x358>
 8009fb0:	055b      	lsls	r3, r3, #21
 8009fb2:	d510      	bpl.n	8009fd6 <_scanf_float+0x31e>
 8009fb4:	455e      	cmp	r6, fp
 8009fb6:	f67f aebf 	bls.w	8009d38 <_scanf_float+0x80>
 8009fba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009fbe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009fc2:	463a      	mov	r2, r7
 8009fc4:	4640      	mov	r0, r8
 8009fc6:	4798      	blx	r3
 8009fc8:	6923      	ldr	r3, [r4, #16]
 8009fca:	3b01      	subs	r3, #1
 8009fcc:	6123      	str	r3, [r4, #16]
 8009fce:	e7f1      	b.n	8009fb4 <_scanf_float+0x2fc>
 8009fd0:	46aa      	mov	sl, r5
 8009fd2:	9602      	str	r6, [sp, #8]
 8009fd4:	e7df      	b.n	8009f96 <_scanf_float+0x2de>
 8009fd6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009fda:	6923      	ldr	r3, [r4, #16]
 8009fdc:	2965      	cmp	r1, #101	; 0x65
 8009fde:	f103 33ff 	add.w	r3, r3, #4294967295
 8009fe2:	f106 35ff 	add.w	r5, r6, #4294967295
 8009fe6:	6123      	str	r3, [r4, #16]
 8009fe8:	d00c      	beq.n	800a004 <_scanf_float+0x34c>
 8009fea:	2945      	cmp	r1, #69	; 0x45
 8009fec:	d00a      	beq.n	800a004 <_scanf_float+0x34c>
 8009fee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009ff2:	463a      	mov	r2, r7
 8009ff4:	4640      	mov	r0, r8
 8009ff6:	4798      	blx	r3
 8009ff8:	6923      	ldr	r3, [r4, #16]
 8009ffa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009ffe:	3b01      	subs	r3, #1
 800a000:	1eb5      	subs	r5, r6, #2
 800a002:	6123      	str	r3, [r4, #16]
 800a004:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a008:	463a      	mov	r2, r7
 800a00a:	4640      	mov	r0, r8
 800a00c:	4798      	blx	r3
 800a00e:	462e      	mov	r6, r5
 800a010:	6825      	ldr	r5, [r4, #0]
 800a012:	f015 0510 	ands.w	r5, r5, #16
 800a016:	d158      	bne.n	800a0ca <_scanf_float+0x412>
 800a018:	7035      	strb	r5, [r6, #0]
 800a01a:	6823      	ldr	r3, [r4, #0]
 800a01c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a020:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a024:	d11c      	bne.n	800a060 <_scanf_float+0x3a8>
 800a026:	9b01      	ldr	r3, [sp, #4]
 800a028:	454b      	cmp	r3, r9
 800a02a:	eba3 0209 	sub.w	r2, r3, r9
 800a02e:	d124      	bne.n	800a07a <_scanf_float+0x3c2>
 800a030:	2200      	movs	r2, #0
 800a032:	4659      	mov	r1, fp
 800a034:	4640      	mov	r0, r8
 800a036:	f002 fc3f 	bl	800c8b8 <_strtod_r>
 800a03a:	9b03      	ldr	r3, [sp, #12]
 800a03c:	6821      	ldr	r1, [r4, #0]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	f011 0f02 	tst.w	r1, #2
 800a044:	ec57 6b10 	vmov	r6, r7, d0
 800a048:	f103 0204 	add.w	r2, r3, #4
 800a04c:	d020      	beq.n	800a090 <_scanf_float+0x3d8>
 800a04e:	9903      	ldr	r1, [sp, #12]
 800a050:	600a      	str	r2, [r1, #0]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	e9c3 6700 	strd	r6, r7, [r3]
 800a058:	68e3      	ldr	r3, [r4, #12]
 800a05a:	3301      	adds	r3, #1
 800a05c:	60e3      	str	r3, [r4, #12]
 800a05e:	e66c      	b.n	8009d3a <_scanf_float+0x82>
 800a060:	9b04      	ldr	r3, [sp, #16]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d0e4      	beq.n	800a030 <_scanf_float+0x378>
 800a066:	9905      	ldr	r1, [sp, #20]
 800a068:	230a      	movs	r3, #10
 800a06a:	462a      	mov	r2, r5
 800a06c:	3101      	adds	r1, #1
 800a06e:	4640      	mov	r0, r8
 800a070:	f002 fcaa 	bl	800c9c8 <_strtol_r>
 800a074:	9b04      	ldr	r3, [sp, #16]
 800a076:	9e05      	ldr	r6, [sp, #20]
 800a078:	1ac2      	subs	r2, r0, r3
 800a07a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800a07e:	429e      	cmp	r6, r3
 800a080:	bf28      	it	cs
 800a082:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800a086:	4912      	ldr	r1, [pc, #72]	; (800a0d0 <_scanf_float+0x418>)
 800a088:	4630      	mov	r0, r6
 800a08a:	f000 f8e7 	bl	800a25c <siprintf>
 800a08e:	e7cf      	b.n	800a030 <_scanf_float+0x378>
 800a090:	f011 0f04 	tst.w	r1, #4
 800a094:	9903      	ldr	r1, [sp, #12]
 800a096:	600a      	str	r2, [r1, #0]
 800a098:	d1db      	bne.n	800a052 <_scanf_float+0x39a>
 800a09a:	f8d3 8000 	ldr.w	r8, [r3]
 800a09e:	ee10 2a10 	vmov	r2, s0
 800a0a2:	ee10 0a10 	vmov	r0, s0
 800a0a6:	463b      	mov	r3, r7
 800a0a8:	4639      	mov	r1, r7
 800a0aa:	f7f6 fd3f 	bl	8000b2c <__aeabi_dcmpun>
 800a0ae:	b128      	cbz	r0, 800a0bc <_scanf_float+0x404>
 800a0b0:	4808      	ldr	r0, [pc, #32]	; (800a0d4 <_scanf_float+0x41c>)
 800a0b2:	f000 f9c5 	bl	800a440 <nanf>
 800a0b6:	ed88 0a00 	vstr	s0, [r8]
 800a0ba:	e7cd      	b.n	800a058 <_scanf_float+0x3a0>
 800a0bc:	4630      	mov	r0, r6
 800a0be:	4639      	mov	r1, r7
 800a0c0:	f7f6 fd92 	bl	8000be8 <__aeabi_d2f>
 800a0c4:	f8c8 0000 	str.w	r0, [r8]
 800a0c8:	e7c6      	b.n	800a058 <_scanf_float+0x3a0>
 800a0ca:	2500      	movs	r5, #0
 800a0cc:	e635      	b.n	8009d3a <_scanf_float+0x82>
 800a0ce:	bf00      	nop
 800a0d0:	0800eeb5 	.word	0x0800eeb5
 800a0d4:	0800f144 	.word	0x0800f144

0800a0d8 <std>:
 800a0d8:	2300      	movs	r3, #0
 800a0da:	b510      	push	{r4, lr}
 800a0dc:	4604      	mov	r4, r0
 800a0de:	e9c0 3300 	strd	r3, r3, [r0]
 800a0e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a0e6:	6083      	str	r3, [r0, #8]
 800a0e8:	8181      	strh	r1, [r0, #12]
 800a0ea:	6643      	str	r3, [r0, #100]	; 0x64
 800a0ec:	81c2      	strh	r2, [r0, #14]
 800a0ee:	6183      	str	r3, [r0, #24]
 800a0f0:	4619      	mov	r1, r3
 800a0f2:	2208      	movs	r2, #8
 800a0f4:	305c      	adds	r0, #92	; 0x5c
 800a0f6:	f000 f914 	bl	800a322 <memset>
 800a0fa:	4b0d      	ldr	r3, [pc, #52]	; (800a130 <std+0x58>)
 800a0fc:	6263      	str	r3, [r4, #36]	; 0x24
 800a0fe:	4b0d      	ldr	r3, [pc, #52]	; (800a134 <std+0x5c>)
 800a100:	62a3      	str	r3, [r4, #40]	; 0x28
 800a102:	4b0d      	ldr	r3, [pc, #52]	; (800a138 <std+0x60>)
 800a104:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a106:	4b0d      	ldr	r3, [pc, #52]	; (800a13c <std+0x64>)
 800a108:	6323      	str	r3, [r4, #48]	; 0x30
 800a10a:	4b0d      	ldr	r3, [pc, #52]	; (800a140 <std+0x68>)
 800a10c:	6224      	str	r4, [r4, #32]
 800a10e:	429c      	cmp	r4, r3
 800a110:	d006      	beq.n	800a120 <std+0x48>
 800a112:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800a116:	4294      	cmp	r4, r2
 800a118:	d002      	beq.n	800a120 <std+0x48>
 800a11a:	33d0      	adds	r3, #208	; 0xd0
 800a11c:	429c      	cmp	r4, r3
 800a11e:	d105      	bne.n	800a12c <std+0x54>
 800a120:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a128:	f000 b978 	b.w	800a41c <__retarget_lock_init_recursive>
 800a12c:	bd10      	pop	{r4, pc}
 800a12e:	bf00      	nop
 800a130:	0800a29d 	.word	0x0800a29d
 800a134:	0800a2bf 	.word	0x0800a2bf
 800a138:	0800a2f7 	.word	0x0800a2f7
 800a13c:	0800a31b 	.word	0x0800a31b
 800a140:	20004eb0 	.word	0x20004eb0

0800a144 <stdio_exit_handler>:
 800a144:	4a02      	ldr	r2, [pc, #8]	; (800a150 <stdio_exit_handler+0xc>)
 800a146:	4903      	ldr	r1, [pc, #12]	; (800a154 <stdio_exit_handler+0x10>)
 800a148:	4803      	ldr	r0, [pc, #12]	; (800a158 <stdio_exit_handler+0x14>)
 800a14a:	f000 b869 	b.w	800a220 <_fwalk_sglue>
 800a14e:	bf00      	nop
 800a150:	20000030 	.word	0x20000030
 800a154:	0800cd89 	.word	0x0800cd89
 800a158:	2000003c 	.word	0x2000003c

0800a15c <cleanup_stdio>:
 800a15c:	6841      	ldr	r1, [r0, #4]
 800a15e:	4b0c      	ldr	r3, [pc, #48]	; (800a190 <cleanup_stdio+0x34>)
 800a160:	4299      	cmp	r1, r3
 800a162:	b510      	push	{r4, lr}
 800a164:	4604      	mov	r4, r0
 800a166:	d001      	beq.n	800a16c <cleanup_stdio+0x10>
 800a168:	f002 fe0e 	bl	800cd88 <_fflush_r>
 800a16c:	68a1      	ldr	r1, [r4, #8]
 800a16e:	4b09      	ldr	r3, [pc, #36]	; (800a194 <cleanup_stdio+0x38>)
 800a170:	4299      	cmp	r1, r3
 800a172:	d002      	beq.n	800a17a <cleanup_stdio+0x1e>
 800a174:	4620      	mov	r0, r4
 800a176:	f002 fe07 	bl	800cd88 <_fflush_r>
 800a17a:	68e1      	ldr	r1, [r4, #12]
 800a17c:	4b06      	ldr	r3, [pc, #24]	; (800a198 <cleanup_stdio+0x3c>)
 800a17e:	4299      	cmp	r1, r3
 800a180:	d004      	beq.n	800a18c <cleanup_stdio+0x30>
 800a182:	4620      	mov	r0, r4
 800a184:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a188:	f002 bdfe 	b.w	800cd88 <_fflush_r>
 800a18c:	bd10      	pop	{r4, pc}
 800a18e:	bf00      	nop
 800a190:	20004eb0 	.word	0x20004eb0
 800a194:	20004f18 	.word	0x20004f18
 800a198:	20004f80 	.word	0x20004f80

0800a19c <global_stdio_init.part.0>:
 800a19c:	b510      	push	{r4, lr}
 800a19e:	4b0b      	ldr	r3, [pc, #44]	; (800a1cc <global_stdio_init.part.0+0x30>)
 800a1a0:	4c0b      	ldr	r4, [pc, #44]	; (800a1d0 <global_stdio_init.part.0+0x34>)
 800a1a2:	4a0c      	ldr	r2, [pc, #48]	; (800a1d4 <global_stdio_init.part.0+0x38>)
 800a1a4:	601a      	str	r2, [r3, #0]
 800a1a6:	4620      	mov	r0, r4
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	2104      	movs	r1, #4
 800a1ac:	f7ff ff94 	bl	800a0d8 <std>
 800a1b0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a1b4:	2201      	movs	r2, #1
 800a1b6:	2109      	movs	r1, #9
 800a1b8:	f7ff ff8e 	bl	800a0d8 <std>
 800a1bc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a1c0:	2202      	movs	r2, #2
 800a1c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1c6:	2112      	movs	r1, #18
 800a1c8:	f7ff bf86 	b.w	800a0d8 <std>
 800a1cc:	20004fe8 	.word	0x20004fe8
 800a1d0:	20004eb0 	.word	0x20004eb0
 800a1d4:	0800a145 	.word	0x0800a145

0800a1d8 <__sfp_lock_acquire>:
 800a1d8:	4801      	ldr	r0, [pc, #4]	; (800a1e0 <__sfp_lock_acquire+0x8>)
 800a1da:	f000 b920 	b.w	800a41e <__retarget_lock_acquire_recursive>
 800a1de:	bf00      	nop
 800a1e0:	20004ff1 	.word	0x20004ff1

0800a1e4 <__sfp_lock_release>:
 800a1e4:	4801      	ldr	r0, [pc, #4]	; (800a1ec <__sfp_lock_release+0x8>)
 800a1e6:	f000 b91b 	b.w	800a420 <__retarget_lock_release_recursive>
 800a1ea:	bf00      	nop
 800a1ec:	20004ff1 	.word	0x20004ff1

0800a1f0 <__sinit>:
 800a1f0:	b510      	push	{r4, lr}
 800a1f2:	4604      	mov	r4, r0
 800a1f4:	f7ff fff0 	bl	800a1d8 <__sfp_lock_acquire>
 800a1f8:	6a23      	ldr	r3, [r4, #32]
 800a1fa:	b11b      	cbz	r3, 800a204 <__sinit+0x14>
 800a1fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a200:	f7ff bff0 	b.w	800a1e4 <__sfp_lock_release>
 800a204:	4b04      	ldr	r3, [pc, #16]	; (800a218 <__sinit+0x28>)
 800a206:	6223      	str	r3, [r4, #32]
 800a208:	4b04      	ldr	r3, [pc, #16]	; (800a21c <__sinit+0x2c>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d1f5      	bne.n	800a1fc <__sinit+0xc>
 800a210:	f7ff ffc4 	bl	800a19c <global_stdio_init.part.0>
 800a214:	e7f2      	b.n	800a1fc <__sinit+0xc>
 800a216:	bf00      	nop
 800a218:	0800a15d 	.word	0x0800a15d
 800a21c:	20004fe8 	.word	0x20004fe8

0800a220 <_fwalk_sglue>:
 800a220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a224:	4607      	mov	r7, r0
 800a226:	4688      	mov	r8, r1
 800a228:	4614      	mov	r4, r2
 800a22a:	2600      	movs	r6, #0
 800a22c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a230:	f1b9 0901 	subs.w	r9, r9, #1
 800a234:	d505      	bpl.n	800a242 <_fwalk_sglue+0x22>
 800a236:	6824      	ldr	r4, [r4, #0]
 800a238:	2c00      	cmp	r4, #0
 800a23a:	d1f7      	bne.n	800a22c <_fwalk_sglue+0xc>
 800a23c:	4630      	mov	r0, r6
 800a23e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a242:	89ab      	ldrh	r3, [r5, #12]
 800a244:	2b01      	cmp	r3, #1
 800a246:	d907      	bls.n	800a258 <_fwalk_sglue+0x38>
 800a248:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a24c:	3301      	adds	r3, #1
 800a24e:	d003      	beq.n	800a258 <_fwalk_sglue+0x38>
 800a250:	4629      	mov	r1, r5
 800a252:	4638      	mov	r0, r7
 800a254:	47c0      	blx	r8
 800a256:	4306      	orrs	r6, r0
 800a258:	3568      	adds	r5, #104	; 0x68
 800a25a:	e7e9      	b.n	800a230 <_fwalk_sglue+0x10>

0800a25c <siprintf>:
 800a25c:	b40e      	push	{r1, r2, r3}
 800a25e:	b500      	push	{lr}
 800a260:	b09c      	sub	sp, #112	; 0x70
 800a262:	ab1d      	add	r3, sp, #116	; 0x74
 800a264:	9002      	str	r0, [sp, #8]
 800a266:	9006      	str	r0, [sp, #24]
 800a268:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a26c:	4809      	ldr	r0, [pc, #36]	; (800a294 <siprintf+0x38>)
 800a26e:	9107      	str	r1, [sp, #28]
 800a270:	9104      	str	r1, [sp, #16]
 800a272:	4909      	ldr	r1, [pc, #36]	; (800a298 <siprintf+0x3c>)
 800a274:	f853 2b04 	ldr.w	r2, [r3], #4
 800a278:	9105      	str	r1, [sp, #20]
 800a27a:	6800      	ldr	r0, [r0, #0]
 800a27c:	9301      	str	r3, [sp, #4]
 800a27e:	a902      	add	r1, sp, #8
 800a280:	f002 fbfe 	bl	800ca80 <_svfiprintf_r>
 800a284:	9b02      	ldr	r3, [sp, #8]
 800a286:	2200      	movs	r2, #0
 800a288:	701a      	strb	r2, [r3, #0]
 800a28a:	b01c      	add	sp, #112	; 0x70
 800a28c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a290:	b003      	add	sp, #12
 800a292:	4770      	bx	lr
 800a294:	20000088 	.word	0x20000088
 800a298:	ffff0208 	.word	0xffff0208

0800a29c <__sread>:
 800a29c:	b510      	push	{r4, lr}
 800a29e:	460c      	mov	r4, r1
 800a2a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2a4:	f000 f86c 	bl	800a380 <_read_r>
 800a2a8:	2800      	cmp	r0, #0
 800a2aa:	bfab      	itete	ge
 800a2ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a2ae:	89a3      	ldrhlt	r3, [r4, #12]
 800a2b0:	181b      	addge	r3, r3, r0
 800a2b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a2b6:	bfac      	ite	ge
 800a2b8:	6563      	strge	r3, [r4, #84]	; 0x54
 800a2ba:	81a3      	strhlt	r3, [r4, #12]
 800a2bc:	bd10      	pop	{r4, pc}

0800a2be <__swrite>:
 800a2be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2c2:	461f      	mov	r7, r3
 800a2c4:	898b      	ldrh	r3, [r1, #12]
 800a2c6:	05db      	lsls	r3, r3, #23
 800a2c8:	4605      	mov	r5, r0
 800a2ca:	460c      	mov	r4, r1
 800a2cc:	4616      	mov	r6, r2
 800a2ce:	d505      	bpl.n	800a2dc <__swrite+0x1e>
 800a2d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2d4:	2302      	movs	r3, #2
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	f000 f840 	bl	800a35c <_lseek_r>
 800a2dc:	89a3      	ldrh	r3, [r4, #12]
 800a2de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a2e6:	81a3      	strh	r3, [r4, #12]
 800a2e8:	4632      	mov	r2, r6
 800a2ea:	463b      	mov	r3, r7
 800a2ec:	4628      	mov	r0, r5
 800a2ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a2f2:	f000 b857 	b.w	800a3a4 <_write_r>

0800a2f6 <__sseek>:
 800a2f6:	b510      	push	{r4, lr}
 800a2f8:	460c      	mov	r4, r1
 800a2fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2fe:	f000 f82d 	bl	800a35c <_lseek_r>
 800a302:	1c43      	adds	r3, r0, #1
 800a304:	89a3      	ldrh	r3, [r4, #12]
 800a306:	bf15      	itete	ne
 800a308:	6560      	strne	r0, [r4, #84]	; 0x54
 800a30a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a30e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a312:	81a3      	strheq	r3, [r4, #12]
 800a314:	bf18      	it	ne
 800a316:	81a3      	strhne	r3, [r4, #12]
 800a318:	bd10      	pop	{r4, pc}

0800a31a <__sclose>:
 800a31a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a31e:	f000 b80d 	b.w	800a33c <_close_r>

0800a322 <memset>:
 800a322:	4402      	add	r2, r0
 800a324:	4603      	mov	r3, r0
 800a326:	4293      	cmp	r3, r2
 800a328:	d100      	bne.n	800a32c <memset+0xa>
 800a32a:	4770      	bx	lr
 800a32c:	f803 1b01 	strb.w	r1, [r3], #1
 800a330:	e7f9      	b.n	800a326 <memset+0x4>
	...

0800a334 <_localeconv_r>:
 800a334:	4800      	ldr	r0, [pc, #0]	; (800a338 <_localeconv_r+0x4>)
 800a336:	4770      	bx	lr
 800a338:	2000017c 	.word	0x2000017c

0800a33c <_close_r>:
 800a33c:	b538      	push	{r3, r4, r5, lr}
 800a33e:	4d06      	ldr	r5, [pc, #24]	; (800a358 <_close_r+0x1c>)
 800a340:	2300      	movs	r3, #0
 800a342:	4604      	mov	r4, r0
 800a344:	4608      	mov	r0, r1
 800a346:	602b      	str	r3, [r5, #0]
 800a348:	f7f8 fe1b 	bl	8002f82 <_close>
 800a34c:	1c43      	adds	r3, r0, #1
 800a34e:	d102      	bne.n	800a356 <_close_r+0x1a>
 800a350:	682b      	ldr	r3, [r5, #0]
 800a352:	b103      	cbz	r3, 800a356 <_close_r+0x1a>
 800a354:	6023      	str	r3, [r4, #0]
 800a356:	bd38      	pop	{r3, r4, r5, pc}
 800a358:	20004fec 	.word	0x20004fec

0800a35c <_lseek_r>:
 800a35c:	b538      	push	{r3, r4, r5, lr}
 800a35e:	4d07      	ldr	r5, [pc, #28]	; (800a37c <_lseek_r+0x20>)
 800a360:	4604      	mov	r4, r0
 800a362:	4608      	mov	r0, r1
 800a364:	4611      	mov	r1, r2
 800a366:	2200      	movs	r2, #0
 800a368:	602a      	str	r2, [r5, #0]
 800a36a:	461a      	mov	r2, r3
 800a36c:	f7f8 fe30 	bl	8002fd0 <_lseek>
 800a370:	1c43      	adds	r3, r0, #1
 800a372:	d102      	bne.n	800a37a <_lseek_r+0x1e>
 800a374:	682b      	ldr	r3, [r5, #0]
 800a376:	b103      	cbz	r3, 800a37a <_lseek_r+0x1e>
 800a378:	6023      	str	r3, [r4, #0]
 800a37a:	bd38      	pop	{r3, r4, r5, pc}
 800a37c:	20004fec 	.word	0x20004fec

0800a380 <_read_r>:
 800a380:	b538      	push	{r3, r4, r5, lr}
 800a382:	4d07      	ldr	r5, [pc, #28]	; (800a3a0 <_read_r+0x20>)
 800a384:	4604      	mov	r4, r0
 800a386:	4608      	mov	r0, r1
 800a388:	4611      	mov	r1, r2
 800a38a:	2200      	movs	r2, #0
 800a38c:	602a      	str	r2, [r5, #0]
 800a38e:	461a      	mov	r2, r3
 800a390:	f7f8 fdbe 	bl	8002f10 <_read>
 800a394:	1c43      	adds	r3, r0, #1
 800a396:	d102      	bne.n	800a39e <_read_r+0x1e>
 800a398:	682b      	ldr	r3, [r5, #0]
 800a39a:	b103      	cbz	r3, 800a39e <_read_r+0x1e>
 800a39c:	6023      	str	r3, [r4, #0]
 800a39e:	bd38      	pop	{r3, r4, r5, pc}
 800a3a0:	20004fec 	.word	0x20004fec

0800a3a4 <_write_r>:
 800a3a4:	b538      	push	{r3, r4, r5, lr}
 800a3a6:	4d07      	ldr	r5, [pc, #28]	; (800a3c4 <_write_r+0x20>)
 800a3a8:	4604      	mov	r4, r0
 800a3aa:	4608      	mov	r0, r1
 800a3ac:	4611      	mov	r1, r2
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	602a      	str	r2, [r5, #0]
 800a3b2:	461a      	mov	r2, r3
 800a3b4:	f7f8 fdc9 	bl	8002f4a <_write>
 800a3b8:	1c43      	adds	r3, r0, #1
 800a3ba:	d102      	bne.n	800a3c2 <_write_r+0x1e>
 800a3bc:	682b      	ldr	r3, [r5, #0]
 800a3be:	b103      	cbz	r3, 800a3c2 <_write_r+0x1e>
 800a3c0:	6023      	str	r3, [r4, #0]
 800a3c2:	bd38      	pop	{r3, r4, r5, pc}
 800a3c4:	20004fec 	.word	0x20004fec

0800a3c8 <__errno>:
 800a3c8:	4b01      	ldr	r3, [pc, #4]	; (800a3d0 <__errno+0x8>)
 800a3ca:	6818      	ldr	r0, [r3, #0]
 800a3cc:	4770      	bx	lr
 800a3ce:	bf00      	nop
 800a3d0:	20000088 	.word	0x20000088

0800a3d4 <__libc_init_array>:
 800a3d4:	b570      	push	{r4, r5, r6, lr}
 800a3d6:	4d0d      	ldr	r5, [pc, #52]	; (800a40c <__libc_init_array+0x38>)
 800a3d8:	4c0d      	ldr	r4, [pc, #52]	; (800a410 <__libc_init_array+0x3c>)
 800a3da:	1b64      	subs	r4, r4, r5
 800a3dc:	10a4      	asrs	r4, r4, #2
 800a3de:	2600      	movs	r6, #0
 800a3e0:	42a6      	cmp	r6, r4
 800a3e2:	d109      	bne.n	800a3f8 <__libc_init_array+0x24>
 800a3e4:	4d0b      	ldr	r5, [pc, #44]	; (800a414 <__libc_init_array+0x40>)
 800a3e6:	4c0c      	ldr	r4, [pc, #48]	; (800a418 <__libc_init_array+0x44>)
 800a3e8:	f004 fc6a 	bl	800ecc0 <_init>
 800a3ec:	1b64      	subs	r4, r4, r5
 800a3ee:	10a4      	asrs	r4, r4, #2
 800a3f0:	2600      	movs	r6, #0
 800a3f2:	42a6      	cmp	r6, r4
 800a3f4:	d105      	bne.n	800a402 <__libc_init_array+0x2e>
 800a3f6:	bd70      	pop	{r4, r5, r6, pc}
 800a3f8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3fc:	4798      	blx	r3
 800a3fe:	3601      	adds	r6, #1
 800a400:	e7ee      	b.n	800a3e0 <__libc_init_array+0xc>
 800a402:	f855 3b04 	ldr.w	r3, [r5], #4
 800a406:	4798      	blx	r3
 800a408:	3601      	adds	r6, #1
 800a40a:	e7f2      	b.n	800a3f2 <__libc_init_array+0x1e>
 800a40c:	0800f388 	.word	0x0800f388
 800a410:	0800f388 	.word	0x0800f388
 800a414:	0800f388 	.word	0x0800f388
 800a418:	0800f38c 	.word	0x0800f38c

0800a41c <__retarget_lock_init_recursive>:
 800a41c:	4770      	bx	lr

0800a41e <__retarget_lock_acquire_recursive>:
 800a41e:	4770      	bx	lr

0800a420 <__retarget_lock_release_recursive>:
 800a420:	4770      	bx	lr

0800a422 <memcpy>:
 800a422:	440a      	add	r2, r1
 800a424:	4291      	cmp	r1, r2
 800a426:	f100 33ff 	add.w	r3, r0, #4294967295
 800a42a:	d100      	bne.n	800a42e <memcpy+0xc>
 800a42c:	4770      	bx	lr
 800a42e:	b510      	push	{r4, lr}
 800a430:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a434:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a438:	4291      	cmp	r1, r2
 800a43a:	d1f9      	bne.n	800a430 <memcpy+0xe>
 800a43c:	bd10      	pop	{r4, pc}
	...

0800a440 <nanf>:
 800a440:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a448 <nanf+0x8>
 800a444:	4770      	bx	lr
 800a446:	bf00      	nop
 800a448:	7fc00000 	.word	0x7fc00000

0800a44c <quorem>:
 800a44c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a450:	6903      	ldr	r3, [r0, #16]
 800a452:	690c      	ldr	r4, [r1, #16]
 800a454:	42a3      	cmp	r3, r4
 800a456:	4607      	mov	r7, r0
 800a458:	db7e      	blt.n	800a558 <quorem+0x10c>
 800a45a:	3c01      	subs	r4, #1
 800a45c:	f101 0814 	add.w	r8, r1, #20
 800a460:	f100 0514 	add.w	r5, r0, #20
 800a464:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a468:	9301      	str	r3, [sp, #4]
 800a46a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a46e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a472:	3301      	adds	r3, #1
 800a474:	429a      	cmp	r2, r3
 800a476:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a47a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a47e:	fbb2 f6f3 	udiv	r6, r2, r3
 800a482:	d331      	bcc.n	800a4e8 <quorem+0x9c>
 800a484:	f04f 0e00 	mov.w	lr, #0
 800a488:	4640      	mov	r0, r8
 800a48a:	46ac      	mov	ip, r5
 800a48c:	46f2      	mov	sl, lr
 800a48e:	f850 2b04 	ldr.w	r2, [r0], #4
 800a492:	b293      	uxth	r3, r2
 800a494:	fb06 e303 	mla	r3, r6, r3, lr
 800a498:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a49c:	0c1a      	lsrs	r2, r3, #16
 800a49e:	b29b      	uxth	r3, r3
 800a4a0:	ebaa 0303 	sub.w	r3, sl, r3
 800a4a4:	f8dc a000 	ldr.w	sl, [ip]
 800a4a8:	fa13 f38a 	uxtah	r3, r3, sl
 800a4ac:	fb06 220e 	mla	r2, r6, lr, r2
 800a4b0:	9300      	str	r3, [sp, #0]
 800a4b2:	9b00      	ldr	r3, [sp, #0]
 800a4b4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a4b8:	b292      	uxth	r2, r2
 800a4ba:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a4be:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a4c2:	f8bd 3000 	ldrh.w	r3, [sp]
 800a4c6:	4581      	cmp	r9, r0
 800a4c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a4cc:	f84c 3b04 	str.w	r3, [ip], #4
 800a4d0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a4d4:	d2db      	bcs.n	800a48e <quorem+0x42>
 800a4d6:	f855 300b 	ldr.w	r3, [r5, fp]
 800a4da:	b92b      	cbnz	r3, 800a4e8 <quorem+0x9c>
 800a4dc:	9b01      	ldr	r3, [sp, #4]
 800a4de:	3b04      	subs	r3, #4
 800a4e0:	429d      	cmp	r5, r3
 800a4e2:	461a      	mov	r2, r3
 800a4e4:	d32c      	bcc.n	800a540 <quorem+0xf4>
 800a4e6:	613c      	str	r4, [r7, #16]
 800a4e8:	4638      	mov	r0, r7
 800a4ea:	f001 f9f1 	bl	800b8d0 <__mcmp>
 800a4ee:	2800      	cmp	r0, #0
 800a4f0:	db22      	blt.n	800a538 <quorem+0xec>
 800a4f2:	3601      	adds	r6, #1
 800a4f4:	4629      	mov	r1, r5
 800a4f6:	2000      	movs	r0, #0
 800a4f8:	f858 2b04 	ldr.w	r2, [r8], #4
 800a4fc:	f8d1 c000 	ldr.w	ip, [r1]
 800a500:	b293      	uxth	r3, r2
 800a502:	1ac3      	subs	r3, r0, r3
 800a504:	0c12      	lsrs	r2, r2, #16
 800a506:	fa13 f38c 	uxtah	r3, r3, ip
 800a50a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a50e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a512:	b29b      	uxth	r3, r3
 800a514:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a518:	45c1      	cmp	r9, r8
 800a51a:	f841 3b04 	str.w	r3, [r1], #4
 800a51e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a522:	d2e9      	bcs.n	800a4f8 <quorem+0xac>
 800a524:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a528:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a52c:	b922      	cbnz	r2, 800a538 <quorem+0xec>
 800a52e:	3b04      	subs	r3, #4
 800a530:	429d      	cmp	r5, r3
 800a532:	461a      	mov	r2, r3
 800a534:	d30a      	bcc.n	800a54c <quorem+0x100>
 800a536:	613c      	str	r4, [r7, #16]
 800a538:	4630      	mov	r0, r6
 800a53a:	b003      	add	sp, #12
 800a53c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a540:	6812      	ldr	r2, [r2, #0]
 800a542:	3b04      	subs	r3, #4
 800a544:	2a00      	cmp	r2, #0
 800a546:	d1ce      	bne.n	800a4e6 <quorem+0x9a>
 800a548:	3c01      	subs	r4, #1
 800a54a:	e7c9      	b.n	800a4e0 <quorem+0x94>
 800a54c:	6812      	ldr	r2, [r2, #0]
 800a54e:	3b04      	subs	r3, #4
 800a550:	2a00      	cmp	r2, #0
 800a552:	d1f0      	bne.n	800a536 <quorem+0xea>
 800a554:	3c01      	subs	r4, #1
 800a556:	e7eb      	b.n	800a530 <quorem+0xe4>
 800a558:	2000      	movs	r0, #0
 800a55a:	e7ee      	b.n	800a53a <quorem+0xee>
 800a55c:	0000      	movs	r0, r0
	...

0800a560 <_dtoa_r>:
 800a560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a564:	ed2d 8b04 	vpush	{d8-d9}
 800a568:	69c5      	ldr	r5, [r0, #28]
 800a56a:	b093      	sub	sp, #76	; 0x4c
 800a56c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a570:	ec57 6b10 	vmov	r6, r7, d0
 800a574:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a578:	9107      	str	r1, [sp, #28]
 800a57a:	4604      	mov	r4, r0
 800a57c:	920a      	str	r2, [sp, #40]	; 0x28
 800a57e:	930d      	str	r3, [sp, #52]	; 0x34
 800a580:	b975      	cbnz	r5, 800a5a0 <_dtoa_r+0x40>
 800a582:	2010      	movs	r0, #16
 800a584:	f000 fe2a 	bl	800b1dc <malloc>
 800a588:	4602      	mov	r2, r0
 800a58a:	61e0      	str	r0, [r4, #28]
 800a58c:	b920      	cbnz	r0, 800a598 <_dtoa_r+0x38>
 800a58e:	4bae      	ldr	r3, [pc, #696]	; (800a848 <_dtoa_r+0x2e8>)
 800a590:	21ef      	movs	r1, #239	; 0xef
 800a592:	48ae      	ldr	r0, [pc, #696]	; (800a84c <_dtoa_r+0x2ec>)
 800a594:	f002 fc64 	bl	800ce60 <__assert_func>
 800a598:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a59c:	6005      	str	r5, [r0, #0]
 800a59e:	60c5      	str	r5, [r0, #12]
 800a5a0:	69e3      	ldr	r3, [r4, #28]
 800a5a2:	6819      	ldr	r1, [r3, #0]
 800a5a4:	b151      	cbz	r1, 800a5bc <_dtoa_r+0x5c>
 800a5a6:	685a      	ldr	r2, [r3, #4]
 800a5a8:	604a      	str	r2, [r1, #4]
 800a5aa:	2301      	movs	r3, #1
 800a5ac:	4093      	lsls	r3, r2
 800a5ae:	608b      	str	r3, [r1, #8]
 800a5b0:	4620      	mov	r0, r4
 800a5b2:	f000 ff07 	bl	800b3c4 <_Bfree>
 800a5b6:	69e3      	ldr	r3, [r4, #28]
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	601a      	str	r2, [r3, #0]
 800a5bc:	1e3b      	subs	r3, r7, #0
 800a5be:	bfbb      	ittet	lt
 800a5c0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a5c4:	9303      	strlt	r3, [sp, #12]
 800a5c6:	2300      	movge	r3, #0
 800a5c8:	2201      	movlt	r2, #1
 800a5ca:	bfac      	ite	ge
 800a5cc:	f8c8 3000 	strge.w	r3, [r8]
 800a5d0:	f8c8 2000 	strlt.w	r2, [r8]
 800a5d4:	4b9e      	ldr	r3, [pc, #632]	; (800a850 <_dtoa_r+0x2f0>)
 800a5d6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a5da:	ea33 0308 	bics.w	r3, r3, r8
 800a5de:	d11b      	bne.n	800a618 <_dtoa_r+0xb8>
 800a5e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a5e2:	f242 730f 	movw	r3, #9999	; 0x270f
 800a5e6:	6013      	str	r3, [r2, #0]
 800a5e8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a5ec:	4333      	orrs	r3, r6
 800a5ee:	f000 8593 	beq.w	800b118 <_dtoa_r+0xbb8>
 800a5f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a5f4:	b963      	cbnz	r3, 800a610 <_dtoa_r+0xb0>
 800a5f6:	4b97      	ldr	r3, [pc, #604]	; (800a854 <_dtoa_r+0x2f4>)
 800a5f8:	e027      	b.n	800a64a <_dtoa_r+0xea>
 800a5fa:	4b97      	ldr	r3, [pc, #604]	; (800a858 <_dtoa_r+0x2f8>)
 800a5fc:	9300      	str	r3, [sp, #0]
 800a5fe:	3308      	adds	r3, #8
 800a600:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a602:	6013      	str	r3, [r2, #0]
 800a604:	9800      	ldr	r0, [sp, #0]
 800a606:	b013      	add	sp, #76	; 0x4c
 800a608:	ecbd 8b04 	vpop	{d8-d9}
 800a60c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a610:	4b90      	ldr	r3, [pc, #576]	; (800a854 <_dtoa_r+0x2f4>)
 800a612:	9300      	str	r3, [sp, #0]
 800a614:	3303      	adds	r3, #3
 800a616:	e7f3      	b.n	800a600 <_dtoa_r+0xa0>
 800a618:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a61c:	2200      	movs	r2, #0
 800a61e:	ec51 0b17 	vmov	r0, r1, d7
 800a622:	eeb0 8a47 	vmov.f32	s16, s14
 800a626:	eef0 8a67 	vmov.f32	s17, s15
 800a62a:	2300      	movs	r3, #0
 800a62c:	f7f6 fa4c 	bl	8000ac8 <__aeabi_dcmpeq>
 800a630:	4681      	mov	r9, r0
 800a632:	b160      	cbz	r0, 800a64e <_dtoa_r+0xee>
 800a634:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a636:	2301      	movs	r3, #1
 800a638:	6013      	str	r3, [r2, #0]
 800a63a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	f000 8568 	beq.w	800b112 <_dtoa_r+0xbb2>
 800a642:	4b86      	ldr	r3, [pc, #536]	; (800a85c <_dtoa_r+0x2fc>)
 800a644:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a646:	6013      	str	r3, [r2, #0]
 800a648:	3b01      	subs	r3, #1
 800a64a:	9300      	str	r3, [sp, #0]
 800a64c:	e7da      	b.n	800a604 <_dtoa_r+0xa4>
 800a64e:	aa10      	add	r2, sp, #64	; 0x40
 800a650:	a911      	add	r1, sp, #68	; 0x44
 800a652:	4620      	mov	r0, r4
 800a654:	eeb0 0a48 	vmov.f32	s0, s16
 800a658:	eef0 0a68 	vmov.f32	s1, s17
 800a65c:	f001 fa4e 	bl	800bafc <__d2b>
 800a660:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a664:	4682      	mov	sl, r0
 800a666:	2d00      	cmp	r5, #0
 800a668:	d07f      	beq.n	800a76a <_dtoa_r+0x20a>
 800a66a:	ee18 3a90 	vmov	r3, s17
 800a66e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a672:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a676:	ec51 0b18 	vmov	r0, r1, d8
 800a67a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a67e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a682:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a686:	4619      	mov	r1, r3
 800a688:	2200      	movs	r2, #0
 800a68a:	4b75      	ldr	r3, [pc, #468]	; (800a860 <_dtoa_r+0x300>)
 800a68c:	f7f5 fdfc 	bl	8000288 <__aeabi_dsub>
 800a690:	a367      	add	r3, pc, #412	; (adr r3, 800a830 <_dtoa_r+0x2d0>)
 800a692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a696:	f7f5 ffaf 	bl	80005f8 <__aeabi_dmul>
 800a69a:	a367      	add	r3, pc, #412	; (adr r3, 800a838 <_dtoa_r+0x2d8>)
 800a69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a0:	f7f5 fdf4 	bl	800028c <__adddf3>
 800a6a4:	4606      	mov	r6, r0
 800a6a6:	4628      	mov	r0, r5
 800a6a8:	460f      	mov	r7, r1
 800a6aa:	f7f5 ff3b 	bl	8000524 <__aeabi_i2d>
 800a6ae:	a364      	add	r3, pc, #400	; (adr r3, 800a840 <_dtoa_r+0x2e0>)
 800a6b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6b4:	f7f5 ffa0 	bl	80005f8 <__aeabi_dmul>
 800a6b8:	4602      	mov	r2, r0
 800a6ba:	460b      	mov	r3, r1
 800a6bc:	4630      	mov	r0, r6
 800a6be:	4639      	mov	r1, r7
 800a6c0:	f7f5 fde4 	bl	800028c <__adddf3>
 800a6c4:	4606      	mov	r6, r0
 800a6c6:	460f      	mov	r7, r1
 800a6c8:	f7f6 fa46 	bl	8000b58 <__aeabi_d2iz>
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	4683      	mov	fp, r0
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	4630      	mov	r0, r6
 800a6d4:	4639      	mov	r1, r7
 800a6d6:	f7f6 fa01 	bl	8000adc <__aeabi_dcmplt>
 800a6da:	b148      	cbz	r0, 800a6f0 <_dtoa_r+0x190>
 800a6dc:	4658      	mov	r0, fp
 800a6de:	f7f5 ff21 	bl	8000524 <__aeabi_i2d>
 800a6e2:	4632      	mov	r2, r6
 800a6e4:	463b      	mov	r3, r7
 800a6e6:	f7f6 f9ef 	bl	8000ac8 <__aeabi_dcmpeq>
 800a6ea:	b908      	cbnz	r0, 800a6f0 <_dtoa_r+0x190>
 800a6ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a6f0:	f1bb 0f16 	cmp.w	fp, #22
 800a6f4:	d857      	bhi.n	800a7a6 <_dtoa_r+0x246>
 800a6f6:	4b5b      	ldr	r3, [pc, #364]	; (800a864 <_dtoa_r+0x304>)
 800a6f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a6fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a700:	ec51 0b18 	vmov	r0, r1, d8
 800a704:	f7f6 f9ea 	bl	8000adc <__aeabi_dcmplt>
 800a708:	2800      	cmp	r0, #0
 800a70a:	d04e      	beq.n	800a7aa <_dtoa_r+0x24a>
 800a70c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a710:	2300      	movs	r3, #0
 800a712:	930c      	str	r3, [sp, #48]	; 0x30
 800a714:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a716:	1b5b      	subs	r3, r3, r5
 800a718:	1e5a      	subs	r2, r3, #1
 800a71a:	bf45      	ittet	mi
 800a71c:	f1c3 0301 	rsbmi	r3, r3, #1
 800a720:	9305      	strmi	r3, [sp, #20]
 800a722:	2300      	movpl	r3, #0
 800a724:	2300      	movmi	r3, #0
 800a726:	9206      	str	r2, [sp, #24]
 800a728:	bf54      	ite	pl
 800a72a:	9305      	strpl	r3, [sp, #20]
 800a72c:	9306      	strmi	r3, [sp, #24]
 800a72e:	f1bb 0f00 	cmp.w	fp, #0
 800a732:	db3c      	blt.n	800a7ae <_dtoa_r+0x24e>
 800a734:	9b06      	ldr	r3, [sp, #24]
 800a736:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a73a:	445b      	add	r3, fp
 800a73c:	9306      	str	r3, [sp, #24]
 800a73e:	2300      	movs	r3, #0
 800a740:	9308      	str	r3, [sp, #32]
 800a742:	9b07      	ldr	r3, [sp, #28]
 800a744:	2b09      	cmp	r3, #9
 800a746:	d868      	bhi.n	800a81a <_dtoa_r+0x2ba>
 800a748:	2b05      	cmp	r3, #5
 800a74a:	bfc4      	itt	gt
 800a74c:	3b04      	subgt	r3, #4
 800a74e:	9307      	strgt	r3, [sp, #28]
 800a750:	9b07      	ldr	r3, [sp, #28]
 800a752:	f1a3 0302 	sub.w	r3, r3, #2
 800a756:	bfcc      	ite	gt
 800a758:	2500      	movgt	r5, #0
 800a75a:	2501      	movle	r5, #1
 800a75c:	2b03      	cmp	r3, #3
 800a75e:	f200 8085 	bhi.w	800a86c <_dtoa_r+0x30c>
 800a762:	e8df f003 	tbb	[pc, r3]
 800a766:	3b2e      	.short	0x3b2e
 800a768:	5839      	.short	0x5839
 800a76a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a76e:	441d      	add	r5, r3
 800a770:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a774:	2b20      	cmp	r3, #32
 800a776:	bfc1      	itttt	gt
 800a778:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a77c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a780:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a784:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a788:	bfd6      	itet	le
 800a78a:	f1c3 0320 	rsble	r3, r3, #32
 800a78e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a792:	fa06 f003 	lslle.w	r0, r6, r3
 800a796:	f7f5 feb5 	bl	8000504 <__aeabi_ui2d>
 800a79a:	2201      	movs	r2, #1
 800a79c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a7a0:	3d01      	subs	r5, #1
 800a7a2:	920e      	str	r2, [sp, #56]	; 0x38
 800a7a4:	e76f      	b.n	800a686 <_dtoa_r+0x126>
 800a7a6:	2301      	movs	r3, #1
 800a7a8:	e7b3      	b.n	800a712 <_dtoa_r+0x1b2>
 800a7aa:	900c      	str	r0, [sp, #48]	; 0x30
 800a7ac:	e7b2      	b.n	800a714 <_dtoa_r+0x1b4>
 800a7ae:	9b05      	ldr	r3, [sp, #20]
 800a7b0:	eba3 030b 	sub.w	r3, r3, fp
 800a7b4:	9305      	str	r3, [sp, #20]
 800a7b6:	f1cb 0300 	rsb	r3, fp, #0
 800a7ba:	9308      	str	r3, [sp, #32]
 800a7bc:	2300      	movs	r3, #0
 800a7be:	930b      	str	r3, [sp, #44]	; 0x2c
 800a7c0:	e7bf      	b.n	800a742 <_dtoa_r+0x1e2>
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	9309      	str	r3, [sp, #36]	; 0x24
 800a7c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	dc52      	bgt.n	800a872 <_dtoa_r+0x312>
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	9301      	str	r3, [sp, #4]
 800a7d0:	9304      	str	r3, [sp, #16]
 800a7d2:	461a      	mov	r2, r3
 800a7d4:	920a      	str	r2, [sp, #40]	; 0x28
 800a7d6:	e00b      	b.n	800a7f0 <_dtoa_r+0x290>
 800a7d8:	2301      	movs	r3, #1
 800a7da:	e7f3      	b.n	800a7c4 <_dtoa_r+0x264>
 800a7dc:	2300      	movs	r3, #0
 800a7de:	9309      	str	r3, [sp, #36]	; 0x24
 800a7e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7e2:	445b      	add	r3, fp
 800a7e4:	9301      	str	r3, [sp, #4]
 800a7e6:	3301      	adds	r3, #1
 800a7e8:	2b01      	cmp	r3, #1
 800a7ea:	9304      	str	r3, [sp, #16]
 800a7ec:	bfb8      	it	lt
 800a7ee:	2301      	movlt	r3, #1
 800a7f0:	69e0      	ldr	r0, [r4, #28]
 800a7f2:	2100      	movs	r1, #0
 800a7f4:	2204      	movs	r2, #4
 800a7f6:	f102 0614 	add.w	r6, r2, #20
 800a7fa:	429e      	cmp	r6, r3
 800a7fc:	d93d      	bls.n	800a87a <_dtoa_r+0x31a>
 800a7fe:	6041      	str	r1, [r0, #4]
 800a800:	4620      	mov	r0, r4
 800a802:	f000 fd9f 	bl	800b344 <_Balloc>
 800a806:	9000      	str	r0, [sp, #0]
 800a808:	2800      	cmp	r0, #0
 800a80a:	d139      	bne.n	800a880 <_dtoa_r+0x320>
 800a80c:	4b16      	ldr	r3, [pc, #88]	; (800a868 <_dtoa_r+0x308>)
 800a80e:	4602      	mov	r2, r0
 800a810:	f240 11af 	movw	r1, #431	; 0x1af
 800a814:	e6bd      	b.n	800a592 <_dtoa_r+0x32>
 800a816:	2301      	movs	r3, #1
 800a818:	e7e1      	b.n	800a7de <_dtoa_r+0x27e>
 800a81a:	2501      	movs	r5, #1
 800a81c:	2300      	movs	r3, #0
 800a81e:	9307      	str	r3, [sp, #28]
 800a820:	9509      	str	r5, [sp, #36]	; 0x24
 800a822:	f04f 33ff 	mov.w	r3, #4294967295
 800a826:	9301      	str	r3, [sp, #4]
 800a828:	9304      	str	r3, [sp, #16]
 800a82a:	2200      	movs	r2, #0
 800a82c:	2312      	movs	r3, #18
 800a82e:	e7d1      	b.n	800a7d4 <_dtoa_r+0x274>
 800a830:	636f4361 	.word	0x636f4361
 800a834:	3fd287a7 	.word	0x3fd287a7
 800a838:	8b60c8b3 	.word	0x8b60c8b3
 800a83c:	3fc68a28 	.word	0x3fc68a28
 800a840:	509f79fb 	.word	0x509f79fb
 800a844:	3fd34413 	.word	0x3fd34413
 800a848:	0800eec7 	.word	0x0800eec7
 800a84c:	0800eede 	.word	0x0800eede
 800a850:	7ff00000 	.word	0x7ff00000
 800a854:	0800eec3 	.word	0x0800eec3
 800a858:	0800eeba 	.word	0x0800eeba
 800a85c:	0800ee92 	.word	0x0800ee92
 800a860:	3ff80000 	.word	0x3ff80000
 800a864:	0800efc8 	.word	0x0800efc8
 800a868:	0800ef36 	.word	0x0800ef36
 800a86c:	2301      	movs	r3, #1
 800a86e:	9309      	str	r3, [sp, #36]	; 0x24
 800a870:	e7d7      	b.n	800a822 <_dtoa_r+0x2c2>
 800a872:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a874:	9301      	str	r3, [sp, #4]
 800a876:	9304      	str	r3, [sp, #16]
 800a878:	e7ba      	b.n	800a7f0 <_dtoa_r+0x290>
 800a87a:	3101      	adds	r1, #1
 800a87c:	0052      	lsls	r2, r2, #1
 800a87e:	e7ba      	b.n	800a7f6 <_dtoa_r+0x296>
 800a880:	69e3      	ldr	r3, [r4, #28]
 800a882:	9a00      	ldr	r2, [sp, #0]
 800a884:	601a      	str	r2, [r3, #0]
 800a886:	9b04      	ldr	r3, [sp, #16]
 800a888:	2b0e      	cmp	r3, #14
 800a88a:	f200 80a8 	bhi.w	800a9de <_dtoa_r+0x47e>
 800a88e:	2d00      	cmp	r5, #0
 800a890:	f000 80a5 	beq.w	800a9de <_dtoa_r+0x47e>
 800a894:	f1bb 0f00 	cmp.w	fp, #0
 800a898:	dd38      	ble.n	800a90c <_dtoa_r+0x3ac>
 800a89a:	4bc0      	ldr	r3, [pc, #768]	; (800ab9c <_dtoa_r+0x63c>)
 800a89c:	f00b 020f 	and.w	r2, fp, #15
 800a8a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a8a4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a8a8:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a8ac:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a8b0:	d019      	beq.n	800a8e6 <_dtoa_r+0x386>
 800a8b2:	4bbb      	ldr	r3, [pc, #748]	; (800aba0 <_dtoa_r+0x640>)
 800a8b4:	ec51 0b18 	vmov	r0, r1, d8
 800a8b8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a8bc:	f7f5 ffc6 	bl	800084c <__aeabi_ddiv>
 800a8c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a8c4:	f008 080f 	and.w	r8, r8, #15
 800a8c8:	2503      	movs	r5, #3
 800a8ca:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800aba0 <_dtoa_r+0x640>
 800a8ce:	f1b8 0f00 	cmp.w	r8, #0
 800a8d2:	d10a      	bne.n	800a8ea <_dtoa_r+0x38a>
 800a8d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a8d8:	4632      	mov	r2, r6
 800a8da:	463b      	mov	r3, r7
 800a8dc:	f7f5 ffb6 	bl	800084c <__aeabi_ddiv>
 800a8e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a8e4:	e02b      	b.n	800a93e <_dtoa_r+0x3de>
 800a8e6:	2502      	movs	r5, #2
 800a8e8:	e7ef      	b.n	800a8ca <_dtoa_r+0x36a>
 800a8ea:	f018 0f01 	tst.w	r8, #1
 800a8ee:	d008      	beq.n	800a902 <_dtoa_r+0x3a2>
 800a8f0:	4630      	mov	r0, r6
 800a8f2:	4639      	mov	r1, r7
 800a8f4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a8f8:	f7f5 fe7e 	bl	80005f8 <__aeabi_dmul>
 800a8fc:	3501      	adds	r5, #1
 800a8fe:	4606      	mov	r6, r0
 800a900:	460f      	mov	r7, r1
 800a902:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a906:	f109 0908 	add.w	r9, r9, #8
 800a90a:	e7e0      	b.n	800a8ce <_dtoa_r+0x36e>
 800a90c:	f000 809f 	beq.w	800aa4e <_dtoa_r+0x4ee>
 800a910:	f1cb 0600 	rsb	r6, fp, #0
 800a914:	4ba1      	ldr	r3, [pc, #644]	; (800ab9c <_dtoa_r+0x63c>)
 800a916:	4fa2      	ldr	r7, [pc, #648]	; (800aba0 <_dtoa_r+0x640>)
 800a918:	f006 020f 	and.w	r2, r6, #15
 800a91c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a920:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a924:	ec51 0b18 	vmov	r0, r1, d8
 800a928:	f7f5 fe66 	bl	80005f8 <__aeabi_dmul>
 800a92c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a930:	1136      	asrs	r6, r6, #4
 800a932:	2300      	movs	r3, #0
 800a934:	2502      	movs	r5, #2
 800a936:	2e00      	cmp	r6, #0
 800a938:	d17e      	bne.n	800aa38 <_dtoa_r+0x4d8>
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d1d0      	bne.n	800a8e0 <_dtoa_r+0x380>
 800a93e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a940:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a944:	2b00      	cmp	r3, #0
 800a946:	f000 8084 	beq.w	800aa52 <_dtoa_r+0x4f2>
 800a94a:	4b96      	ldr	r3, [pc, #600]	; (800aba4 <_dtoa_r+0x644>)
 800a94c:	2200      	movs	r2, #0
 800a94e:	4640      	mov	r0, r8
 800a950:	4649      	mov	r1, r9
 800a952:	f7f6 f8c3 	bl	8000adc <__aeabi_dcmplt>
 800a956:	2800      	cmp	r0, #0
 800a958:	d07b      	beq.n	800aa52 <_dtoa_r+0x4f2>
 800a95a:	9b04      	ldr	r3, [sp, #16]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d078      	beq.n	800aa52 <_dtoa_r+0x4f2>
 800a960:	9b01      	ldr	r3, [sp, #4]
 800a962:	2b00      	cmp	r3, #0
 800a964:	dd39      	ble.n	800a9da <_dtoa_r+0x47a>
 800a966:	4b90      	ldr	r3, [pc, #576]	; (800aba8 <_dtoa_r+0x648>)
 800a968:	2200      	movs	r2, #0
 800a96a:	4640      	mov	r0, r8
 800a96c:	4649      	mov	r1, r9
 800a96e:	f7f5 fe43 	bl	80005f8 <__aeabi_dmul>
 800a972:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a976:	9e01      	ldr	r6, [sp, #4]
 800a978:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a97c:	3501      	adds	r5, #1
 800a97e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a982:	4628      	mov	r0, r5
 800a984:	f7f5 fdce 	bl	8000524 <__aeabi_i2d>
 800a988:	4642      	mov	r2, r8
 800a98a:	464b      	mov	r3, r9
 800a98c:	f7f5 fe34 	bl	80005f8 <__aeabi_dmul>
 800a990:	4b86      	ldr	r3, [pc, #536]	; (800abac <_dtoa_r+0x64c>)
 800a992:	2200      	movs	r2, #0
 800a994:	f7f5 fc7a 	bl	800028c <__adddf3>
 800a998:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a99c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a9a0:	9303      	str	r3, [sp, #12]
 800a9a2:	2e00      	cmp	r6, #0
 800a9a4:	d158      	bne.n	800aa58 <_dtoa_r+0x4f8>
 800a9a6:	4b82      	ldr	r3, [pc, #520]	; (800abb0 <_dtoa_r+0x650>)
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	4640      	mov	r0, r8
 800a9ac:	4649      	mov	r1, r9
 800a9ae:	f7f5 fc6b 	bl	8000288 <__aeabi_dsub>
 800a9b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a9b6:	4680      	mov	r8, r0
 800a9b8:	4689      	mov	r9, r1
 800a9ba:	f7f6 f8ad 	bl	8000b18 <__aeabi_dcmpgt>
 800a9be:	2800      	cmp	r0, #0
 800a9c0:	f040 8296 	bne.w	800aef0 <_dtoa_r+0x990>
 800a9c4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a9c8:	4640      	mov	r0, r8
 800a9ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a9ce:	4649      	mov	r1, r9
 800a9d0:	f7f6 f884 	bl	8000adc <__aeabi_dcmplt>
 800a9d4:	2800      	cmp	r0, #0
 800a9d6:	f040 8289 	bne.w	800aeec <_dtoa_r+0x98c>
 800a9da:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a9de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	f2c0 814e 	blt.w	800ac82 <_dtoa_r+0x722>
 800a9e6:	f1bb 0f0e 	cmp.w	fp, #14
 800a9ea:	f300 814a 	bgt.w	800ac82 <_dtoa_r+0x722>
 800a9ee:	4b6b      	ldr	r3, [pc, #428]	; (800ab9c <_dtoa_r+0x63c>)
 800a9f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a9f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a9f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	f280 80dc 	bge.w	800abb8 <_dtoa_r+0x658>
 800aa00:	9b04      	ldr	r3, [sp, #16]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	f300 80d8 	bgt.w	800abb8 <_dtoa_r+0x658>
 800aa08:	f040 826f 	bne.w	800aeea <_dtoa_r+0x98a>
 800aa0c:	4b68      	ldr	r3, [pc, #416]	; (800abb0 <_dtoa_r+0x650>)
 800aa0e:	2200      	movs	r2, #0
 800aa10:	4640      	mov	r0, r8
 800aa12:	4649      	mov	r1, r9
 800aa14:	f7f5 fdf0 	bl	80005f8 <__aeabi_dmul>
 800aa18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aa1c:	f7f6 f872 	bl	8000b04 <__aeabi_dcmpge>
 800aa20:	9e04      	ldr	r6, [sp, #16]
 800aa22:	4637      	mov	r7, r6
 800aa24:	2800      	cmp	r0, #0
 800aa26:	f040 8245 	bne.w	800aeb4 <_dtoa_r+0x954>
 800aa2a:	9d00      	ldr	r5, [sp, #0]
 800aa2c:	2331      	movs	r3, #49	; 0x31
 800aa2e:	f805 3b01 	strb.w	r3, [r5], #1
 800aa32:	f10b 0b01 	add.w	fp, fp, #1
 800aa36:	e241      	b.n	800aebc <_dtoa_r+0x95c>
 800aa38:	07f2      	lsls	r2, r6, #31
 800aa3a:	d505      	bpl.n	800aa48 <_dtoa_r+0x4e8>
 800aa3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aa40:	f7f5 fdda 	bl	80005f8 <__aeabi_dmul>
 800aa44:	3501      	adds	r5, #1
 800aa46:	2301      	movs	r3, #1
 800aa48:	1076      	asrs	r6, r6, #1
 800aa4a:	3708      	adds	r7, #8
 800aa4c:	e773      	b.n	800a936 <_dtoa_r+0x3d6>
 800aa4e:	2502      	movs	r5, #2
 800aa50:	e775      	b.n	800a93e <_dtoa_r+0x3de>
 800aa52:	9e04      	ldr	r6, [sp, #16]
 800aa54:	465f      	mov	r7, fp
 800aa56:	e792      	b.n	800a97e <_dtoa_r+0x41e>
 800aa58:	9900      	ldr	r1, [sp, #0]
 800aa5a:	4b50      	ldr	r3, [pc, #320]	; (800ab9c <_dtoa_r+0x63c>)
 800aa5c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aa60:	4431      	add	r1, r6
 800aa62:	9102      	str	r1, [sp, #8]
 800aa64:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aa66:	eeb0 9a47 	vmov.f32	s18, s14
 800aa6a:	eef0 9a67 	vmov.f32	s19, s15
 800aa6e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800aa72:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aa76:	2900      	cmp	r1, #0
 800aa78:	d044      	beq.n	800ab04 <_dtoa_r+0x5a4>
 800aa7a:	494e      	ldr	r1, [pc, #312]	; (800abb4 <_dtoa_r+0x654>)
 800aa7c:	2000      	movs	r0, #0
 800aa7e:	f7f5 fee5 	bl	800084c <__aeabi_ddiv>
 800aa82:	ec53 2b19 	vmov	r2, r3, d9
 800aa86:	f7f5 fbff 	bl	8000288 <__aeabi_dsub>
 800aa8a:	9d00      	ldr	r5, [sp, #0]
 800aa8c:	ec41 0b19 	vmov	d9, r0, r1
 800aa90:	4649      	mov	r1, r9
 800aa92:	4640      	mov	r0, r8
 800aa94:	f7f6 f860 	bl	8000b58 <__aeabi_d2iz>
 800aa98:	4606      	mov	r6, r0
 800aa9a:	f7f5 fd43 	bl	8000524 <__aeabi_i2d>
 800aa9e:	4602      	mov	r2, r0
 800aaa0:	460b      	mov	r3, r1
 800aaa2:	4640      	mov	r0, r8
 800aaa4:	4649      	mov	r1, r9
 800aaa6:	f7f5 fbef 	bl	8000288 <__aeabi_dsub>
 800aaaa:	3630      	adds	r6, #48	; 0x30
 800aaac:	f805 6b01 	strb.w	r6, [r5], #1
 800aab0:	ec53 2b19 	vmov	r2, r3, d9
 800aab4:	4680      	mov	r8, r0
 800aab6:	4689      	mov	r9, r1
 800aab8:	f7f6 f810 	bl	8000adc <__aeabi_dcmplt>
 800aabc:	2800      	cmp	r0, #0
 800aabe:	d164      	bne.n	800ab8a <_dtoa_r+0x62a>
 800aac0:	4642      	mov	r2, r8
 800aac2:	464b      	mov	r3, r9
 800aac4:	4937      	ldr	r1, [pc, #220]	; (800aba4 <_dtoa_r+0x644>)
 800aac6:	2000      	movs	r0, #0
 800aac8:	f7f5 fbde 	bl	8000288 <__aeabi_dsub>
 800aacc:	ec53 2b19 	vmov	r2, r3, d9
 800aad0:	f7f6 f804 	bl	8000adc <__aeabi_dcmplt>
 800aad4:	2800      	cmp	r0, #0
 800aad6:	f040 80b6 	bne.w	800ac46 <_dtoa_r+0x6e6>
 800aada:	9b02      	ldr	r3, [sp, #8]
 800aadc:	429d      	cmp	r5, r3
 800aade:	f43f af7c 	beq.w	800a9da <_dtoa_r+0x47a>
 800aae2:	4b31      	ldr	r3, [pc, #196]	; (800aba8 <_dtoa_r+0x648>)
 800aae4:	ec51 0b19 	vmov	r0, r1, d9
 800aae8:	2200      	movs	r2, #0
 800aaea:	f7f5 fd85 	bl	80005f8 <__aeabi_dmul>
 800aaee:	4b2e      	ldr	r3, [pc, #184]	; (800aba8 <_dtoa_r+0x648>)
 800aaf0:	ec41 0b19 	vmov	d9, r0, r1
 800aaf4:	2200      	movs	r2, #0
 800aaf6:	4640      	mov	r0, r8
 800aaf8:	4649      	mov	r1, r9
 800aafa:	f7f5 fd7d 	bl	80005f8 <__aeabi_dmul>
 800aafe:	4680      	mov	r8, r0
 800ab00:	4689      	mov	r9, r1
 800ab02:	e7c5      	b.n	800aa90 <_dtoa_r+0x530>
 800ab04:	ec51 0b17 	vmov	r0, r1, d7
 800ab08:	f7f5 fd76 	bl	80005f8 <__aeabi_dmul>
 800ab0c:	9b02      	ldr	r3, [sp, #8]
 800ab0e:	9d00      	ldr	r5, [sp, #0]
 800ab10:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab12:	ec41 0b19 	vmov	d9, r0, r1
 800ab16:	4649      	mov	r1, r9
 800ab18:	4640      	mov	r0, r8
 800ab1a:	f7f6 f81d 	bl	8000b58 <__aeabi_d2iz>
 800ab1e:	4606      	mov	r6, r0
 800ab20:	f7f5 fd00 	bl	8000524 <__aeabi_i2d>
 800ab24:	3630      	adds	r6, #48	; 0x30
 800ab26:	4602      	mov	r2, r0
 800ab28:	460b      	mov	r3, r1
 800ab2a:	4640      	mov	r0, r8
 800ab2c:	4649      	mov	r1, r9
 800ab2e:	f7f5 fbab 	bl	8000288 <__aeabi_dsub>
 800ab32:	f805 6b01 	strb.w	r6, [r5], #1
 800ab36:	9b02      	ldr	r3, [sp, #8]
 800ab38:	429d      	cmp	r5, r3
 800ab3a:	4680      	mov	r8, r0
 800ab3c:	4689      	mov	r9, r1
 800ab3e:	f04f 0200 	mov.w	r2, #0
 800ab42:	d124      	bne.n	800ab8e <_dtoa_r+0x62e>
 800ab44:	4b1b      	ldr	r3, [pc, #108]	; (800abb4 <_dtoa_r+0x654>)
 800ab46:	ec51 0b19 	vmov	r0, r1, d9
 800ab4a:	f7f5 fb9f 	bl	800028c <__adddf3>
 800ab4e:	4602      	mov	r2, r0
 800ab50:	460b      	mov	r3, r1
 800ab52:	4640      	mov	r0, r8
 800ab54:	4649      	mov	r1, r9
 800ab56:	f7f5 ffdf 	bl	8000b18 <__aeabi_dcmpgt>
 800ab5a:	2800      	cmp	r0, #0
 800ab5c:	d173      	bne.n	800ac46 <_dtoa_r+0x6e6>
 800ab5e:	ec53 2b19 	vmov	r2, r3, d9
 800ab62:	4914      	ldr	r1, [pc, #80]	; (800abb4 <_dtoa_r+0x654>)
 800ab64:	2000      	movs	r0, #0
 800ab66:	f7f5 fb8f 	bl	8000288 <__aeabi_dsub>
 800ab6a:	4602      	mov	r2, r0
 800ab6c:	460b      	mov	r3, r1
 800ab6e:	4640      	mov	r0, r8
 800ab70:	4649      	mov	r1, r9
 800ab72:	f7f5 ffb3 	bl	8000adc <__aeabi_dcmplt>
 800ab76:	2800      	cmp	r0, #0
 800ab78:	f43f af2f 	beq.w	800a9da <_dtoa_r+0x47a>
 800ab7c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ab7e:	1e6b      	subs	r3, r5, #1
 800ab80:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab82:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ab86:	2b30      	cmp	r3, #48	; 0x30
 800ab88:	d0f8      	beq.n	800ab7c <_dtoa_r+0x61c>
 800ab8a:	46bb      	mov	fp, r7
 800ab8c:	e04a      	b.n	800ac24 <_dtoa_r+0x6c4>
 800ab8e:	4b06      	ldr	r3, [pc, #24]	; (800aba8 <_dtoa_r+0x648>)
 800ab90:	f7f5 fd32 	bl	80005f8 <__aeabi_dmul>
 800ab94:	4680      	mov	r8, r0
 800ab96:	4689      	mov	r9, r1
 800ab98:	e7bd      	b.n	800ab16 <_dtoa_r+0x5b6>
 800ab9a:	bf00      	nop
 800ab9c:	0800efc8 	.word	0x0800efc8
 800aba0:	0800efa0 	.word	0x0800efa0
 800aba4:	3ff00000 	.word	0x3ff00000
 800aba8:	40240000 	.word	0x40240000
 800abac:	401c0000 	.word	0x401c0000
 800abb0:	40140000 	.word	0x40140000
 800abb4:	3fe00000 	.word	0x3fe00000
 800abb8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800abbc:	9d00      	ldr	r5, [sp, #0]
 800abbe:	4642      	mov	r2, r8
 800abc0:	464b      	mov	r3, r9
 800abc2:	4630      	mov	r0, r6
 800abc4:	4639      	mov	r1, r7
 800abc6:	f7f5 fe41 	bl	800084c <__aeabi_ddiv>
 800abca:	f7f5 ffc5 	bl	8000b58 <__aeabi_d2iz>
 800abce:	9001      	str	r0, [sp, #4]
 800abd0:	f7f5 fca8 	bl	8000524 <__aeabi_i2d>
 800abd4:	4642      	mov	r2, r8
 800abd6:	464b      	mov	r3, r9
 800abd8:	f7f5 fd0e 	bl	80005f8 <__aeabi_dmul>
 800abdc:	4602      	mov	r2, r0
 800abde:	460b      	mov	r3, r1
 800abe0:	4630      	mov	r0, r6
 800abe2:	4639      	mov	r1, r7
 800abe4:	f7f5 fb50 	bl	8000288 <__aeabi_dsub>
 800abe8:	9e01      	ldr	r6, [sp, #4]
 800abea:	9f04      	ldr	r7, [sp, #16]
 800abec:	3630      	adds	r6, #48	; 0x30
 800abee:	f805 6b01 	strb.w	r6, [r5], #1
 800abf2:	9e00      	ldr	r6, [sp, #0]
 800abf4:	1bae      	subs	r6, r5, r6
 800abf6:	42b7      	cmp	r7, r6
 800abf8:	4602      	mov	r2, r0
 800abfa:	460b      	mov	r3, r1
 800abfc:	d134      	bne.n	800ac68 <_dtoa_r+0x708>
 800abfe:	f7f5 fb45 	bl	800028c <__adddf3>
 800ac02:	4642      	mov	r2, r8
 800ac04:	464b      	mov	r3, r9
 800ac06:	4606      	mov	r6, r0
 800ac08:	460f      	mov	r7, r1
 800ac0a:	f7f5 ff85 	bl	8000b18 <__aeabi_dcmpgt>
 800ac0e:	b9c8      	cbnz	r0, 800ac44 <_dtoa_r+0x6e4>
 800ac10:	4642      	mov	r2, r8
 800ac12:	464b      	mov	r3, r9
 800ac14:	4630      	mov	r0, r6
 800ac16:	4639      	mov	r1, r7
 800ac18:	f7f5 ff56 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac1c:	b110      	cbz	r0, 800ac24 <_dtoa_r+0x6c4>
 800ac1e:	9b01      	ldr	r3, [sp, #4]
 800ac20:	07db      	lsls	r3, r3, #31
 800ac22:	d40f      	bmi.n	800ac44 <_dtoa_r+0x6e4>
 800ac24:	4651      	mov	r1, sl
 800ac26:	4620      	mov	r0, r4
 800ac28:	f000 fbcc 	bl	800b3c4 <_Bfree>
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ac30:	702b      	strb	r3, [r5, #0]
 800ac32:	f10b 0301 	add.w	r3, fp, #1
 800ac36:	6013      	str	r3, [r2, #0]
 800ac38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	f43f ace2 	beq.w	800a604 <_dtoa_r+0xa4>
 800ac40:	601d      	str	r5, [r3, #0]
 800ac42:	e4df      	b.n	800a604 <_dtoa_r+0xa4>
 800ac44:	465f      	mov	r7, fp
 800ac46:	462b      	mov	r3, r5
 800ac48:	461d      	mov	r5, r3
 800ac4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ac4e:	2a39      	cmp	r2, #57	; 0x39
 800ac50:	d106      	bne.n	800ac60 <_dtoa_r+0x700>
 800ac52:	9a00      	ldr	r2, [sp, #0]
 800ac54:	429a      	cmp	r2, r3
 800ac56:	d1f7      	bne.n	800ac48 <_dtoa_r+0x6e8>
 800ac58:	9900      	ldr	r1, [sp, #0]
 800ac5a:	2230      	movs	r2, #48	; 0x30
 800ac5c:	3701      	adds	r7, #1
 800ac5e:	700a      	strb	r2, [r1, #0]
 800ac60:	781a      	ldrb	r2, [r3, #0]
 800ac62:	3201      	adds	r2, #1
 800ac64:	701a      	strb	r2, [r3, #0]
 800ac66:	e790      	b.n	800ab8a <_dtoa_r+0x62a>
 800ac68:	4ba3      	ldr	r3, [pc, #652]	; (800aef8 <_dtoa_r+0x998>)
 800ac6a:	2200      	movs	r2, #0
 800ac6c:	f7f5 fcc4 	bl	80005f8 <__aeabi_dmul>
 800ac70:	2200      	movs	r2, #0
 800ac72:	2300      	movs	r3, #0
 800ac74:	4606      	mov	r6, r0
 800ac76:	460f      	mov	r7, r1
 800ac78:	f7f5 ff26 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac7c:	2800      	cmp	r0, #0
 800ac7e:	d09e      	beq.n	800abbe <_dtoa_r+0x65e>
 800ac80:	e7d0      	b.n	800ac24 <_dtoa_r+0x6c4>
 800ac82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac84:	2a00      	cmp	r2, #0
 800ac86:	f000 80ca 	beq.w	800ae1e <_dtoa_r+0x8be>
 800ac8a:	9a07      	ldr	r2, [sp, #28]
 800ac8c:	2a01      	cmp	r2, #1
 800ac8e:	f300 80ad 	bgt.w	800adec <_dtoa_r+0x88c>
 800ac92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac94:	2a00      	cmp	r2, #0
 800ac96:	f000 80a5 	beq.w	800ade4 <_dtoa_r+0x884>
 800ac9a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ac9e:	9e08      	ldr	r6, [sp, #32]
 800aca0:	9d05      	ldr	r5, [sp, #20]
 800aca2:	9a05      	ldr	r2, [sp, #20]
 800aca4:	441a      	add	r2, r3
 800aca6:	9205      	str	r2, [sp, #20]
 800aca8:	9a06      	ldr	r2, [sp, #24]
 800acaa:	2101      	movs	r1, #1
 800acac:	441a      	add	r2, r3
 800acae:	4620      	mov	r0, r4
 800acb0:	9206      	str	r2, [sp, #24]
 800acb2:	f000 fc87 	bl	800b5c4 <__i2b>
 800acb6:	4607      	mov	r7, r0
 800acb8:	b165      	cbz	r5, 800acd4 <_dtoa_r+0x774>
 800acba:	9b06      	ldr	r3, [sp, #24]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	dd09      	ble.n	800acd4 <_dtoa_r+0x774>
 800acc0:	42ab      	cmp	r3, r5
 800acc2:	9a05      	ldr	r2, [sp, #20]
 800acc4:	bfa8      	it	ge
 800acc6:	462b      	movge	r3, r5
 800acc8:	1ad2      	subs	r2, r2, r3
 800acca:	9205      	str	r2, [sp, #20]
 800accc:	9a06      	ldr	r2, [sp, #24]
 800acce:	1aed      	subs	r5, r5, r3
 800acd0:	1ad3      	subs	r3, r2, r3
 800acd2:	9306      	str	r3, [sp, #24]
 800acd4:	9b08      	ldr	r3, [sp, #32]
 800acd6:	b1f3      	cbz	r3, 800ad16 <_dtoa_r+0x7b6>
 800acd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acda:	2b00      	cmp	r3, #0
 800acdc:	f000 80a3 	beq.w	800ae26 <_dtoa_r+0x8c6>
 800ace0:	2e00      	cmp	r6, #0
 800ace2:	dd10      	ble.n	800ad06 <_dtoa_r+0x7a6>
 800ace4:	4639      	mov	r1, r7
 800ace6:	4632      	mov	r2, r6
 800ace8:	4620      	mov	r0, r4
 800acea:	f000 fd2b 	bl	800b744 <__pow5mult>
 800acee:	4652      	mov	r2, sl
 800acf0:	4601      	mov	r1, r0
 800acf2:	4607      	mov	r7, r0
 800acf4:	4620      	mov	r0, r4
 800acf6:	f000 fc7b 	bl	800b5f0 <__multiply>
 800acfa:	4651      	mov	r1, sl
 800acfc:	4680      	mov	r8, r0
 800acfe:	4620      	mov	r0, r4
 800ad00:	f000 fb60 	bl	800b3c4 <_Bfree>
 800ad04:	46c2      	mov	sl, r8
 800ad06:	9b08      	ldr	r3, [sp, #32]
 800ad08:	1b9a      	subs	r2, r3, r6
 800ad0a:	d004      	beq.n	800ad16 <_dtoa_r+0x7b6>
 800ad0c:	4651      	mov	r1, sl
 800ad0e:	4620      	mov	r0, r4
 800ad10:	f000 fd18 	bl	800b744 <__pow5mult>
 800ad14:	4682      	mov	sl, r0
 800ad16:	2101      	movs	r1, #1
 800ad18:	4620      	mov	r0, r4
 800ad1a:	f000 fc53 	bl	800b5c4 <__i2b>
 800ad1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	4606      	mov	r6, r0
 800ad24:	f340 8081 	ble.w	800ae2a <_dtoa_r+0x8ca>
 800ad28:	461a      	mov	r2, r3
 800ad2a:	4601      	mov	r1, r0
 800ad2c:	4620      	mov	r0, r4
 800ad2e:	f000 fd09 	bl	800b744 <__pow5mult>
 800ad32:	9b07      	ldr	r3, [sp, #28]
 800ad34:	2b01      	cmp	r3, #1
 800ad36:	4606      	mov	r6, r0
 800ad38:	dd7a      	ble.n	800ae30 <_dtoa_r+0x8d0>
 800ad3a:	f04f 0800 	mov.w	r8, #0
 800ad3e:	6933      	ldr	r3, [r6, #16]
 800ad40:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ad44:	6918      	ldr	r0, [r3, #16]
 800ad46:	f000 fbef 	bl	800b528 <__hi0bits>
 800ad4a:	f1c0 0020 	rsb	r0, r0, #32
 800ad4e:	9b06      	ldr	r3, [sp, #24]
 800ad50:	4418      	add	r0, r3
 800ad52:	f010 001f 	ands.w	r0, r0, #31
 800ad56:	f000 8094 	beq.w	800ae82 <_dtoa_r+0x922>
 800ad5a:	f1c0 0320 	rsb	r3, r0, #32
 800ad5e:	2b04      	cmp	r3, #4
 800ad60:	f340 8085 	ble.w	800ae6e <_dtoa_r+0x90e>
 800ad64:	9b05      	ldr	r3, [sp, #20]
 800ad66:	f1c0 001c 	rsb	r0, r0, #28
 800ad6a:	4403      	add	r3, r0
 800ad6c:	9305      	str	r3, [sp, #20]
 800ad6e:	9b06      	ldr	r3, [sp, #24]
 800ad70:	4403      	add	r3, r0
 800ad72:	4405      	add	r5, r0
 800ad74:	9306      	str	r3, [sp, #24]
 800ad76:	9b05      	ldr	r3, [sp, #20]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	dd05      	ble.n	800ad88 <_dtoa_r+0x828>
 800ad7c:	4651      	mov	r1, sl
 800ad7e:	461a      	mov	r2, r3
 800ad80:	4620      	mov	r0, r4
 800ad82:	f000 fd39 	bl	800b7f8 <__lshift>
 800ad86:	4682      	mov	sl, r0
 800ad88:	9b06      	ldr	r3, [sp, #24]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	dd05      	ble.n	800ad9a <_dtoa_r+0x83a>
 800ad8e:	4631      	mov	r1, r6
 800ad90:	461a      	mov	r2, r3
 800ad92:	4620      	mov	r0, r4
 800ad94:	f000 fd30 	bl	800b7f8 <__lshift>
 800ad98:	4606      	mov	r6, r0
 800ad9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d072      	beq.n	800ae86 <_dtoa_r+0x926>
 800ada0:	4631      	mov	r1, r6
 800ada2:	4650      	mov	r0, sl
 800ada4:	f000 fd94 	bl	800b8d0 <__mcmp>
 800ada8:	2800      	cmp	r0, #0
 800adaa:	da6c      	bge.n	800ae86 <_dtoa_r+0x926>
 800adac:	2300      	movs	r3, #0
 800adae:	4651      	mov	r1, sl
 800adb0:	220a      	movs	r2, #10
 800adb2:	4620      	mov	r0, r4
 800adb4:	f000 fb28 	bl	800b408 <__multadd>
 800adb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adba:	f10b 3bff 	add.w	fp, fp, #4294967295
 800adbe:	4682      	mov	sl, r0
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	f000 81b0 	beq.w	800b126 <_dtoa_r+0xbc6>
 800adc6:	2300      	movs	r3, #0
 800adc8:	4639      	mov	r1, r7
 800adca:	220a      	movs	r2, #10
 800adcc:	4620      	mov	r0, r4
 800adce:	f000 fb1b 	bl	800b408 <__multadd>
 800add2:	9b01      	ldr	r3, [sp, #4]
 800add4:	2b00      	cmp	r3, #0
 800add6:	4607      	mov	r7, r0
 800add8:	f300 8096 	bgt.w	800af08 <_dtoa_r+0x9a8>
 800addc:	9b07      	ldr	r3, [sp, #28]
 800adde:	2b02      	cmp	r3, #2
 800ade0:	dc59      	bgt.n	800ae96 <_dtoa_r+0x936>
 800ade2:	e091      	b.n	800af08 <_dtoa_r+0x9a8>
 800ade4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ade6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800adea:	e758      	b.n	800ac9e <_dtoa_r+0x73e>
 800adec:	9b04      	ldr	r3, [sp, #16]
 800adee:	1e5e      	subs	r6, r3, #1
 800adf0:	9b08      	ldr	r3, [sp, #32]
 800adf2:	42b3      	cmp	r3, r6
 800adf4:	bfbf      	itttt	lt
 800adf6:	9b08      	ldrlt	r3, [sp, #32]
 800adf8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800adfa:	9608      	strlt	r6, [sp, #32]
 800adfc:	1af3      	sublt	r3, r6, r3
 800adfe:	bfb4      	ite	lt
 800ae00:	18d2      	addlt	r2, r2, r3
 800ae02:	1b9e      	subge	r6, r3, r6
 800ae04:	9b04      	ldr	r3, [sp, #16]
 800ae06:	bfbc      	itt	lt
 800ae08:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800ae0a:	2600      	movlt	r6, #0
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	bfb7      	itett	lt
 800ae10:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800ae14:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800ae18:	1a9d      	sublt	r5, r3, r2
 800ae1a:	2300      	movlt	r3, #0
 800ae1c:	e741      	b.n	800aca2 <_dtoa_r+0x742>
 800ae1e:	9e08      	ldr	r6, [sp, #32]
 800ae20:	9d05      	ldr	r5, [sp, #20]
 800ae22:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ae24:	e748      	b.n	800acb8 <_dtoa_r+0x758>
 800ae26:	9a08      	ldr	r2, [sp, #32]
 800ae28:	e770      	b.n	800ad0c <_dtoa_r+0x7ac>
 800ae2a:	9b07      	ldr	r3, [sp, #28]
 800ae2c:	2b01      	cmp	r3, #1
 800ae2e:	dc19      	bgt.n	800ae64 <_dtoa_r+0x904>
 800ae30:	9b02      	ldr	r3, [sp, #8]
 800ae32:	b9bb      	cbnz	r3, 800ae64 <_dtoa_r+0x904>
 800ae34:	9b03      	ldr	r3, [sp, #12]
 800ae36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ae3a:	b99b      	cbnz	r3, 800ae64 <_dtoa_r+0x904>
 800ae3c:	9b03      	ldr	r3, [sp, #12]
 800ae3e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ae42:	0d1b      	lsrs	r3, r3, #20
 800ae44:	051b      	lsls	r3, r3, #20
 800ae46:	b183      	cbz	r3, 800ae6a <_dtoa_r+0x90a>
 800ae48:	9b05      	ldr	r3, [sp, #20]
 800ae4a:	3301      	adds	r3, #1
 800ae4c:	9305      	str	r3, [sp, #20]
 800ae4e:	9b06      	ldr	r3, [sp, #24]
 800ae50:	3301      	adds	r3, #1
 800ae52:	9306      	str	r3, [sp, #24]
 800ae54:	f04f 0801 	mov.w	r8, #1
 800ae58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	f47f af6f 	bne.w	800ad3e <_dtoa_r+0x7de>
 800ae60:	2001      	movs	r0, #1
 800ae62:	e774      	b.n	800ad4e <_dtoa_r+0x7ee>
 800ae64:	f04f 0800 	mov.w	r8, #0
 800ae68:	e7f6      	b.n	800ae58 <_dtoa_r+0x8f8>
 800ae6a:	4698      	mov	r8, r3
 800ae6c:	e7f4      	b.n	800ae58 <_dtoa_r+0x8f8>
 800ae6e:	d082      	beq.n	800ad76 <_dtoa_r+0x816>
 800ae70:	9a05      	ldr	r2, [sp, #20]
 800ae72:	331c      	adds	r3, #28
 800ae74:	441a      	add	r2, r3
 800ae76:	9205      	str	r2, [sp, #20]
 800ae78:	9a06      	ldr	r2, [sp, #24]
 800ae7a:	441a      	add	r2, r3
 800ae7c:	441d      	add	r5, r3
 800ae7e:	9206      	str	r2, [sp, #24]
 800ae80:	e779      	b.n	800ad76 <_dtoa_r+0x816>
 800ae82:	4603      	mov	r3, r0
 800ae84:	e7f4      	b.n	800ae70 <_dtoa_r+0x910>
 800ae86:	9b04      	ldr	r3, [sp, #16]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	dc37      	bgt.n	800aefc <_dtoa_r+0x99c>
 800ae8c:	9b07      	ldr	r3, [sp, #28]
 800ae8e:	2b02      	cmp	r3, #2
 800ae90:	dd34      	ble.n	800aefc <_dtoa_r+0x99c>
 800ae92:	9b04      	ldr	r3, [sp, #16]
 800ae94:	9301      	str	r3, [sp, #4]
 800ae96:	9b01      	ldr	r3, [sp, #4]
 800ae98:	b963      	cbnz	r3, 800aeb4 <_dtoa_r+0x954>
 800ae9a:	4631      	mov	r1, r6
 800ae9c:	2205      	movs	r2, #5
 800ae9e:	4620      	mov	r0, r4
 800aea0:	f000 fab2 	bl	800b408 <__multadd>
 800aea4:	4601      	mov	r1, r0
 800aea6:	4606      	mov	r6, r0
 800aea8:	4650      	mov	r0, sl
 800aeaa:	f000 fd11 	bl	800b8d0 <__mcmp>
 800aeae:	2800      	cmp	r0, #0
 800aeb0:	f73f adbb 	bgt.w	800aa2a <_dtoa_r+0x4ca>
 800aeb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aeb6:	9d00      	ldr	r5, [sp, #0]
 800aeb8:	ea6f 0b03 	mvn.w	fp, r3
 800aebc:	f04f 0800 	mov.w	r8, #0
 800aec0:	4631      	mov	r1, r6
 800aec2:	4620      	mov	r0, r4
 800aec4:	f000 fa7e 	bl	800b3c4 <_Bfree>
 800aec8:	2f00      	cmp	r7, #0
 800aeca:	f43f aeab 	beq.w	800ac24 <_dtoa_r+0x6c4>
 800aece:	f1b8 0f00 	cmp.w	r8, #0
 800aed2:	d005      	beq.n	800aee0 <_dtoa_r+0x980>
 800aed4:	45b8      	cmp	r8, r7
 800aed6:	d003      	beq.n	800aee0 <_dtoa_r+0x980>
 800aed8:	4641      	mov	r1, r8
 800aeda:	4620      	mov	r0, r4
 800aedc:	f000 fa72 	bl	800b3c4 <_Bfree>
 800aee0:	4639      	mov	r1, r7
 800aee2:	4620      	mov	r0, r4
 800aee4:	f000 fa6e 	bl	800b3c4 <_Bfree>
 800aee8:	e69c      	b.n	800ac24 <_dtoa_r+0x6c4>
 800aeea:	2600      	movs	r6, #0
 800aeec:	4637      	mov	r7, r6
 800aeee:	e7e1      	b.n	800aeb4 <_dtoa_r+0x954>
 800aef0:	46bb      	mov	fp, r7
 800aef2:	4637      	mov	r7, r6
 800aef4:	e599      	b.n	800aa2a <_dtoa_r+0x4ca>
 800aef6:	bf00      	nop
 800aef8:	40240000 	.word	0x40240000
 800aefc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aefe:	2b00      	cmp	r3, #0
 800af00:	f000 80c8 	beq.w	800b094 <_dtoa_r+0xb34>
 800af04:	9b04      	ldr	r3, [sp, #16]
 800af06:	9301      	str	r3, [sp, #4]
 800af08:	2d00      	cmp	r5, #0
 800af0a:	dd05      	ble.n	800af18 <_dtoa_r+0x9b8>
 800af0c:	4639      	mov	r1, r7
 800af0e:	462a      	mov	r2, r5
 800af10:	4620      	mov	r0, r4
 800af12:	f000 fc71 	bl	800b7f8 <__lshift>
 800af16:	4607      	mov	r7, r0
 800af18:	f1b8 0f00 	cmp.w	r8, #0
 800af1c:	d05b      	beq.n	800afd6 <_dtoa_r+0xa76>
 800af1e:	6879      	ldr	r1, [r7, #4]
 800af20:	4620      	mov	r0, r4
 800af22:	f000 fa0f 	bl	800b344 <_Balloc>
 800af26:	4605      	mov	r5, r0
 800af28:	b928      	cbnz	r0, 800af36 <_dtoa_r+0x9d6>
 800af2a:	4b83      	ldr	r3, [pc, #524]	; (800b138 <_dtoa_r+0xbd8>)
 800af2c:	4602      	mov	r2, r0
 800af2e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800af32:	f7ff bb2e 	b.w	800a592 <_dtoa_r+0x32>
 800af36:	693a      	ldr	r2, [r7, #16]
 800af38:	3202      	adds	r2, #2
 800af3a:	0092      	lsls	r2, r2, #2
 800af3c:	f107 010c 	add.w	r1, r7, #12
 800af40:	300c      	adds	r0, #12
 800af42:	f7ff fa6e 	bl	800a422 <memcpy>
 800af46:	2201      	movs	r2, #1
 800af48:	4629      	mov	r1, r5
 800af4a:	4620      	mov	r0, r4
 800af4c:	f000 fc54 	bl	800b7f8 <__lshift>
 800af50:	9b00      	ldr	r3, [sp, #0]
 800af52:	3301      	adds	r3, #1
 800af54:	9304      	str	r3, [sp, #16]
 800af56:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af5a:	4413      	add	r3, r2
 800af5c:	9308      	str	r3, [sp, #32]
 800af5e:	9b02      	ldr	r3, [sp, #8]
 800af60:	f003 0301 	and.w	r3, r3, #1
 800af64:	46b8      	mov	r8, r7
 800af66:	9306      	str	r3, [sp, #24]
 800af68:	4607      	mov	r7, r0
 800af6a:	9b04      	ldr	r3, [sp, #16]
 800af6c:	4631      	mov	r1, r6
 800af6e:	3b01      	subs	r3, #1
 800af70:	4650      	mov	r0, sl
 800af72:	9301      	str	r3, [sp, #4]
 800af74:	f7ff fa6a 	bl	800a44c <quorem>
 800af78:	4641      	mov	r1, r8
 800af7a:	9002      	str	r0, [sp, #8]
 800af7c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800af80:	4650      	mov	r0, sl
 800af82:	f000 fca5 	bl	800b8d0 <__mcmp>
 800af86:	463a      	mov	r2, r7
 800af88:	9005      	str	r0, [sp, #20]
 800af8a:	4631      	mov	r1, r6
 800af8c:	4620      	mov	r0, r4
 800af8e:	f000 fcbb 	bl	800b908 <__mdiff>
 800af92:	68c2      	ldr	r2, [r0, #12]
 800af94:	4605      	mov	r5, r0
 800af96:	bb02      	cbnz	r2, 800afda <_dtoa_r+0xa7a>
 800af98:	4601      	mov	r1, r0
 800af9a:	4650      	mov	r0, sl
 800af9c:	f000 fc98 	bl	800b8d0 <__mcmp>
 800afa0:	4602      	mov	r2, r0
 800afa2:	4629      	mov	r1, r5
 800afa4:	4620      	mov	r0, r4
 800afa6:	9209      	str	r2, [sp, #36]	; 0x24
 800afa8:	f000 fa0c 	bl	800b3c4 <_Bfree>
 800afac:	9b07      	ldr	r3, [sp, #28]
 800afae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800afb0:	9d04      	ldr	r5, [sp, #16]
 800afb2:	ea43 0102 	orr.w	r1, r3, r2
 800afb6:	9b06      	ldr	r3, [sp, #24]
 800afb8:	4319      	orrs	r1, r3
 800afba:	d110      	bne.n	800afde <_dtoa_r+0xa7e>
 800afbc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800afc0:	d029      	beq.n	800b016 <_dtoa_r+0xab6>
 800afc2:	9b05      	ldr	r3, [sp, #20]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	dd02      	ble.n	800afce <_dtoa_r+0xa6e>
 800afc8:	9b02      	ldr	r3, [sp, #8]
 800afca:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800afce:	9b01      	ldr	r3, [sp, #4]
 800afd0:	f883 9000 	strb.w	r9, [r3]
 800afd4:	e774      	b.n	800aec0 <_dtoa_r+0x960>
 800afd6:	4638      	mov	r0, r7
 800afd8:	e7ba      	b.n	800af50 <_dtoa_r+0x9f0>
 800afda:	2201      	movs	r2, #1
 800afdc:	e7e1      	b.n	800afa2 <_dtoa_r+0xa42>
 800afde:	9b05      	ldr	r3, [sp, #20]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	db04      	blt.n	800afee <_dtoa_r+0xa8e>
 800afe4:	9907      	ldr	r1, [sp, #28]
 800afe6:	430b      	orrs	r3, r1
 800afe8:	9906      	ldr	r1, [sp, #24]
 800afea:	430b      	orrs	r3, r1
 800afec:	d120      	bne.n	800b030 <_dtoa_r+0xad0>
 800afee:	2a00      	cmp	r2, #0
 800aff0:	dded      	ble.n	800afce <_dtoa_r+0xa6e>
 800aff2:	4651      	mov	r1, sl
 800aff4:	2201      	movs	r2, #1
 800aff6:	4620      	mov	r0, r4
 800aff8:	f000 fbfe 	bl	800b7f8 <__lshift>
 800affc:	4631      	mov	r1, r6
 800affe:	4682      	mov	sl, r0
 800b000:	f000 fc66 	bl	800b8d0 <__mcmp>
 800b004:	2800      	cmp	r0, #0
 800b006:	dc03      	bgt.n	800b010 <_dtoa_r+0xab0>
 800b008:	d1e1      	bne.n	800afce <_dtoa_r+0xa6e>
 800b00a:	f019 0f01 	tst.w	r9, #1
 800b00e:	d0de      	beq.n	800afce <_dtoa_r+0xa6e>
 800b010:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b014:	d1d8      	bne.n	800afc8 <_dtoa_r+0xa68>
 800b016:	9a01      	ldr	r2, [sp, #4]
 800b018:	2339      	movs	r3, #57	; 0x39
 800b01a:	7013      	strb	r3, [r2, #0]
 800b01c:	462b      	mov	r3, r5
 800b01e:	461d      	mov	r5, r3
 800b020:	3b01      	subs	r3, #1
 800b022:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b026:	2a39      	cmp	r2, #57	; 0x39
 800b028:	d06c      	beq.n	800b104 <_dtoa_r+0xba4>
 800b02a:	3201      	adds	r2, #1
 800b02c:	701a      	strb	r2, [r3, #0]
 800b02e:	e747      	b.n	800aec0 <_dtoa_r+0x960>
 800b030:	2a00      	cmp	r2, #0
 800b032:	dd07      	ble.n	800b044 <_dtoa_r+0xae4>
 800b034:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b038:	d0ed      	beq.n	800b016 <_dtoa_r+0xab6>
 800b03a:	9a01      	ldr	r2, [sp, #4]
 800b03c:	f109 0301 	add.w	r3, r9, #1
 800b040:	7013      	strb	r3, [r2, #0]
 800b042:	e73d      	b.n	800aec0 <_dtoa_r+0x960>
 800b044:	9b04      	ldr	r3, [sp, #16]
 800b046:	9a08      	ldr	r2, [sp, #32]
 800b048:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b04c:	4293      	cmp	r3, r2
 800b04e:	d043      	beq.n	800b0d8 <_dtoa_r+0xb78>
 800b050:	4651      	mov	r1, sl
 800b052:	2300      	movs	r3, #0
 800b054:	220a      	movs	r2, #10
 800b056:	4620      	mov	r0, r4
 800b058:	f000 f9d6 	bl	800b408 <__multadd>
 800b05c:	45b8      	cmp	r8, r7
 800b05e:	4682      	mov	sl, r0
 800b060:	f04f 0300 	mov.w	r3, #0
 800b064:	f04f 020a 	mov.w	r2, #10
 800b068:	4641      	mov	r1, r8
 800b06a:	4620      	mov	r0, r4
 800b06c:	d107      	bne.n	800b07e <_dtoa_r+0xb1e>
 800b06e:	f000 f9cb 	bl	800b408 <__multadd>
 800b072:	4680      	mov	r8, r0
 800b074:	4607      	mov	r7, r0
 800b076:	9b04      	ldr	r3, [sp, #16]
 800b078:	3301      	adds	r3, #1
 800b07a:	9304      	str	r3, [sp, #16]
 800b07c:	e775      	b.n	800af6a <_dtoa_r+0xa0a>
 800b07e:	f000 f9c3 	bl	800b408 <__multadd>
 800b082:	4639      	mov	r1, r7
 800b084:	4680      	mov	r8, r0
 800b086:	2300      	movs	r3, #0
 800b088:	220a      	movs	r2, #10
 800b08a:	4620      	mov	r0, r4
 800b08c:	f000 f9bc 	bl	800b408 <__multadd>
 800b090:	4607      	mov	r7, r0
 800b092:	e7f0      	b.n	800b076 <_dtoa_r+0xb16>
 800b094:	9b04      	ldr	r3, [sp, #16]
 800b096:	9301      	str	r3, [sp, #4]
 800b098:	9d00      	ldr	r5, [sp, #0]
 800b09a:	4631      	mov	r1, r6
 800b09c:	4650      	mov	r0, sl
 800b09e:	f7ff f9d5 	bl	800a44c <quorem>
 800b0a2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b0a6:	9b00      	ldr	r3, [sp, #0]
 800b0a8:	f805 9b01 	strb.w	r9, [r5], #1
 800b0ac:	1aea      	subs	r2, r5, r3
 800b0ae:	9b01      	ldr	r3, [sp, #4]
 800b0b0:	4293      	cmp	r3, r2
 800b0b2:	dd07      	ble.n	800b0c4 <_dtoa_r+0xb64>
 800b0b4:	4651      	mov	r1, sl
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	220a      	movs	r2, #10
 800b0ba:	4620      	mov	r0, r4
 800b0bc:	f000 f9a4 	bl	800b408 <__multadd>
 800b0c0:	4682      	mov	sl, r0
 800b0c2:	e7ea      	b.n	800b09a <_dtoa_r+0xb3a>
 800b0c4:	9b01      	ldr	r3, [sp, #4]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	bfc8      	it	gt
 800b0ca:	461d      	movgt	r5, r3
 800b0cc:	9b00      	ldr	r3, [sp, #0]
 800b0ce:	bfd8      	it	le
 800b0d0:	2501      	movle	r5, #1
 800b0d2:	441d      	add	r5, r3
 800b0d4:	f04f 0800 	mov.w	r8, #0
 800b0d8:	4651      	mov	r1, sl
 800b0da:	2201      	movs	r2, #1
 800b0dc:	4620      	mov	r0, r4
 800b0de:	f000 fb8b 	bl	800b7f8 <__lshift>
 800b0e2:	4631      	mov	r1, r6
 800b0e4:	4682      	mov	sl, r0
 800b0e6:	f000 fbf3 	bl	800b8d0 <__mcmp>
 800b0ea:	2800      	cmp	r0, #0
 800b0ec:	dc96      	bgt.n	800b01c <_dtoa_r+0xabc>
 800b0ee:	d102      	bne.n	800b0f6 <_dtoa_r+0xb96>
 800b0f0:	f019 0f01 	tst.w	r9, #1
 800b0f4:	d192      	bne.n	800b01c <_dtoa_r+0xabc>
 800b0f6:	462b      	mov	r3, r5
 800b0f8:	461d      	mov	r5, r3
 800b0fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b0fe:	2a30      	cmp	r2, #48	; 0x30
 800b100:	d0fa      	beq.n	800b0f8 <_dtoa_r+0xb98>
 800b102:	e6dd      	b.n	800aec0 <_dtoa_r+0x960>
 800b104:	9a00      	ldr	r2, [sp, #0]
 800b106:	429a      	cmp	r2, r3
 800b108:	d189      	bne.n	800b01e <_dtoa_r+0xabe>
 800b10a:	f10b 0b01 	add.w	fp, fp, #1
 800b10e:	2331      	movs	r3, #49	; 0x31
 800b110:	e796      	b.n	800b040 <_dtoa_r+0xae0>
 800b112:	4b0a      	ldr	r3, [pc, #40]	; (800b13c <_dtoa_r+0xbdc>)
 800b114:	f7ff ba99 	b.w	800a64a <_dtoa_r+0xea>
 800b118:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	f47f aa6d 	bne.w	800a5fa <_dtoa_r+0x9a>
 800b120:	4b07      	ldr	r3, [pc, #28]	; (800b140 <_dtoa_r+0xbe0>)
 800b122:	f7ff ba92 	b.w	800a64a <_dtoa_r+0xea>
 800b126:	9b01      	ldr	r3, [sp, #4]
 800b128:	2b00      	cmp	r3, #0
 800b12a:	dcb5      	bgt.n	800b098 <_dtoa_r+0xb38>
 800b12c:	9b07      	ldr	r3, [sp, #28]
 800b12e:	2b02      	cmp	r3, #2
 800b130:	f73f aeb1 	bgt.w	800ae96 <_dtoa_r+0x936>
 800b134:	e7b0      	b.n	800b098 <_dtoa_r+0xb38>
 800b136:	bf00      	nop
 800b138:	0800ef36 	.word	0x0800ef36
 800b13c:	0800ee91 	.word	0x0800ee91
 800b140:	0800eeba 	.word	0x0800eeba

0800b144 <_free_r>:
 800b144:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b146:	2900      	cmp	r1, #0
 800b148:	d044      	beq.n	800b1d4 <_free_r+0x90>
 800b14a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b14e:	9001      	str	r0, [sp, #4]
 800b150:	2b00      	cmp	r3, #0
 800b152:	f1a1 0404 	sub.w	r4, r1, #4
 800b156:	bfb8      	it	lt
 800b158:	18e4      	addlt	r4, r4, r3
 800b15a:	f000 f8e7 	bl	800b32c <__malloc_lock>
 800b15e:	4a1e      	ldr	r2, [pc, #120]	; (800b1d8 <_free_r+0x94>)
 800b160:	9801      	ldr	r0, [sp, #4]
 800b162:	6813      	ldr	r3, [r2, #0]
 800b164:	b933      	cbnz	r3, 800b174 <_free_r+0x30>
 800b166:	6063      	str	r3, [r4, #4]
 800b168:	6014      	str	r4, [r2, #0]
 800b16a:	b003      	add	sp, #12
 800b16c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b170:	f000 b8e2 	b.w	800b338 <__malloc_unlock>
 800b174:	42a3      	cmp	r3, r4
 800b176:	d908      	bls.n	800b18a <_free_r+0x46>
 800b178:	6825      	ldr	r5, [r4, #0]
 800b17a:	1961      	adds	r1, r4, r5
 800b17c:	428b      	cmp	r3, r1
 800b17e:	bf01      	itttt	eq
 800b180:	6819      	ldreq	r1, [r3, #0]
 800b182:	685b      	ldreq	r3, [r3, #4]
 800b184:	1949      	addeq	r1, r1, r5
 800b186:	6021      	streq	r1, [r4, #0]
 800b188:	e7ed      	b.n	800b166 <_free_r+0x22>
 800b18a:	461a      	mov	r2, r3
 800b18c:	685b      	ldr	r3, [r3, #4]
 800b18e:	b10b      	cbz	r3, 800b194 <_free_r+0x50>
 800b190:	42a3      	cmp	r3, r4
 800b192:	d9fa      	bls.n	800b18a <_free_r+0x46>
 800b194:	6811      	ldr	r1, [r2, #0]
 800b196:	1855      	adds	r5, r2, r1
 800b198:	42a5      	cmp	r5, r4
 800b19a:	d10b      	bne.n	800b1b4 <_free_r+0x70>
 800b19c:	6824      	ldr	r4, [r4, #0]
 800b19e:	4421      	add	r1, r4
 800b1a0:	1854      	adds	r4, r2, r1
 800b1a2:	42a3      	cmp	r3, r4
 800b1a4:	6011      	str	r1, [r2, #0]
 800b1a6:	d1e0      	bne.n	800b16a <_free_r+0x26>
 800b1a8:	681c      	ldr	r4, [r3, #0]
 800b1aa:	685b      	ldr	r3, [r3, #4]
 800b1ac:	6053      	str	r3, [r2, #4]
 800b1ae:	440c      	add	r4, r1
 800b1b0:	6014      	str	r4, [r2, #0]
 800b1b2:	e7da      	b.n	800b16a <_free_r+0x26>
 800b1b4:	d902      	bls.n	800b1bc <_free_r+0x78>
 800b1b6:	230c      	movs	r3, #12
 800b1b8:	6003      	str	r3, [r0, #0]
 800b1ba:	e7d6      	b.n	800b16a <_free_r+0x26>
 800b1bc:	6825      	ldr	r5, [r4, #0]
 800b1be:	1961      	adds	r1, r4, r5
 800b1c0:	428b      	cmp	r3, r1
 800b1c2:	bf04      	itt	eq
 800b1c4:	6819      	ldreq	r1, [r3, #0]
 800b1c6:	685b      	ldreq	r3, [r3, #4]
 800b1c8:	6063      	str	r3, [r4, #4]
 800b1ca:	bf04      	itt	eq
 800b1cc:	1949      	addeq	r1, r1, r5
 800b1ce:	6021      	streq	r1, [r4, #0]
 800b1d0:	6054      	str	r4, [r2, #4]
 800b1d2:	e7ca      	b.n	800b16a <_free_r+0x26>
 800b1d4:	b003      	add	sp, #12
 800b1d6:	bd30      	pop	{r4, r5, pc}
 800b1d8:	20004ff4 	.word	0x20004ff4

0800b1dc <malloc>:
 800b1dc:	4b02      	ldr	r3, [pc, #8]	; (800b1e8 <malloc+0xc>)
 800b1de:	4601      	mov	r1, r0
 800b1e0:	6818      	ldr	r0, [r3, #0]
 800b1e2:	f000 b823 	b.w	800b22c <_malloc_r>
 800b1e6:	bf00      	nop
 800b1e8:	20000088 	.word	0x20000088

0800b1ec <sbrk_aligned>:
 800b1ec:	b570      	push	{r4, r5, r6, lr}
 800b1ee:	4e0e      	ldr	r6, [pc, #56]	; (800b228 <sbrk_aligned+0x3c>)
 800b1f0:	460c      	mov	r4, r1
 800b1f2:	6831      	ldr	r1, [r6, #0]
 800b1f4:	4605      	mov	r5, r0
 800b1f6:	b911      	cbnz	r1, 800b1fe <sbrk_aligned+0x12>
 800b1f8:	f001 fe1a 	bl	800ce30 <_sbrk_r>
 800b1fc:	6030      	str	r0, [r6, #0]
 800b1fe:	4621      	mov	r1, r4
 800b200:	4628      	mov	r0, r5
 800b202:	f001 fe15 	bl	800ce30 <_sbrk_r>
 800b206:	1c43      	adds	r3, r0, #1
 800b208:	d00a      	beq.n	800b220 <sbrk_aligned+0x34>
 800b20a:	1cc4      	adds	r4, r0, #3
 800b20c:	f024 0403 	bic.w	r4, r4, #3
 800b210:	42a0      	cmp	r0, r4
 800b212:	d007      	beq.n	800b224 <sbrk_aligned+0x38>
 800b214:	1a21      	subs	r1, r4, r0
 800b216:	4628      	mov	r0, r5
 800b218:	f001 fe0a 	bl	800ce30 <_sbrk_r>
 800b21c:	3001      	adds	r0, #1
 800b21e:	d101      	bne.n	800b224 <sbrk_aligned+0x38>
 800b220:	f04f 34ff 	mov.w	r4, #4294967295
 800b224:	4620      	mov	r0, r4
 800b226:	bd70      	pop	{r4, r5, r6, pc}
 800b228:	20004ff8 	.word	0x20004ff8

0800b22c <_malloc_r>:
 800b22c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b230:	1ccd      	adds	r5, r1, #3
 800b232:	f025 0503 	bic.w	r5, r5, #3
 800b236:	3508      	adds	r5, #8
 800b238:	2d0c      	cmp	r5, #12
 800b23a:	bf38      	it	cc
 800b23c:	250c      	movcc	r5, #12
 800b23e:	2d00      	cmp	r5, #0
 800b240:	4607      	mov	r7, r0
 800b242:	db01      	blt.n	800b248 <_malloc_r+0x1c>
 800b244:	42a9      	cmp	r1, r5
 800b246:	d905      	bls.n	800b254 <_malloc_r+0x28>
 800b248:	230c      	movs	r3, #12
 800b24a:	603b      	str	r3, [r7, #0]
 800b24c:	2600      	movs	r6, #0
 800b24e:	4630      	mov	r0, r6
 800b250:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b254:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b328 <_malloc_r+0xfc>
 800b258:	f000 f868 	bl	800b32c <__malloc_lock>
 800b25c:	f8d8 3000 	ldr.w	r3, [r8]
 800b260:	461c      	mov	r4, r3
 800b262:	bb5c      	cbnz	r4, 800b2bc <_malloc_r+0x90>
 800b264:	4629      	mov	r1, r5
 800b266:	4638      	mov	r0, r7
 800b268:	f7ff ffc0 	bl	800b1ec <sbrk_aligned>
 800b26c:	1c43      	adds	r3, r0, #1
 800b26e:	4604      	mov	r4, r0
 800b270:	d155      	bne.n	800b31e <_malloc_r+0xf2>
 800b272:	f8d8 4000 	ldr.w	r4, [r8]
 800b276:	4626      	mov	r6, r4
 800b278:	2e00      	cmp	r6, #0
 800b27a:	d145      	bne.n	800b308 <_malloc_r+0xdc>
 800b27c:	2c00      	cmp	r4, #0
 800b27e:	d048      	beq.n	800b312 <_malloc_r+0xe6>
 800b280:	6823      	ldr	r3, [r4, #0]
 800b282:	4631      	mov	r1, r6
 800b284:	4638      	mov	r0, r7
 800b286:	eb04 0903 	add.w	r9, r4, r3
 800b28a:	f001 fdd1 	bl	800ce30 <_sbrk_r>
 800b28e:	4581      	cmp	r9, r0
 800b290:	d13f      	bne.n	800b312 <_malloc_r+0xe6>
 800b292:	6821      	ldr	r1, [r4, #0]
 800b294:	1a6d      	subs	r5, r5, r1
 800b296:	4629      	mov	r1, r5
 800b298:	4638      	mov	r0, r7
 800b29a:	f7ff ffa7 	bl	800b1ec <sbrk_aligned>
 800b29e:	3001      	adds	r0, #1
 800b2a0:	d037      	beq.n	800b312 <_malloc_r+0xe6>
 800b2a2:	6823      	ldr	r3, [r4, #0]
 800b2a4:	442b      	add	r3, r5
 800b2a6:	6023      	str	r3, [r4, #0]
 800b2a8:	f8d8 3000 	ldr.w	r3, [r8]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d038      	beq.n	800b322 <_malloc_r+0xf6>
 800b2b0:	685a      	ldr	r2, [r3, #4]
 800b2b2:	42a2      	cmp	r2, r4
 800b2b4:	d12b      	bne.n	800b30e <_malloc_r+0xe2>
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	605a      	str	r2, [r3, #4]
 800b2ba:	e00f      	b.n	800b2dc <_malloc_r+0xb0>
 800b2bc:	6822      	ldr	r2, [r4, #0]
 800b2be:	1b52      	subs	r2, r2, r5
 800b2c0:	d41f      	bmi.n	800b302 <_malloc_r+0xd6>
 800b2c2:	2a0b      	cmp	r2, #11
 800b2c4:	d917      	bls.n	800b2f6 <_malloc_r+0xca>
 800b2c6:	1961      	adds	r1, r4, r5
 800b2c8:	42a3      	cmp	r3, r4
 800b2ca:	6025      	str	r5, [r4, #0]
 800b2cc:	bf18      	it	ne
 800b2ce:	6059      	strne	r1, [r3, #4]
 800b2d0:	6863      	ldr	r3, [r4, #4]
 800b2d2:	bf08      	it	eq
 800b2d4:	f8c8 1000 	streq.w	r1, [r8]
 800b2d8:	5162      	str	r2, [r4, r5]
 800b2da:	604b      	str	r3, [r1, #4]
 800b2dc:	4638      	mov	r0, r7
 800b2de:	f104 060b 	add.w	r6, r4, #11
 800b2e2:	f000 f829 	bl	800b338 <__malloc_unlock>
 800b2e6:	f026 0607 	bic.w	r6, r6, #7
 800b2ea:	1d23      	adds	r3, r4, #4
 800b2ec:	1af2      	subs	r2, r6, r3
 800b2ee:	d0ae      	beq.n	800b24e <_malloc_r+0x22>
 800b2f0:	1b9b      	subs	r3, r3, r6
 800b2f2:	50a3      	str	r3, [r4, r2]
 800b2f4:	e7ab      	b.n	800b24e <_malloc_r+0x22>
 800b2f6:	42a3      	cmp	r3, r4
 800b2f8:	6862      	ldr	r2, [r4, #4]
 800b2fa:	d1dd      	bne.n	800b2b8 <_malloc_r+0x8c>
 800b2fc:	f8c8 2000 	str.w	r2, [r8]
 800b300:	e7ec      	b.n	800b2dc <_malloc_r+0xb0>
 800b302:	4623      	mov	r3, r4
 800b304:	6864      	ldr	r4, [r4, #4]
 800b306:	e7ac      	b.n	800b262 <_malloc_r+0x36>
 800b308:	4634      	mov	r4, r6
 800b30a:	6876      	ldr	r6, [r6, #4]
 800b30c:	e7b4      	b.n	800b278 <_malloc_r+0x4c>
 800b30e:	4613      	mov	r3, r2
 800b310:	e7cc      	b.n	800b2ac <_malloc_r+0x80>
 800b312:	230c      	movs	r3, #12
 800b314:	603b      	str	r3, [r7, #0]
 800b316:	4638      	mov	r0, r7
 800b318:	f000 f80e 	bl	800b338 <__malloc_unlock>
 800b31c:	e797      	b.n	800b24e <_malloc_r+0x22>
 800b31e:	6025      	str	r5, [r4, #0]
 800b320:	e7dc      	b.n	800b2dc <_malloc_r+0xb0>
 800b322:	605b      	str	r3, [r3, #4]
 800b324:	deff      	udf	#255	; 0xff
 800b326:	bf00      	nop
 800b328:	20004ff4 	.word	0x20004ff4

0800b32c <__malloc_lock>:
 800b32c:	4801      	ldr	r0, [pc, #4]	; (800b334 <__malloc_lock+0x8>)
 800b32e:	f7ff b876 	b.w	800a41e <__retarget_lock_acquire_recursive>
 800b332:	bf00      	nop
 800b334:	20004ff0 	.word	0x20004ff0

0800b338 <__malloc_unlock>:
 800b338:	4801      	ldr	r0, [pc, #4]	; (800b340 <__malloc_unlock+0x8>)
 800b33a:	f7ff b871 	b.w	800a420 <__retarget_lock_release_recursive>
 800b33e:	bf00      	nop
 800b340:	20004ff0 	.word	0x20004ff0

0800b344 <_Balloc>:
 800b344:	b570      	push	{r4, r5, r6, lr}
 800b346:	69c6      	ldr	r6, [r0, #28]
 800b348:	4604      	mov	r4, r0
 800b34a:	460d      	mov	r5, r1
 800b34c:	b976      	cbnz	r6, 800b36c <_Balloc+0x28>
 800b34e:	2010      	movs	r0, #16
 800b350:	f7ff ff44 	bl	800b1dc <malloc>
 800b354:	4602      	mov	r2, r0
 800b356:	61e0      	str	r0, [r4, #28]
 800b358:	b920      	cbnz	r0, 800b364 <_Balloc+0x20>
 800b35a:	4b18      	ldr	r3, [pc, #96]	; (800b3bc <_Balloc+0x78>)
 800b35c:	4818      	ldr	r0, [pc, #96]	; (800b3c0 <_Balloc+0x7c>)
 800b35e:	216b      	movs	r1, #107	; 0x6b
 800b360:	f001 fd7e 	bl	800ce60 <__assert_func>
 800b364:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b368:	6006      	str	r6, [r0, #0]
 800b36a:	60c6      	str	r6, [r0, #12]
 800b36c:	69e6      	ldr	r6, [r4, #28]
 800b36e:	68f3      	ldr	r3, [r6, #12]
 800b370:	b183      	cbz	r3, 800b394 <_Balloc+0x50>
 800b372:	69e3      	ldr	r3, [r4, #28]
 800b374:	68db      	ldr	r3, [r3, #12]
 800b376:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b37a:	b9b8      	cbnz	r0, 800b3ac <_Balloc+0x68>
 800b37c:	2101      	movs	r1, #1
 800b37e:	fa01 f605 	lsl.w	r6, r1, r5
 800b382:	1d72      	adds	r2, r6, #5
 800b384:	0092      	lsls	r2, r2, #2
 800b386:	4620      	mov	r0, r4
 800b388:	f001 fd88 	bl	800ce9c <_calloc_r>
 800b38c:	b160      	cbz	r0, 800b3a8 <_Balloc+0x64>
 800b38e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b392:	e00e      	b.n	800b3b2 <_Balloc+0x6e>
 800b394:	2221      	movs	r2, #33	; 0x21
 800b396:	2104      	movs	r1, #4
 800b398:	4620      	mov	r0, r4
 800b39a:	f001 fd7f 	bl	800ce9c <_calloc_r>
 800b39e:	69e3      	ldr	r3, [r4, #28]
 800b3a0:	60f0      	str	r0, [r6, #12]
 800b3a2:	68db      	ldr	r3, [r3, #12]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d1e4      	bne.n	800b372 <_Balloc+0x2e>
 800b3a8:	2000      	movs	r0, #0
 800b3aa:	bd70      	pop	{r4, r5, r6, pc}
 800b3ac:	6802      	ldr	r2, [r0, #0]
 800b3ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b3b8:	e7f7      	b.n	800b3aa <_Balloc+0x66>
 800b3ba:	bf00      	nop
 800b3bc:	0800eec7 	.word	0x0800eec7
 800b3c0:	0800ef47 	.word	0x0800ef47

0800b3c4 <_Bfree>:
 800b3c4:	b570      	push	{r4, r5, r6, lr}
 800b3c6:	69c6      	ldr	r6, [r0, #28]
 800b3c8:	4605      	mov	r5, r0
 800b3ca:	460c      	mov	r4, r1
 800b3cc:	b976      	cbnz	r6, 800b3ec <_Bfree+0x28>
 800b3ce:	2010      	movs	r0, #16
 800b3d0:	f7ff ff04 	bl	800b1dc <malloc>
 800b3d4:	4602      	mov	r2, r0
 800b3d6:	61e8      	str	r0, [r5, #28]
 800b3d8:	b920      	cbnz	r0, 800b3e4 <_Bfree+0x20>
 800b3da:	4b09      	ldr	r3, [pc, #36]	; (800b400 <_Bfree+0x3c>)
 800b3dc:	4809      	ldr	r0, [pc, #36]	; (800b404 <_Bfree+0x40>)
 800b3de:	218f      	movs	r1, #143	; 0x8f
 800b3e0:	f001 fd3e 	bl	800ce60 <__assert_func>
 800b3e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b3e8:	6006      	str	r6, [r0, #0]
 800b3ea:	60c6      	str	r6, [r0, #12]
 800b3ec:	b13c      	cbz	r4, 800b3fe <_Bfree+0x3a>
 800b3ee:	69eb      	ldr	r3, [r5, #28]
 800b3f0:	6862      	ldr	r2, [r4, #4]
 800b3f2:	68db      	ldr	r3, [r3, #12]
 800b3f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b3f8:	6021      	str	r1, [r4, #0]
 800b3fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b3fe:	bd70      	pop	{r4, r5, r6, pc}
 800b400:	0800eec7 	.word	0x0800eec7
 800b404:	0800ef47 	.word	0x0800ef47

0800b408 <__multadd>:
 800b408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b40c:	690d      	ldr	r5, [r1, #16]
 800b40e:	4607      	mov	r7, r0
 800b410:	460c      	mov	r4, r1
 800b412:	461e      	mov	r6, r3
 800b414:	f101 0c14 	add.w	ip, r1, #20
 800b418:	2000      	movs	r0, #0
 800b41a:	f8dc 3000 	ldr.w	r3, [ip]
 800b41e:	b299      	uxth	r1, r3
 800b420:	fb02 6101 	mla	r1, r2, r1, r6
 800b424:	0c1e      	lsrs	r6, r3, #16
 800b426:	0c0b      	lsrs	r3, r1, #16
 800b428:	fb02 3306 	mla	r3, r2, r6, r3
 800b42c:	b289      	uxth	r1, r1
 800b42e:	3001      	adds	r0, #1
 800b430:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b434:	4285      	cmp	r5, r0
 800b436:	f84c 1b04 	str.w	r1, [ip], #4
 800b43a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b43e:	dcec      	bgt.n	800b41a <__multadd+0x12>
 800b440:	b30e      	cbz	r6, 800b486 <__multadd+0x7e>
 800b442:	68a3      	ldr	r3, [r4, #8]
 800b444:	42ab      	cmp	r3, r5
 800b446:	dc19      	bgt.n	800b47c <__multadd+0x74>
 800b448:	6861      	ldr	r1, [r4, #4]
 800b44a:	4638      	mov	r0, r7
 800b44c:	3101      	adds	r1, #1
 800b44e:	f7ff ff79 	bl	800b344 <_Balloc>
 800b452:	4680      	mov	r8, r0
 800b454:	b928      	cbnz	r0, 800b462 <__multadd+0x5a>
 800b456:	4602      	mov	r2, r0
 800b458:	4b0c      	ldr	r3, [pc, #48]	; (800b48c <__multadd+0x84>)
 800b45a:	480d      	ldr	r0, [pc, #52]	; (800b490 <__multadd+0x88>)
 800b45c:	21ba      	movs	r1, #186	; 0xba
 800b45e:	f001 fcff 	bl	800ce60 <__assert_func>
 800b462:	6922      	ldr	r2, [r4, #16]
 800b464:	3202      	adds	r2, #2
 800b466:	f104 010c 	add.w	r1, r4, #12
 800b46a:	0092      	lsls	r2, r2, #2
 800b46c:	300c      	adds	r0, #12
 800b46e:	f7fe ffd8 	bl	800a422 <memcpy>
 800b472:	4621      	mov	r1, r4
 800b474:	4638      	mov	r0, r7
 800b476:	f7ff ffa5 	bl	800b3c4 <_Bfree>
 800b47a:	4644      	mov	r4, r8
 800b47c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b480:	3501      	adds	r5, #1
 800b482:	615e      	str	r6, [r3, #20]
 800b484:	6125      	str	r5, [r4, #16]
 800b486:	4620      	mov	r0, r4
 800b488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b48c:	0800ef36 	.word	0x0800ef36
 800b490:	0800ef47 	.word	0x0800ef47

0800b494 <__s2b>:
 800b494:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b498:	460c      	mov	r4, r1
 800b49a:	4615      	mov	r5, r2
 800b49c:	461f      	mov	r7, r3
 800b49e:	2209      	movs	r2, #9
 800b4a0:	3308      	adds	r3, #8
 800b4a2:	4606      	mov	r6, r0
 800b4a4:	fb93 f3f2 	sdiv	r3, r3, r2
 800b4a8:	2100      	movs	r1, #0
 800b4aa:	2201      	movs	r2, #1
 800b4ac:	429a      	cmp	r2, r3
 800b4ae:	db09      	blt.n	800b4c4 <__s2b+0x30>
 800b4b0:	4630      	mov	r0, r6
 800b4b2:	f7ff ff47 	bl	800b344 <_Balloc>
 800b4b6:	b940      	cbnz	r0, 800b4ca <__s2b+0x36>
 800b4b8:	4602      	mov	r2, r0
 800b4ba:	4b19      	ldr	r3, [pc, #100]	; (800b520 <__s2b+0x8c>)
 800b4bc:	4819      	ldr	r0, [pc, #100]	; (800b524 <__s2b+0x90>)
 800b4be:	21d3      	movs	r1, #211	; 0xd3
 800b4c0:	f001 fcce 	bl	800ce60 <__assert_func>
 800b4c4:	0052      	lsls	r2, r2, #1
 800b4c6:	3101      	adds	r1, #1
 800b4c8:	e7f0      	b.n	800b4ac <__s2b+0x18>
 800b4ca:	9b08      	ldr	r3, [sp, #32]
 800b4cc:	6143      	str	r3, [r0, #20]
 800b4ce:	2d09      	cmp	r5, #9
 800b4d0:	f04f 0301 	mov.w	r3, #1
 800b4d4:	6103      	str	r3, [r0, #16]
 800b4d6:	dd16      	ble.n	800b506 <__s2b+0x72>
 800b4d8:	f104 0909 	add.w	r9, r4, #9
 800b4dc:	46c8      	mov	r8, r9
 800b4de:	442c      	add	r4, r5
 800b4e0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b4e4:	4601      	mov	r1, r0
 800b4e6:	3b30      	subs	r3, #48	; 0x30
 800b4e8:	220a      	movs	r2, #10
 800b4ea:	4630      	mov	r0, r6
 800b4ec:	f7ff ff8c 	bl	800b408 <__multadd>
 800b4f0:	45a0      	cmp	r8, r4
 800b4f2:	d1f5      	bne.n	800b4e0 <__s2b+0x4c>
 800b4f4:	f1a5 0408 	sub.w	r4, r5, #8
 800b4f8:	444c      	add	r4, r9
 800b4fa:	1b2d      	subs	r5, r5, r4
 800b4fc:	1963      	adds	r3, r4, r5
 800b4fe:	42bb      	cmp	r3, r7
 800b500:	db04      	blt.n	800b50c <__s2b+0x78>
 800b502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b506:	340a      	adds	r4, #10
 800b508:	2509      	movs	r5, #9
 800b50a:	e7f6      	b.n	800b4fa <__s2b+0x66>
 800b50c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b510:	4601      	mov	r1, r0
 800b512:	3b30      	subs	r3, #48	; 0x30
 800b514:	220a      	movs	r2, #10
 800b516:	4630      	mov	r0, r6
 800b518:	f7ff ff76 	bl	800b408 <__multadd>
 800b51c:	e7ee      	b.n	800b4fc <__s2b+0x68>
 800b51e:	bf00      	nop
 800b520:	0800ef36 	.word	0x0800ef36
 800b524:	0800ef47 	.word	0x0800ef47

0800b528 <__hi0bits>:
 800b528:	0c03      	lsrs	r3, r0, #16
 800b52a:	041b      	lsls	r3, r3, #16
 800b52c:	b9d3      	cbnz	r3, 800b564 <__hi0bits+0x3c>
 800b52e:	0400      	lsls	r0, r0, #16
 800b530:	2310      	movs	r3, #16
 800b532:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b536:	bf04      	itt	eq
 800b538:	0200      	lsleq	r0, r0, #8
 800b53a:	3308      	addeq	r3, #8
 800b53c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b540:	bf04      	itt	eq
 800b542:	0100      	lsleq	r0, r0, #4
 800b544:	3304      	addeq	r3, #4
 800b546:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b54a:	bf04      	itt	eq
 800b54c:	0080      	lsleq	r0, r0, #2
 800b54e:	3302      	addeq	r3, #2
 800b550:	2800      	cmp	r0, #0
 800b552:	db05      	blt.n	800b560 <__hi0bits+0x38>
 800b554:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b558:	f103 0301 	add.w	r3, r3, #1
 800b55c:	bf08      	it	eq
 800b55e:	2320      	moveq	r3, #32
 800b560:	4618      	mov	r0, r3
 800b562:	4770      	bx	lr
 800b564:	2300      	movs	r3, #0
 800b566:	e7e4      	b.n	800b532 <__hi0bits+0xa>

0800b568 <__lo0bits>:
 800b568:	6803      	ldr	r3, [r0, #0]
 800b56a:	f013 0207 	ands.w	r2, r3, #7
 800b56e:	d00c      	beq.n	800b58a <__lo0bits+0x22>
 800b570:	07d9      	lsls	r1, r3, #31
 800b572:	d422      	bmi.n	800b5ba <__lo0bits+0x52>
 800b574:	079a      	lsls	r2, r3, #30
 800b576:	bf49      	itett	mi
 800b578:	085b      	lsrmi	r3, r3, #1
 800b57a:	089b      	lsrpl	r3, r3, #2
 800b57c:	6003      	strmi	r3, [r0, #0]
 800b57e:	2201      	movmi	r2, #1
 800b580:	bf5c      	itt	pl
 800b582:	6003      	strpl	r3, [r0, #0]
 800b584:	2202      	movpl	r2, #2
 800b586:	4610      	mov	r0, r2
 800b588:	4770      	bx	lr
 800b58a:	b299      	uxth	r1, r3
 800b58c:	b909      	cbnz	r1, 800b592 <__lo0bits+0x2a>
 800b58e:	0c1b      	lsrs	r3, r3, #16
 800b590:	2210      	movs	r2, #16
 800b592:	b2d9      	uxtb	r1, r3
 800b594:	b909      	cbnz	r1, 800b59a <__lo0bits+0x32>
 800b596:	3208      	adds	r2, #8
 800b598:	0a1b      	lsrs	r3, r3, #8
 800b59a:	0719      	lsls	r1, r3, #28
 800b59c:	bf04      	itt	eq
 800b59e:	091b      	lsreq	r3, r3, #4
 800b5a0:	3204      	addeq	r2, #4
 800b5a2:	0799      	lsls	r1, r3, #30
 800b5a4:	bf04      	itt	eq
 800b5a6:	089b      	lsreq	r3, r3, #2
 800b5a8:	3202      	addeq	r2, #2
 800b5aa:	07d9      	lsls	r1, r3, #31
 800b5ac:	d403      	bmi.n	800b5b6 <__lo0bits+0x4e>
 800b5ae:	085b      	lsrs	r3, r3, #1
 800b5b0:	f102 0201 	add.w	r2, r2, #1
 800b5b4:	d003      	beq.n	800b5be <__lo0bits+0x56>
 800b5b6:	6003      	str	r3, [r0, #0]
 800b5b8:	e7e5      	b.n	800b586 <__lo0bits+0x1e>
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	e7e3      	b.n	800b586 <__lo0bits+0x1e>
 800b5be:	2220      	movs	r2, #32
 800b5c0:	e7e1      	b.n	800b586 <__lo0bits+0x1e>
	...

0800b5c4 <__i2b>:
 800b5c4:	b510      	push	{r4, lr}
 800b5c6:	460c      	mov	r4, r1
 800b5c8:	2101      	movs	r1, #1
 800b5ca:	f7ff febb 	bl	800b344 <_Balloc>
 800b5ce:	4602      	mov	r2, r0
 800b5d0:	b928      	cbnz	r0, 800b5de <__i2b+0x1a>
 800b5d2:	4b05      	ldr	r3, [pc, #20]	; (800b5e8 <__i2b+0x24>)
 800b5d4:	4805      	ldr	r0, [pc, #20]	; (800b5ec <__i2b+0x28>)
 800b5d6:	f240 1145 	movw	r1, #325	; 0x145
 800b5da:	f001 fc41 	bl	800ce60 <__assert_func>
 800b5de:	2301      	movs	r3, #1
 800b5e0:	6144      	str	r4, [r0, #20]
 800b5e2:	6103      	str	r3, [r0, #16]
 800b5e4:	bd10      	pop	{r4, pc}
 800b5e6:	bf00      	nop
 800b5e8:	0800ef36 	.word	0x0800ef36
 800b5ec:	0800ef47 	.word	0x0800ef47

0800b5f0 <__multiply>:
 800b5f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5f4:	4691      	mov	r9, r2
 800b5f6:	690a      	ldr	r2, [r1, #16]
 800b5f8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b5fc:	429a      	cmp	r2, r3
 800b5fe:	bfb8      	it	lt
 800b600:	460b      	movlt	r3, r1
 800b602:	460c      	mov	r4, r1
 800b604:	bfbc      	itt	lt
 800b606:	464c      	movlt	r4, r9
 800b608:	4699      	movlt	r9, r3
 800b60a:	6927      	ldr	r7, [r4, #16]
 800b60c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b610:	68a3      	ldr	r3, [r4, #8]
 800b612:	6861      	ldr	r1, [r4, #4]
 800b614:	eb07 060a 	add.w	r6, r7, sl
 800b618:	42b3      	cmp	r3, r6
 800b61a:	b085      	sub	sp, #20
 800b61c:	bfb8      	it	lt
 800b61e:	3101      	addlt	r1, #1
 800b620:	f7ff fe90 	bl	800b344 <_Balloc>
 800b624:	b930      	cbnz	r0, 800b634 <__multiply+0x44>
 800b626:	4602      	mov	r2, r0
 800b628:	4b44      	ldr	r3, [pc, #272]	; (800b73c <__multiply+0x14c>)
 800b62a:	4845      	ldr	r0, [pc, #276]	; (800b740 <__multiply+0x150>)
 800b62c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b630:	f001 fc16 	bl	800ce60 <__assert_func>
 800b634:	f100 0514 	add.w	r5, r0, #20
 800b638:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b63c:	462b      	mov	r3, r5
 800b63e:	2200      	movs	r2, #0
 800b640:	4543      	cmp	r3, r8
 800b642:	d321      	bcc.n	800b688 <__multiply+0x98>
 800b644:	f104 0314 	add.w	r3, r4, #20
 800b648:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b64c:	f109 0314 	add.w	r3, r9, #20
 800b650:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b654:	9202      	str	r2, [sp, #8]
 800b656:	1b3a      	subs	r2, r7, r4
 800b658:	3a15      	subs	r2, #21
 800b65a:	f022 0203 	bic.w	r2, r2, #3
 800b65e:	3204      	adds	r2, #4
 800b660:	f104 0115 	add.w	r1, r4, #21
 800b664:	428f      	cmp	r7, r1
 800b666:	bf38      	it	cc
 800b668:	2204      	movcc	r2, #4
 800b66a:	9201      	str	r2, [sp, #4]
 800b66c:	9a02      	ldr	r2, [sp, #8]
 800b66e:	9303      	str	r3, [sp, #12]
 800b670:	429a      	cmp	r2, r3
 800b672:	d80c      	bhi.n	800b68e <__multiply+0x9e>
 800b674:	2e00      	cmp	r6, #0
 800b676:	dd03      	ble.n	800b680 <__multiply+0x90>
 800b678:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d05b      	beq.n	800b738 <__multiply+0x148>
 800b680:	6106      	str	r6, [r0, #16]
 800b682:	b005      	add	sp, #20
 800b684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b688:	f843 2b04 	str.w	r2, [r3], #4
 800b68c:	e7d8      	b.n	800b640 <__multiply+0x50>
 800b68e:	f8b3 a000 	ldrh.w	sl, [r3]
 800b692:	f1ba 0f00 	cmp.w	sl, #0
 800b696:	d024      	beq.n	800b6e2 <__multiply+0xf2>
 800b698:	f104 0e14 	add.w	lr, r4, #20
 800b69c:	46a9      	mov	r9, r5
 800b69e:	f04f 0c00 	mov.w	ip, #0
 800b6a2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b6a6:	f8d9 1000 	ldr.w	r1, [r9]
 800b6aa:	fa1f fb82 	uxth.w	fp, r2
 800b6ae:	b289      	uxth	r1, r1
 800b6b0:	fb0a 110b 	mla	r1, sl, fp, r1
 800b6b4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b6b8:	f8d9 2000 	ldr.w	r2, [r9]
 800b6bc:	4461      	add	r1, ip
 800b6be:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b6c2:	fb0a c20b 	mla	r2, sl, fp, ip
 800b6c6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b6ca:	b289      	uxth	r1, r1
 800b6cc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b6d0:	4577      	cmp	r7, lr
 800b6d2:	f849 1b04 	str.w	r1, [r9], #4
 800b6d6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b6da:	d8e2      	bhi.n	800b6a2 <__multiply+0xb2>
 800b6dc:	9a01      	ldr	r2, [sp, #4]
 800b6de:	f845 c002 	str.w	ip, [r5, r2]
 800b6e2:	9a03      	ldr	r2, [sp, #12]
 800b6e4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b6e8:	3304      	adds	r3, #4
 800b6ea:	f1b9 0f00 	cmp.w	r9, #0
 800b6ee:	d021      	beq.n	800b734 <__multiply+0x144>
 800b6f0:	6829      	ldr	r1, [r5, #0]
 800b6f2:	f104 0c14 	add.w	ip, r4, #20
 800b6f6:	46ae      	mov	lr, r5
 800b6f8:	f04f 0a00 	mov.w	sl, #0
 800b6fc:	f8bc b000 	ldrh.w	fp, [ip]
 800b700:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b704:	fb09 220b 	mla	r2, r9, fp, r2
 800b708:	4452      	add	r2, sl
 800b70a:	b289      	uxth	r1, r1
 800b70c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b710:	f84e 1b04 	str.w	r1, [lr], #4
 800b714:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b718:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b71c:	f8be 1000 	ldrh.w	r1, [lr]
 800b720:	fb09 110a 	mla	r1, r9, sl, r1
 800b724:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b728:	4567      	cmp	r7, ip
 800b72a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b72e:	d8e5      	bhi.n	800b6fc <__multiply+0x10c>
 800b730:	9a01      	ldr	r2, [sp, #4]
 800b732:	50a9      	str	r1, [r5, r2]
 800b734:	3504      	adds	r5, #4
 800b736:	e799      	b.n	800b66c <__multiply+0x7c>
 800b738:	3e01      	subs	r6, #1
 800b73a:	e79b      	b.n	800b674 <__multiply+0x84>
 800b73c:	0800ef36 	.word	0x0800ef36
 800b740:	0800ef47 	.word	0x0800ef47

0800b744 <__pow5mult>:
 800b744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b748:	4615      	mov	r5, r2
 800b74a:	f012 0203 	ands.w	r2, r2, #3
 800b74e:	4606      	mov	r6, r0
 800b750:	460f      	mov	r7, r1
 800b752:	d007      	beq.n	800b764 <__pow5mult+0x20>
 800b754:	4c25      	ldr	r4, [pc, #148]	; (800b7ec <__pow5mult+0xa8>)
 800b756:	3a01      	subs	r2, #1
 800b758:	2300      	movs	r3, #0
 800b75a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b75e:	f7ff fe53 	bl	800b408 <__multadd>
 800b762:	4607      	mov	r7, r0
 800b764:	10ad      	asrs	r5, r5, #2
 800b766:	d03d      	beq.n	800b7e4 <__pow5mult+0xa0>
 800b768:	69f4      	ldr	r4, [r6, #28]
 800b76a:	b97c      	cbnz	r4, 800b78c <__pow5mult+0x48>
 800b76c:	2010      	movs	r0, #16
 800b76e:	f7ff fd35 	bl	800b1dc <malloc>
 800b772:	4602      	mov	r2, r0
 800b774:	61f0      	str	r0, [r6, #28]
 800b776:	b928      	cbnz	r0, 800b784 <__pow5mult+0x40>
 800b778:	4b1d      	ldr	r3, [pc, #116]	; (800b7f0 <__pow5mult+0xac>)
 800b77a:	481e      	ldr	r0, [pc, #120]	; (800b7f4 <__pow5mult+0xb0>)
 800b77c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b780:	f001 fb6e 	bl	800ce60 <__assert_func>
 800b784:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b788:	6004      	str	r4, [r0, #0]
 800b78a:	60c4      	str	r4, [r0, #12]
 800b78c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b790:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b794:	b94c      	cbnz	r4, 800b7aa <__pow5mult+0x66>
 800b796:	f240 2171 	movw	r1, #625	; 0x271
 800b79a:	4630      	mov	r0, r6
 800b79c:	f7ff ff12 	bl	800b5c4 <__i2b>
 800b7a0:	2300      	movs	r3, #0
 800b7a2:	f8c8 0008 	str.w	r0, [r8, #8]
 800b7a6:	4604      	mov	r4, r0
 800b7a8:	6003      	str	r3, [r0, #0]
 800b7aa:	f04f 0900 	mov.w	r9, #0
 800b7ae:	07eb      	lsls	r3, r5, #31
 800b7b0:	d50a      	bpl.n	800b7c8 <__pow5mult+0x84>
 800b7b2:	4639      	mov	r1, r7
 800b7b4:	4622      	mov	r2, r4
 800b7b6:	4630      	mov	r0, r6
 800b7b8:	f7ff ff1a 	bl	800b5f0 <__multiply>
 800b7bc:	4639      	mov	r1, r7
 800b7be:	4680      	mov	r8, r0
 800b7c0:	4630      	mov	r0, r6
 800b7c2:	f7ff fdff 	bl	800b3c4 <_Bfree>
 800b7c6:	4647      	mov	r7, r8
 800b7c8:	106d      	asrs	r5, r5, #1
 800b7ca:	d00b      	beq.n	800b7e4 <__pow5mult+0xa0>
 800b7cc:	6820      	ldr	r0, [r4, #0]
 800b7ce:	b938      	cbnz	r0, 800b7e0 <__pow5mult+0x9c>
 800b7d0:	4622      	mov	r2, r4
 800b7d2:	4621      	mov	r1, r4
 800b7d4:	4630      	mov	r0, r6
 800b7d6:	f7ff ff0b 	bl	800b5f0 <__multiply>
 800b7da:	6020      	str	r0, [r4, #0]
 800b7dc:	f8c0 9000 	str.w	r9, [r0]
 800b7e0:	4604      	mov	r4, r0
 800b7e2:	e7e4      	b.n	800b7ae <__pow5mult+0x6a>
 800b7e4:	4638      	mov	r0, r7
 800b7e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7ea:	bf00      	nop
 800b7ec:	0800f090 	.word	0x0800f090
 800b7f0:	0800eec7 	.word	0x0800eec7
 800b7f4:	0800ef47 	.word	0x0800ef47

0800b7f8 <__lshift>:
 800b7f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b7fc:	460c      	mov	r4, r1
 800b7fe:	6849      	ldr	r1, [r1, #4]
 800b800:	6923      	ldr	r3, [r4, #16]
 800b802:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b806:	68a3      	ldr	r3, [r4, #8]
 800b808:	4607      	mov	r7, r0
 800b80a:	4691      	mov	r9, r2
 800b80c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b810:	f108 0601 	add.w	r6, r8, #1
 800b814:	42b3      	cmp	r3, r6
 800b816:	db0b      	blt.n	800b830 <__lshift+0x38>
 800b818:	4638      	mov	r0, r7
 800b81a:	f7ff fd93 	bl	800b344 <_Balloc>
 800b81e:	4605      	mov	r5, r0
 800b820:	b948      	cbnz	r0, 800b836 <__lshift+0x3e>
 800b822:	4602      	mov	r2, r0
 800b824:	4b28      	ldr	r3, [pc, #160]	; (800b8c8 <__lshift+0xd0>)
 800b826:	4829      	ldr	r0, [pc, #164]	; (800b8cc <__lshift+0xd4>)
 800b828:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b82c:	f001 fb18 	bl	800ce60 <__assert_func>
 800b830:	3101      	adds	r1, #1
 800b832:	005b      	lsls	r3, r3, #1
 800b834:	e7ee      	b.n	800b814 <__lshift+0x1c>
 800b836:	2300      	movs	r3, #0
 800b838:	f100 0114 	add.w	r1, r0, #20
 800b83c:	f100 0210 	add.w	r2, r0, #16
 800b840:	4618      	mov	r0, r3
 800b842:	4553      	cmp	r3, sl
 800b844:	db33      	blt.n	800b8ae <__lshift+0xb6>
 800b846:	6920      	ldr	r0, [r4, #16]
 800b848:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b84c:	f104 0314 	add.w	r3, r4, #20
 800b850:	f019 091f 	ands.w	r9, r9, #31
 800b854:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b858:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b85c:	d02b      	beq.n	800b8b6 <__lshift+0xbe>
 800b85e:	f1c9 0e20 	rsb	lr, r9, #32
 800b862:	468a      	mov	sl, r1
 800b864:	2200      	movs	r2, #0
 800b866:	6818      	ldr	r0, [r3, #0]
 800b868:	fa00 f009 	lsl.w	r0, r0, r9
 800b86c:	4310      	orrs	r0, r2
 800b86e:	f84a 0b04 	str.w	r0, [sl], #4
 800b872:	f853 2b04 	ldr.w	r2, [r3], #4
 800b876:	459c      	cmp	ip, r3
 800b878:	fa22 f20e 	lsr.w	r2, r2, lr
 800b87c:	d8f3      	bhi.n	800b866 <__lshift+0x6e>
 800b87e:	ebac 0304 	sub.w	r3, ip, r4
 800b882:	3b15      	subs	r3, #21
 800b884:	f023 0303 	bic.w	r3, r3, #3
 800b888:	3304      	adds	r3, #4
 800b88a:	f104 0015 	add.w	r0, r4, #21
 800b88e:	4584      	cmp	ip, r0
 800b890:	bf38      	it	cc
 800b892:	2304      	movcc	r3, #4
 800b894:	50ca      	str	r2, [r1, r3]
 800b896:	b10a      	cbz	r2, 800b89c <__lshift+0xa4>
 800b898:	f108 0602 	add.w	r6, r8, #2
 800b89c:	3e01      	subs	r6, #1
 800b89e:	4638      	mov	r0, r7
 800b8a0:	612e      	str	r6, [r5, #16]
 800b8a2:	4621      	mov	r1, r4
 800b8a4:	f7ff fd8e 	bl	800b3c4 <_Bfree>
 800b8a8:	4628      	mov	r0, r5
 800b8aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8ae:	f842 0f04 	str.w	r0, [r2, #4]!
 800b8b2:	3301      	adds	r3, #1
 800b8b4:	e7c5      	b.n	800b842 <__lshift+0x4a>
 800b8b6:	3904      	subs	r1, #4
 800b8b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8bc:	f841 2f04 	str.w	r2, [r1, #4]!
 800b8c0:	459c      	cmp	ip, r3
 800b8c2:	d8f9      	bhi.n	800b8b8 <__lshift+0xc0>
 800b8c4:	e7ea      	b.n	800b89c <__lshift+0xa4>
 800b8c6:	bf00      	nop
 800b8c8:	0800ef36 	.word	0x0800ef36
 800b8cc:	0800ef47 	.word	0x0800ef47

0800b8d0 <__mcmp>:
 800b8d0:	b530      	push	{r4, r5, lr}
 800b8d2:	6902      	ldr	r2, [r0, #16]
 800b8d4:	690c      	ldr	r4, [r1, #16]
 800b8d6:	1b12      	subs	r2, r2, r4
 800b8d8:	d10e      	bne.n	800b8f8 <__mcmp+0x28>
 800b8da:	f100 0314 	add.w	r3, r0, #20
 800b8de:	3114      	adds	r1, #20
 800b8e0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b8e4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b8e8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b8ec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b8f0:	42a5      	cmp	r5, r4
 800b8f2:	d003      	beq.n	800b8fc <__mcmp+0x2c>
 800b8f4:	d305      	bcc.n	800b902 <__mcmp+0x32>
 800b8f6:	2201      	movs	r2, #1
 800b8f8:	4610      	mov	r0, r2
 800b8fa:	bd30      	pop	{r4, r5, pc}
 800b8fc:	4283      	cmp	r3, r0
 800b8fe:	d3f3      	bcc.n	800b8e8 <__mcmp+0x18>
 800b900:	e7fa      	b.n	800b8f8 <__mcmp+0x28>
 800b902:	f04f 32ff 	mov.w	r2, #4294967295
 800b906:	e7f7      	b.n	800b8f8 <__mcmp+0x28>

0800b908 <__mdiff>:
 800b908:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b90c:	460c      	mov	r4, r1
 800b90e:	4606      	mov	r6, r0
 800b910:	4611      	mov	r1, r2
 800b912:	4620      	mov	r0, r4
 800b914:	4690      	mov	r8, r2
 800b916:	f7ff ffdb 	bl	800b8d0 <__mcmp>
 800b91a:	1e05      	subs	r5, r0, #0
 800b91c:	d110      	bne.n	800b940 <__mdiff+0x38>
 800b91e:	4629      	mov	r1, r5
 800b920:	4630      	mov	r0, r6
 800b922:	f7ff fd0f 	bl	800b344 <_Balloc>
 800b926:	b930      	cbnz	r0, 800b936 <__mdiff+0x2e>
 800b928:	4b3a      	ldr	r3, [pc, #232]	; (800ba14 <__mdiff+0x10c>)
 800b92a:	4602      	mov	r2, r0
 800b92c:	f240 2137 	movw	r1, #567	; 0x237
 800b930:	4839      	ldr	r0, [pc, #228]	; (800ba18 <__mdiff+0x110>)
 800b932:	f001 fa95 	bl	800ce60 <__assert_func>
 800b936:	2301      	movs	r3, #1
 800b938:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b93c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b940:	bfa4      	itt	ge
 800b942:	4643      	movge	r3, r8
 800b944:	46a0      	movge	r8, r4
 800b946:	4630      	mov	r0, r6
 800b948:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b94c:	bfa6      	itte	ge
 800b94e:	461c      	movge	r4, r3
 800b950:	2500      	movge	r5, #0
 800b952:	2501      	movlt	r5, #1
 800b954:	f7ff fcf6 	bl	800b344 <_Balloc>
 800b958:	b920      	cbnz	r0, 800b964 <__mdiff+0x5c>
 800b95a:	4b2e      	ldr	r3, [pc, #184]	; (800ba14 <__mdiff+0x10c>)
 800b95c:	4602      	mov	r2, r0
 800b95e:	f240 2145 	movw	r1, #581	; 0x245
 800b962:	e7e5      	b.n	800b930 <__mdiff+0x28>
 800b964:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b968:	6926      	ldr	r6, [r4, #16]
 800b96a:	60c5      	str	r5, [r0, #12]
 800b96c:	f104 0914 	add.w	r9, r4, #20
 800b970:	f108 0514 	add.w	r5, r8, #20
 800b974:	f100 0e14 	add.w	lr, r0, #20
 800b978:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b97c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b980:	f108 0210 	add.w	r2, r8, #16
 800b984:	46f2      	mov	sl, lr
 800b986:	2100      	movs	r1, #0
 800b988:	f859 3b04 	ldr.w	r3, [r9], #4
 800b98c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b990:	fa11 f88b 	uxtah	r8, r1, fp
 800b994:	b299      	uxth	r1, r3
 800b996:	0c1b      	lsrs	r3, r3, #16
 800b998:	eba8 0801 	sub.w	r8, r8, r1
 800b99c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b9a0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b9a4:	fa1f f888 	uxth.w	r8, r8
 800b9a8:	1419      	asrs	r1, r3, #16
 800b9aa:	454e      	cmp	r6, r9
 800b9ac:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b9b0:	f84a 3b04 	str.w	r3, [sl], #4
 800b9b4:	d8e8      	bhi.n	800b988 <__mdiff+0x80>
 800b9b6:	1b33      	subs	r3, r6, r4
 800b9b8:	3b15      	subs	r3, #21
 800b9ba:	f023 0303 	bic.w	r3, r3, #3
 800b9be:	3304      	adds	r3, #4
 800b9c0:	3415      	adds	r4, #21
 800b9c2:	42a6      	cmp	r6, r4
 800b9c4:	bf38      	it	cc
 800b9c6:	2304      	movcc	r3, #4
 800b9c8:	441d      	add	r5, r3
 800b9ca:	4473      	add	r3, lr
 800b9cc:	469e      	mov	lr, r3
 800b9ce:	462e      	mov	r6, r5
 800b9d0:	4566      	cmp	r6, ip
 800b9d2:	d30e      	bcc.n	800b9f2 <__mdiff+0xea>
 800b9d4:	f10c 0203 	add.w	r2, ip, #3
 800b9d8:	1b52      	subs	r2, r2, r5
 800b9da:	f022 0203 	bic.w	r2, r2, #3
 800b9de:	3d03      	subs	r5, #3
 800b9e0:	45ac      	cmp	ip, r5
 800b9e2:	bf38      	it	cc
 800b9e4:	2200      	movcc	r2, #0
 800b9e6:	4413      	add	r3, r2
 800b9e8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b9ec:	b17a      	cbz	r2, 800ba0e <__mdiff+0x106>
 800b9ee:	6107      	str	r7, [r0, #16]
 800b9f0:	e7a4      	b.n	800b93c <__mdiff+0x34>
 800b9f2:	f856 8b04 	ldr.w	r8, [r6], #4
 800b9f6:	fa11 f288 	uxtah	r2, r1, r8
 800b9fa:	1414      	asrs	r4, r2, #16
 800b9fc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ba00:	b292      	uxth	r2, r2
 800ba02:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ba06:	f84e 2b04 	str.w	r2, [lr], #4
 800ba0a:	1421      	asrs	r1, r4, #16
 800ba0c:	e7e0      	b.n	800b9d0 <__mdiff+0xc8>
 800ba0e:	3f01      	subs	r7, #1
 800ba10:	e7ea      	b.n	800b9e8 <__mdiff+0xe0>
 800ba12:	bf00      	nop
 800ba14:	0800ef36 	.word	0x0800ef36
 800ba18:	0800ef47 	.word	0x0800ef47

0800ba1c <__ulp>:
 800ba1c:	b082      	sub	sp, #8
 800ba1e:	ed8d 0b00 	vstr	d0, [sp]
 800ba22:	9a01      	ldr	r2, [sp, #4]
 800ba24:	4b0f      	ldr	r3, [pc, #60]	; (800ba64 <__ulp+0x48>)
 800ba26:	4013      	ands	r3, r2
 800ba28:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	dc08      	bgt.n	800ba42 <__ulp+0x26>
 800ba30:	425b      	negs	r3, r3
 800ba32:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800ba36:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ba3a:	da04      	bge.n	800ba46 <__ulp+0x2a>
 800ba3c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ba40:	4113      	asrs	r3, r2
 800ba42:	2200      	movs	r2, #0
 800ba44:	e008      	b.n	800ba58 <__ulp+0x3c>
 800ba46:	f1a2 0314 	sub.w	r3, r2, #20
 800ba4a:	2b1e      	cmp	r3, #30
 800ba4c:	bfda      	itte	le
 800ba4e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800ba52:	40da      	lsrle	r2, r3
 800ba54:	2201      	movgt	r2, #1
 800ba56:	2300      	movs	r3, #0
 800ba58:	4619      	mov	r1, r3
 800ba5a:	4610      	mov	r0, r2
 800ba5c:	ec41 0b10 	vmov	d0, r0, r1
 800ba60:	b002      	add	sp, #8
 800ba62:	4770      	bx	lr
 800ba64:	7ff00000 	.word	0x7ff00000

0800ba68 <__b2d>:
 800ba68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba6c:	6906      	ldr	r6, [r0, #16]
 800ba6e:	f100 0814 	add.w	r8, r0, #20
 800ba72:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ba76:	1f37      	subs	r7, r6, #4
 800ba78:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ba7c:	4610      	mov	r0, r2
 800ba7e:	f7ff fd53 	bl	800b528 <__hi0bits>
 800ba82:	f1c0 0320 	rsb	r3, r0, #32
 800ba86:	280a      	cmp	r0, #10
 800ba88:	600b      	str	r3, [r1, #0]
 800ba8a:	491b      	ldr	r1, [pc, #108]	; (800baf8 <__b2d+0x90>)
 800ba8c:	dc15      	bgt.n	800baba <__b2d+0x52>
 800ba8e:	f1c0 0c0b 	rsb	ip, r0, #11
 800ba92:	fa22 f30c 	lsr.w	r3, r2, ip
 800ba96:	45b8      	cmp	r8, r7
 800ba98:	ea43 0501 	orr.w	r5, r3, r1
 800ba9c:	bf34      	ite	cc
 800ba9e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800baa2:	2300      	movcs	r3, #0
 800baa4:	3015      	adds	r0, #21
 800baa6:	fa02 f000 	lsl.w	r0, r2, r0
 800baaa:	fa23 f30c 	lsr.w	r3, r3, ip
 800baae:	4303      	orrs	r3, r0
 800bab0:	461c      	mov	r4, r3
 800bab2:	ec45 4b10 	vmov	d0, r4, r5
 800bab6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800baba:	45b8      	cmp	r8, r7
 800babc:	bf3a      	itte	cc
 800babe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800bac2:	f1a6 0708 	subcc.w	r7, r6, #8
 800bac6:	2300      	movcs	r3, #0
 800bac8:	380b      	subs	r0, #11
 800baca:	d012      	beq.n	800baf2 <__b2d+0x8a>
 800bacc:	f1c0 0120 	rsb	r1, r0, #32
 800bad0:	fa23 f401 	lsr.w	r4, r3, r1
 800bad4:	4082      	lsls	r2, r0
 800bad6:	4322      	orrs	r2, r4
 800bad8:	4547      	cmp	r7, r8
 800bada:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800bade:	bf8c      	ite	hi
 800bae0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800bae4:	2200      	movls	r2, #0
 800bae6:	4083      	lsls	r3, r0
 800bae8:	40ca      	lsrs	r2, r1
 800baea:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800baee:	4313      	orrs	r3, r2
 800baf0:	e7de      	b.n	800bab0 <__b2d+0x48>
 800baf2:	ea42 0501 	orr.w	r5, r2, r1
 800baf6:	e7db      	b.n	800bab0 <__b2d+0x48>
 800baf8:	3ff00000 	.word	0x3ff00000

0800bafc <__d2b>:
 800bafc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bb00:	460f      	mov	r7, r1
 800bb02:	2101      	movs	r1, #1
 800bb04:	ec59 8b10 	vmov	r8, r9, d0
 800bb08:	4616      	mov	r6, r2
 800bb0a:	f7ff fc1b 	bl	800b344 <_Balloc>
 800bb0e:	4604      	mov	r4, r0
 800bb10:	b930      	cbnz	r0, 800bb20 <__d2b+0x24>
 800bb12:	4602      	mov	r2, r0
 800bb14:	4b24      	ldr	r3, [pc, #144]	; (800bba8 <__d2b+0xac>)
 800bb16:	4825      	ldr	r0, [pc, #148]	; (800bbac <__d2b+0xb0>)
 800bb18:	f240 310f 	movw	r1, #783	; 0x30f
 800bb1c:	f001 f9a0 	bl	800ce60 <__assert_func>
 800bb20:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bb24:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bb28:	bb2d      	cbnz	r5, 800bb76 <__d2b+0x7a>
 800bb2a:	9301      	str	r3, [sp, #4]
 800bb2c:	f1b8 0300 	subs.w	r3, r8, #0
 800bb30:	d026      	beq.n	800bb80 <__d2b+0x84>
 800bb32:	4668      	mov	r0, sp
 800bb34:	9300      	str	r3, [sp, #0]
 800bb36:	f7ff fd17 	bl	800b568 <__lo0bits>
 800bb3a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bb3e:	b1e8      	cbz	r0, 800bb7c <__d2b+0x80>
 800bb40:	f1c0 0320 	rsb	r3, r0, #32
 800bb44:	fa02 f303 	lsl.w	r3, r2, r3
 800bb48:	430b      	orrs	r3, r1
 800bb4a:	40c2      	lsrs	r2, r0
 800bb4c:	6163      	str	r3, [r4, #20]
 800bb4e:	9201      	str	r2, [sp, #4]
 800bb50:	9b01      	ldr	r3, [sp, #4]
 800bb52:	61a3      	str	r3, [r4, #24]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	bf14      	ite	ne
 800bb58:	2202      	movne	r2, #2
 800bb5a:	2201      	moveq	r2, #1
 800bb5c:	6122      	str	r2, [r4, #16]
 800bb5e:	b1bd      	cbz	r5, 800bb90 <__d2b+0x94>
 800bb60:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bb64:	4405      	add	r5, r0
 800bb66:	603d      	str	r5, [r7, #0]
 800bb68:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bb6c:	6030      	str	r0, [r6, #0]
 800bb6e:	4620      	mov	r0, r4
 800bb70:	b003      	add	sp, #12
 800bb72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bb76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bb7a:	e7d6      	b.n	800bb2a <__d2b+0x2e>
 800bb7c:	6161      	str	r1, [r4, #20]
 800bb7e:	e7e7      	b.n	800bb50 <__d2b+0x54>
 800bb80:	a801      	add	r0, sp, #4
 800bb82:	f7ff fcf1 	bl	800b568 <__lo0bits>
 800bb86:	9b01      	ldr	r3, [sp, #4]
 800bb88:	6163      	str	r3, [r4, #20]
 800bb8a:	3020      	adds	r0, #32
 800bb8c:	2201      	movs	r2, #1
 800bb8e:	e7e5      	b.n	800bb5c <__d2b+0x60>
 800bb90:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bb94:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bb98:	6038      	str	r0, [r7, #0]
 800bb9a:	6918      	ldr	r0, [r3, #16]
 800bb9c:	f7ff fcc4 	bl	800b528 <__hi0bits>
 800bba0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bba4:	e7e2      	b.n	800bb6c <__d2b+0x70>
 800bba6:	bf00      	nop
 800bba8:	0800ef36 	.word	0x0800ef36
 800bbac:	0800ef47 	.word	0x0800ef47

0800bbb0 <__ratio>:
 800bbb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbb4:	4688      	mov	r8, r1
 800bbb6:	4669      	mov	r1, sp
 800bbb8:	4681      	mov	r9, r0
 800bbba:	f7ff ff55 	bl	800ba68 <__b2d>
 800bbbe:	a901      	add	r1, sp, #4
 800bbc0:	4640      	mov	r0, r8
 800bbc2:	ec55 4b10 	vmov	r4, r5, d0
 800bbc6:	f7ff ff4f 	bl	800ba68 <__b2d>
 800bbca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bbce:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800bbd2:	eba3 0c02 	sub.w	ip, r3, r2
 800bbd6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bbda:	1a9b      	subs	r3, r3, r2
 800bbdc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800bbe0:	ec51 0b10 	vmov	r0, r1, d0
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	bfd6      	itet	le
 800bbe8:	460a      	movle	r2, r1
 800bbea:	462a      	movgt	r2, r5
 800bbec:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bbf0:	468b      	mov	fp, r1
 800bbf2:	462f      	mov	r7, r5
 800bbf4:	bfd4      	ite	le
 800bbf6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800bbfa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bbfe:	4620      	mov	r0, r4
 800bc00:	ee10 2a10 	vmov	r2, s0
 800bc04:	465b      	mov	r3, fp
 800bc06:	4639      	mov	r1, r7
 800bc08:	f7f4 fe20 	bl	800084c <__aeabi_ddiv>
 800bc0c:	ec41 0b10 	vmov	d0, r0, r1
 800bc10:	b003      	add	sp, #12
 800bc12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bc16 <__copybits>:
 800bc16:	3901      	subs	r1, #1
 800bc18:	b570      	push	{r4, r5, r6, lr}
 800bc1a:	1149      	asrs	r1, r1, #5
 800bc1c:	6914      	ldr	r4, [r2, #16]
 800bc1e:	3101      	adds	r1, #1
 800bc20:	f102 0314 	add.w	r3, r2, #20
 800bc24:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bc28:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bc2c:	1f05      	subs	r5, r0, #4
 800bc2e:	42a3      	cmp	r3, r4
 800bc30:	d30c      	bcc.n	800bc4c <__copybits+0x36>
 800bc32:	1aa3      	subs	r3, r4, r2
 800bc34:	3b11      	subs	r3, #17
 800bc36:	f023 0303 	bic.w	r3, r3, #3
 800bc3a:	3211      	adds	r2, #17
 800bc3c:	42a2      	cmp	r2, r4
 800bc3e:	bf88      	it	hi
 800bc40:	2300      	movhi	r3, #0
 800bc42:	4418      	add	r0, r3
 800bc44:	2300      	movs	r3, #0
 800bc46:	4288      	cmp	r0, r1
 800bc48:	d305      	bcc.n	800bc56 <__copybits+0x40>
 800bc4a:	bd70      	pop	{r4, r5, r6, pc}
 800bc4c:	f853 6b04 	ldr.w	r6, [r3], #4
 800bc50:	f845 6f04 	str.w	r6, [r5, #4]!
 800bc54:	e7eb      	b.n	800bc2e <__copybits+0x18>
 800bc56:	f840 3b04 	str.w	r3, [r0], #4
 800bc5a:	e7f4      	b.n	800bc46 <__copybits+0x30>

0800bc5c <__any_on>:
 800bc5c:	f100 0214 	add.w	r2, r0, #20
 800bc60:	6900      	ldr	r0, [r0, #16]
 800bc62:	114b      	asrs	r3, r1, #5
 800bc64:	4298      	cmp	r0, r3
 800bc66:	b510      	push	{r4, lr}
 800bc68:	db11      	blt.n	800bc8e <__any_on+0x32>
 800bc6a:	dd0a      	ble.n	800bc82 <__any_on+0x26>
 800bc6c:	f011 011f 	ands.w	r1, r1, #31
 800bc70:	d007      	beq.n	800bc82 <__any_on+0x26>
 800bc72:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bc76:	fa24 f001 	lsr.w	r0, r4, r1
 800bc7a:	fa00 f101 	lsl.w	r1, r0, r1
 800bc7e:	428c      	cmp	r4, r1
 800bc80:	d10b      	bne.n	800bc9a <__any_on+0x3e>
 800bc82:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bc86:	4293      	cmp	r3, r2
 800bc88:	d803      	bhi.n	800bc92 <__any_on+0x36>
 800bc8a:	2000      	movs	r0, #0
 800bc8c:	bd10      	pop	{r4, pc}
 800bc8e:	4603      	mov	r3, r0
 800bc90:	e7f7      	b.n	800bc82 <__any_on+0x26>
 800bc92:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bc96:	2900      	cmp	r1, #0
 800bc98:	d0f5      	beq.n	800bc86 <__any_on+0x2a>
 800bc9a:	2001      	movs	r0, #1
 800bc9c:	e7f6      	b.n	800bc8c <__any_on+0x30>

0800bc9e <sulp>:
 800bc9e:	b570      	push	{r4, r5, r6, lr}
 800bca0:	4604      	mov	r4, r0
 800bca2:	460d      	mov	r5, r1
 800bca4:	ec45 4b10 	vmov	d0, r4, r5
 800bca8:	4616      	mov	r6, r2
 800bcaa:	f7ff feb7 	bl	800ba1c <__ulp>
 800bcae:	ec51 0b10 	vmov	r0, r1, d0
 800bcb2:	b17e      	cbz	r6, 800bcd4 <sulp+0x36>
 800bcb4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bcb8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	dd09      	ble.n	800bcd4 <sulp+0x36>
 800bcc0:	051b      	lsls	r3, r3, #20
 800bcc2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800bcc6:	2400      	movs	r4, #0
 800bcc8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800bccc:	4622      	mov	r2, r4
 800bcce:	462b      	mov	r3, r5
 800bcd0:	f7f4 fc92 	bl	80005f8 <__aeabi_dmul>
 800bcd4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bcd8 <_strtod_l>:
 800bcd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcdc:	ed2d 8b02 	vpush	{d8}
 800bce0:	b09b      	sub	sp, #108	; 0x6c
 800bce2:	4604      	mov	r4, r0
 800bce4:	9213      	str	r2, [sp, #76]	; 0x4c
 800bce6:	2200      	movs	r2, #0
 800bce8:	9216      	str	r2, [sp, #88]	; 0x58
 800bcea:	460d      	mov	r5, r1
 800bcec:	f04f 0800 	mov.w	r8, #0
 800bcf0:	f04f 0900 	mov.w	r9, #0
 800bcf4:	460a      	mov	r2, r1
 800bcf6:	9215      	str	r2, [sp, #84]	; 0x54
 800bcf8:	7811      	ldrb	r1, [r2, #0]
 800bcfa:	292b      	cmp	r1, #43	; 0x2b
 800bcfc:	d04c      	beq.n	800bd98 <_strtod_l+0xc0>
 800bcfe:	d83a      	bhi.n	800bd76 <_strtod_l+0x9e>
 800bd00:	290d      	cmp	r1, #13
 800bd02:	d834      	bhi.n	800bd6e <_strtod_l+0x96>
 800bd04:	2908      	cmp	r1, #8
 800bd06:	d834      	bhi.n	800bd72 <_strtod_l+0x9a>
 800bd08:	2900      	cmp	r1, #0
 800bd0a:	d03d      	beq.n	800bd88 <_strtod_l+0xb0>
 800bd0c:	2200      	movs	r2, #0
 800bd0e:	920a      	str	r2, [sp, #40]	; 0x28
 800bd10:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800bd12:	7832      	ldrb	r2, [r6, #0]
 800bd14:	2a30      	cmp	r2, #48	; 0x30
 800bd16:	f040 80b4 	bne.w	800be82 <_strtod_l+0x1aa>
 800bd1a:	7872      	ldrb	r2, [r6, #1]
 800bd1c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800bd20:	2a58      	cmp	r2, #88	; 0x58
 800bd22:	d170      	bne.n	800be06 <_strtod_l+0x12e>
 800bd24:	9302      	str	r3, [sp, #8]
 800bd26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd28:	9301      	str	r3, [sp, #4]
 800bd2a:	ab16      	add	r3, sp, #88	; 0x58
 800bd2c:	9300      	str	r3, [sp, #0]
 800bd2e:	4a8e      	ldr	r2, [pc, #568]	; (800bf68 <_strtod_l+0x290>)
 800bd30:	ab17      	add	r3, sp, #92	; 0x5c
 800bd32:	a915      	add	r1, sp, #84	; 0x54
 800bd34:	4620      	mov	r0, r4
 800bd36:	f001 f92f 	bl	800cf98 <__gethex>
 800bd3a:	f010 070f 	ands.w	r7, r0, #15
 800bd3e:	4605      	mov	r5, r0
 800bd40:	d005      	beq.n	800bd4e <_strtod_l+0x76>
 800bd42:	2f06      	cmp	r7, #6
 800bd44:	d12a      	bne.n	800bd9c <_strtod_l+0xc4>
 800bd46:	3601      	adds	r6, #1
 800bd48:	2300      	movs	r3, #0
 800bd4a:	9615      	str	r6, [sp, #84]	; 0x54
 800bd4c:	930a      	str	r3, [sp, #40]	; 0x28
 800bd4e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	f040 857f 	bne.w	800c854 <_strtod_l+0xb7c>
 800bd56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd58:	b1db      	cbz	r3, 800bd92 <_strtod_l+0xba>
 800bd5a:	4642      	mov	r2, r8
 800bd5c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800bd60:	ec43 2b10 	vmov	d0, r2, r3
 800bd64:	b01b      	add	sp, #108	; 0x6c
 800bd66:	ecbd 8b02 	vpop	{d8}
 800bd6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd6e:	2920      	cmp	r1, #32
 800bd70:	d1cc      	bne.n	800bd0c <_strtod_l+0x34>
 800bd72:	3201      	adds	r2, #1
 800bd74:	e7bf      	b.n	800bcf6 <_strtod_l+0x1e>
 800bd76:	292d      	cmp	r1, #45	; 0x2d
 800bd78:	d1c8      	bne.n	800bd0c <_strtod_l+0x34>
 800bd7a:	2101      	movs	r1, #1
 800bd7c:	910a      	str	r1, [sp, #40]	; 0x28
 800bd7e:	1c51      	adds	r1, r2, #1
 800bd80:	9115      	str	r1, [sp, #84]	; 0x54
 800bd82:	7852      	ldrb	r2, [r2, #1]
 800bd84:	2a00      	cmp	r2, #0
 800bd86:	d1c3      	bne.n	800bd10 <_strtod_l+0x38>
 800bd88:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bd8a:	9515      	str	r5, [sp, #84]	; 0x54
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	f040 855f 	bne.w	800c850 <_strtod_l+0xb78>
 800bd92:	4642      	mov	r2, r8
 800bd94:	464b      	mov	r3, r9
 800bd96:	e7e3      	b.n	800bd60 <_strtod_l+0x88>
 800bd98:	2100      	movs	r1, #0
 800bd9a:	e7ef      	b.n	800bd7c <_strtod_l+0xa4>
 800bd9c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bd9e:	b13a      	cbz	r2, 800bdb0 <_strtod_l+0xd8>
 800bda0:	2135      	movs	r1, #53	; 0x35
 800bda2:	a818      	add	r0, sp, #96	; 0x60
 800bda4:	f7ff ff37 	bl	800bc16 <__copybits>
 800bda8:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bdaa:	4620      	mov	r0, r4
 800bdac:	f7ff fb0a 	bl	800b3c4 <_Bfree>
 800bdb0:	3f01      	subs	r7, #1
 800bdb2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bdb4:	2f04      	cmp	r7, #4
 800bdb6:	d806      	bhi.n	800bdc6 <_strtod_l+0xee>
 800bdb8:	e8df f007 	tbb	[pc, r7]
 800bdbc:	201d0314 	.word	0x201d0314
 800bdc0:	14          	.byte	0x14
 800bdc1:	00          	.byte	0x00
 800bdc2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800bdc6:	05e9      	lsls	r1, r5, #23
 800bdc8:	bf48      	it	mi
 800bdca:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800bdce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bdd2:	0d1b      	lsrs	r3, r3, #20
 800bdd4:	051b      	lsls	r3, r3, #20
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d1b9      	bne.n	800bd4e <_strtod_l+0x76>
 800bdda:	f7fe faf5 	bl	800a3c8 <__errno>
 800bdde:	2322      	movs	r3, #34	; 0x22
 800bde0:	6003      	str	r3, [r0, #0]
 800bde2:	e7b4      	b.n	800bd4e <_strtod_l+0x76>
 800bde4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800bde8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800bdec:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800bdf0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800bdf4:	e7e7      	b.n	800bdc6 <_strtod_l+0xee>
 800bdf6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800bf70 <_strtod_l+0x298>
 800bdfa:	e7e4      	b.n	800bdc6 <_strtod_l+0xee>
 800bdfc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800be00:	f04f 38ff 	mov.w	r8, #4294967295
 800be04:	e7df      	b.n	800bdc6 <_strtod_l+0xee>
 800be06:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800be08:	1c5a      	adds	r2, r3, #1
 800be0a:	9215      	str	r2, [sp, #84]	; 0x54
 800be0c:	785b      	ldrb	r3, [r3, #1]
 800be0e:	2b30      	cmp	r3, #48	; 0x30
 800be10:	d0f9      	beq.n	800be06 <_strtod_l+0x12e>
 800be12:	2b00      	cmp	r3, #0
 800be14:	d09b      	beq.n	800bd4e <_strtod_l+0x76>
 800be16:	2301      	movs	r3, #1
 800be18:	f04f 0a00 	mov.w	sl, #0
 800be1c:	9304      	str	r3, [sp, #16]
 800be1e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800be20:	930b      	str	r3, [sp, #44]	; 0x2c
 800be22:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800be26:	46d3      	mov	fp, sl
 800be28:	220a      	movs	r2, #10
 800be2a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800be2c:	7806      	ldrb	r6, [r0, #0]
 800be2e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800be32:	b2d9      	uxtb	r1, r3
 800be34:	2909      	cmp	r1, #9
 800be36:	d926      	bls.n	800be86 <_strtod_l+0x1ae>
 800be38:	494c      	ldr	r1, [pc, #304]	; (800bf6c <_strtod_l+0x294>)
 800be3a:	2201      	movs	r2, #1
 800be3c:	f000 ffe6 	bl	800ce0c <strncmp>
 800be40:	2800      	cmp	r0, #0
 800be42:	d030      	beq.n	800bea6 <_strtod_l+0x1ce>
 800be44:	2000      	movs	r0, #0
 800be46:	4632      	mov	r2, r6
 800be48:	9005      	str	r0, [sp, #20]
 800be4a:	465e      	mov	r6, fp
 800be4c:	4603      	mov	r3, r0
 800be4e:	2a65      	cmp	r2, #101	; 0x65
 800be50:	d001      	beq.n	800be56 <_strtod_l+0x17e>
 800be52:	2a45      	cmp	r2, #69	; 0x45
 800be54:	d113      	bne.n	800be7e <_strtod_l+0x1a6>
 800be56:	b91e      	cbnz	r6, 800be60 <_strtod_l+0x188>
 800be58:	9a04      	ldr	r2, [sp, #16]
 800be5a:	4302      	orrs	r2, r0
 800be5c:	d094      	beq.n	800bd88 <_strtod_l+0xb0>
 800be5e:	2600      	movs	r6, #0
 800be60:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800be62:	1c6a      	adds	r2, r5, #1
 800be64:	9215      	str	r2, [sp, #84]	; 0x54
 800be66:	786a      	ldrb	r2, [r5, #1]
 800be68:	2a2b      	cmp	r2, #43	; 0x2b
 800be6a:	d074      	beq.n	800bf56 <_strtod_l+0x27e>
 800be6c:	2a2d      	cmp	r2, #45	; 0x2d
 800be6e:	d078      	beq.n	800bf62 <_strtod_l+0x28a>
 800be70:	f04f 0c00 	mov.w	ip, #0
 800be74:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800be78:	2909      	cmp	r1, #9
 800be7a:	d97f      	bls.n	800bf7c <_strtod_l+0x2a4>
 800be7c:	9515      	str	r5, [sp, #84]	; 0x54
 800be7e:	2700      	movs	r7, #0
 800be80:	e09e      	b.n	800bfc0 <_strtod_l+0x2e8>
 800be82:	2300      	movs	r3, #0
 800be84:	e7c8      	b.n	800be18 <_strtod_l+0x140>
 800be86:	f1bb 0f08 	cmp.w	fp, #8
 800be8a:	bfd8      	it	le
 800be8c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800be8e:	f100 0001 	add.w	r0, r0, #1
 800be92:	bfda      	itte	le
 800be94:	fb02 3301 	mlale	r3, r2, r1, r3
 800be98:	9309      	strle	r3, [sp, #36]	; 0x24
 800be9a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800be9e:	f10b 0b01 	add.w	fp, fp, #1
 800bea2:	9015      	str	r0, [sp, #84]	; 0x54
 800bea4:	e7c1      	b.n	800be2a <_strtod_l+0x152>
 800bea6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bea8:	1c5a      	adds	r2, r3, #1
 800beaa:	9215      	str	r2, [sp, #84]	; 0x54
 800beac:	785a      	ldrb	r2, [r3, #1]
 800beae:	f1bb 0f00 	cmp.w	fp, #0
 800beb2:	d037      	beq.n	800bf24 <_strtod_l+0x24c>
 800beb4:	9005      	str	r0, [sp, #20]
 800beb6:	465e      	mov	r6, fp
 800beb8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800bebc:	2b09      	cmp	r3, #9
 800bebe:	d912      	bls.n	800bee6 <_strtod_l+0x20e>
 800bec0:	2301      	movs	r3, #1
 800bec2:	e7c4      	b.n	800be4e <_strtod_l+0x176>
 800bec4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bec6:	1c5a      	adds	r2, r3, #1
 800bec8:	9215      	str	r2, [sp, #84]	; 0x54
 800beca:	785a      	ldrb	r2, [r3, #1]
 800becc:	3001      	adds	r0, #1
 800bece:	2a30      	cmp	r2, #48	; 0x30
 800bed0:	d0f8      	beq.n	800bec4 <_strtod_l+0x1ec>
 800bed2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800bed6:	2b08      	cmp	r3, #8
 800bed8:	f200 84c1 	bhi.w	800c85e <_strtod_l+0xb86>
 800bedc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bede:	9005      	str	r0, [sp, #20]
 800bee0:	2000      	movs	r0, #0
 800bee2:	930b      	str	r3, [sp, #44]	; 0x2c
 800bee4:	4606      	mov	r6, r0
 800bee6:	3a30      	subs	r2, #48	; 0x30
 800bee8:	f100 0301 	add.w	r3, r0, #1
 800beec:	d014      	beq.n	800bf18 <_strtod_l+0x240>
 800beee:	9905      	ldr	r1, [sp, #20]
 800bef0:	4419      	add	r1, r3
 800bef2:	9105      	str	r1, [sp, #20]
 800bef4:	4633      	mov	r3, r6
 800bef6:	eb00 0c06 	add.w	ip, r0, r6
 800befa:	210a      	movs	r1, #10
 800befc:	4563      	cmp	r3, ip
 800befe:	d113      	bne.n	800bf28 <_strtod_l+0x250>
 800bf00:	1833      	adds	r3, r6, r0
 800bf02:	2b08      	cmp	r3, #8
 800bf04:	f106 0601 	add.w	r6, r6, #1
 800bf08:	4406      	add	r6, r0
 800bf0a:	dc1a      	bgt.n	800bf42 <_strtod_l+0x26a>
 800bf0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bf0e:	230a      	movs	r3, #10
 800bf10:	fb03 2301 	mla	r3, r3, r1, r2
 800bf14:	9309      	str	r3, [sp, #36]	; 0x24
 800bf16:	2300      	movs	r3, #0
 800bf18:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800bf1a:	1c51      	adds	r1, r2, #1
 800bf1c:	9115      	str	r1, [sp, #84]	; 0x54
 800bf1e:	7852      	ldrb	r2, [r2, #1]
 800bf20:	4618      	mov	r0, r3
 800bf22:	e7c9      	b.n	800beb8 <_strtod_l+0x1e0>
 800bf24:	4658      	mov	r0, fp
 800bf26:	e7d2      	b.n	800bece <_strtod_l+0x1f6>
 800bf28:	2b08      	cmp	r3, #8
 800bf2a:	f103 0301 	add.w	r3, r3, #1
 800bf2e:	dc03      	bgt.n	800bf38 <_strtod_l+0x260>
 800bf30:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800bf32:	434f      	muls	r7, r1
 800bf34:	9709      	str	r7, [sp, #36]	; 0x24
 800bf36:	e7e1      	b.n	800befc <_strtod_l+0x224>
 800bf38:	2b10      	cmp	r3, #16
 800bf3a:	bfd8      	it	le
 800bf3c:	fb01 fa0a 	mulle.w	sl, r1, sl
 800bf40:	e7dc      	b.n	800befc <_strtod_l+0x224>
 800bf42:	2e10      	cmp	r6, #16
 800bf44:	bfdc      	itt	le
 800bf46:	230a      	movle	r3, #10
 800bf48:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800bf4c:	e7e3      	b.n	800bf16 <_strtod_l+0x23e>
 800bf4e:	2300      	movs	r3, #0
 800bf50:	9305      	str	r3, [sp, #20]
 800bf52:	2301      	movs	r3, #1
 800bf54:	e780      	b.n	800be58 <_strtod_l+0x180>
 800bf56:	f04f 0c00 	mov.w	ip, #0
 800bf5a:	1caa      	adds	r2, r5, #2
 800bf5c:	9215      	str	r2, [sp, #84]	; 0x54
 800bf5e:	78aa      	ldrb	r2, [r5, #2]
 800bf60:	e788      	b.n	800be74 <_strtod_l+0x19c>
 800bf62:	f04f 0c01 	mov.w	ip, #1
 800bf66:	e7f8      	b.n	800bf5a <_strtod_l+0x282>
 800bf68:	0800f0a0 	.word	0x0800f0a0
 800bf6c:	0800f09c 	.word	0x0800f09c
 800bf70:	7ff00000 	.word	0x7ff00000
 800bf74:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800bf76:	1c51      	adds	r1, r2, #1
 800bf78:	9115      	str	r1, [sp, #84]	; 0x54
 800bf7a:	7852      	ldrb	r2, [r2, #1]
 800bf7c:	2a30      	cmp	r2, #48	; 0x30
 800bf7e:	d0f9      	beq.n	800bf74 <_strtod_l+0x29c>
 800bf80:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800bf84:	2908      	cmp	r1, #8
 800bf86:	f63f af7a 	bhi.w	800be7e <_strtod_l+0x1a6>
 800bf8a:	3a30      	subs	r2, #48	; 0x30
 800bf8c:	9208      	str	r2, [sp, #32]
 800bf8e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800bf90:	920c      	str	r2, [sp, #48]	; 0x30
 800bf92:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800bf94:	1c57      	adds	r7, r2, #1
 800bf96:	9715      	str	r7, [sp, #84]	; 0x54
 800bf98:	7852      	ldrb	r2, [r2, #1]
 800bf9a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800bf9e:	f1be 0f09 	cmp.w	lr, #9
 800bfa2:	d938      	bls.n	800c016 <_strtod_l+0x33e>
 800bfa4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bfa6:	1a7f      	subs	r7, r7, r1
 800bfa8:	2f08      	cmp	r7, #8
 800bfaa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800bfae:	dc03      	bgt.n	800bfb8 <_strtod_l+0x2e0>
 800bfb0:	9908      	ldr	r1, [sp, #32]
 800bfb2:	428f      	cmp	r7, r1
 800bfb4:	bfa8      	it	ge
 800bfb6:	460f      	movge	r7, r1
 800bfb8:	f1bc 0f00 	cmp.w	ip, #0
 800bfbc:	d000      	beq.n	800bfc0 <_strtod_l+0x2e8>
 800bfbe:	427f      	negs	r7, r7
 800bfc0:	2e00      	cmp	r6, #0
 800bfc2:	d14f      	bne.n	800c064 <_strtod_l+0x38c>
 800bfc4:	9904      	ldr	r1, [sp, #16]
 800bfc6:	4301      	orrs	r1, r0
 800bfc8:	f47f aec1 	bne.w	800bd4e <_strtod_l+0x76>
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	f47f aedb 	bne.w	800bd88 <_strtod_l+0xb0>
 800bfd2:	2a69      	cmp	r2, #105	; 0x69
 800bfd4:	d029      	beq.n	800c02a <_strtod_l+0x352>
 800bfd6:	dc26      	bgt.n	800c026 <_strtod_l+0x34e>
 800bfd8:	2a49      	cmp	r2, #73	; 0x49
 800bfda:	d026      	beq.n	800c02a <_strtod_l+0x352>
 800bfdc:	2a4e      	cmp	r2, #78	; 0x4e
 800bfde:	f47f aed3 	bne.w	800bd88 <_strtod_l+0xb0>
 800bfe2:	499b      	ldr	r1, [pc, #620]	; (800c250 <_strtod_l+0x578>)
 800bfe4:	a815      	add	r0, sp, #84	; 0x54
 800bfe6:	f001 fa17 	bl	800d418 <__match>
 800bfea:	2800      	cmp	r0, #0
 800bfec:	f43f aecc 	beq.w	800bd88 <_strtod_l+0xb0>
 800bff0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bff2:	781b      	ldrb	r3, [r3, #0]
 800bff4:	2b28      	cmp	r3, #40	; 0x28
 800bff6:	d12f      	bne.n	800c058 <_strtod_l+0x380>
 800bff8:	4996      	ldr	r1, [pc, #600]	; (800c254 <_strtod_l+0x57c>)
 800bffa:	aa18      	add	r2, sp, #96	; 0x60
 800bffc:	a815      	add	r0, sp, #84	; 0x54
 800bffe:	f001 fa1f 	bl	800d440 <__hexnan>
 800c002:	2805      	cmp	r0, #5
 800c004:	d128      	bne.n	800c058 <_strtod_l+0x380>
 800c006:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c008:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c00c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800c010:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800c014:	e69b      	b.n	800bd4e <_strtod_l+0x76>
 800c016:	9f08      	ldr	r7, [sp, #32]
 800c018:	210a      	movs	r1, #10
 800c01a:	fb01 2107 	mla	r1, r1, r7, r2
 800c01e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800c022:	9208      	str	r2, [sp, #32]
 800c024:	e7b5      	b.n	800bf92 <_strtod_l+0x2ba>
 800c026:	2a6e      	cmp	r2, #110	; 0x6e
 800c028:	e7d9      	b.n	800bfde <_strtod_l+0x306>
 800c02a:	498b      	ldr	r1, [pc, #556]	; (800c258 <_strtod_l+0x580>)
 800c02c:	a815      	add	r0, sp, #84	; 0x54
 800c02e:	f001 f9f3 	bl	800d418 <__match>
 800c032:	2800      	cmp	r0, #0
 800c034:	f43f aea8 	beq.w	800bd88 <_strtod_l+0xb0>
 800c038:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c03a:	4988      	ldr	r1, [pc, #544]	; (800c25c <_strtod_l+0x584>)
 800c03c:	3b01      	subs	r3, #1
 800c03e:	a815      	add	r0, sp, #84	; 0x54
 800c040:	9315      	str	r3, [sp, #84]	; 0x54
 800c042:	f001 f9e9 	bl	800d418 <__match>
 800c046:	b910      	cbnz	r0, 800c04e <_strtod_l+0x376>
 800c048:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c04a:	3301      	adds	r3, #1
 800c04c:	9315      	str	r3, [sp, #84]	; 0x54
 800c04e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800c26c <_strtod_l+0x594>
 800c052:	f04f 0800 	mov.w	r8, #0
 800c056:	e67a      	b.n	800bd4e <_strtod_l+0x76>
 800c058:	4881      	ldr	r0, [pc, #516]	; (800c260 <_strtod_l+0x588>)
 800c05a:	f000 fef9 	bl	800ce50 <nan>
 800c05e:	ec59 8b10 	vmov	r8, r9, d0
 800c062:	e674      	b.n	800bd4e <_strtod_l+0x76>
 800c064:	9b05      	ldr	r3, [sp, #20]
 800c066:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c068:	1afb      	subs	r3, r7, r3
 800c06a:	f1bb 0f00 	cmp.w	fp, #0
 800c06e:	bf08      	it	eq
 800c070:	46b3      	moveq	fp, r6
 800c072:	2e10      	cmp	r6, #16
 800c074:	9308      	str	r3, [sp, #32]
 800c076:	4635      	mov	r5, r6
 800c078:	bfa8      	it	ge
 800c07a:	2510      	movge	r5, #16
 800c07c:	f7f4 fa42 	bl	8000504 <__aeabi_ui2d>
 800c080:	2e09      	cmp	r6, #9
 800c082:	4680      	mov	r8, r0
 800c084:	4689      	mov	r9, r1
 800c086:	dd13      	ble.n	800c0b0 <_strtod_l+0x3d8>
 800c088:	4b76      	ldr	r3, [pc, #472]	; (800c264 <_strtod_l+0x58c>)
 800c08a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800c08e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c092:	f7f4 fab1 	bl	80005f8 <__aeabi_dmul>
 800c096:	4680      	mov	r8, r0
 800c098:	4650      	mov	r0, sl
 800c09a:	4689      	mov	r9, r1
 800c09c:	f7f4 fa32 	bl	8000504 <__aeabi_ui2d>
 800c0a0:	4602      	mov	r2, r0
 800c0a2:	460b      	mov	r3, r1
 800c0a4:	4640      	mov	r0, r8
 800c0a6:	4649      	mov	r1, r9
 800c0a8:	f7f4 f8f0 	bl	800028c <__adddf3>
 800c0ac:	4680      	mov	r8, r0
 800c0ae:	4689      	mov	r9, r1
 800c0b0:	2e0f      	cmp	r6, #15
 800c0b2:	dc38      	bgt.n	800c126 <_strtod_l+0x44e>
 800c0b4:	9b08      	ldr	r3, [sp, #32]
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	f43f ae49 	beq.w	800bd4e <_strtod_l+0x76>
 800c0bc:	dd24      	ble.n	800c108 <_strtod_l+0x430>
 800c0be:	2b16      	cmp	r3, #22
 800c0c0:	dc0b      	bgt.n	800c0da <_strtod_l+0x402>
 800c0c2:	4968      	ldr	r1, [pc, #416]	; (800c264 <_strtod_l+0x58c>)
 800c0c4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c0c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c0cc:	4642      	mov	r2, r8
 800c0ce:	464b      	mov	r3, r9
 800c0d0:	f7f4 fa92 	bl	80005f8 <__aeabi_dmul>
 800c0d4:	4680      	mov	r8, r0
 800c0d6:	4689      	mov	r9, r1
 800c0d8:	e639      	b.n	800bd4e <_strtod_l+0x76>
 800c0da:	9a08      	ldr	r2, [sp, #32]
 800c0dc:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800c0e0:	4293      	cmp	r3, r2
 800c0e2:	db20      	blt.n	800c126 <_strtod_l+0x44e>
 800c0e4:	4c5f      	ldr	r4, [pc, #380]	; (800c264 <_strtod_l+0x58c>)
 800c0e6:	f1c6 060f 	rsb	r6, r6, #15
 800c0ea:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800c0ee:	4642      	mov	r2, r8
 800c0f0:	464b      	mov	r3, r9
 800c0f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c0f6:	f7f4 fa7f 	bl	80005f8 <__aeabi_dmul>
 800c0fa:	9b08      	ldr	r3, [sp, #32]
 800c0fc:	1b9e      	subs	r6, r3, r6
 800c0fe:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800c102:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c106:	e7e3      	b.n	800c0d0 <_strtod_l+0x3f8>
 800c108:	9b08      	ldr	r3, [sp, #32]
 800c10a:	3316      	adds	r3, #22
 800c10c:	db0b      	blt.n	800c126 <_strtod_l+0x44e>
 800c10e:	9b05      	ldr	r3, [sp, #20]
 800c110:	1bdf      	subs	r7, r3, r7
 800c112:	4b54      	ldr	r3, [pc, #336]	; (800c264 <_strtod_l+0x58c>)
 800c114:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800c118:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c11c:	4640      	mov	r0, r8
 800c11e:	4649      	mov	r1, r9
 800c120:	f7f4 fb94 	bl	800084c <__aeabi_ddiv>
 800c124:	e7d6      	b.n	800c0d4 <_strtod_l+0x3fc>
 800c126:	9b08      	ldr	r3, [sp, #32]
 800c128:	1b75      	subs	r5, r6, r5
 800c12a:	441d      	add	r5, r3
 800c12c:	2d00      	cmp	r5, #0
 800c12e:	dd70      	ble.n	800c212 <_strtod_l+0x53a>
 800c130:	f015 030f 	ands.w	r3, r5, #15
 800c134:	d00a      	beq.n	800c14c <_strtod_l+0x474>
 800c136:	494b      	ldr	r1, [pc, #300]	; (800c264 <_strtod_l+0x58c>)
 800c138:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c13c:	4642      	mov	r2, r8
 800c13e:	464b      	mov	r3, r9
 800c140:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c144:	f7f4 fa58 	bl	80005f8 <__aeabi_dmul>
 800c148:	4680      	mov	r8, r0
 800c14a:	4689      	mov	r9, r1
 800c14c:	f035 050f 	bics.w	r5, r5, #15
 800c150:	d04d      	beq.n	800c1ee <_strtod_l+0x516>
 800c152:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800c156:	dd22      	ble.n	800c19e <_strtod_l+0x4c6>
 800c158:	2500      	movs	r5, #0
 800c15a:	46ab      	mov	fp, r5
 800c15c:	9509      	str	r5, [sp, #36]	; 0x24
 800c15e:	9505      	str	r5, [sp, #20]
 800c160:	2322      	movs	r3, #34	; 0x22
 800c162:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800c26c <_strtod_l+0x594>
 800c166:	6023      	str	r3, [r4, #0]
 800c168:	f04f 0800 	mov.w	r8, #0
 800c16c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c16e:	2b00      	cmp	r3, #0
 800c170:	f43f aded 	beq.w	800bd4e <_strtod_l+0x76>
 800c174:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c176:	4620      	mov	r0, r4
 800c178:	f7ff f924 	bl	800b3c4 <_Bfree>
 800c17c:	9905      	ldr	r1, [sp, #20]
 800c17e:	4620      	mov	r0, r4
 800c180:	f7ff f920 	bl	800b3c4 <_Bfree>
 800c184:	4659      	mov	r1, fp
 800c186:	4620      	mov	r0, r4
 800c188:	f7ff f91c 	bl	800b3c4 <_Bfree>
 800c18c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c18e:	4620      	mov	r0, r4
 800c190:	f7ff f918 	bl	800b3c4 <_Bfree>
 800c194:	4629      	mov	r1, r5
 800c196:	4620      	mov	r0, r4
 800c198:	f7ff f914 	bl	800b3c4 <_Bfree>
 800c19c:	e5d7      	b.n	800bd4e <_strtod_l+0x76>
 800c19e:	4b32      	ldr	r3, [pc, #200]	; (800c268 <_strtod_l+0x590>)
 800c1a0:	9304      	str	r3, [sp, #16]
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	112d      	asrs	r5, r5, #4
 800c1a6:	4640      	mov	r0, r8
 800c1a8:	4649      	mov	r1, r9
 800c1aa:	469a      	mov	sl, r3
 800c1ac:	2d01      	cmp	r5, #1
 800c1ae:	dc21      	bgt.n	800c1f4 <_strtod_l+0x51c>
 800c1b0:	b10b      	cbz	r3, 800c1b6 <_strtod_l+0x4de>
 800c1b2:	4680      	mov	r8, r0
 800c1b4:	4689      	mov	r9, r1
 800c1b6:	492c      	ldr	r1, [pc, #176]	; (800c268 <_strtod_l+0x590>)
 800c1b8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800c1bc:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800c1c0:	4642      	mov	r2, r8
 800c1c2:	464b      	mov	r3, r9
 800c1c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c1c8:	f7f4 fa16 	bl	80005f8 <__aeabi_dmul>
 800c1cc:	4b27      	ldr	r3, [pc, #156]	; (800c26c <_strtod_l+0x594>)
 800c1ce:	460a      	mov	r2, r1
 800c1d0:	400b      	ands	r3, r1
 800c1d2:	4927      	ldr	r1, [pc, #156]	; (800c270 <_strtod_l+0x598>)
 800c1d4:	428b      	cmp	r3, r1
 800c1d6:	4680      	mov	r8, r0
 800c1d8:	d8be      	bhi.n	800c158 <_strtod_l+0x480>
 800c1da:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c1de:	428b      	cmp	r3, r1
 800c1e0:	bf86      	itte	hi
 800c1e2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800c274 <_strtod_l+0x59c>
 800c1e6:	f04f 38ff 	movhi.w	r8, #4294967295
 800c1ea:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800c1ee:	2300      	movs	r3, #0
 800c1f0:	9304      	str	r3, [sp, #16]
 800c1f2:	e07b      	b.n	800c2ec <_strtod_l+0x614>
 800c1f4:	07ea      	lsls	r2, r5, #31
 800c1f6:	d505      	bpl.n	800c204 <_strtod_l+0x52c>
 800c1f8:	9b04      	ldr	r3, [sp, #16]
 800c1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1fe:	f7f4 f9fb 	bl	80005f8 <__aeabi_dmul>
 800c202:	2301      	movs	r3, #1
 800c204:	9a04      	ldr	r2, [sp, #16]
 800c206:	3208      	adds	r2, #8
 800c208:	f10a 0a01 	add.w	sl, sl, #1
 800c20c:	106d      	asrs	r5, r5, #1
 800c20e:	9204      	str	r2, [sp, #16]
 800c210:	e7cc      	b.n	800c1ac <_strtod_l+0x4d4>
 800c212:	d0ec      	beq.n	800c1ee <_strtod_l+0x516>
 800c214:	426d      	negs	r5, r5
 800c216:	f015 020f 	ands.w	r2, r5, #15
 800c21a:	d00a      	beq.n	800c232 <_strtod_l+0x55a>
 800c21c:	4b11      	ldr	r3, [pc, #68]	; (800c264 <_strtod_l+0x58c>)
 800c21e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c222:	4640      	mov	r0, r8
 800c224:	4649      	mov	r1, r9
 800c226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c22a:	f7f4 fb0f 	bl	800084c <__aeabi_ddiv>
 800c22e:	4680      	mov	r8, r0
 800c230:	4689      	mov	r9, r1
 800c232:	112d      	asrs	r5, r5, #4
 800c234:	d0db      	beq.n	800c1ee <_strtod_l+0x516>
 800c236:	2d1f      	cmp	r5, #31
 800c238:	dd1e      	ble.n	800c278 <_strtod_l+0x5a0>
 800c23a:	2500      	movs	r5, #0
 800c23c:	46ab      	mov	fp, r5
 800c23e:	9509      	str	r5, [sp, #36]	; 0x24
 800c240:	9505      	str	r5, [sp, #20]
 800c242:	2322      	movs	r3, #34	; 0x22
 800c244:	f04f 0800 	mov.w	r8, #0
 800c248:	f04f 0900 	mov.w	r9, #0
 800c24c:	6023      	str	r3, [r4, #0]
 800c24e:	e78d      	b.n	800c16c <_strtod_l+0x494>
 800c250:	0800ee8e 	.word	0x0800ee8e
 800c254:	0800f0b4 	.word	0x0800f0b4
 800c258:	0800ee86 	.word	0x0800ee86
 800c25c:	0800eebd 	.word	0x0800eebd
 800c260:	0800f144 	.word	0x0800f144
 800c264:	0800efc8 	.word	0x0800efc8
 800c268:	0800efa0 	.word	0x0800efa0
 800c26c:	7ff00000 	.word	0x7ff00000
 800c270:	7ca00000 	.word	0x7ca00000
 800c274:	7fefffff 	.word	0x7fefffff
 800c278:	f015 0310 	ands.w	r3, r5, #16
 800c27c:	bf18      	it	ne
 800c27e:	236a      	movne	r3, #106	; 0x6a
 800c280:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800c624 <_strtod_l+0x94c>
 800c284:	9304      	str	r3, [sp, #16]
 800c286:	4640      	mov	r0, r8
 800c288:	4649      	mov	r1, r9
 800c28a:	2300      	movs	r3, #0
 800c28c:	07ea      	lsls	r2, r5, #31
 800c28e:	d504      	bpl.n	800c29a <_strtod_l+0x5c2>
 800c290:	e9da 2300 	ldrd	r2, r3, [sl]
 800c294:	f7f4 f9b0 	bl	80005f8 <__aeabi_dmul>
 800c298:	2301      	movs	r3, #1
 800c29a:	106d      	asrs	r5, r5, #1
 800c29c:	f10a 0a08 	add.w	sl, sl, #8
 800c2a0:	d1f4      	bne.n	800c28c <_strtod_l+0x5b4>
 800c2a2:	b10b      	cbz	r3, 800c2a8 <_strtod_l+0x5d0>
 800c2a4:	4680      	mov	r8, r0
 800c2a6:	4689      	mov	r9, r1
 800c2a8:	9b04      	ldr	r3, [sp, #16]
 800c2aa:	b1bb      	cbz	r3, 800c2dc <_strtod_l+0x604>
 800c2ac:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800c2b0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	4649      	mov	r1, r9
 800c2b8:	dd10      	ble.n	800c2dc <_strtod_l+0x604>
 800c2ba:	2b1f      	cmp	r3, #31
 800c2bc:	f340 811e 	ble.w	800c4fc <_strtod_l+0x824>
 800c2c0:	2b34      	cmp	r3, #52	; 0x34
 800c2c2:	bfde      	ittt	le
 800c2c4:	f04f 33ff 	movle.w	r3, #4294967295
 800c2c8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800c2cc:	4093      	lslle	r3, r2
 800c2ce:	f04f 0800 	mov.w	r8, #0
 800c2d2:	bfcc      	ite	gt
 800c2d4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800c2d8:	ea03 0901 	andle.w	r9, r3, r1
 800c2dc:	2200      	movs	r2, #0
 800c2de:	2300      	movs	r3, #0
 800c2e0:	4640      	mov	r0, r8
 800c2e2:	4649      	mov	r1, r9
 800c2e4:	f7f4 fbf0 	bl	8000ac8 <__aeabi_dcmpeq>
 800c2e8:	2800      	cmp	r0, #0
 800c2ea:	d1a6      	bne.n	800c23a <_strtod_l+0x562>
 800c2ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2ee:	9300      	str	r3, [sp, #0]
 800c2f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c2f2:	4633      	mov	r3, r6
 800c2f4:	465a      	mov	r2, fp
 800c2f6:	4620      	mov	r0, r4
 800c2f8:	f7ff f8cc 	bl	800b494 <__s2b>
 800c2fc:	9009      	str	r0, [sp, #36]	; 0x24
 800c2fe:	2800      	cmp	r0, #0
 800c300:	f43f af2a 	beq.w	800c158 <_strtod_l+0x480>
 800c304:	9a08      	ldr	r2, [sp, #32]
 800c306:	9b05      	ldr	r3, [sp, #20]
 800c308:	2a00      	cmp	r2, #0
 800c30a:	eba3 0307 	sub.w	r3, r3, r7
 800c30e:	bfa8      	it	ge
 800c310:	2300      	movge	r3, #0
 800c312:	930c      	str	r3, [sp, #48]	; 0x30
 800c314:	2500      	movs	r5, #0
 800c316:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c31a:	9312      	str	r3, [sp, #72]	; 0x48
 800c31c:	46ab      	mov	fp, r5
 800c31e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c320:	4620      	mov	r0, r4
 800c322:	6859      	ldr	r1, [r3, #4]
 800c324:	f7ff f80e 	bl	800b344 <_Balloc>
 800c328:	9005      	str	r0, [sp, #20]
 800c32a:	2800      	cmp	r0, #0
 800c32c:	f43f af18 	beq.w	800c160 <_strtod_l+0x488>
 800c330:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c332:	691a      	ldr	r2, [r3, #16]
 800c334:	3202      	adds	r2, #2
 800c336:	f103 010c 	add.w	r1, r3, #12
 800c33a:	0092      	lsls	r2, r2, #2
 800c33c:	300c      	adds	r0, #12
 800c33e:	f7fe f870 	bl	800a422 <memcpy>
 800c342:	ec49 8b10 	vmov	d0, r8, r9
 800c346:	aa18      	add	r2, sp, #96	; 0x60
 800c348:	a917      	add	r1, sp, #92	; 0x5c
 800c34a:	4620      	mov	r0, r4
 800c34c:	f7ff fbd6 	bl	800bafc <__d2b>
 800c350:	ec49 8b18 	vmov	d8, r8, r9
 800c354:	9016      	str	r0, [sp, #88]	; 0x58
 800c356:	2800      	cmp	r0, #0
 800c358:	f43f af02 	beq.w	800c160 <_strtod_l+0x488>
 800c35c:	2101      	movs	r1, #1
 800c35e:	4620      	mov	r0, r4
 800c360:	f7ff f930 	bl	800b5c4 <__i2b>
 800c364:	4683      	mov	fp, r0
 800c366:	2800      	cmp	r0, #0
 800c368:	f43f aefa 	beq.w	800c160 <_strtod_l+0x488>
 800c36c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800c36e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c370:	2e00      	cmp	r6, #0
 800c372:	bfab      	itete	ge
 800c374:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800c376:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800c378:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800c37a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800c37e:	bfac      	ite	ge
 800c380:	eb06 0a03 	addge.w	sl, r6, r3
 800c384:	1b9f      	sublt	r7, r3, r6
 800c386:	9b04      	ldr	r3, [sp, #16]
 800c388:	1af6      	subs	r6, r6, r3
 800c38a:	4416      	add	r6, r2
 800c38c:	4ba0      	ldr	r3, [pc, #640]	; (800c610 <_strtod_l+0x938>)
 800c38e:	3e01      	subs	r6, #1
 800c390:	429e      	cmp	r6, r3
 800c392:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c396:	f280 80c4 	bge.w	800c522 <_strtod_l+0x84a>
 800c39a:	1b9b      	subs	r3, r3, r6
 800c39c:	2b1f      	cmp	r3, #31
 800c39e:	eba2 0203 	sub.w	r2, r2, r3
 800c3a2:	f04f 0101 	mov.w	r1, #1
 800c3a6:	f300 80b0 	bgt.w	800c50a <_strtod_l+0x832>
 800c3aa:	fa01 f303 	lsl.w	r3, r1, r3
 800c3ae:	930e      	str	r3, [sp, #56]	; 0x38
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	930d      	str	r3, [sp, #52]	; 0x34
 800c3b4:	eb0a 0602 	add.w	r6, sl, r2
 800c3b8:	9b04      	ldr	r3, [sp, #16]
 800c3ba:	45b2      	cmp	sl, r6
 800c3bc:	4417      	add	r7, r2
 800c3be:	441f      	add	r7, r3
 800c3c0:	4653      	mov	r3, sl
 800c3c2:	bfa8      	it	ge
 800c3c4:	4633      	movge	r3, r6
 800c3c6:	42bb      	cmp	r3, r7
 800c3c8:	bfa8      	it	ge
 800c3ca:	463b      	movge	r3, r7
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	bfc2      	ittt	gt
 800c3d0:	1af6      	subgt	r6, r6, r3
 800c3d2:	1aff      	subgt	r7, r7, r3
 800c3d4:	ebaa 0a03 	subgt.w	sl, sl, r3
 800c3d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	dd17      	ble.n	800c40e <_strtod_l+0x736>
 800c3de:	4659      	mov	r1, fp
 800c3e0:	461a      	mov	r2, r3
 800c3e2:	4620      	mov	r0, r4
 800c3e4:	f7ff f9ae 	bl	800b744 <__pow5mult>
 800c3e8:	4683      	mov	fp, r0
 800c3ea:	2800      	cmp	r0, #0
 800c3ec:	f43f aeb8 	beq.w	800c160 <_strtod_l+0x488>
 800c3f0:	4601      	mov	r1, r0
 800c3f2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c3f4:	4620      	mov	r0, r4
 800c3f6:	f7ff f8fb 	bl	800b5f0 <__multiply>
 800c3fa:	900b      	str	r0, [sp, #44]	; 0x2c
 800c3fc:	2800      	cmp	r0, #0
 800c3fe:	f43f aeaf 	beq.w	800c160 <_strtod_l+0x488>
 800c402:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c404:	4620      	mov	r0, r4
 800c406:	f7fe ffdd 	bl	800b3c4 <_Bfree>
 800c40a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c40c:	9316      	str	r3, [sp, #88]	; 0x58
 800c40e:	2e00      	cmp	r6, #0
 800c410:	f300 808c 	bgt.w	800c52c <_strtod_l+0x854>
 800c414:	9b08      	ldr	r3, [sp, #32]
 800c416:	2b00      	cmp	r3, #0
 800c418:	dd08      	ble.n	800c42c <_strtod_l+0x754>
 800c41a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c41c:	9905      	ldr	r1, [sp, #20]
 800c41e:	4620      	mov	r0, r4
 800c420:	f7ff f990 	bl	800b744 <__pow5mult>
 800c424:	9005      	str	r0, [sp, #20]
 800c426:	2800      	cmp	r0, #0
 800c428:	f43f ae9a 	beq.w	800c160 <_strtod_l+0x488>
 800c42c:	2f00      	cmp	r7, #0
 800c42e:	dd08      	ble.n	800c442 <_strtod_l+0x76a>
 800c430:	9905      	ldr	r1, [sp, #20]
 800c432:	463a      	mov	r2, r7
 800c434:	4620      	mov	r0, r4
 800c436:	f7ff f9df 	bl	800b7f8 <__lshift>
 800c43a:	9005      	str	r0, [sp, #20]
 800c43c:	2800      	cmp	r0, #0
 800c43e:	f43f ae8f 	beq.w	800c160 <_strtod_l+0x488>
 800c442:	f1ba 0f00 	cmp.w	sl, #0
 800c446:	dd08      	ble.n	800c45a <_strtod_l+0x782>
 800c448:	4659      	mov	r1, fp
 800c44a:	4652      	mov	r2, sl
 800c44c:	4620      	mov	r0, r4
 800c44e:	f7ff f9d3 	bl	800b7f8 <__lshift>
 800c452:	4683      	mov	fp, r0
 800c454:	2800      	cmp	r0, #0
 800c456:	f43f ae83 	beq.w	800c160 <_strtod_l+0x488>
 800c45a:	9a05      	ldr	r2, [sp, #20]
 800c45c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c45e:	4620      	mov	r0, r4
 800c460:	f7ff fa52 	bl	800b908 <__mdiff>
 800c464:	4605      	mov	r5, r0
 800c466:	2800      	cmp	r0, #0
 800c468:	f43f ae7a 	beq.w	800c160 <_strtod_l+0x488>
 800c46c:	68c3      	ldr	r3, [r0, #12]
 800c46e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c470:	2300      	movs	r3, #0
 800c472:	60c3      	str	r3, [r0, #12]
 800c474:	4659      	mov	r1, fp
 800c476:	f7ff fa2b 	bl	800b8d0 <__mcmp>
 800c47a:	2800      	cmp	r0, #0
 800c47c:	da60      	bge.n	800c540 <_strtod_l+0x868>
 800c47e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c480:	ea53 0308 	orrs.w	r3, r3, r8
 800c484:	f040 8084 	bne.w	800c590 <_strtod_l+0x8b8>
 800c488:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d17f      	bne.n	800c590 <_strtod_l+0x8b8>
 800c490:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c494:	0d1b      	lsrs	r3, r3, #20
 800c496:	051b      	lsls	r3, r3, #20
 800c498:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c49c:	d978      	bls.n	800c590 <_strtod_l+0x8b8>
 800c49e:	696b      	ldr	r3, [r5, #20]
 800c4a0:	b913      	cbnz	r3, 800c4a8 <_strtod_l+0x7d0>
 800c4a2:	692b      	ldr	r3, [r5, #16]
 800c4a4:	2b01      	cmp	r3, #1
 800c4a6:	dd73      	ble.n	800c590 <_strtod_l+0x8b8>
 800c4a8:	4629      	mov	r1, r5
 800c4aa:	2201      	movs	r2, #1
 800c4ac:	4620      	mov	r0, r4
 800c4ae:	f7ff f9a3 	bl	800b7f8 <__lshift>
 800c4b2:	4659      	mov	r1, fp
 800c4b4:	4605      	mov	r5, r0
 800c4b6:	f7ff fa0b 	bl	800b8d0 <__mcmp>
 800c4ba:	2800      	cmp	r0, #0
 800c4bc:	dd68      	ble.n	800c590 <_strtod_l+0x8b8>
 800c4be:	9904      	ldr	r1, [sp, #16]
 800c4c0:	4a54      	ldr	r2, [pc, #336]	; (800c614 <_strtod_l+0x93c>)
 800c4c2:	464b      	mov	r3, r9
 800c4c4:	2900      	cmp	r1, #0
 800c4c6:	f000 8084 	beq.w	800c5d2 <_strtod_l+0x8fa>
 800c4ca:	ea02 0109 	and.w	r1, r2, r9
 800c4ce:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c4d2:	dc7e      	bgt.n	800c5d2 <_strtod_l+0x8fa>
 800c4d4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c4d8:	f77f aeb3 	ble.w	800c242 <_strtod_l+0x56a>
 800c4dc:	4b4e      	ldr	r3, [pc, #312]	; (800c618 <_strtod_l+0x940>)
 800c4de:	4640      	mov	r0, r8
 800c4e0:	4649      	mov	r1, r9
 800c4e2:	2200      	movs	r2, #0
 800c4e4:	f7f4 f888 	bl	80005f8 <__aeabi_dmul>
 800c4e8:	4b4a      	ldr	r3, [pc, #296]	; (800c614 <_strtod_l+0x93c>)
 800c4ea:	400b      	ands	r3, r1
 800c4ec:	4680      	mov	r8, r0
 800c4ee:	4689      	mov	r9, r1
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	f47f ae3f 	bne.w	800c174 <_strtod_l+0x49c>
 800c4f6:	2322      	movs	r3, #34	; 0x22
 800c4f8:	6023      	str	r3, [r4, #0]
 800c4fa:	e63b      	b.n	800c174 <_strtod_l+0x49c>
 800c4fc:	f04f 32ff 	mov.w	r2, #4294967295
 800c500:	fa02 f303 	lsl.w	r3, r2, r3
 800c504:	ea03 0808 	and.w	r8, r3, r8
 800c508:	e6e8      	b.n	800c2dc <_strtod_l+0x604>
 800c50a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800c50e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800c512:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800c516:	36e2      	adds	r6, #226	; 0xe2
 800c518:	fa01 f306 	lsl.w	r3, r1, r6
 800c51c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800c520:	e748      	b.n	800c3b4 <_strtod_l+0x6dc>
 800c522:	2100      	movs	r1, #0
 800c524:	2301      	movs	r3, #1
 800c526:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800c52a:	e743      	b.n	800c3b4 <_strtod_l+0x6dc>
 800c52c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c52e:	4632      	mov	r2, r6
 800c530:	4620      	mov	r0, r4
 800c532:	f7ff f961 	bl	800b7f8 <__lshift>
 800c536:	9016      	str	r0, [sp, #88]	; 0x58
 800c538:	2800      	cmp	r0, #0
 800c53a:	f47f af6b 	bne.w	800c414 <_strtod_l+0x73c>
 800c53e:	e60f      	b.n	800c160 <_strtod_l+0x488>
 800c540:	46ca      	mov	sl, r9
 800c542:	d171      	bne.n	800c628 <_strtod_l+0x950>
 800c544:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c546:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c54a:	b352      	cbz	r2, 800c5a2 <_strtod_l+0x8ca>
 800c54c:	4a33      	ldr	r2, [pc, #204]	; (800c61c <_strtod_l+0x944>)
 800c54e:	4293      	cmp	r3, r2
 800c550:	d12a      	bne.n	800c5a8 <_strtod_l+0x8d0>
 800c552:	9b04      	ldr	r3, [sp, #16]
 800c554:	4641      	mov	r1, r8
 800c556:	b1fb      	cbz	r3, 800c598 <_strtod_l+0x8c0>
 800c558:	4b2e      	ldr	r3, [pc, #184]	; (800c614 <_strtod_l+0x93c>)
 800c55a:	ea09 0303 	and.w	r3, r9, r3
 800c55e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c562:	f04f 32ff 	mov.w	r2, #4294967295
 800c566:	d81a      	bhi.n	800c59e <_strtod_l+0x8c6>
 800c568:	0d1b      	lsrs	r3, r3, #20
 800c56a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c56e:	fa02 f303 	lsl.w	r3, r2, r3
 800c572:	4299      	cmp	r1, r3
 800c574:	d118      	bne.n	800c5a8 <_strtod_l+0x8d0>
 800c576:	4b2a      	ldr	r3, [pc, #168]	; (800c620 <_strtod_l+0x948>)
 800c578:	459a      	cmp	sl, r3
 800c57a:	d102      	bne.n	800c582 <_strtod_l+0x8aa>
 800c57c:	3101      	adds	r1, #1
 800c57e:	f43f adef 	beq.w	800c160 <_strtod_l+0x488>
 800c582:	4b24      	ldr	r3, [pc, #144]	; (800c614 <_strtod_l+0x93c>)
 800c584:	ea0a 0303 	and.w	r3, sl, r3
 800c588:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800c58c:	f04f 0800 	mov.w	r8, #0
 800c590:	9b04      	ldr	r3, [sp, #16]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d1a2      	bne.n	800c4dc <_strtod_l+0x804>
 800c596:	e5ed      	b.n	800c174 <_strtod_l+0x49c>
 800c598:	f04f 33ff 	mov.w	r3, #4294967295
 800c59c:	e7e9      	b.n	800c572 <_strtod_l+0x89a>
 800c59e:	4613      	mov	r3, r2
 800c5a0:	e7e7      	b.n	800c572 <_strtod_l+0x89a>
 800c5a2:	ea53 0308 	orrs.w	r3, r3, r8
 800c5a6:	d08a      	beq.n	800c4be <_strtod_l+0x7e6>
 800c5a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c5aa:	b1e3      	cbz	r3, 800c5e6 <_strtod_l+0x90e>
 800c5ac:	ea13 0f0a 	tst.w	r3, sl
 800c5b0:	d0ee      	beq.n	800c590 <_strtod_l+0x8b8>
 800c5b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c5b4:	9a04      	ldr	r2, [sp, #16]
 800c5b6:	4640      	mov	r0, r8
 800c5b8:	4649      	mov	r1, r9
 800c5ba:	b1c3      	cbz	r3, 800c5ee <_strtod_l+0x916>
 800c5bc:	f7ff fb6f 	bl	800bc9e <sulp>
 800c5c0:	4602      	mov	r2, r0
 800c5c2:	460b      	mov	r3, r1
 800c5c4:	ec51 0b18 	vmov	r0, r1, d8
 800c5c8:	f7f3 fe60 	bl	800028c <__adddf3>
 800c5cc:	4680      	mov	r8, r0
 800c5ce:	4689      	mov	r9, r1
 800c5d0:	e7de      	b.n	800c590 <_strtod_l+0x8b8>
 800c5d2:	4013      	ands	r3, r2
 800c5d4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c5d8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800c5dc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800c5e0:	f04f 38ff 	mov.w	r8, #4294967295
 800c5e4:	e7d4      	b.n	800c590 <_strtod_l+0x8b8>
 800c5e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c5e8:	ea13 0f08 	tst.w	r3, r8
 800c5ec:	e7e0      	b.n	800c5b0 <_strtod_l+0x8d8>
 800c5ee:	f7ff fb56 	bl	800bc9e <sulp>
 800c5f2:	4602      	mov	r2, r0
 800c5f4:	460b      	mov	r3, r1
 800c5f6:	ec51 0b18 	vmov	r0, r1, d8
 800c5fa:	f7f3 fe45 	bl	8000288 <__aeabi_dsub>
 800c5fe:	2200      	movs	r2, #0
 800c600:	2300      	movs	r3, #0
 800c602:	4680      	mov	r8, r0
 800c604:	4689      	mov	r9, r1
 800c606:	f7f4 fa5f 	bl	8000ac8 <__aeabi_dcmpeq>
 800c60a:	2800      	cmp	r0, #0
 800c60c:	d0c0      	beq.n	800c590 <_strtod_l+0x8b8>
 800c60e:	e618      	b.n	800c242 <_strtod_l+0x56a>
 800c610:	fffffc02 	.word	0xfffffc02
 800c614:	7ff00000 	.word	0x7ff00000
 800c618:	39500000 	.word	0x39500000
 800c61c:	000fffff 	.word	0x000fffff
 800c620:	7fefffff 	.word	0x7fefffff
 800c624:	0800f0c8 	.word	0x0800f0c8
 800c628:	4659      	mov	r1, fp
 800c62a:	4628      	mov	r0, r5
 800c62c:	f7ff fac0 	bl	800bbb0 <__ratio>
 800c630:	ec57 6b10 	vmov	r6, r7, d0
 800c634:	ee10 0a10 	vmov	r0, s0
 800c638:	2200      	movs	r2, #0
 800c63a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c63e:	4639      	mov	r1, r7
 800c640:	f7f4 fa56 	bl	8000af0 <__aeabi_dcmple>
 800c644:	2800      	cmp	r0, #0
 800c646:	d071      	beq.n	800c72c <_strtod_l+0xa54>
 800c648:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d17c      	bne.n	800c748 <_strtod_l+0xa70>
 800c64e:	f1b8 0f00 	cmp.w	r8, #0
 800c652:	d15a      	bne.n	800c70a <_strtod_l+0xa32>
 800c654:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d15d      	bne.n	800c718 <_strtod_l+0xa40>
 800c65c:	4b90      	ldr	r3, [pc, #576]	; (800c8a0 <_strtod_l+0xbc8>)
 800c65e:	2200      	movs	r2, #0
 800c660:	4630      	mov	r0, r6
 800c662:	4639      	mov	r1, r7
 800c664:	f7f4 fa3a 	bl	8000adc <__aeabi_dcmplt>
 800c668:	2800      	cmp	r0, #0
 800c66a:	d15c      	bne.n	800c726 <_strtod_l+0xa4e>
 800c66c:	4630      	mov	r0, r6
 800c66e:	4639      	mov	r1, r7
 800c670:	4b8c      	ldr	r3, [pc, #560]	; (800c8a4 <_strtod_l+0xbcc>)
 800c672:	2200      	movs	r2, #0
 800c674:	f7f3 ffc0 	bl	80005f8 <__aeabi_dmul>
 800c678:	4606      	mov	r6, r0
 800c67a:	460f      	mov	r7, r1
 800c67c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800c680:	9606      	str	r6, [sp, #24]
 800c682:	9307      	str	r3, [sp, #28]
 800c684:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c688:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800c68c:	4b86      	ldr	r3, [pc, #536]	; (800c8a8 <_strtod_l+0xbd0>)
 800c68e:	ea0a 0303 	and.w	r3, sl, r3
 800c692:	930d      	str	r3, [sp, #52]	; 0x34
 800c694:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c696:	4b85      	ldr	r3, [pc, #532]	; (800c8ac <_strtod_l+0xbd4>)
 800c698:	429a      	cmp	r2, r3
 800c69a:	f040 8090 	bne.w	800c7be <_strtod_l+0xae6>
 800c69e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800c6a2:	ec49 8b10 	vmov	d0, r8, r9
 800c6a6:	f7ff f9b9 	bl	800ba1c <__ulp>
 800c6aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c6ae:	ec51 0b10 	vmov	r0, r1, d0
 800c6b2:	f7f3 ffa1 	bl	80005f8 <__aeabi_dmul>
 800c6b6:	4642      	mov	r2, r8
 800c6b8:	464b      	mov	r3, r9
 800c6ba:	f7f3 fde7 	bl	800028c <__adddf3>
 800c6be:	460b      	mov	r3, r1
 800c6c0:	4979      	ldr	r1, [pc, #484]	; (800c8a8 <_strtod_l+0xbd0>)
 800c6c2:	4a7b      	ldr	r2, [pc, #492]	; (800c8b0 <_strtod_l+0xbd8>)
 800c6c4:	4019      	ands	r1, r3
 800c6c6:	4291      	cmp	r1, r2
 800c6c8:	4680      	mov	r8, r0
 800c6ca:	d944      	bls.n	800c756 <_strtod_l+0xa7e>
 800c6cc:	ee18 2a90 	vmov	r2, s17
 800c6d0:	4b78      	ldr	r3, [pc, #480]	; (800c8b4 <_strtod_l+0xbdc>)
 800c6d2:	429a      	cmp	r2, r3
 800c6d4:	d104      	bne.n	800c6e0 <_strtod_l+0xa08>
 800c6d6:	ee18 3a10 	vmov	r3, s16
 800c6da:	3301      	adds	r3, #1
 800c6dc:	f43f ad40 	beq.w	800c160 <_strtod_l+0x488>
 800c6e0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800c8b4 <_strtod_l+0xbdc>
 800c6e4:	f04f 38ff 	mov.w	r8, #4294967295
 800c6e8:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c6ea:	4620      	mov	r0, r4
 800c6ec:	f7fe fe6a 	bl	800b3c4 <_Bfree>
 800c6f0:	9905      	ldr	r1, [sp, #20]
 800c6f2:	4620      	mov	r0, r4
 800c6f4:	f7fe fe66 	bl	800b3c4 <_Bfree>
 800c6f8:	4659      	mov	r1, fp
 800c6fa:	4620      	mov	r0, r4
 800c6fc:	f7fe fe62 	bl	800b3c4 <_Bfree>
 800c700:	4629      	mov	r1, r5
 800c702:	4620      	mov	r0, r4
 800c704:	f7fe fe5e 	bl	800b3c4 <_Bfree>
 800c708:	e609      	b.n	800c31e <_strtod_l+0x646>
 800c70a:	f1b8 0f01 	cmp.w	r8, #1
 800c70e:	d103      	bne.n	800c718 <_strtod_l+0xa40>
 800c710:	f1b9 0f00 	cmp.w	r9, #0
 800c714:	f43f ad95 	beq.w	800c242 <_strtod_l+0x56a>
 800c718:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800c870 <_strtod_l+0xb98>
 800c71c:	4f60      	ldr	r7, [pc, #384]	; (800c8a0 <_strtod_l+0xbc8>)
 800c71e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c722:	2600      	movs	r6, #0
 800c724:	e7ae      	b.n	800c684 <_strtod_l+0x9ac>
 800c726:	4f5f      	ldr	r7, [pc, #380]	; (800c8a4 <_strtod_l+0xbcc>)
 800c728:	2600      	movs	r6, #0
 800c72a:	e7a7      	b.n	800c67c <_strtod_l+0x9a4>
 800c72c:	4b5d      	ldr	r3, [pc, #372]	; (800c8a4 <_strtod_l+0xbcc>)
 800c72e:	4630      	mov	r0, r6
 800c730:	4639      	mov	r1, r7
 800c732:	2200      	movs	r2, #0
 800c734:	f7f3 ff60 	bl	80005f8 <__aeabi_dmul>
 800c738:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c73a:	4606      	mov	r6, r0
 800c73c:	460f      	mov	r7, r1
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d09c      	beq.n	800c67c <_strtod_l+0x9a4>
 800c742:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c746:	e79d      	b.n	800c684 <_strtod_l+0x9ac>
 800c748:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800c878 <_strtod_l+0xba0>
 800c74c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c750:	ec57 6b17 	vmov	r6, r7, d7
 800c754:	e796      	b.n	800c684 <_strtod_l+0x9ac>
 800c756:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800c75a:	9b04      	ldr	r3, [sp, #16]
 800c75c:	46ca      	mov	sl, r9
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d1c2      	bne.n	800c6e8 <_strtod_l+0xa10>
 800c762:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c766:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c768:	0d1b      	lsrs	r3, r3, #20
 800c76a:	051b      	lsls	r3, r3, #20
 800c76c:	429a      	cmp	r2, r3
 800c76e:	d1bb      	bne.n	800c6e8 <_strtod_l+0xa10>
 800c770:	4630      	mov	r0, r6
 800c772:	4639      	mov	r1, r7
 800c774:	f7f4 faa0 	bl	8000cb8 <__aeabi_d2lz>
 800c778:	f7f3 ff10 	bl	800059c <__aeabi_l2d>
 800c77c:	4602      	mov	r2, r0
 800c77e:	460b      	mov	r3, r1
 800c780:	4630      	mov	r0, r6
 800c782:	4639      	mov	r1, r7
 800c784:	f7f3 fd80 	bl	8000288 <__aeabi_dsub>
 800c788:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c78a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c78e:	ea43 0308 	orr.w	r3, r3, r8
 800c792:	4313      	orrs	r3, r2
 800c794:	4606      	mov	r6, r0
 800c796:	460f      	mov	r7, r1
 800c798:	d054      	beq.n	800c844 <_strtod_l+0xb6c>
 800c79a:	a339      	add	r3, pc, #228	; (adr r3, 800c880 <_strtod_l+0xba8>)
 800c79c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7a0:	f7f4 f99c 	bl	8000adc <__aeabi_dcmplt>
 800c7a4:	2800      	cmp	r0, #0
 800c7a6:	f47f ace5 	bne.w	800c174 <_strtod_l+0x49c>
 800c7aa:	a337      	add	r3, pc, #220	; (adr r3, 800c888 <_strtod_l+0xbb0>)
 800c7ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7b0:	4630      	mov	r0, r6
 800c7b2:	4639      	mov	r1, r7
 800c7b4:	f7f4 f9b0 	bl	8000b18 <__aeabi_dcmpgt>
 800c7b8:	2800      	cmp	r0, #0
 800c7ba:	d095      	beq.n	800c6e8 <_strtod_l+0xa10>
 800c7bc:	e4da      	b.n	800c174 <_strtod_l+0x49c>
 800c7be:	9b04      	ldr	r3, [sp, #16]
 800c7c0:	b333      	cbz	r3, 800c810 <_strtod_l+0xb38>
 800c7c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c7c4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c7c8:	d822      	bhi.n	800c810 <_strtod_l+0xb38>
 800c7ca:	a331      	add	r3, pc, #196	; (adr r3, 800c890 <_strtod_l+0xbb8>)
 800c7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7d0:	4630      	mov	r0, r6
 800c7d2:	4639      	mov	r1, r7
 800c7d4:	f7f4 f98c 	bl	8000af0 <__aeabi_dcmple>
 800c7d8:	b1a0      	cbz	r0, 800c804 <_strtod_l+0xb2c>
 800c7da:	4639      	mov	r1, r7
 800c7dc:	4630      	mov	r0, r6
 800c7de:	f7f4 f9e3 	bl	8000ba8 <__aeabi_d2uiz>
 800c7e2:	2801      	cmp	r0, #1
 800c7e4:	bf38      	it	cc
 800c7e6:	2001      	movcc	r0, #1
 800c7e8:	f7f3 fe8c 	bl	8000504 <__aeabi_ui2d>
 800c7ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c7ee:	4606      	mov	r6, r0
 800c7f0:	460f      	mov	r7, r1
 800c7f2:	bb23      	cbnz	r3, 800c83e <_strtod_l+0xb66>
 800c7f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c7f8:	9010      	str	r0, [sp, #64]	; 0x40
 800c7fa:	9311      	str	r3, [sp, #68]	; 0x44
 800c7fc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c800:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800c804:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c806:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c808:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800c80c:	1a9b      	subs	r3, r3, r2
 800c80e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c810:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800c814:	eeb0 0a48 	vmov.f32	s0, s16
 800c818:	eef0 0a68 	vmov.f32	s1, s17
 800c81c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800c820:	f7ff f8fc 	bl	800ba1c <__ulp>
 800c824:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800c828:	ec53 2b10 	vmov	r2, r3, d0
 800c82c:	f7f3 fee4 	bl	80005f8 <__aeabi_dmul>
 800c830:	ec53 2b18 	vmov	r2, r3, d8
 800c834:	f7f3 fd2a 	bl	800028c <__adddf3>
 800c838:	4680      	mov	r8, r0
 800c83a:	4689      	mov	r9, r1
 800c83c:	e78d      	b.n	800c75a <_strtod_l+0xa82>
 800c83e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800c842:	e7db      	b.n	800c7fc <_strtod_l+0xb24>
 800c844:	a314      	add	r3, pc, #80	; (adr r3, 800c898 <_strtod_l+0xbc0>)
 800c846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c84a:	f7f4 f947 	bl	8000adc <__aeabi_dcmplt>
 800c84e:	e7b3      	b.n	800c7b8 <_strtod_l+0xae0>
 800c850:	2300      	movs	r3, #0
 800c852:	930a      	str	r3, [sp, #40]	; 0x28
 800c854:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c856:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c858:	6013      	str	r3, [r2, #0]
 800c85a:	f7ff ba7c 	b.w	800bd56 <_strtod_l+0x7e>
 800c85e:	2a65      	cmp	r2, #101	; 0x65
 800c860:	f43f ab75 	beq.w	800bf4e <_strtod_l+0x276>
 800c864:	2a45      	cmp	r2, #69	; 0x45
 800c866:	f43f ab72 	beq.w	800bf4e <_strtod_l+0x276>
 800c86a:	2301      	movs	r3, #1
 800c86c:	f7ff bbaa 	b.w	800bfc4 <_strtod_l+0x2ec>
 800c870:	00000000 	.word	0x00000000
 800c874:	bff00000 	.word	0xbff00000
 800c878:	00000000 	.word	0x00000000
 800c87c:	3ff00000 	.word	0x3ff00000
 800c880:	94a03595 	.word	0x94a03595
 800c884:	3fdfffff 	.word	0x3fdfffff
 800c888:	35afe535 	.word	0x35afe535
 800c88c:	3fe00000 	.word	0x3fe00000
 800c890:	ffc00000 	.word	0xffc00000
 800c894:	41dfffff 	.word	0x41dfffff
 800c898:	94a03595 	.word	0x94a03595
 800c89c:	3fcfffff 	.word	0x3fcfffff
 800c8a0:	3ff00000 	.word	0x3ff00000
 800c8a4:	3fe00000 	.word	0x3fe00000
 800c8a8:	7ff00000 	.word	0x7ff00000
 800c8ac:	7fe00000 	.word	0x7fe00000
 800c8b0:	7c9fffff 	.word	0x7c9fffff
 800c8b4:	7fefffff 	.word	0x7fefffff

0800c8b8 <_strtod_r>:
 800c8b8:	4b01      	ldr	r3, [pc, #4]	; (800c8c0 <_strtod_r+0x8>)
 800c8ba:	f7ff ba0d 	b.w	800bcd8 <_strtod_l>
 800c8be:	bf00      	nop
 800c8c0:	2000008c 	.word	0x2000008c

0800c8c4 <_strtol_l.constprop.0>:
 800c8c4:	2b01      	cmp	r3, #1
 800c8c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c8ca:	d001      	beq.n	800c8d0 <_strtol_l.constprop.0+0xc>
 800c8cc:	2b24      	cmp	r3, #36	; 0x24
 800c8ce:	d906      	bls.n	800c8de <_strtol_l.constprop.0+0x1a>
 800c8d0:	f7fd fd7a 	bl	800a3c8 <__errno>
 800c8d4:	2316      	movs	r3, #22
 800c8d6:	6003      	str	r3, [r0, #0]
 800c8d8:	2000      	movs	r0, #0
 800c8da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c8de:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800c9c4 <_strtol_l.constprop.0+0x100>
 800c8e2:	460d      	mov	r5, r1
 800c8e4:	462e      	mov	r6, r5
 800c8e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c8ea:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800c8ee:	f017 0708 	ands.w	r7, r7, #8
 800c8f2:	d1f7      	bne.n	800c8e4 <_strtol_l.constprop.0+0x20>
 800c8f4:	2c2d      	cmp	r4, #45	; 0x2d
 800c8f6:	d132      	bne.n	800c95e <_strtol_l.constprop.0+0x9a>
 800c8f8:	782c      	ldrb	r4, [r5, #0]
 800c8fa:	2701      	movs	r7, #1
 800c8fc:	1cb5      	adds	r5, r6, #2
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d05b      	beq.n	800c9ba <_strtol_l.constprop.0+0xf6>
 800c902:	2b10      	cmp	r3, #16
 800c904:	d109      	bne.n	800c91a <_strtol_l.constprop.0+0x56>
 800c906:	2c30      	cmp	r4, #48	; 0x30
 800c908:	d107      	bne.n	800c91a <_strtol_l.constprop.0+0x56>
 800c90a:	782c      	ldrb	r4, [r5, #0]
 800c90c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c910:	2c58      	cmp	r4, #88	; 0x58
 800c912:	d14d      	bne.n	800c9b0 <_strtol_l.constprop.0+0xec>
 800c914:	786c      	ldrb	r4, [r5, #1]
 800c916:	2310      	movs	r3, #16
 800c918:	3502      	adds	r5, #2
 800c91a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c91e:	f108 38ff 	add.w	r8, r8, #4294967295
 800c922:	f04f 0e00 	mov.w	lr, #0
 800c926:	fbb8 f9f3 	udiv	r9, r8, r3
 800c92a:	4676      	mov	r6, lr
 800c92c:	fb03 8a19 	mls	sl, r3, r9, r8
 800c930:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800c934:	f1bc 0f09 	cmp.w	ip, #9
 800c938:	d816      	bhi.n	800c968 <_strtol_l.constprop.0+0xa4>
 800c93a:	4664      	mov	r4, ip
 800c93c:	42a3      	cmp	r3, r4
 800c93e:	dd24      	ble.n	800c98a <_strtol_l.constprop.0+0xc6>
 800c940:	f1be 3fff 	cmp.w	lr, #4294967295
 800c944:	d008      	beq.n	800c958 <_strtol_l.constprop.0+0x94>
 800c946:	45b1      	cmp	r9, r6
 800c948:	d31c      	bcc.n	800c984 <_strtol_l.constprop.0+0xc0>
 800c94a:	d101      	bne.n	800c950 <_strtol_l.constprop.0+0x8c>
 800c94c:	45a2      	cmp	sl, r4
 800c94e:	db19      	blt.n	800c984 <_strtol_l.constprop.0+0xc0>
 800c950:	fb06 4603 	mla	r6, r6, r3, r4
 800c954:	f04f 0e01 	mov.w	lr, #1
 800c958:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c95c:	e7e8      	b.n	800c930 <_strtol_l.constprop.0+0x6c>
 800c95e:	2c2b      	cmp	r4, #43	; 0x2b
 800c960:	bf04      	itt	eq
 800c962:	782c      	ldrbeq	r4, [r5, #0]
 800c964:	1cb5      	addeq	r5, r6, #2
 800c966:	e7ca      	b.n	800c8fe <_strtol_l.constprop.0+0x3a>
 800c968:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800c96c:	f1bc 0f19 	cmp.w	ip, #25
 800c970:	d801      	bhi.n	800c976 <_strtol_l.constprop.0+0xb2>
 800c972:	3c37      	subs	r4, #55	; 0x37
 800c974:	e7e2      	b.n	800c93c <_strtol_l.constprop.0+0x78>
 800c976:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800c97a:	f1bc 0f19 	cmp.w	ip, #25
 800c97e:	d804      	bhi.n	800c98a <_strtol_l.constprop.0+0xc6>
 800c980:	3c57      	subs	r4, #87	; 0x57
 800c982:	e7db      	b.n	800c93c <_strtol_l.constprop.0+0x78>
 800c984:	f04f 3eff 	mov.w	lr, #4294967295
 800c988:	e7e6      	b.n	800c958 <_strtol_l.constprop.0+0x94>
 800c98a:	f1be 3fff 	cmp.w	lr, #4294967295
 800c98e:	d105      	bne.n	800c99c <_strtol_l.constprop.0+0xd8>
 800c990:	2322      	movs	r3, #34	; 0x22
 800c992:	6003      	str	r3, [r0, #0]
 800c994:	4646      	mov	r6, r8
 800c996:	b942      	cbnz	r2, 800c9aa <_strtol_l.constprop.0+0xe6>
 800c998:	4630      	mov	r0, r6
 800c99a:	e79e      	b.n	800c8da <_strtol_l.constprop.0+0x16>
 800c99c:	b107      	cbz	r7, 800c9a0 <_strtol_l.constprop.0+0xdc>
 800c99e:	4276      	negs	r6, r6
 800c9a0:	2a00      	cmp	r2, #0
 800c9a2:	d0f9      	beq.n	800c998 <_strtol_l.constprop.0+0xd4>
 800c9a4:	f1be 0f00 	cmp.w	lr, #0
 800c9a8:	d000      	beq.n	800c9ac <_strtol_l.constprop.0+0xe8>
 800c9aa:	1e69      	subs	r1, r5, #1
 800c9ac:	6011      	str	r1, [r2, #0]
 800c9ae:	e7f3      	b.n	800c998 <_strtol_l.constprop.0+0xd4>
 800c9b0:	2430      	movs	r4, #48	; 0x30
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d1b1      	bne.n	800c91a <_strtol_l.constprop.0+0x56>
 800c9b6:	2308      	movs	r3, #8
 800c9b8:	e7af      	b.n	800c91a <_strtol_l.constprop.0+0x56>
 800c9ba:	2c30      	cmp	r4, #48	; 0x30
 800c9bc:	d0a5      	beq.n	800c90a <_strtol_l.constprop.0+0x46>
 800c9be:	230a      	movs	r3, #10
 800c9c0:	e7ab      	b.n	800c91a <_strtol_l.constprop.0+0x56>
 800c9c2:	bf00      	nop
 800c9c4:	0800ed81 	.word	0x0800ed81

0800c9c8 <_strtol_r>:
 800c9c8:	f7ff bf7c 	b.w	800c8c4 <_strtol_l.constprop.0>

0800c9cc <__ssputs_r>:
 800c9cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9d0:	688e      	ldr	r6, [r1, #8]
 800c9d2:	461f      	mov	r7, r3
 800c9d4:	42be      	cmp	r6, r7
 800c9d6:	680b      	ldr	r3, [r1, #0]
 800c9d8:	4682      	mov	sl, r0
 800c9da:	460c      	mov	r4, r1
 800c9dc:	4690      	mov	r8, r2
 800c9de:	d82c      	bhi.n	800ca3a <__ssputs_r+0x6e>
 800c9e0:	898a      	ldrh	r2, [r1, #12]
 800c9e2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c9e6:	d026      	beq.n	800ca36 <__ssputs_r+0x6a>
 800c9e8:	6965      	ldr	r5, [r4, #20]
 800c9ea:	6909      	ldr	r1, [r1, #16]
 800c9ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c9f0:	eba3 0901 	sub.w	r9, r3, r1
 800c9f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c9f8:	1c7b      	adds	r3, r7, #1
 800c9fa:	444b      	add	r3, r9
 800c9fc:	106d      	asrs	r5, r5, #1
 800c9fe:	429d      	cmp	r5, r3
 800ca00:	bf38      	it	cc
 800ca02:	461d      	movcc	r5, r3
 800ca04:	0553      	lsls	r3, r2, #21
 800ca06:	d527      	bpl.n	800ca58 <__ssputs_r+0x8c>
 800ca08:	4629      	mov	r1, r5
 800ca0a:	f7fe fc0f 	bl	800b22c <_malloc_r>
 800ca0e:	4606      	mov	r6, r0
 800ca10:	b360      	cbz	r0, 800ca6c <__ssputs_r+0xa0>
 800ca12:	6921      	ldr	r1, [r4, #16]
 800ca14:	464a      	mov	r2, r9
 800ca16:	f7fd fd04 	bl	800a422 <memcpy>
 800ca1a:	89a3      	ldrh	r3, [r4, #12]
 800ca1c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ca20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ca24:	81a3      	strh	r3, [r4, #12]
 800ca26:	6126      	str	r6, [r4, #16]
 800ca28:	6165      	str	r5, [r4, #20]
 800ca2a:	444e      	add	r6, r9
 800ca2c:	eba5 0509 	sub.w	r5, r5, r9
 800ca30:	6026      	str	r6, [r4, #0]
 800ca32:	60a5      	str	r5, [r4, #8]
 800ca34:	463e      	mov	r6, r7
 800ca36:	42be      	cmp	r6, r7
 800ca38:	d900      	bls.n	800ca3c <__ssputs_r+0x70>
 800ca3a:	463e      	mov	r6, r7
 800ca3c:	6820      	ldr	r0, [r4, #0]
 800ca3e:	4632      	mov	r2, r6
 800ca40:	4641      	mov	r1, r8
 800ca42:	f000 f9c9 	bl	800cdd8 <memmove>
 800ca46:	68a3      	ldr	r3, [r4, #8]
 800ca48:	1b9b      	subs	r3, r3, r6
 800ca4a:	60a3      	str	r3, [r4, #8]
 800ca4c:	6823      	ldr	r3, [r4, #0]
 800ca4e:	4433      	add	r3, r6
 800ca50:	6023      	str	r3, [r4, #0]
 800ca52:	2000      	movs	r0, #0
 800ca54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca58:	462a      	mov	r2, r5
 800ca5a:	f000 fd9e 	bl	800d59a <_realloc_r>
 800ca5e:	4606      	mov	r6, r0
 800ca60:	2800      	cmp	r0, #0
 800ca62:	d1e0      	bne.n	800ca26 <__ssputs_r+0x5a>
 800ca64:	6921      	ldr	r1, [r4, #16]
 800ca66:	4650      	mov	r0, sl
 800ca68:	f7fe fb6c 	bl	800b144 <_free_r>
 800ca6c:	230c      	movs	r3, #12
 800ca6e:	f8ca 3000 	str.w	r3, [sl]
 800ca72:	89a3      	ldrh	r3, [r4, #12]
 800ca74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca78:	81a3      	strh	r3, [r4, #12]
 800ca7a:	f04f 30ff 	mov.w	r0, #4294967295
 800ca7e:	e7e9      	b.n	800ca54 <__ssputs_r+0x88>

0800ca80 <_svfiprintf_r>:
 800ca80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca84:	4698      	mov	r8, r3
 800ca86:	898b      	ldrh	r3, [r1, #12]
 800ca88:	061b      	lsls	r3, r3, #24
 800ca8a:	b09d      	sub	sp, #116	; 0x74
 800ca8c:	4607      	mov	r7, r0
 800ca8e:	460d      	mov	r5, r1
 800ca90:	4614      	mov	r4, r2
 800ca92:	d50e      	bpl.n	800cab2 <_svfiprintf_r+0x32>
 800ca94:	690b      	ldr	r3, [r1, #16]
 800ca96:	b963      	cbnz	r3, 800cab2 <_svfiprintf_r+0x32>
 800ca98:	2140      	movs	r1, #64	; 0x40
 800ca9a:	f7fe fbc7 	bl	800b22c <_malloc_r>
 800ca9e:	6028      	str	r0, [r5, #0]
 800caa0:	6128      	str	r0, [r5, #16]
 800caa2:	b920      	cbnz	r0, 800caae <_svfiprintf_r+0x2e>
 800caa4:	230c      	movs	r3, #12
 800caa6:	603b      	str	r3, [r7, #0]
 800caa8:	f04f 30ff 	mov.w	r0, #4294967295
 800caac:	e0d0      	b.n	800cc50 <_svfiprintf_r+0x1d0>
 800caae:	2340      	movs	r3, #64	; 0x40
 800cab0:	616b      	str	r3, [r5, #20]
 800cab2:	2300      	movs	r3, #0
 800cab4:	9309      	str	r3, [sp, #36]	; 0x24
 800cab6:	2320      	movs	r3, #32
 800cab8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cabc:	f8cd 800c 	str.w	r8, [sp, #12]
 800cac0:	2330      	movs	r3, #48	; 0x30
 800cac2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800cc68 <_svfiprintf_r+0x1e8>
 800cac6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800caca:	f04f 0901 	mov.w	r9, #1
 800cace:	4623      	mov	r3, r4
 800cad0:	469a      	mov	sl, r3
 800cad2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cad6:	b10a      	cbz	r2, 800cadc <_svfiprintf_r+0x5c>
 800cad8:	2a25      	cmp	r2, #37	; 0x25
 800cada:	d1f9      	bne.n	800cad0 <_svfiprintf_r+0x50>
 800cadc:	ebba 0b04 	subs.w	fp, sl, r4
 800cae0:	d00b      	beq.n	800cafa <_svfiprintf_r+0x7a>
 800cae2:	465b      	mov	r3, fp
 800cae4:	4622      	mov	r2, r4
 800cae6:	4629      	mov	r1, r5
 800cae8:	4638      	mov	r0, r7
 800caea:	f7ff ff6f 	bl	800c9cc <__ssputs_r>
 800caee:	3001      	adds	r0, #1
 800caf0:	f000 80a9 	beq.w	800cc46 <_svfiprintf_r+0x1c6>
 800caf4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800caf6:	445a      	add	r2, fp
 800caf8:	9209      	str	r2, [sp, #36]	; 0x24
 800cafa:	f89a 3000 	ldrb.w	r3, [sl]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	f000 80a1 	beq.w	800cc46 <_svfiprintf_r+0x1c6>
 800cb04:	2300      	movs	r3, #0
 800cb06:	f04f 32ff 	mov.w	r2, #4294967295
 800cb0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cb0e:	f10a 0a01 	add.w	sl, sl, #1
 800cb12:	9304      	str	r3, [sp, #16]
 800cb14:	9307      	str	r3, [sp, #28]
 800cb16:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cb1a:	931a      	str	r3, [sp, #104]	; 0x68
 800cb1c:	4654      	mov	r4, sl
 800cb1e:	2205      	movs	r2, #5
 800cb20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb24:	4850      	ldr	r0, [pc, #320]	; (800cc68 <_svfiprintf_r+0x1e8>)
 800cb26:	f7f3 fb53 	bl	80001d0 <memchr>
 800cb2a:	9a04      	ldr	r2, [sp, #16]
 800cb2c:	b9d8      	cbnz	r0, 800cb66 <_svfiprintf_r+0xe6>
 800cb2e:	06d0      	lsls	r0, r2, #27
 800cb30:	bf44      	itt	mi
 800cb32:	2320      	movmi	r3, #32
 800cb34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb38:	0711      	lsls	r1, r2, #28
 800cb3a:	bf44      	itt	mi
 800cb3c:	232b      	movmi	r3, #43	; 0x2b
 800cb3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb42:	f89a 3000 	ldrb.w	r3, [sl]
 800cb46:	2b2a      	cmp	r3, #42	; 0x2a
 800cb48:	d015      	beq.n	800cb76 <_svfiprintf_r+0xf6>
 800cb4a:	9a07      	ldr	r2, [sp, #28]
 800cb4c:	4654      	mov	r4, sl
 800cb4e:	2000      	movs	r0, #0
 800cb50:	f04f 0c0a 	mov.w	ip, #10
 800cb54:	4621      	mov	r1, r4
 800cb56:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cb5a:	3b30      	subs	r3, #48	; 0x30
 800cb5c:	2b09      	cmp	r3, #9
 800cb5e:	d94d      	bls.n	800cbfc <_svfiprintf_r+0x17c>
 800cb60:	b1b0      	cbz	r0, 800cb90 <_svfiprintf_r+0x110>
 800cb62:	9207      	str	r2, [sp, #28]
 800cb64:	e014      	b.n	800cb90 <_svfiprintf_r+0x110>
 800cb66:	eba0 0308 	sub.w	r3, r0, r8
 800cb6a:	fa09 f303 	lsl.w	r3, r9, r3
 800cb6e:	4313      	orrs	r3, r2
 800cb70:	9304      	str	r3, [sp, #16]
 800cb72:	46a2      	mov	sl, r4
 800cb74:	e7d2      	b.n	800cb1c <_svfiprintf_r+0x9c>
 800cb76:	9b03      	ldr	r3, [sp, #12]
 800cb78:	1d19      	adds	r1, r3, #4
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	9103      	str	r1, [sp, #12]
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	bfbb      	ittet	lt
 800cb82:	425b      	neglt	r3, r3
 800cb84:	f042 0202 	orrlt.w	r2, r2, #2
 800cb88:	9307      	strge	r3, [sp, #28]
 800cb8a:	9307      	strlt	r3, [sp, #28]
 800cb8c:	bfb8      	it	lt
 800cb8e:	9204      	strlt	r2, [sp, #16]
 800cb90:	7823      	ldrb	r3, [r4, #0]
 800cb92:	2b2e      	cmp	r3, #46	; 0x2e
 800cb94:	d10c      	bne.n	800cbb0 <_svfiprintf_r+0x130>
 800cb96:	7863      	ldrb	r3, [r4, #1]
 800cb98:	2b2a      	cmp	r3, #42	; 0x2a
 800cb9a:	d134      	bne.n	800cc06 <_svfiprintf_r+0x186>
 800cb9c:	9b03      	ldr	r3, [sp, #12]
 800cb9e:	1d1a      	adds	r2, r3, #4
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	9203      	str	r2, [sp, #12]
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	bfb8      	it	lt
 800cba8:	f04f 33ff 	movlt.w	r3, #4294967295
 800cbac:	3402      	adds	r4, #2
 800cbae:	9305      	str	r3, [sp, #20]
 800cbb0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800cc78 <_svfiprintf_r+0x1f8>
 800cbb4:	7821      	ldrb	r1, [r4, #0]
 800cbb6:	2203      	movs	r2, #3
 800cbb8:	4650      	mov	r0, sl
 800cbba:	f7f3 fb09 	bl	80001d0 <memchr>
 800cbbe:	b138      	cbz	r0, 800cbd0 <_svfiprintf_r+0x150>
 800cbc0:	9b04      	ldr	r3, [sp, #16]
 800cbc2:	eba0 000a 	sub.w	r0, r0, sl
 800cbc6:	2240      	movs	r2, #64	; 0x40
 800cbc8:	4082      	lsls	r2, r0
 800cbca:	4313      	orrs	r3, r2
 800cbcc:	3401      	adds	r4, #1
 800cbce:	9304      	str	r3, [sp, #16]
 800cbd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbd4:	4825      	ldr	r0, [pc, #148]	; (800cc6c <_svfiprintf_r+0x1ec>)
 800cbd6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cbda:	2206      	movs	r2, #6
 800cbdc:	f7f3 faf8 	bl	80001d0 <memchr>
 800cbe0:	2800      	cmp	r0, #0
 800cbe2:	d038      	beq.n	800cc56 <_svfiprintf_r+0x1d6>
 800cbe4:	4b22      	ldr	r3, [pc, #136]	; (800cc70 <_svfiprintf_r+0x1f0>)
 800cbe6:	bb1b      	cbnz	r3, 800cc30 <_svfiprintf_r+0x1b0>
 800cbe8:	9b03      	ldr	r3, [sp, #12]
 800cbea:	3307      	adds	r3, #7
 800cbec:	f023 0307 	bic.w	r3, r3, #7
 800cbf0:	3308      	adds	r3, #8
 800cbf2:	9303      	str	r3, [sp, #12]
 800cbf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbf6:	4433      	add	r3, r6
 800cbf8:	9309      	str	r3, [sp, #36]	; 0x24
 800cbfa:	e768      	b.n	800cace <_svfiprintf_r+0x4e>
 800cbfc:	fb0c 3202 	mla	r2, ip, r2, r3
 800cc00:	460c      	mov	r4, r1
 800cc02:	2001      	movs	r0, #1
 800cc04:	e7a6      	b.n	800cb54 <_svfiprintf_r+0xd4>
 800cc06:	2300      	movs	r3, #0
 800cc08:	3401      	adds	r4, #1
 800cc0a:	9305      	str	r3, [sp, #20]
 800cc0c:	4619      	mov	r1, r3
 800cc0e:	f04f 0c0a 	mov.w	ip, #10
 800cc12:	4620      	mov	r0, r4
 800cc14:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc18:	3a30      	subs	r2, #48	; 0x30
 800cc1a:	2a09      	cmp	r2, #9
 800cc1c:	d903      	bls.n	800cc26 <_svfiprintf_r+0x1a6>
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d0c6      	beq.n	800cbb0 <_svfiprintf_r+0x130>
 800cc22:	9105      	str	r1, [sp, #20]
 800cc24:	e7c4      	b.n	800cbb0 <_svfiprintf_r+0x130>
 800cc26:	fb0c 2101 	mla	r1, ip, r1, r2
 800cc2a:	4604      	mov	r4, r0
 800cc2c:	2301      	movs	r3, #1
 800cc2e:	e7f0      	b.n	800cc12 <_svfiprintf_r+0x192>
 800cc30:	ab03      	add	r3, sp, #12
 800cc32:	9300      	str	r3, [sp, #0]
 800cc34:	462a      	mov	r2, r5
 800cc36:	4b0f      	ldr	r3, [pc, #60]	; (800cc74 <_svfiprintf_r+0x1f4>)
 800cc38:	a904      	add	r1, sp, #16
 800cc3a:	4638      	mov	r0, r7
 800cc3c:	f7fc fc76 	bl	800952c <_printf_float>
 800cc40:	1c42      	adds	r2, r0, #1
 800cc42:	4606      	mov	r6, r0
 800cc44:	d1d6      	bne.n	800cbf4 <_svfiprintf_r+0x174>
 800cc46:	89ab      	ldrh	r3, [r5, #12]
 800cc48:	065b      	lsls	r3, r3, #25
 800cc4a:	f53f af2d 	bmi.w	800caa8 <_svfiprintf_r+0x28>
 800cc4e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cc50:	b01d      	add	sp, #116	; 0x74
 800cc52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc56:	ab03      	add	r3, sp, #12
 800cc58:	9300      	str	r3, [sp, #0]
 800cc5a:	462a      	mov	r2, r5
 800cc5c:	4b05      	ldr	r3, [pc, #20]	; (800cc74 <_svfiprintf_r+0x1f4>)
 800cc5e:	a904      	add	r1, sp, #16
 800cc60:	4638      	mov	r0, r7
 800cc62:	f7fc ff07 	bl	8009a74 <_printf_i>
 800cc66:	e7eb      	b.n	800cc40 <_svfiprintf_r+0x1c0>
 800cc68:	0800f0f0 	.word	0x0800f0f0
 800cc6c:	0800f0fa 	.word	0x0800f0fa
 800cc70:	0800952d 	.word	0x0800952d
 800cc74:	0800c9cd 	.word	0x0800c9cd
 800cc78:	0800f0f6 	.word	0x0800f0f6

0800cc7c <__sflush_r>:
 800cc7c:	898a      	ldrh	r2, [r1, #12]
 800cc7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc82:	4605      	mov	r5, r0
 800cc84:	0710      	lsls	r0, r2, #28
 800cc86:	460c      	mov	r4, r1
 800cc88:	d458      	bmi.n	800cd3c <__sflush_r+0xc0>
 800cc8a:	684b      	ldr	r3, [r1, #4]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	dc05      	bgt.n	800cc9c <__sflush_r+0x20>
 800cc90:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	dc02      	bgt.n	800cc9c <__sflush_r+0x20>
 800cc96:	2000      	movs	r0, #0
 800cc98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc9c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cc9e:	2e00      	cmp	r6, #0
 800cca0:	d0f9      	beq.n	800cc96 <__sflush_r+0x1a>
 800cca2:	2300      	movs	r3, #0
 800cca4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cca8:	682f      	ldr	r7, [r5, #0]
 800ccaa:	6a21      	ldr	r1, [r4, #32]
 800ccac:	602b      	str	r3, [r5, #0]
 800ccae:	d032      	beq.n	800cd16 <__sflush_r+0x9a>
 800ccb0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ccb2:	89a3      	ldrh	r3, [r4, #12]
 800ccb4:	075a      	lsls	r2, r3, #29
 800ccb6:	d505      	bpl.n	800ccc4 <__sflush_r+0x48>
 800ccb8:	6863      	ldr	r3, [r4, #4]
 800ccba:	1ac0      	subs	r0, r0, r3
 800ccbc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ccbe:	b10b      	cbz	r3, 800ccc4 <__sflush_r+0x48>
 800ccc0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ccc2:	1ac0      	subs	r0, r0, r3
 800ccc4:	2300      	movs	r3, #0
 800ccc6:	4602      	mov	r2, r0
 800ccc8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ccca:	6a21      	ldr	r1, [r4, #32]
 800cccc:	4628      	mov	r0, r5
 800ccce:	47b0      	blx	r6
 800ccd0:	1c43      	adds	r3, r0, #1
 800ccd2:	89a3      	ldrh	r3, [r4, #12]
 800ccd4:	d106      	bne.n	800cce4 <__sflush_r+0x68>
 800ccd6:	6829      	ldr	r1, [r5, #0]
 800ccd8:	291d      	cmp	r1, #29
 800ccda:	d82b      	bhi.n	800cd34 <__sflush_r+0xb8>
 800ccdc:	4a29      	ldr	r2, [pc, #164]	; (800cd84 <__sflush_r+0x108>)
 800ccde:	410a      	asrs	r2, r1
 800cce0:	07d6      	lsls	r6, r2, #31
 800cce2:	d427      	bmi.n	800cd34 <__sflush_r+0xb8>
 800cce4:	2200      	movs	r2, #0
 800cce6:	6062      	str	r2, [r4, #4]
 800cce8:	04d9      	lsls	r1, r3, #19
 800ccea:	6922      	ldr	r2, [r4, #16]
 800ccec:	6022      	str	r2, [r4, #0]
 800ccee:	d504      	bpl.n	800ccfa <__sflush_r+0x7e>
 800ccf0:	1c42      	adds	r2, r0, #1
 800ccf2:	d101      	bne.n	800ccf8 <__sflush_r+0x7c>
 800ccf4:	682b      	ldr	r3, [r5, #0]
 800ccf6:	b903      	cbnz	r3, 800ccfa <__sflush_r+0x7e>
 800ccf8:	6560      	str	r0, [r4, #84]	; 0x54
 800ccfa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ccfc:	602f      	str	r7, [r5, #0]
 800ccfe:	2900      	cmp	r1, #0
 800cd00:	d0c9      	beq.n	800cc96 <__sflush_r+0x1a>
 800cd02:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cd06:	4299      	cmp	r1, r3
 800cd08:	d002      	beq.n	800cd10 <__sflush_r+0x94>
 800cd0a:	4628      	mov	r0, r5
 800cd0c:	f7fe fa1a 	bl	800b144 <_free_r>
 800cd10:	2000      	movs	r0, #0
 800cd12:	6360      	str	r0, [r4, #52]	; 0x34
 800cd14:	e7c0      	b.n	800cc98 <__sflush_r+0x1c>
 800cd16:	2301      	movs	r3, #1
 800cd18:	4628      	mov	r0, r5
 800cd1a:	47b0      	blx	r6
 800cd1c:	1c41      	adds	r1, r0, #1
 800cd1e:	d1c8      	bne.n	800ccb2 <__sflush_r+0x36>
 800cd20:	682b      	ldr	r3, [r5, #0]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d0c5      	beq.n	800ccb2 <__sflush_r+0x36>
 800cd26:	2b1d      	cmp	r3, #29
 800cd28:	d001      	beq.n	800cd2e <__sflush_r+0xb2>
 800cd2a:	2b16      	cmp	r3, #22
 800cd2c:	d101      	bne.n	800cd32 <__sflush_r+0xb6>
 800cd2e:	602f      	str	r7, [r5, #0]
 800cd30:	e7b1      	b.n	800cc96 <__sflush_r+0x1a>
 800cd32:	89a3      	ldrh	r3, [r4, #12]
 800cd34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd38:	81a3      	strh	r3, [r4, #12]
 800cd3a:	e7ad      	b.n	800cc98 <__sflush_r+0x1c>
 800cd3c:	690f      	ldr	r7, [r1, #16]
 800cd3e:	2f00      	cmp	r7, #0
 800cd40:	d0a9      	beq.n	800cc96 <__sflush_r+0x1a>
 800cd42:	0793      	lsls	r3, r2, #30
 800cd44:	680e      	ldr	r6, [r1, #0]
 800cd46:	bf08      	it	eq
 800cd48:	694b      	ldreq	r3, [r1, #20]
 800cd4a:	600f      	str	r7, [r1, #0]
 800cd4c:	bf18      	it	ne
 800cd4e:	2300      	movne	r3, #0
 800cd50:	eba6 0807 	sub.w	r8, r6, r7
 800cd54:	608b      	str	r3, [r1, #8]
 800cd56:	f1b8 0f00 	cmp.w	r8, #0
 800cd5a:	dd9c      	ble.n	800cc96 <__sflush_r+0x1a>
 800cd5c:	6a21      	ldr	r1, [r4, #32]
 800cd5e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cd60:	4643      	mov	r3, r8
 800cd62:	463a      	mov	r2, r7
 800cd64:	4628      	mov	r0, r5
 800cd66:	47b0      	blx	r6
 800cd68:	2800      	cmp	r0, #0
 800cd6a:	dc06      	bgt.n	800cd7a <__sflush_r+0xfe>
 800cd6c:	89a3      	ldrh	r3, [r4, #12]
 800cd6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd72:	81a3      	strh	r3, [r4, #12]
 800cd74:	f04f 30ff 	mov.w	r0, #4294967295
 800cd78:	e78e      	b.n	800cc98 <__sflush_r+0x1c>
 800cd7a:	4407      	add	r7, r0
 800cd7c:	eba8 0800 	sub.w	r8, r8, r0
 800cd80:	e7e9      	b.n	800cd56 <__sflush_r+0xda>
 800cd82:	bf00      	nop
 800cd84:	dfbffffe 	.word	0xdfbffffe

0800cd88 <_fflush_r>:
 800cd88:	b538      	push	{r3, r4, r5, lr}
 800cd8a:	690b      	ldr	r3, [r1, #16]
 800cd8c:	4605      	mov	r5, r0
 800cd8e:	460c      	mov	r4, r1
 800cd90:	b913      	cbnz	r3, 800cd98 <_fflush_r+0x10>
 800cd92:	2500      	movs	r5, #0
 800cd94:	4628      	mov	r0, r5
 800cd96:	bd38      	pop	{r3, r4, r5, pc}
 800cd98:	b118      	cbz	r0, 800cda2 <_fflush_r+0x1a>
 800cd9a:	6a03      	ldr	r3, [r0, #32]
 800cd9c:	b90b      	cbnz	r3, 800cda2 <_fflush_r+0x1a>
 800cd9e:	f7fd fa27 	bl	800a1f0 <__sinit>
 800cda2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d0f3      	beq.n	800cd92 <_fflush_r+0xa>
 800cdaa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cdac:	07d0      	lsls	r0, r2, #31
 800cdae:	d404      	bmi.n	800cdba <_fflush_r+0x32>
 800cdb0:	0599      	lsls	r1, r3, #22
 800cdb2:	d402      	bmi.n	800cdba <_fflush_r+0x32>
 800cdb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cdb6:	f7fd fb32 	bl	800a41e <__retarget_lock_acquire_recursive>
 800cdba:	4628      	mov	r0, r5
 800cdbc:	4621      	mov	r1, r4
 800cdbe:	f7ff ff5d 	bl	800cc7c <__sflush_r>
 800cdc2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cdc4:	07da      	lsls	r2, r3, #31
 800cdc6:	4605      	mov	r5, r0
 800cdc8:	d4e4      	bmi.n	800cd94 <_fflush_r+0xc>
 800cdca:	89a3      	ldrh	r3, [r4, #12]
 800cdcc:	059b      	lsls	r3, r3, #22
 800cdce:	d4e1      	bmi.n	800cd94 <_fflush_r+0xc>
 800cdd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cdd2:	f7fd fb25 	bl	800a420 <__retarget_lock_release_recursive>
 800cdd6:	e7dd      	b.n	800cd94 <_fflush_r+0xc>

0800cdd8 <memmove>:
 800cdd8:	4288      	cmp	r0, r1
 800cdda:	b510      	push	{r4, lr}
 800cddc:	eb01 0402 	add.w	r4, r1, r2
 800cde0:	d902      	bls.n	800cde8 <memmove+0x10>
 800cde2:	4284      	cmp	r4, r0
 800cde4:	4623      	mov	r3, r4
 800cde6:	d807      	bhi.n	800cdf8 <memmove+0x20>
 800cde8:	1e43      	subs	r3, r0, #1
 800cdea:	42a1      	cmp	r1, r4
 800cdec:	d008      	beq.n	800ce00 <memmove+0x28>
 800cdee:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cdf2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cdf6:	e7f8      	b.n	800cdea <memmove+0x12>
 800cdf8:	4402      	add	r2, r0
 800cdfa:	4601      	mov	r1, r0
 800cdfc:	428a      	cmp	r2, r1
 800cdfe:	d100      	bne.n	800ce02 <memmove+0x2a>
 800ce00:	bd10      	pop	{r4, pc}
 800ce02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ce06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ce0a:	e7f7      	b.n	800cdfc <memmove+0x24>

0800ce0c <strncmp>:
 800ce0c:	b510      	push	{r4, lr}
 800ce0e:	b16a      	cbz	r2, 800ce2c <strncmp+0x20>
 800ce10:	3901      	subs	r1, #1
 800ce12:	1884      	adds	r4, r0, r2
 800ce14:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce18:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ce1c:	429a      	cmp	r2, r3
 800ce1e:	d103      	bne.n	800ce28 <strncmp+0x1c>
 800ce20:	42a0      	cmp	r0, r4
 800ce22:	d001      	beq.n	800ce28 <strncmp+0x1c>
 800ce24:	2a00      	cmp	r2, #0
 800ce26:	d1f5      	bne.n	800ce14 <strncmp+0x8>
 800ce28:	1ad0      	subs	r0, r2, r3
 800ce2a:	bd10      	pop	{r4, pc}
 800ce2c:	4610      	mov	r0, r2
 800ce2e:	e7fc      	b.n	800ce2a <strncmp+0x1e>

0800ce30 <_sbrk_r>:
 800ce30:	b538      	push	{r3, r4, r5, lr}
 800ce32:	4d06      	ldr	r5, [pc, #24]	; (800ce4c <_sbrk_r+0x1c>)
 800ce34:	2300      	movs	r3, #0
 800ce36:	4604      	mov	r4, r0
 800ce38:	4608      	mov	r0, r1
 800ce3a:	602b      	str	r3, [r5, #0]
 800ce3c:	f7f6 f8d6 	bl	8002fec <_sbrk>
 800ce40:	1c43      	adds	r3, r0, #1
 800ce42:	d102      	bne.n	800ce4a <_sbrk_r+0x1a>
 800ce44:	682b      	ldr	r3, [r5, #0]
 800ce46:	b103      	cbz	r3, 800ce4a <_sbrk_r+0x1a>
 800ce48:	6023      	str	r3, [r4, #0]
 800ce4a:	bd38      	pop	{r3, r4, r5, pc}
 800ce4c:	20004fec 	.word	0x20004fec

0800ce50 <nan>:
 800ce50:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ce58 <nan+0x8>
 800ce54:	4770      	bx	lr
 800ce56:	bf00      	nop
 800ce58:	00000000 	.word	0x00000000
 800ce5c:	7ff80000 	.word	0x7ff80000

0800ce60 <__assert_func>:
 800ce60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ce62:	4614      	mov	r4, r2
 800ce64:	461a      	mov	r2, r3
 800ce66:	4b09      	ldr	r3, [pc, #36]	; (800ce8c <__assert_func+0x2c>)
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	4605      	mov	r5, r0
 800ce6c:	68d8      	ldr	r0, [r3, #12]
 800ce6e:	b14c      	cbz	r4, 800ce84 <__assert_func+0x24>
 800ce70:	4b07      	ldr	r3, [pc, #28]	; (800ce90 <__assert_func+0x30>)
 800ce72:	9100      	str	r1, [sp, #0]
 800ce74:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ce78:	4906      	ldr	r1, [pc, #24]	; (800ce94 <__assert_func+0x34>)
 800ce7a:	462b      	mov	r3, r5
 800ce7c:	f000 fbca 	bl	800d614 <fiprintf>
 800ce80:	f000 fbda 	bl	800d638 <abort>
 800ce84:	4b04      	ldr	r3, [pc, #16]	; (800ce98 <__assert_func+0x38>)
 800ce86:	461c      	mov	r4, r3
 800ce88:	e7f3      	b.n	800ce72 <__assert_func+0x12>
 800ce8a:	bf00      	nop
 800ce8c:	20000088 	.word	0x20000088
 800ce90:	0800f109 	.word	0x0800f109
 800ce94:	0800f116 	.word	0x0800f116
 800ce98:	0800f144 	.word	0x0800f144

0800ce9c <_calloc_r>:
 800ce9c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ce9e:	fba1 2402 	umull	r2, r4, r1, r2
 800cea2:	b94c      	cbnz	r4, 800ceb8 <_calloc_r+0x1c>
 800cea4:	4611      	mov	r1, r2
 800cea6:	9201      	str	r2, [sp, #4]
 800cea8:	f7fe f9c0 	bl	800b22c <_malloc_r>
 800ceac:	9a01      	ldr	r2, [sp, #4]
 800ceae:	4605      	mov	r5, r0
 800ceb0:	b930      	cbnz	r0, 800cec0 <_calloc_r+0x24>
 800ceb2:	4628      	mov	r0, r5
 800ceb4:	b003      	add	sp, #12
 800ceb6:	bd30      	pop	{r4, r5, pc}
 800ceb8:	220c      	movs	r2, #12
 800ceba:	6002      	str	r2, [r0, #0]
 800cebc:	2500      	movs	r5, #0
 800cebe:	e7f8      	b.n	800ceb2 <_calloc_r+0x16>
 800cec0:	4621      	mov	r1, r4
 800cec2:	f7fd fa2e 	bl	800a322 <memset>
 800cec6:	e7f4      	b.n	800ceb2 <_calloc_r+0x16>

0800cec8 <rshift>:
 800cec8:	6903      	ldr	r3, [r0, #16]
 800ceca:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cece:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ced2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ced6:	f100 0414 	add.w	r4, r0, #20
 800ceda:	dd45      	ble.n	800cf68 <rshift+0xa0>
 800cedc:	f011 011f 	ands.w	r1, r1, #31
 800cee0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cee4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cee8:	d10c      	bne.n	800cf04 <rshift+0x3c>
 800ceea:	f100 0710 	add.w	r7, r0, #16
 800ceee:	4629      	mov	r1, r5
 800cef0:	42b1      	cmp	r1, r6
 800cef2:	d334      	bcc.n	800cf5e <rshift+0x96>
 800cef4:	1a9b      	subs	r3, r3, r2
 800cef6:	009b      	lsls	r3, r3, #2
 800cef8:	1eea      	subs	r2, r5, #3
 800cefa:	4296      	cmp	r6, r2
 800cefc:	bf38      	it	cc
 800cefe:	2300      	movcc	r3, #0
 800cf00:	4423      	add	r3, r4
 800cf02:	e015      	b.n	800cf30 <rshift+0x68>
 800cf04:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800cf08:	f1c1 0820 	rsb	r8, r1, #32
 800cf0c:	40cf      	lsrs	r7, r1
 800cf0e:	f105 0e04 	add.w	lr, r5, #4
 800cf12:	46a1      	mov	r9, r4
 800cf14:	4576      	cmp	r6, lr
 800cf16:	46f4      	mov	ip, lr
 800cf18:	d815      	bhi.n	800cf46 <rshift+0x7e>
 800cf1a:	1a9a      	subs	r2, r3, r2
 800cf1c:	0092      	lsls	r2, r2, #2
 800cf1e:	3a04      	subs	r2, #4
 800cf20:	3501      	adds	r5, #1
 800cf22:	42ae      	cmp	r6, r5
 800cf24:	bf38      	it	cc
 800cf26:	2200      	movcc	r2, #0
 800cf28:	18a3      	adds	r3, r4, r2
 800cf2a:	50a7      	str	r7, [r4, r2]
 800cf2c:	b107      	cbz	r7, 800cf30 <rshift+0x68>
 800cf2e:	3304      	adds	r3, #4
 800cf30:	1b1a      	subs	r2, r3, r4
 800cf32:	42a3      	cmp	r3, r4
 800cf34:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cf38:	bf08      	it	eq
 800cf3a:	2300      	moveq	r3, #0
 800cf3c:	6102      	str	r2, [r0, #16]
 800cf3e:	bf08      	it	eq
 800cf40:	6143      	streq	r3, [r0, #20]
 800cf42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf46:	f8dc c000 	ldr.w	ip, [ip]
 800cf4a:	fa0c fc08 	lsl.w	ip, ip, r8
 800cf4e:	ea4c 0707 	orr.w	r7, ip, r7
 800cf52:	f849 7b04 	str.w	r7, [r9], #4
 800cf56:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cf5a:	40cf      	lsrs	r7, r1
 800cf5c:	e7da      	b.n	800cf14 <rshift+0x4c>
 800cf5e:	f851 cb04 	ldr.w	ip, [r1], #4
 800cf62:	f847 cf04 	str.w	ip, [r7, #4]!
 800cf66:	e7c3      	b.n	800cef0 <rshift+0x28>
 800cf68:	4623      	mov	r3, r4
 800cf6a:	e7e1      	b.n	800cf30 <rshift+0x68>

0800cf6c <__hexdig_fun>:
 800cf6c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800cf70:	2b09      	cmp	r3, #9
 800cf72:	d802      	bhi.n	800cf7a <__hexdig_fun+0xe>
 800cf74:	3820      	subs	r0, #32
 800cf76:	b2c0      	uxtb	r0, r0
 800cf78:	4770      	bx	lr
 800cf7a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800cf7e:	2b05      	cmp	r3, #5
 800cf80:	d801      	bhi.n	800cf86 <__hexdig_fun+0x1a>
 800cf82:	3847      	subs	r0, #71	; 0x47
 800cf84:	e7f7      	b.n	800cf76 <__hexdig_fun+0xa>
 800cf86:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800cf8a:	2b05      	cmp	r3, #5
 800cf8c:	d801      	bhi.n	800cf92 <__hexdig_fun+0x26>
 800cf8e:	3827      	subs	r0, #39	; 0x27
 800cf90:	e7f1      	b.n	800cf76 <__hexdig_fun+0xa>
 800cf92:	2000      	movs	r0, #0
 800cf94:	4770      	bx	lr
	...

0800cf98 <__gethex>:
 800cf98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf9c:	4617      	mov	r7, r2
 800cf9e:	680a      	ldr	r2, [r1, #0]
 800cfa0:	b085      	sub	sp, #20
 800cfa2:	f102 0b02 	add.w	fp, r2, #2
 800cfa6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800cfaa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800cfae:	4681      	mov	r9, r0
 800cfb0:	468a      	mov	sl, r1
 800cfb2:	9302      	str	r3, [sp, #8]
 800cfb4:	32fe      	adds	r2, #254	; 0xfe
 800cfb6:	eb02 030b 	add.w	r3, r2, fp
 800cfba:	46d8      	mov	r8, fp
 800cfbc:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800cfc0:	9301      	str	r3, [sp, #4]
 800cfc2:	2830      	cmp	r0, #48	; 0x30
 800cfc4:	d0f7      	beq.n	800cfb6 <__gethex+0x1e>
 800cfc6:	f7ff ffd1 	bl	800cf6c <__hexdig_fun>
 800cfca:	4604      	mov	r4, r0
 800cfcc:	2800      	cmp	r0, #0
 800cfce:	d138      	bne.n	800d042 <__gethex+0xaa>
 800cfd0:	49a7      	ldr	r1, [pc, #668]	; (800d270 <__gethex+0x2d8>)
 800cfd2:	2201      	movs	r2, #1
 800cfd4:	4640      	mov	r0, r8
 800cfd6:	f7ff ff19 	bl	800ce0c <strncmp>
 800cfda:	4606      	mov	r6, r0
 800cfdc:	2800      	cmp	r0, #0
 800cfde:	d169      	bne.n	800d0b4 <__gethex+0x11c>
 800cfe0:	f898 0001 	ldrb.w	r0, [r8, #1]
 800cfe4:	465d      	mov	r5, fp
 800cfe6:	f7ff ffc1 	bl	800cf6c <__hexdig_fun>
 800cfea:	2800      	cmp	r0, #0
 800cfec:	d064      	beq.n	800d0b8 <__gethex+0x120>
 800cfee:	465a      	mov	r2, fp
 800cff0:	7810      	ldrb	r0, [r2, #0]
 800cff2:	2830      	cmp	r0, #48	; 0x30
 800cff4:	4690      	mov	r8, r2
 800cff6:	f102 0201 	add.w	r2, r2, #1
 800cffa:	d0f9      	beq.n	800cff0 <__gethex+0x58>
 800cffc:	f7ff ffb6 	bl	800cf6c <__hexdig_fun>
 800d000:	2301      	movs	r3, #1
 800d002:	fab0 f480 	clz	r4, r0
 800d006:	0964      	lsrs	r4, r4, #5
 800d008:	465e      	mov	r6, fp
 800d00a:	9301      	str	r3, [sp, #4]
 800d00c:	4642      	mov	r2, r8
 800d00e:	4615      	mov	r5, r2
 800d010:	3201      	adds	r2, #1
 800d012:	7828      	ldrb	r0, [r5, #0]
 800d014:	f7ff ffaa 	bl	800cf6c <__hexdig_fun>
 800d018:	2800      	cmp	r0, #0
 800d01a:	d1f8      	bne.n	800d00e <__gethex+0x76>
 800d01c:	4994      	ldr	r1, [pc, #592]	; (800d270 <__gethex+0x2d8>)
 800d01e:	2201      	movs	r2, #1
 800d020:	4628      	mov	r0, r5
 800d022:	f7ff fef3 	bl	800ce0c <strncmp>
 800d026:	b978      	cbnz	r0, 800d048 <__gethex+0xb0>
 800d028:	b946      	cbnz	r6, 800d03c <__gethex+0xa4>
 800d02a:	1c6e      	adds	r6, r5, #1
 800d02c:	4632      	mov	r2, r6
 800d02e:	4615      	mov	r5, r2
 800d030:	3201      	adds	r2, #1
 800d032:	7828      	ldrb	r0, [r5, #0]
 800d034:	f7ff ff9a 	bl	800cf6c <__hexdig_fun>
 800d038:	2800      	cmp	r0, #0
 800d03a:	d1f8      	bne.n	800d02e <__gethex+0x96>
 800d03c:	1b73      	subs	r3, r6, r5
 800d03e:	009e      	lsls	r6, r3, #2
 800d040:	e004      	b.n	800d04c <__gethex+0xb4>
 800d042:	2400      	movs	r4, #0
 800d044:	4626      	mov	r6, r4
 800d046:	e7e1      	b.n	800d00c <__gethex+0x74>
 800d048:	2e00      	cmp	r6, #0
 800d04a:	d1f7      	bne.n	800d03c <__gethex+0xa4>
 800d04c:	782b      	ldrb	r3, [r5, #0]
 800d04e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d052:	2b50      	cmp	r3, #80	; 0x50
 800d054:	d13d      	bne.n	800d0d2 <__gethex+0x13a>
 800d056:	786b      	ldrb	r3, [r5, #1]
 800d058:	2b2b      	cmp	r3, #43	; 0x2b
 800d05a:	d02f      	beq.n	800d0bc <__gethex+0x124>
 800d05c:	2b2d      	cmp	r3, #45	; 0x2d
 800d05e:	d031      	beq.n	800d0c4 <__gethex+0x12c>
 800d060:	1c69      	adds	r1, r5, #1
 800d062:	f04f 0b00 	mov.w	fp, #0
 800d066:	7808      	ldrb	r0, [r1, #0]
 800d068:	f7ff ff80 	bl	800cf6c <__hexdig_fun>
 800d06c:	1e42      	subs	r2, r0, #1
 800d06e:	b2d2      	uxtb	r2, r2
 800d070:	2a18      	cmp	r2, #24
 800d072:	d82e      	bhi.n	800d0d2 <__gethex+0x13a>
 800d074:	f1a0 0210 	sub.w	r2, r0, #16
 800d078:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d07c:	f7ff ff76 	bl	800cf6c <__hexdig_fun>
 800d080:	f100 3cff 	add.w	ip, r0, #4294967295
 800d084:	fa5f fc8c 	uxtb.w	ip, ip
 800d088:	f1bc 0f18 	cmp.w	ip, #24
 800d08c:	d91d      	bls.n	800d0ca <__gethex+0x132>
 800d08e:	f1bb 0f00 	cmp.w	fp, #0
 800d092:	d000      	beq.n	800d096 <__gethex+0xfe>
 800d094:	4252      	negs	r2, r2
 800d096:	4416      	add	r6, r2
 800d098:	f8ca 1000 	str.w	r1, [sl]
 800d09c:	b1dc      	cbz	r4, 800d0d6 <__gethex+0x13e>
 800d09e:	9b01      	ldr	r3, [sp, #4]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	bf14      	ite	ne
 800d0a4:	f04f 0800 	movne.w	r8, #0
 800d0a8:	f04f 0806 	moveq.w	r8, #6
 800d0ac:	4640      	mov	r0, r8
 800d0ae:	b005      	add	sp, #20
 800d0b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0b4:	4645      	mov	r5, r8
 800d0b6:	4626      	mov	r6, r4
 800d0b8:	2401      	movs	r4, #1
 800d0ba:	e7c7      	b.n	800d04c <__gethex+0xb4>
 800d0bc:	f04f 0b00 	mov.w	fp, #0
 800d0c0:	1ca9      	adds	r1, r5, #2
 800d0c2:	e7d0      	b.n	800d066 <__gethex+0xce>
 800d0c4:	f04f 0b01 	mov.w	fp, #1
 800d0c8:	e7fa      	b.n	800d0c0 <__gethex+0x128>
 800d0ca:	230a      	movs	r3, #10
 800d0cc:	fb03 0002 	mla	r0, r3, r2, r0
 800d0d0:	e7d0      	b.n	800d074 <__gethex+0xdc>
 800d0d2:	4629      	mov	r1, r5
 800d0d4:	e7e0      	b.n	800d098 <__gethex+0x100>
 800d0d6:	eba5 0308 	sub.w	r3, r5, r8
 800d0da:	3b01      	subs	r3, #1
 800d0dc:	4621      	mov	r1, r4
 800d0de:	2b07      	cmp	r3, #7
 800d0e0:	dc0a      	bgt.n	800d0f8 <__gethex+0x160>
 800d0e2:	4648      	mov	r0, r9
 800d0e4:	f7fe f92e 	bl	800b344 <_Balloc>
 800d0e8:	4604      	mov	r4, r0
 800d0ea:	b940      	cbnz	r0, 800d0fe <__gethex+0x166>
 800d0ec:	4b61      	ldr	r3, [pc, #388]	; (800d274 <__gethex+0x2dc>)
 800d0ee:	4602      	mov	r2, r0
 800d0f0:	21e4      	movs	r1, #228	; 0xe4
 800d0f2:	4861      	ldr	r0, [pc, #388]	; (800d278 <__gethex+0x2e0>)
 800d0f4:	f7ff feb4 	bl	800ce60 <__assert_func>
 800d0f8:	3101      	adds	r1, #1
 800d0fa:	105b      	asrs	r3, r3, #1
 800d0fc:	e7ef      	b.n	800d0de <__gethex+0x146>
 800d0fe:	f100 0a14 	add.w	sl, r0, #20
 800d102:	2300      	movs	r3, #0
 800d104:	495a      	ldr	r1, [pc, #360]	; (800d270 <__gethex+0x2d8>)
 800d106:	f8cd a004 	str.w	sl, [sp, #4]
 800d10a:	469b      	mov	fp, r3
 800d10c:	45a8      	cmp	r8, r5
 800d10e:	d342      	bcc.n	800d196 <__gethex+0x1fe>
 800d110:	9801      	ldr	r0, [sp, #4]
 800d112:	f840 bb04 	str.w	fp, [r0], #4
 800d116:	eba0 000a 	sub.w	r0, r0, sl
 800d11a:	1080      	asrs	r0, r0, #2
 800d11c:	6120      	str	r0, [r4, #16]
 800d11e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800d122:	4658      	mov	r0, fp
 800d124:	f7fe fa00 	bl	800b528 <__hi0bits>
 800d128:	683d      	ldr	r5, [r7, #0]
 800d12a:	eba8 0000 	sub.w	r0, r8, r0
 800d12e:	42a8      	cmp	r0, r5
 800d130:	dd59      	ble.n	800d1e6 <__gethex+0x24e>
 800d132:	eba0 0805 	sub.w	r8, r0, r5
 800d136:	4641      	mov	r1, r8
 800d138:	4620      	mov	r0, r4
 800d13a:	f7fe fd8f 	bl	800bc5c <__any_on>
 800d13e:	4683      	mov	fp, r0
 800d140:	b1b8      	cbz	r0, 800d172 <__gethex+0x1da>
 800d142:	f108 33ff 	add.w	r3, r8, #4294967295
 800d146:	1159      	asrs	r1, r3, #5
 800d148:	f003 021f 	and.w	r2, r3, #31
 800d14c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d150:	f04f 0b01 	mov.w	fp, #1
 800d154:	fa0b f202 	lsl.w	r2, fp, r2
 800d158:	420a      	tst	r2, r1
 800d15a:	d00a      	beq.n	800d172 <__gethex+0x1da>
 800d15c:	455b      	cmp	r3, fp
 800d15e:	dd06      	ble.n	800d16e <__gethex+0x1d6>
 800d160:	f1a8 0102 	sub.w	r1, r8, #2
 800d164:	4620      	mov	r0, r4
 800d166:	f7fe fd79 	bl	800bc5c <__any_on>
 800d16a:	2800      	cmp	r0, #0
 800d16c:	d138      	bne.n	800d1e0 <__gethex+0x248>
 800d16e:	f04f 0b02 	mov.w	fp, #2
 800d172:	4641      	mov	r1, r8
 800d174:	4620      	mov	r0, r4
 800d176:	f7ff fea7 	bl	800cec8 <rshift>
 800d17a:	4446      	add	r6, r8
 800d17c:	68bb      	ldr	r3, [r7, #8]
 800d17e:	42b3      	cmp	r3, r6
 800d180:	da41      	bge.n	800d206 <__gethex+0x26e>
 800d182:	4621      	mov	r1, r4
 800d184:	4648      	mov	r0, r9
 800d186:	f7fe f91d 	bl	800b3c4 <_Bfree>
 800d18a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d18c:	2300      	movs	r3, #0
 800d18e:	6013      	str	r3, [r2, #0]
 800d190:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800d194:	e78a      	b.n	800d0ac <__gethex+0x114>
 800d196:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800d19a:	2a2e      	cmp	r2, #46	; 0x2e
 800d19c:	d014      	beq.n	800d1c8 <__gethex+0x230>
 800d19e:	2b20      	cmp	r3, #32
 800d1a0:	d106      	bne.n	800d1b0 <__gethex+0x218>
 800d1a2:	9b01      	ldr	r3, [sp, #4]
 800d1a4:	f843 bb04 	str.w	fp, [r3], #4
 800d1a8:	f04f 0b00 	mov.w	fp, #0
 800d1ac:	9301      	str	r3, [sp, #4]
 800d1ae:	465b      	mov	r3, fp
 800d1b0:	7828      	ldrb	r0, [r5, #0]
 800d1b2:	9303      	str	r3, [sp, #12]
 800d1b4:	f7ff feda 	bl	800cf6c <__hexdig_fun>
 800d1b8:	9b03      	ldr	r3, [sp, #12]
 800d1ba:	f000 000f 	and.w	r0, r0, #15
 800d1be:	4098      	lsls	r0, r3
 800d1c0:	ea4b 0b00 	orr.w	fp, fp, r0
 800d1c4:	3304      	adds	r3, #4
 800d1c6:	e7a1      	b.n	800d10c <__gethex+0x174>
 800d1c8:	45a8      	cmp	r8, r5
 800d1ca:	d8e8      	bhi.n	800d19e <__gethex+0x206>
 800d1cc:	2201      	movs	r2, #1
 800d1ce:	4628      	mov	r0, r5
 800d1d0:	9303      	str	r3, [sp, #12]
 800d1d2:	f7ff fe1b 	bl	800ce0c <strncmp>
 800d1d6:	4926      	ldr	r1, [pc, #152]	; (800d270 <__gethex+0x2d8>)
 800d1d8:	9b03      	ldr	r3, [sp, #12]
 800d1da:	2800      	cmp	r0, #0
 800d1dc:	d1df      	bne.n	800d19e <__gethex+0x206>
 800d1de:	e795      	b.n	800d10c <__gethex+0x174>
 800d1e0:	f04f 0b03 	mov.w	fp, #3
 800d1e4:	e7c5      	b.n	800d172 <__gethex+0x1da>
 800d1e6:	da0b      	bge.n	800d200 <__gethex+0x268>
 800d1e8:	eba5 0800 	sub.w	r8, r5, r0
 800d1ec:	4621      	mov	r1, r4
 800d1ee:	4642      	mov	r2, r8
 800d1f0:	4648      	mov	r0, r9
 800d1f2:	f7fe fb01 	bl	800b7f8 <__lshift>
 800d1f6:	eba6 0608 	sub.w	r6, r6, r8
 800d1fa:	4604      	mov	r4, r0
 800d1fc:	f100 0a14 	add.w	sl, r0, #20
 800d200:	f04f 0b00 	mov.w	fp, #0
 800d204:	e7ba      	b.n	800d17c <__gethex+0x1e4>
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	42b3      	cmp	r3, r6
 800d20a:	dd73      	ble.n	800d2f4 <__gethex+0x35c>
 800d20c:	1b9e      	subs	r6, r3, r6
 800d20e:	42b5      	cmp	r5, r6
 800d210:	dc34      	bgt.n	800d27c <__gethex+0x2e4>
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	2b02      	cmp	r3, #2
 800d216:	d023      	beq.n	800d260 <__gethex+0x2c8>
 800d218:	2b03      	cmp	r3, #3
 800d21a:	d025      	beq.n	800d268 <__gethex+0x2d0>
 800d21c:	2b01      	cmp	r3, #1
 800d21e:	d115      	bne.n	800d24c <__gethex+0x2b4>
 800d220:	42b5      	cmp	r5, r6
 800d222:	d113      	bne.n	800d24c <__gethex+0x2b4>
 800d224:	2d01      	cmp	r5, #1
 800d226:	d10b      	bne.n	800d240 <__gethex+0x2a8>
 800d228:	9a02      	ldr	r2, [sp, #8]
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	6013      	str	r3, [r2, #0]
 800d22e:	2301      	movs	r3, #1
 800d230:	6123      	str	r3, [r4, #16]
 800d232:	f8ca 3000 	str.w	r3, [sl]
 800d236:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d238:	f04f 0862 	mov.w	r8, #98	; 0x62
 800d23c:	601c      	str	r4, [r3, #0]
 800d23e:	e735      	b.n	800d0ac <__gethex+0x114>
 800d240:	1e69      	subs	r1, r5, #1
 800d242:	4620      	mov	r0, r4
 800d244:	f7fe fd0a 	bl	800bc5c <__any_on>
 800d248:	2800      	cmp	r0, #0
 800d24a:	d1ed      	bne.n	800d228 <__gethex+0x290>
 800d24c:	4621      	mov	r1, r4
 800d24e:	4648      	mov	r0, r9
 800d250:	f7fe f8b8 	bl	800b3c4 <_Bfree>
 800d254:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d256:	2300      	movs	r3, #0
 800d258:	6013      	str	r3, [r2, #0]
 800d25a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800d25e:	e725      	b.n	800d0ac <__gethex+0x114>
 800d260:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d262:	2b00      	cmp	r3, #0
 800d264:	d1f2      	bne.n	800d24c <__gethex+0x2b4>
 800d266:	e7df      	b.n	800d228 <__gethex+0x290>
 800d268:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d1dc      	bne.n	800d228 <__gethex+0x290>
 800d26e:	e7ed      	b.n	800d24c <__gethex+0x2b4>
 800d270:	0800f09c 	.word	0x0800f09c
 800d274:	0800ef36 	.word	0x0800ef36
 800d278:	0800f145 	.word	0x0800f145
 800d27c:	f106 38ff 	add.w	r8, r6, #4294967295
 800d280:	f1bb 0f00 	cmp.w	fp, #0
 800d284:	d133      	bne.n	800d2ee <__gethex+0x356>
 800d286:	f1b8 0f00 	cmp.w	r8, #0
 800d28a:	d004      	beq.n	800d296 <__gethex+0x2fe>
 800d28c:	4641      	mov	r1, r8
 800d28e:	4620      	mov	r0, r4
 800d290:	f7fe fce4 	bl	800bc5c <__any_on>
 800d294:	4683      	mov	fp, r0
 800d296:	ea4f 1268 	mov.w	r2, r8, asr #5
 800d29a:	2301      	movs	r3, #1
 800d29c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d2a0:	f008 081f 	and.w	r8, r8, #31
 800d2a4:	fa03 f308 	lsl.w	r3, r3, r8
 800d2a8:	4213      	tst	r3, r2
 800d2aa:	4631      	mov	r1, r6
 800d2ac:	4620      	mov	r0, r4
 800d2ae:	bf18      	it	ne
 800d2b0:	f04b 0b02 	orrne.w	fp, fp, #2
 800d2b4:	1bad      	subs	r5, r5, r6
 800d2b6:	f7ff fe07 	bl	800cec8 <rshift>
 800d2ba:	687e      	ldr	r6, [r7, #4]
 800d2bc:	f04f 0802 	mov.w	r8, #2
 800d2c0:	f1bb 0f00 	cmp.w	fp, #0
 800d2c4:	d04a      	beq.n	800d35c <__gethex+0x3c4>
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	2b02      	cmp	r3, #2
 800d2ca:	d016      	beq.n	800d2fa <__gethex+0x362>
 800d2cc:	2b03      	cmp	r3, #3
 800d2ce:	d018      	beq.n	800d302 <__gethex+0x36a>
 800d2d0:	2b01      	cmp	r3, #1
 800d2d2:	d109      	bne.n	800d2e8 <__gethex+0x350>
 800d2d4:	f01b 0f02 	tst.w	fp, #2
 800d2d8:	d006      	beq.n	800d2e8 <__gethex+0x350>
 800d2da:	f8da 3000 	ldr.w	r3, [sl]
 800d2de:	ea4b 0b03 	orr.w	fp, fp, r3
 800d2e2:	f01b 0f01 	tst.w	fp, #1
 800d2e6:	d10f      	bne.n	800d308 <__gethex+0x370>
 800d2e8:	f048 0810 	orr.w	r8, r8, #16
 800d2ec:	e036      	b.n	800d35c <__gethex+0x3c4>
 800d2ee:	f04f 0b01 	mov.w	fp, #1
 800d2f2:	e7d0      	b.n	800d296 <__gethex+0x2fe>
 800d2f4:	f04f 0801 	mov.w	r8, #1
 800d2f8:	e7e2      	b.n	800d2c0 <__gethex+0x328>
 800d2fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d2fc:	f1c3 0301 	rsb	r3, r3, #1
 800d300:	930f      	str	r3, [sp, #60]	; 0x3c
 800d302:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d304:	2b00      	cmp	r3, #0
 800d306:	d0ef      	beq.n	800d2e8 <__gethex+0x350>
 800d308:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d30c:	f104 0214 	add.w	r2, r4, #20
 800d310:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800d314:	9301      	str	r3, [sp, #4]
 800d316:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800d31a:	2300      	movs	r3, #0
 800d31c:	4694      	mov	ip, r2
 800d31e:	f852 1b04 	ldr.w	r1, [r2], #4
 800d322:	f1b1 3fff 	cmp.w	r1, #4294967295
 800d326:	d01e      	beq.n	800d366 <__gethex+0x3ce>
 800d328:	3101      	adds	r1, #1
 800d32a:	f8cc 1000 	str.w	r1, [ip]
 800d32e:	f1b8 0f02 	cmp.w	r8, #2
 800d332:	f104 0214 	add.w	r2, r4, #20
 800d336:	d13d      	bne.n	800d3b4 <__gethex+0x41c>
 800d338:	683b      	ldr	r3, [r7, #0]
 800d33a:	3b01      	subs	r3, #1
 800d33c:	42ab      	cmp	r3, r5
 800d33e:	d10b      	bne.n	800d358 <__gethex+0x3c0>
 800d340:	1169      	asrs	r1, r5, #5
 800d342:	2301      	movs	r3, #1
 800d344:	f005 051f 	and.w	r5, r5, #31
 800d348:	fa03 f505 	lsl.w	r5, r3, r5
 800d34c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d350:	421d      	tst	r5, r3
 800d352:	bf18      	it	ne
 800d354:	f04f 0801 	movne.w	r8, #1
 800d358:	f048 0820 	orr.w	r8, r8, #32
 800d35c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d35e:	601c      	str	r4, [r3, #0]
 800d360:	9b02      	ldr	r3, [sp, #8]
 800d362:	601e      	str	r6, [r3, #0]
 800d364:	e6a2      	b.n	800d0ac <__gethex+0x114>
 800d366:	4290      	cmp	r0, r2
 800d368:	f842 3c04 	str.w	r3, [r2, #-4]
 800d36c:	d8d6      	bhi.n	800d31c <__gethex+0x384>
 800d36e:	68a2      	ldr	r2, [r4, #8]
 800d370:	4593      	cmp	fp, r2
 800d372:	db17      	blt.n	800d3a4 <__gethex+0x40c>
 800d374:	6861      	ldr	r1, [r4, #4]
 800d376:	4648      	mov	r0, r9
 800d378:	3101      	adds	r1, #1
 800d37a:	f7fd ffe3 	bl	800b344 <_Balloc>
 800d37e:	4682      	mov	sl, r0
 800d380:	b918      	cbnz	r0, 800d38a <__gethex+0x3f2>
 800d382:	4b1b      	ldr	r3, [pc, #108]	; (800d3f0 <__gethex+0x458>)
 800d384:	4602      	mov	r2, r0
 800d386:	2184      	movs	r1, #132	; 0x84
 800d388:	e6b3      	b.n	800d0f2 <__gethex+0x15a>
 800d38a:	6922      	ldr	r2, [r4, #16]
 800d38c:	3202      	adds	r2, #2
 800d38e:	f104 010c 	add.w	r1, r4, #12
 800d392:	0092      	lsls	r2, r2, #2
 800d394:	300c      	adds	r0, #12
 800d396:	f7fd f844 	bl	800a422 <memcpy>
 800d39a:	4621      	mov	r1, r4
 800d39c:	4648      	mov	r0, r9
 800d39e:	f7fe f811 	bl	800b3c4 <_Bfree>
 800d3a2:	4654      	mov	r4, sl
 800d3a4:	6922      	ldr	r2, [r4, #16]
 800d3a6:	1c51      	adds	r1, r2, #1
 800d3a8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800d3ac:	6121      	str	r1, [r4, #16]
 800d3ae:	2101      	movs	r1, #1
 800d3b0:	6151      	str	r1, [r2, #20]
 800d3b2:	e7bc      	b.n	800d32e <__gethex+0x396>
 800d3b4:	6921      	ldr	r1, [r4, #16]
 800d3b6:	4559      	cmp	r1, fp
 800d3b8:	dd0b      	ble.n	800d3d2 <__gethex+0x43a>
 800d3ba:	2101      	movs	r1, #1
 800d3bc:	4620      	mov	r0, r4
 800d3be:	f7ff fd83 	bl	800cec8 <rshift>
 800d3c2:	68bb      	ldr	r3, [r7, #8]
 800d3c4:	3601      	adds	r6, #1
 800d3c6:	42b3      	cmp	r3, r6
 800d3c8:	f6ff aedb 	blt.w	800d182 <__gethex+0x1ea>
 800d3cc:	f04f 0801 	mov.w	r8, #1
 800d3d0:	e7c2      	b.n	800d358 <__gethex+0x3c0>
 800d3d2:	f015 051f 	ands.w	r5, r5, #31
 800d3d6:	d0f9      	beq.n	800d3cc <__gethex+0x434>
 800d3d8:	9b01      	ldr	r3, [sp, #4]
 800d3da:	441a      	add	r2, r3
 800d3dc:	f1c5 0520 	rsb	r5, r5, #32
 800d3e0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800d3e4:	f7fe f8a0 	bl	800b528 <__hi0bits>
 800d3e8:	42a8      	cmp	r0, r5
 800d3ea:	dbe6      	blt.n	800d3ba <__gethex+0x422>
 800d3ec:	e7ee      	b.n	800d3cc <__gethex+0x434>
 800d3ee:	bf00      	nop
 800d3f0:	0800ef36 	.word	0x0800ef36

0800d3f4 <L_shift>:
 800d3f4:	f1c2 0208 	rsb	r2, r2, #8
 800d3f8:	0092      	lsls	r2, r2, #2
 800d3fa:	b570      	push	{r4, r5, r6, lr}
 800d3fc:	f1c2 0620 	rsb	r6, r2, #32
 800d400:	6843      	ldr	r3, [r0, #4]
 800d402:	6804      	ldr	r4, [r0, #0]
 800d404:	fa03 f506 	lsl.w	r5, r3, r6
 800d408:	432c      	orrs	r4, r5
 800d40a:	40d3      	lsrs	r3, r2
 800d40c:	6004      	str	r4, [r0, #0]
 800d40e:	f840 3f04 	str.w	r3, [r0, #4]!
 800d412:	4288      	cmp	r0, r1
 800d414:	d3f4      	bcc.n	800d400 <L_shift+0xc>
 800d416:	bd70      	pop	{r4, r5, r6, pc}

0800d418 <__match>:
 800d418:	b530      	push	{r4, r5, lr}
 800d41a:	6803      	ldr	r3, [r0, #0]
 800d41c:	3301      	adds	r3, #1
 800d41e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d422:	b914      	cbnz	r4, 800d42a <__match+0x12>
 800d424:	6003      	str	r3, [r0, #0]
 800d426:	2001      	movs	r0, #1
 800d428:	bd30      	pop	{r4, r5, pc}
 800d42a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d42e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800d432:	2d19      	cmp	r5, #25
 800d434:	bf98      	it	ls
 800d436:	3220      	addls	r2, #32
 800d438:	42a2      	cmp	r2, r4
 800d43a:	d0f0      	beq.n	800d41e <__match+0x6>
 800d43c:	2000      	movs	r0, #0
 800d43e:	e7f3      	b.n	800d428 <__match+0x10>

0800d440 <__hexnan>:
 800d440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d444:	680b      	ldr	r3, [r1, #0]
 800d446:	6801      	ldr	r1, [r0, #0]
 800d448:	115e      	asrs	r6, r3, #5
 800d44a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d44e:	f013 031f 	ands.w	r3, r3, #31
 800d452:	b087      	sub	sp, #28
 800d454:	bf18      	it	ne
 800d456:	3604      	addne	r6, #4
 800d458:	2500      	movs	r5, #0
 800d45a:	1f37      	subs	r7, r6, #4
 800d45c:	4682      	mov	sl, r0
 800d45e:	4690      	mov	r8, r2
 800d460:	9301      	str	r3, [sp, #4]
 800d462:	f846 5c04 	str.w	r5, [r6, #-4]
 800d466:	46b9      	mov	r9, r7
 800d468:	463c      	mov	r4, r7
 800d46a:	9502      	str	r5, [sp, #8]
 800d46c:	46ab      	mov	fp, r5
 800d46e:	784a      	ldrb	r2, [r1, #1]
 800d470:	1c4b      	adds	r3, r1, #1
 800d472:	9303      	str	r3, [sp, #12]
 800d474:	b342      	cbz	r2, 800d4c8 <__hexnan+0x88>
 800d476:	4610      	mov	r0, r2
 800d478:	9105      	str	r1, [sp, #20]
 800d47a:	9204      	str	r2, [sp, #16]
 800d47c:	f7ff fd76 	bl	800cf6c <__hexdig_fun>
 800d480:	2800      	cmp	r0, #0
 800d482:	d14f      	bne.n	800d524 <__hexnan+0xe4>
 800d484:	9a04      	ldr	r2, [sp, #16]
 800d486:	9905      	ldr	r1, [sp, #20]
 800d488:	2a20      	cmp	r2, #32
 800d48a:	d818      	bhi.n	800d4be <__hexnan+0x7e>
 800d48c:	9b02      	ldr	r3, [sp, #8]
 800d48e:	459b      	cmp	fp, r3
 800d490:	dd13      	ble.n	800d4ba <__hexnan+0x7a>
 800d492:	454c      	cmp	r4, r9
 800d494:	d206      	bcs.n	800d4a4 <__hexnan+0x64>
 800d496:	2d07      	cmp	r5, #7
 800d498:	dc04      	bgt.n	800d4a4 <__hexnan+0x64>
 800d49a:	462a      	mov	r2, r5
 800d49c:	4649      	mov	r1, r9
 800d49e:	4620      	mov	r0, r4
 800d4a0:	f7ff ffa8 	bl	800d3f4 <L_shift>
 800d4a4:	4544      	cmp	r4, r8
 800d4a6:	d950      	bls.n	800d54a <__hexnan+0x10a>
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	f1a4 0904 	sub.w	r9, r4, #4
 800d4ae:	f844 3c04 	str.w	r3, [r4, #-4]
 800d4b2:	f8cd b008 	str.w	fp, [sp, #8]
 800d4b6:	464c      	mov	r4, r9
 800d4b8:	461d      	mov	r5, r3
 800d4ba:	9903      	ldr	r1, [sp, #12]
 800d4bc:	e7d7      	b.n	800d46e <__hexnan+0x2e>
 800d4be:	2a29      	cmp	r2, #41	; 0x29
 800d4c0:	d155      	bne.n	800d56e <__hexnan+0x12e>
 800d4c2:	3102      	adds	r1, #2
 800d4c4:	f8ca 1000 	str.w	r1, [sl]
 800d4c8:	f1bb 0f00 	cmp.w	fp, #0
 800d4cc:	d04f      	beq.n	800d56e <__hexnan+0x12e>
 800d4ce:	454c      	cmp	r4, r9
 800d4d0:	d206      	bcs.n	800d4e0 <__hexnan+0xa0>
 800d4d2:	2d07      	cmp	r5, #7
 800d4d4:	dc04      	bgt.n	800d4e0 <__hexnan+0xa0>
 800d4d6:	462a      	mov	r2, r5
 800d4d8:	4649      	mov	r1, r9
 800d4da:	4620      	mov	r0, r4
 800d4dc:	f7ff ff8a 	bl	800d3f4 <L_shift>
 800d4e0:	4544      	cmp	r4, r8
 800d4e2:	d934      	bls.n	800d54e <__hexnan+0x10e>
 800d4e4:	f1a8 0204 	sub.w	r2, r8, #4
 800d4e8:	4623      	mov	r3, r4
 800d4ea:	f853 1b04 	ldr.w	r1, [r3], #4
 800d4ee:	f842 1f04 	str.w	r1, [r2, #4]!
 800d4f2:	429f      	cmp	r7, r3
 800d4f4:	d2f9      	bcs.n	800d4ea <__hexnan+0xaa>
 800d4f6:	1b3b      	subs	r3, r7, r4
 800d4f8:	f023 0303 	bic.w	r3, r3, #3
 800d4fc:	3304      	adds	r3, #4
 800d4fe:	3e03      	subs	r6, #3
 800d500:	3401      	adds	r4, #1
 800d502:	42a6      	cmp	r6, r4
 800d504:	bf38      	it	cc
 800d506:	2304      	movcc	r3, #4
 800d508:	4443      	add	r3, r8
 800d50a:	2200      	movs	r2, #0
 800d50c:	f843 2b04 	str.w	r2, [r3], #4
 800d510:	429f      	cmp	r7, r3
 800d512:	d2fb      	bcs.n	800d50c <__hexnan+0xcc>
 800d514:	683b      	ldr	r3, [r7, #0]
 800d516:	b91b      	cbnz	r3, 800d520 <__hexnan+0xe0>
 800d518:	4547      	cmp	r7, r8
 800d51a:	d126      	bne.n	800d56a <__hexnan+0x12a>
 800d51c:	2301      	movs	r3, #1
 800d51e:	603b      	str	r3, [r7, #0]
 800d520:	2005      	movs	r0, #5
 800d522:	e025      	b.n	800d570 <__hexnan+0x130>
 800d524:	3501      	adds	r5, #1
 800d526:	2d08      	cmp	r5, #8
 800d528:	f10b 0b01 	add.w	fp, fp, #1
 800d52c:	dd06      	ble.n	800d53c <__hexnan+0xfc>
 800d52e:	4544      	cmp	r4, r8
 800d530:	d9c3      	bls.n	800d4ba <__hexnan+0x7a>
 800d532:	2300      	movs	r3, #0
 800d534:	f844 3c04 	str.w	r3, [r4, #-4]
 800d538:	2501      	movs	r5, #1
 800d53a:	3c04      	subs	r4, #4
 800d53c:	6822      	ldr	r2, [r4, #0]
 800d53e:	f000 000f 	and.w	r0, r0, #15
 800d542:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d546:	6020      	str	r0, [r4, #0]
 800d548:	e7b7      	b.n	800d4ba <__hexnan+0x7a>
 800d54a:	2508      	movs	r5, #8
 800d54c:	e7b5      	b.n	800d4ba <__hexnan+0x7a>
 800d54e:	9b01      	ldr	r3, [sp, #4]
 800d550:	2b00      	cmp	r3, #0
 800d552:	d0df      	beq.n	800d514 <__hexnan+0xd4>
 800d554:	f1c3 0320 	rsb	r3, r3, #32
 800d558:	f04f 32ff 	mov.w	r2, #4294967295
 800d55c:	40da      	lsrs	r2, r3
 800d55e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d562:	4013      	ands	r3, r2
 800d564:	f846 3c04 	str.w	r3, [r6, #-4]
 800d568:	e7d4      	b.n	800d514 <__hexnan+0xd4>
 800d56a:	3f04      	subs	r7, #4
 800d56c:	e7d2      	b.n	800d514 <__hexnan+0xd4>
 800d56e:	2004      	movs	r0, #4
 800d570:	b007      	add	sp, #28
 800d572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d576 <__ascii_mbtowc>:
 800d576:	b082      	sub	sp, #8
 800d578:	b901      	cbnz	r1, 800d57c <__ascii_mbtowc+0x6>
 800d57a:	a901      	add	r1, sp, #4
 800d57c:	b142      	cbz	r2, 800d590 <__ascii_mbtowc+0x1a>
 800d57e:	b14b      	cbz	r3, 800d594 <__ascii_mbtowc+0x1e>
 800d580:	7813      	ldrb	r3, [r2, #0]
 800d582:	600b      	str	r3, [r1, #0]
 800d584:	7812      	ldrb	r2, [r2, #0]
 800d586:	1e10      	subs	r0, r2, #0
 800d588:	bf18      	it	ne
 800d58a:	2001      	movne	r0, #1
 800d58c:	b002      	add	sp, #8
 800d58e:	4770      	bx	lr
 800d590:	4610      	mov	r0, r2
 800d592:	e7fb      	b.n	800d58c <__ascii_mbtowc+0x16>
 800d594:	f06f 0001 	mvn.w	r0, #1
 800d598:	e7f8      	b.n	800d58c <__ascii_mbtowc+0x16>

0800d59a <_realloc_r>:
 800d59a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d59e:	4680      	mov	r8, r0
 800d5a0:	4614      	mov	r4, r2
 800d5a2:	460e      	mov	r6, r1
 800d5a4:	b921      	cbnz	r1, 800d5b0 <_realloc_r+0x16>
 800d5a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d5aa:	4611      	mov	r1, r2
 800d5ac:	f7fd be3e 	b.w	800b22c <_malloc_r>
 800d5b0:	b92a      	cbnz	r2, 800d5be <_realloc_r+0x24>
 800d5b2:	f7fd fdc7 	bl	800b144 <_free_r>
 800d5b6:	4625      	mov	r5, r4
 800d5b8:	4628      	mov	r0, r5
 800d5ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5be:	f000 f842 	bl	800d646 <_malloc_usable_size_r>
 800d5c2:	4284      	cmp	r4, r0
 800d5c4:	4607      	mov	r7, r0
 800d5c6:	d802      	bhi.n	800d5ce <_realloc_r+0x34>
 800d5c8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d5cc:	d812      	bhi.n	800d5f4 <_realloc_r+0x5a>
 800d5ce:	4621      	mov	r1, r4
 800d5d0:	4640      	mov	r0, r8
 800d5d2:	f7fd fe2b 	bl	800b22c <_malloc_r>
 800d5d6:	4605      	mov	r5, r0
 800d5d8:	2800      	cmp	r0, #0
 800d5da:	d0ed      	beq.n	800d5b8 <_realloc_r+0x1e>
 800d5dc:	42bc      	cmp	r4, r7
 800d5de:	4622      	mov	r2, r4
 800d5e0:	4631      	mov	r1, r6
 800d5e2:	bf28      	it	cs
 800d5e4:	463a      	movcs	r2, r7
 800d5e6:	f7fc ff1c 	bl	800a422 <memcpy>
 800d5ea:	4631      	mov	r1, r6
 800d5ec:	4640      	mov	r0, r8
 800d5ee:	f7fd fda9 	bl	800b144 <_free_r>
 800d5f2:	e7e1      	b.n	800d5b8 <_realloc_r+0x1e>
 800d5f4:	4635      	mov	r5, r6
 800d5f6:	e7df      	b.n	800d5b8 <_realloc_r+0x1e>

0800d5f8 <__ascii_wctomb>:
 800d5f8:	b149      	cbz	r1, 800d60e <__ascii_wctomb+0x16>
 800d5fa:	2aff      	cmp	r2, #255	; 0xff
 800d5fc:	bf85      	ittet	hi
 800d5fe:	238a      	movhi	r3, #138	; 0x8a
 800d600:	6003      	strhi	r3, [r0, #0]
 800d602:	700a      	strbls	r2, [r1, #0]
 800d604:	f04f 30ff 	movhi.w	r0, #4294967295
 800d608:	bf98      	it	ls
 800d60a:	2001      	movls	r0, #1
 800d60c:	4770      	bx	lr
 800d60e:	4608      	mov	r0, r1
 800d610:	4770      	bx	lr
	...

0800d614 <fiprintf>:
 800d614:	b40e      	push	{r1, r2, r3}
 800d616:	b503      	push	{r0, r1, lr}
 800d618:	4601      	mov	r1, r0
 800d61a:	ab03      	add	r3, sp, #12
 800d61c:	4805      	ldr	r0, [pc, #20]	; (800d634 <fiprintf+0x20>)
 800d61e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d622:	6800      	ldr	r0, [r0, #0]
 800d624:	9301      	str	r3, [sp, #4]
 800d626:	f000 f83f 	bl	800d6a8 <_vfiprintf_r>
 800d62a:	b002      	add	sp, #8
 800d62c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d630:	b003      	add	sp, #12
 800d632:	4770      	bx	lr
 800d634:	20000088 	.word	0x20000088

0800d638 <abort>:
 800d638:	b508      	push	{r3, lr}
 800d63a:	2006      	movs	r0, #6
 800d63c:	f000 fa0c 	bl	800da58 <raise>
 800d640:	2001      	movs	r0, #1
 800d642:	f7f5 fc5b 	bl	8002efc <_exit>

0800d646 <_malloc_usable_size_r>:
 800d646:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d64a:	1f18      	subs	r0, r3, #4
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	bfbc      	itt	lt
 800d650:	580b      	ldrlt	r3, [r1, r0]
 800d652:	18c0      	addlt	r0, r0, r3
 800d654:	4770      	bx	lr

0800d656 <__sfputc_r>:
 800d656:	6893      	ldr	r3, [r2, #8]
 800d658:	3b01      	subs	r3, #1
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	b410      	push	{r4}
 800d65e:	6093      	str	r3, [r2, #8]
 800d660:	da08      	bge.n	800d674 <__sfputc_r+0x1e>
 800d662:	6994      	ldr	r4, [r2, #24]
 800d664:	42a3      	cmp	r3, r4
 800d666:	db01      	blt.n	800d66c <__sfputc_r+0x16>
 800d668:	290a      	cmp	r1, #10
 800d66a:	d103      	bne.n	800d674 <__sfputc_r+0x1e>
 800d66c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d670:	f000 b934 	b.w	800d8dc <__swbuf_r>
 800d674:	6813      	ldr	r3, [r2, #0]
 800d676:	1c58      	adds	r0, r3, #1
 800d678:	6010      	str	r0, [r2, #0]
 800d67a:	7019      	strb	r1, [r3, #0]
 800d67c:	4608      	mov	r0, r1
 800d67e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d682:	4770      	bx	lr

0800d684 <__sfputs_r>:
 800d684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d686:	4606      	mov	r6, r0
 800d688:	460f      	mov	r7, r1
 800d68a:	4614      	mov	r4, r2
 800d68c:	18d5      	adds	r5, r2, r3
 800d68e:	42ac      	cmp	r4, r5
 800d690:	d101      	bne.n	800d696 <__sfputs_r+0x12>
 800d692:	2000      	movs	r0, #0
 800d694:	e007      	b.n	800d6a6 <__sfputs_r+0x22>
 800d696:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d69a:	463a      	mov	r2, r7
 800d69c:	4630      	mov	r0, r6
 800d69e:	f7ff ffda 	bl	800d656 <__sfputc_r>
 800d6a2:	1c43      	adds	r3, r0, #1
 800d6a4:	d1f3      	bne.n	800d68e <__sfputs_r+0xa>
 800d6a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d6a8 <_vfiprintf_r>:
 800d6a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6ac:	460d      	mov	r5, r1
 800d6ae:	b09d      	sub	sp, #116	; 0x74
 800d6b0:	4614      	mov	r4, r2
 800d6b2:	4698      	mov	r8, r3
 800d6b4:	4606      	mov	r6, r0
 800d6b6:	b118      	cbz	r0, 800d6c0 <_vfiprintf_r+0x18>
 800d6b8:	6a03      	ldr	r3, [r0, #32]
 800d6ba:	b90b      	cbnz	r3, 800d6c0 <_vfiprintf_r+0x18>
 800d6bc:	f7fc fd98 	bl	800a1f0 <__sinit>
 800d6c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d6c2:	07d9      	lsls	r1, r3, #31
 800d6c4:	d405      	bmi.n	800d6d2 <_vfiprintf_r+0x2a>
 800d6c6:	89ab      	ldrh	r3, [r5, #12]
 800d6c8:	059a      	lsls	r2, r3, #22
 800d6ca:	d402      	bmi.n	800d6d2 <_vfiprintf_r+0x2a>
 800d6cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d6ce:	f7fc fea6 	bl	800a41e <__retarget_lock_acquire_recursive>
 800d6d2:	89ab      	ldrh	r3, [r5, #12]
 800d6d4:	071b      	lsls	r3, r3, #28
 800d6d6:	d501      	bpl.n	800d6dc <_vfiprintf_r+0x34>
 800d6d8:	692b      	ldr	r3, [r5, #16]
 800d6da:	b99b      	cbnz	r3, 800d704 <_vfiprintf_r+0x5c>
 800d6dc:	4629      	mov	r1, r5
 800d6de:	4630      	mov	r0, r6
 800d6e0:	f000 f93a 	bl	800d958 <__swsetup_r>
 800d6e4:	b170      	cbz	r0, 800d704 <_vfiprintf_r+0x5c>
 800d6e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d6e8:	07dc      	lsls	r4, r3, #31
 800d6ea:	d504      	bpl.n	800d6f6 <_vfiprintf_r+0x4e>
 800d6ec:	f04f 30ff 	mov.w	r0, #4294967295
 800d6f0:	b01d      	add	sp, #116	; 0x74
 800d6f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6f6:	89ab      	ldrh	r3, [r5, #12]
 800d6f8:	0598      	lsls	r0, r3, #22
 800d6fa:	d4f7      	bmi.n	800d6ec <_vfiprintf_r+0x44>
 800d6fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d6fe:	f7fc fe8f 	bl	800a420 <__retarget_lock_release_recursive>
 800d702:	e7f3      	b.n	800d6ec <_vfiprintf_r+0x44>
 800d704:	2300      	movs	r3, #0
 800d706:	9309      	str	r3, [sp, #36]	; 0x24
 800d708:	2320      	movs	r3, #32
 800d70a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d70e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d712:	2330      	movs	r3, #48	; 0x30
 800d714:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d8c8 <_vfiprintf_r+0x220>
 800d718:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d71c:	f04f 0901 	mov.w	r9, #1
 800d720:	4623      	mov	r3, r4
 800d722:	469a      	mov	sl, r3
 800d724:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d728:	b10a      	cbz	r2, 800d72e <_vfiprintf_r+0x86>
 800d72a:	2a25      	cmp	r2, #37	; 0x25
 800d72c:	d1f9      	bne.n	800d722 <_vfiprintf_r+0x7a>
 800d72e:	ebba 0b04 	subs.w	fp, sl, r4
 800d732:	d00b      	beq.n	800d74c <_vfiprintf_r+0xa4>
 800d734:	465b      	mov	r3, fp
 800d736:	4622      	mov	r2, r4
 800d738:	4629      	mov	r1, r5
 800d73a:	4630      	mov	r0, r6
 800d73c:	f7ff ffa2 	bl	800d684 <__sfputs_r>
 800d740:	3001      	adds	r0, #1
 800d742:	f000 80a9 	beq.w	800d898 <_vfiprintf_r+0x1f0>
 800d746:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d748:	445a      	add	r2, fp
 800d74a:	9209      	str	r2, [sp, #36]	; 0x24
 800d74c:	f89a 3000 	ldrb.w	r3, [sl]
 800d750:	2b00      	cmp	r3, #0
 800d752:	f000 80a1 	beq.w	800d898 <_vfiprintf_r+0x1f0>
 800d756:	2300      	movs	r3, #0
 800d758:	f04f 32ff 	mov.w	r2, #4294967295
 800d75c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d760:	f10a 0a01 	add.w	sl, sl, #1
 800d764:	9304      	str	r3, [sp, #16]
 800d766:	9307      	str	r3, [sp, #28]
 800d768:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d76c:	931a      	str	r3, [sp, #104]	; 0x68
 800d76e:	4654      	mov	r4, sl
 800d770:	2205      	movs	r2, #5
 800d772:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d776:	4854      	ldr	r0, [pc, #336]	; (800d8c8 <_vfiprintf_r+0x220>)
 800d778:	f7f2 fd2a 	bl	80001d0 <memchr>
 800d77c:	9a04      	ldr	r2, [sp, #16]
 800d77e:	b9d8      	cbnz	r0, 800d7b8 <_vfiprintf_r+0x110>
 800d780:	06d1      	lsls	r1, r2, #27
 800d782:	bf44      	itt	mi
 800d784:	2320      	movmi	r3, #32
 800d786:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d78a:	0713      	lsls	r3, r2, #28
 800d78c:	bf44      	itt	mi
 800d78e:	232b      	movmi	r3, #43	; 0x2b
 800d790:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d794:	f89a 3000 	ldrb.w	r3, [sl]
 800d798:	2b2a      	cmp	r3, #42	; 0x2a
 800d79a:	d015      	beq.n	800d7c8 <_vfiprintf_r+0x120>
 800d79c:	9a07      	ldr	r2, [sp, #28]
 800d79e:	4654      	mov	r4, sl
 800d7a0:	2000      	movs	r0, #0
 800d7a2:	f04f 0c0a 	mov.w	ip, #10
 800d7a6:	4621      	mov	r1, r4
 800d7a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d7ac:	3b30      	subs	r3, #48	; 0x30
 800d7ae:	2b09      	cmp	r3, #9
 800d7b0:	d94d      	bls.n	800d84e <_vfiprintf_r+0x1a6>
 800d7b2:	b1b0      	cbz	r0, 800d7e2 <_vfiprintf_r+0x13a>
 800d7b4:	9207      	str	r2, [sp, #28]
 800d7b6:	e014      	b.n	800d7e2 <_vfiprintf_r+0x13a>
 800d7b8:	eba0 0308 	sub.w	r3, r0, r8
 800d7bc:	fa09 f303 	lsl.w	r3, r9, r3
 800d7c0:	4313      	orrs	r3, r2
 800d7c2:	9304      	str	r3, [sp, #16]
 800d7c4:	46a2      	mov	sl, r4
 800d7c6:	e7d2      	b.n	800d76e <_vfiprintf_r+0xc6>
 800d7c8:	9b03      	ldr	r3, [sp, #12]
 800d7ca:	1d19      	adds	r1, r3, #4
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	9103      	str	r1, [sp, #12]
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	bfbb      	ittet	lt
 800d7d4:	425b      	neglt	r3, r3
 800d7d6:	f042 0202 	orrlt.w	r2, r2, #2
 800d7da:	9307      	strge	r3, [sp, #28]
 800d7dc:	9307      	strlt	r3, [sp, #28]
 800d7de:	bfb8      	it	lt
 800d7e0:	9204      	strlt	r2, [sp, #16]
 800d7e2:	7823      	ldrb	r3, [r4, #0]
 800d7e4:	2b2e      	cmp	r3, #46	; 0x2e
 800d7e6:	d10c      	bne.n	800d802 <_vfiprintf_r+0x15a>
 800d7e8:	7863      	ldrb	r3, [r4, #1]
 800d7ea:	2b2a      	cmp	r3, #42	; 0x2a
 800d7ec:	d134      	bne.n	800d858 <_vfiprintf_r+0x1b0>
 800d7ee:	9b03      	ldr	r3, [sp, #12]
 800d7f0:	1d1a      	adds	r2, r3, #4
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	9203      	str	r2, [sp, #12]
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	bfb8      	it	lt
 800d7fa:	f04f 33ff 	movlt.w	r3, #4294967295
 800d7fe:	3402      	adds	r4, #2
 800d800:	9305      	str	r3, [sp, #20]
 800d802:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d8d8 <_vfiprintf_r+0x230>
 800d806:	7821      	ldrb	r1, [r4, #0]
 800d808:	2203      	movs	r2, #3
 800d80a:	4650      	mov	r0, sl
 800d80c:	f7f2 fce0 	bl	80001d0 <memchr>
 800d810:	b138      	cbz	r0, 800d822 <_vfiprintf_r+0x17a>
 800d812:	9b04      	ldr	r3, [sp, #16]
 800d814:	eba0 000a 	sub.w	r0, r0, sl
 800d818:	2240      	movs	r2, #64	; 0x40
 800d81a:	4082      	lsls	r2, r0
 800d81c:	4313      	orrs	r3, r2
 800d81e:	3401      	adds	r4, #1
 800d820:	9304      	str	r3, [sp, #16]
 800d822:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d826:	4829      	ldr	r0, [pc, #164]	; (800d8cc <_vfiprintf_r+0x224>)
 800d828:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d82c:	2206      	movs	r2, #6
 800d82e:	f7f2 fccf 	bl	80001d0 <memchr>
 800d832:	2800      	cmp	r0, #0
 800d834:	d03f      	beq.n	800d8b6 <_vfiprintf_r+0x20e>
 800d836:	4b26      	ldr	r3, [pc, #152]	; (800d8d0 <_vfiprintf_r+0x228>)
 800d838:	bb1b      	cbnz	r3, 800d882 <_vfiprintf_r+0x1da>
 800d83a:	9b03      	ldr	r3, [sp, #12]
 800d83c:	3307      	adds	r3, #7
 800d83e:	f023 0307 	bic.w	r3, r3, #7
 800d842:	3308      	adds	r3, #8
 800d844:	9303      	str	r3, [sp, #12]
 800d846:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d848:	443b      	add	r3, r7
 800d84a:	9309      	str	r3, [sp, #36]	; 0x24
 800d84c:	e768      	b.n	800d720 <_vfiprintf_r+0x78>
 800d84e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d852:	460c      	mov	r4, r1
 800d854:	2001      	movs	r0, #1
 800d856:	e7a6      	b.n	800d7a6 <_vfiprintf_r+0xfe>
 800d858:	2300      	movs	r3, #0
 800d85a:	3401      	adds	r4, #1
 800d85c:	9305      	str	r3, [sp, #20]
 800d85e:	4619      	mov	r1, r3
 800d860:	f04f 0c0a 	mov.w	ip, #10
 800d864:	4620      	mov	r0, r4
 800d866:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d86a:	3a30      	subs	r2, #48	; 0x30
 800d86c:	2a09      	cmp	r2, #9
 800d86e:	d903      	bls.n	800d878 <_vfiprintf_r+0x1d0>
 800d870:	2b00      	cmp	r3, #0
 800d872:	d0c6      	beq.n	800d802 <_vfiprintf_r+0x15a>
 800d874:	9105      	str	r1, [sp, #20]
 800d876:	e7c4      	b.n	800d802 <_vfiprintf_r+0x15a>
 800d878:	fb0c 2101 	mla	r1, ip, r1, r2
 800d87c:	4604      	mov	r4, r0
 800d87e:	2301      	movs	r3, #1
 800d880:	e7f0      	b.n	800d864 <_vfiprintf_r+0x1bc>
 800d882:	ab03      	add	r3, sp, #12
 800d884:	9300      	str	r3, [sp, #0]
 800d886:	462a      	mov	r2, r5
 800d888:	4b12      	ldr	r3, [pc, #72]	; (800d8d4 <_vfiprintf_r+0x22c>)
 800d88a:	a904      	add	r1, sp, #16
 800d88c:	4630      	mov	r0, r6
 800d88e:	f7fb fe4d 	bl	800952c <_printf_float>
 800d892:	4607      	mov	r7, r0
 800d894:	1c78      	adds	r0, r7, #1
 800d896:	d1d6      	bne.n	800d846 <_vfiprintf_r+0x19e>
 800d898:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d89a:	07d9      	lsls	r1, r3, #31
 800d89c:	d405      	bmi.n	800d8aa <_vfiprintf_r+0x202>
 800d89e:	89ab      	ldrh	r3, [r5, #12]
 800d8a0:	059a      	lsls	r2, r3, #22
 800d8a2:	d402      	bmi.n	800d8aa <_vfiprintf_r+0x202>
 800d8a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d8a6:	f7fc fdbb 	bl	800a420 <__retarget_lock_release_recursive>
 800d8aa:	89ab      	ldrh	r3, [r5, #12]
 800d8ac:	065b      	lsls	r3, r3, #25
 800d8ae:	f53f af1d 	bmi.w	800d6ec <_vfiprintf_r+0x44>
 800d8b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d8b4:	e71c      	b.n	800d6f0 <_vfiprintf_r+0x48>
 800d8b6:	ab03      	add	r3, sp, #12
 800d8b8:	9300      	str	r3, [sp, #0]
 800d8ba:	462a      	mov	r2, r5
 800d8bc:	4b05      	ldr	r3, [pc, #20]	; (800d8d4 <_vfiprintf_r+0x22c>)
 800d8be:	a904      	add	r1, sp, #16
 800d8c0:	4630      	mov	r0, r6
 800d8c2:	f7fc f8d7 	bl	8009a74 <_printf_i>
 800d8c6:	e7e4      	b.n	800d892 <_vfiprintf_r+0x1ea>
 800d8c8:	0800f0f0 	.word	0x0800f0f0
 800d8cc:	0800f0fa 	.word	0x0800f0fa
 800d8d0:	0800952d 	.word	0x0800952d
 800d8d4:	0800d685 	.word	0x0800d685
 800d8d8:	0800f0f6 	.word	0x0800f0f6

0800d8dc <__swbuf_r>:
 800d8dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8de:	460e      	mov	r6, r1
 800d8e0:	4614      	mov	r4, r2
 800d8e2:	4605      	mov	r5, r0
 800d8e4:	b118      	cbz	r0, 800d8ee <__swbuf_r+0x12>
 800d8e6:	6a03      	ldr	r3, [r0, #32]
 800d8e8:	b90b      	cbnz	r3, 800d8ee <__swbuf_r+0x12>
 800d8ea:	f7fc fc81 	bl	800a1f0 <__sinit>
 800d8ee:	69a3      	ldr	r3, [r4, #24]
 800d8f0:	60a3      	str	r3, [r4, #8]
 800d8f2:	89a3      	ldrh	r3, [r4, #12]
 800d8f4:	071a      	lsls	r2, r3, #28
 800d8f6:	d525      	bpl.n	800d944 <__swbuf_r+0x68>
 800d8f8:	6923      	ldr	r3, [r4, #16]
 800d8fa:	b31b      	cbz	r3, 800d944 <__swbuf_r+0x68>
 800d8fc:	6823      	ldr	r3, [r4, #0]
 800d8fe:	6922      	ldr	r2, [r4, #16]
 800d900:	1a98      	subs	r0, r3, r2
 800d902:	6963      	ldr	r3, [r4, #20]
 800d904:	b2f6      	uxtb	r6, r6
 800d906:	4283      	cmp	r3, r0
 800d908:	4637      	mov	r7, r6
 800d90a:	dc04      	bgt.n	800d916 <__swbuf_r+0x3a>
 800d90c:	4621      	mov	r1, r4
 800d90e:	4628      	mov	r0, r5
 800d910:	f7ff fa3a 	bl	800cd88 <_fflush_r>
 800d914:	b9e0      	cbnz	r0, 800d950 <__swbuf_r+0x74>
 800d916:	68a3      	ldr	r3, [r4, #8]
 800d918:	3b01      	subs	r3, #1
 800d91a:	60a3      	str	r3, [r4, #8]
 800d91c:	6823      	ldr	r3, [r4, #0]
 800d91e:	1c5a      	adds	r2, r3, #1
 800d920:	6022      	str	r2, [r4, #0]
 800d922:	701e      	strb	r6, [r3, #0]
 800d924:	6962      	ldr	r2, [r4, #20]
 800d926:	1c43      	adds	r3, r0, #1
 800d928:	429a      	cmp	r2, r3
 800d92a:	d004      	beq.n	800d936 <__swbuf_r+0x5a>
 800d92c:	89a3      	ldrh	r3, [r4, #12]
 800d92e:	07db      	lsls	r3, r3, #31
 800d930:	d506      	bpl.n	800d940 <__swbuf_r+0x64>
 800d932:	2e0a      	cmp	r6, #10
 800d934:	d104      	bne.n	800d940 <__swbuf_r+0x64>
 800d936:	4621      	mov	r1, r4
 800d938:	4628      	mov	r0, r5
 800d93a:	f7ff fa25 	bl	800cd88 <_fflush_r>
 800d93e:	b938      	cbnz	r0, 800d950 <__swbuf_r+0x74>
 800d940:	4638      	mov	r0, r7
 800d942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d944:	4621      	mov	r1, r4
 800d946:	4628      	mov	r0, r5
 800d948:	f000 f806 	bl	800d958 <__swsetup_r>
 800d94c:	2800      	cmp	r0, #0
 800d94e:	d0d5      	beq.n	800d8fc <__swbuf_r+0x20>
 800d950:	f04f 37ff 	mov.w	r7, #4294967295
 800d954:	e7f4      	b.n	800d940 <__swbuf_r+0x64>
	...

0800d958 <__swsetup_r>:
 800d958:	b538      	push	{r3, r4, r5, lr}
 800d95a:	4b2a      	ldr	r3, [pc, #168]	; (800da04 <__swsetup_r+0xac>)
 800d95c:	4605      	mov	r5, r0
 800d95e:	6818      	ldr	r0, [r3, #0]
 800d960:	460c      	mov	r4, r1
 800d962:	b118      	cbz	r0, 800d96c <__swsetup_r+0x14>
 800d964:	6a03      	ldr	r3, [r0, #32]
 800d966:	b90b      	cbnz	r3, 800d96c <__swsetup_r+0x14>
 800d968:	f7fc fc42 	bl	800a1f0 <__sinit>
 800d96c:	89a3      	ldrh	r3, [r4, #12]
 800d96e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d972:	0718      	lsls	r0, r3, #28
 800d974:	d422      	bmi.n	800d9bc <__swsetup_r+0x64>
 800d976:	06d9      	lsls	r1, r3, #27
 800d978:	d407      	bmi.n	800d98a <__swsetup_r+0x32>
 800d97a:	2309      	movs	r3, #9
 800d97c:	602b      	str	r3, [r5, #0]
 800d97e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d982:	81a3      	strh	r3, [r4, #12]
 800d984:	f04f 30ff 	mov.w	r0, #4294967295
 800d988:	e034      	b.n	800d9f4 <__swsetup_r+0x9c>
 800d98a:	0758      	lsls	r0, r3, #29
 800d98c:	d512      	bpl.n	800d9b4 <__swsetup_r+0x5c>
 800d98e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d990:	b141      	cbz	r1, 800d9a4 <__swsetup_r+0x4c>
 800d992:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d996:	4299      	cmp	r1, r3
 800d998:	d002      	beq.n	800d9a0 <__swsetup_r+0x48>
 800d99a:	4628      	mov	r0, r5
 800d99c:	f7fd fbd2 	bl	800b144 <_free_r>
 800d9a0:	2300      	movs	r3, #0
 800d9a2:	6363      	str	r3, [r4, #52]	; 0x34
 800d9a4:	89a3      	ldrh	r3, [r4, #12]
 800d9a6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d9aa:	81a3      	strh	r3, [r4, #12]
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	6063      	str	r3, [r4, #4]
 800d9b0:	6923      	ldr	r3, [r4, #16]
 800d9b2:	6023      	str	r3, [r4, #0]
 800d9b4:	89a3      	ldrh	r3, [r4, #12]
 800d9b6:	f043 0308 	orr.w	r3, r3, #8
 800d9ba:	81a3      	strh	r3, [r4, #12]
 800d9bc:	6923      	ldr	r3, [r4, #16]
 800d9be:	b94b      	cbnz	r3, 800d9d4 <__swsetup_r+0x7c>
 800d9c0:	89a3      	ldrh	r3, [r4, #12]
 800d9c2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d9c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d9ca:	d003      	beq.n	800d9d4 <__swsetup_r+0x7c>
 800d9cc:	4621      	mov	r1, r4
 800d9ce:	4628      	mov	r0, r5
 800d9d0:	f000 f884 	bl	800dadc <__smakebuf_r>
 800d9d4:	89a0      	ldrh	r0, [r4, #12]
 800d9d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d9da:	f010 0301 	ands.w	r3, r0, #1
 800d9de:	d00a      	beq.n	800d9f6 <__swsetup_r+0x9e>
 800d9e0:	2300      	movs	r3, #0
 800d9e2:	60a3      	str	r3, [r4, #8]
 800d9e4:	6963      	ldr	r3, [r4, #20]
 800d9e6:	425b      	negs	r3, r3
 800d9e8:	61a3      	str	r3, [r4, #24]
 800d9ea:	6923      	ldr	r3, [r4, #16]
 800d9ec:	b943      	cbnz	r3, 800da00 <__swsetup_r+0xa8>
 800d9ee:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d9f2:	d1c4      	bne.n	800d97e <__swsetup_r+0x26>
 800d9f4:	bd38      	pop	{r3, r4, r5, pc}
 800d9f6:	0781      	lsls	r1, r0, #30
 800d9f8:	bf58      	it	pl
 800d9fa:	6963      	ldrpl	r3, [r4, #20]
 800d9fc:	60a3      	str	r3, [r4, #8]
 800d9fe:	e7f4      	b.n	800d9ea <__swsetup_r+0x92>
 800da00:	2000      	movs	r0, #0
 800da02:	e7f7      	b.n	800d9f4 <__swsetup_r+0x9c>
 800da04:	20000088 	.word	0x20000088

0800da08 <_raise_r>:
 800da08:	291f      	cmp	r1, #31
 800da0a:	b538      	push	{r3, r4, r5, lr}
 800da0c:	4604      	mov	r4, r0
 800da0e:	460d      	mov	r5, r1
 800da10:	d904      	bls.n	800da1c <_raise_r+0x14>
 800da12:	2316      	movs	r3, #22
 800da14:	6003      	str	r3, [r0, #0]
 800da16:	f04f 30ff 	mov.w	r0, #4294967295
 800da1a:	bd38      	pop	{r3, r4, r5, pc}
 800da1c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800da1e:	b112      	cbz	r2, 800da26 <_raise_r+0x1e>
 800da20:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800da24:	b94b      	cbnz	r3, 800da3a <_raise_r+0x32>
 800da26:	4620      	mov	r0, r4
 800da28:	f000 f830 	bl	800da8c <_getpid_r>
 800da2c:	462a      	mov	r2, r5
 800da2e:	4601      	mov	r1, r0
 800da30:	4620      	mov	r0, r4
 800da32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da36:	f000 b817 	b.w	800da68 <_kill_r>
 800da3a:	2b01      	cmp	r3, #1
 800da3c:	d00a      	beq.n	800da54 <_raise_r+0x4c>
 800da3e:	1c59      	adds	r1, r3, #1
 800da40:	d103      	bne.n	800da4a <_raise_r+0x42>
 800da42:	2316      	movs	r3, #22
 800da44:	6003      	str	r3, [r0, #0]
 800da46:	2001      	movs	r0, #1
 800da48:	e7e7      	b.n	800da1a <_raise_r+0x12>
 800da4a:	2400      	movs	r4, #0
 800da4c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800da50:	4628      	mov	r0, r5
 800da52:	4798      	blx	r3
 800da54:	2000      	movs	r0, #0
 800da56:	e7e0      	b.n	800da1a <_raise_r+0x12>

0800da58 <raise>:
 800da58:	4b02      	ldr	r3, [pc, #8]	; (800da64 <raise+0xc>)
 800da5a:	4601      	mov	r1, r0
 800da5c:	6818      	ldr	r0, [r3, #0]
 800da5e:	f7ff bfd3 	b.w	800da08 <_raise_r>
 800da62:	bf00      	nop
 800da64:	20000088 	.word	0x20000088

0800da68 <_kill_r>:
 800da68:	b538      	push	{r3, r4, r5, lr}
 800da6a:	4d07      	ldr	r5, [pc, #28]	; (800da88 <_kill_r+0x20>)
 800da6c:	2300      	movs	r3, #0
 800da6e:	4604      	mov	r4, r0
 800da70:	4608      	mov	r0, r1
 800da72:	4611      	mov	r1, r2
 800da74:	602b      	str	r3, [r5, #0]
 800da76:	f7f5 fa31 	bl	8002edc <_kill>
 800da7a:	1c43      	adds	r3, r0, #1
 800da7c:	d102      	bne.n	800da84 <_kill_r+0x1c>
 800da7e:	682b      	ldr	r3, [r5, #0]
 800da80:	b103      	cbz	r3, 800da84 <_kill_r+0x1c>
 800da82:	6023      	str	r3, [r4, #0]
 800da84:	bd38      	pop	{r3, r4, r5, pc}
 800da86:	bf00      	nop
 800da88:	20004fec 	.word	0x20004fec

0800da8c <_getpid_r>:
 800da8c:	f7f5 ba1e 	b.w	8002ecc <_getpid>

0800da90 <__swhatbuf_r>:
 800da90:	b570      	push	{r4, r5, r6, lr}
 800da92:	460c      	mov	r4, r1
 800da94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da98:	2900      	cmp	r1, #0
 800da9a:	b096      	sub	sp, #88	; 0x58
 800da9c:	4615      	mov	r5, r2
 800da9e:	461e      	mov	r6, r3
 800daa0:	da0d      	bge.n	800dabe <__swhatbuf_r+0x2e>
 800daa2:	89a3      	ldrh	r3, [r4, #12]
 800daa4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800daa8:	f04f 0100 	mov.w	r1, #0
 800daac:	bf0c      	ite	eq
 800daae:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800dab2:	2340      	movne	r3, #64	; 0x40
 800dab4:	2000      	movs	r0, #0
 800dab6:	6031      	str	r1, [r6, #0]
 800dab8:	602b      	str	r3, [r5, #0]
 800daba:	b016      	add	sp, #88	; 0x58
 800dabc:	bd70      	pop	{r4, r5, r6, pc}
 800dabe:	466a      	mov	r2, sp
 800dac0:	f000 f848 	bl	800db54 <_fstat_r>
 800dac4:	2800      	cmp	r0, #0
 800dac6:	dbec      	blt.n	800daa2 <__swhatbuf_r+0x12>
 800dac8:	9901      	ldr	r1, [sp, #4]
 800daca:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800dace:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800dad2:	4259      	negs	r1, r3
 800dad4:	4159      	adcs	r1, r3
 800dad6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dada:	e7eb      	b.n	800dab4 <__swhatbuf_r+0x24>

0800dadc <__smakebuf_r>:
 800dadc:	898b      	ldrh	r3, [r1, #12]
 800dade:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800dae0:	079d      	lsls	r5, r3, #30
 800dae2:	4606      	mov	r6, r0
 800dae4:	460c      	mov	r4, r1
 800dae6:	d507      	bpl.n	800daf8 <__smakebuf_r+0x1c>
 800dae8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800daec:	6023      	str	r3, [r4, #0]
 800daee:	6123      	str	r3, [r4, #16]
 800daf0:	2301      	movs	r3, #1
 800daf2:	6163      	str	r3, [r4, #20]
 800daf4:	b002      	add	sp, #8
 800daf6:	bd70      	pop	{r4, r5, r6, pc}
 800daf8:	ab01      	add	r3, sp, #4
 800dafa:	466a      	mov	r2, sp
 800dafc:	f7ff ffc8 	bl	800da90 <__swhatbuf_r>
 800db00:	9900      	ldr	r1, [sp, #0]
 800db02:	4605      	mov	r5, r0
 800db04:	4630      	mov	r0, r6
 800db06:	f7fd fb91 	bl	800b22c <_malloc_r>
 800db0a:	b948      	cbnz	r0, 800db20 <__smakebuf_r+0x44>
 800db0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db10:	059a      	lsls	r2, r3, #22
 800db12:	d4ef      	bmi.n	800daf4 <__smakebuf_r+0x18>
 800db14:	f023 0303 	bic.w	r3, r3, #3
 800db18:	f043 0302 	orr.w	r3, r3, #2
 800db1c:	81a3      	strh	r3, [r4, #12]
 800db1e:	e7e3      	b.n	800dae8 <__smakebuf_r+0xc>
 800db20:	89a3      	ldrh	r3, [r4, #12]
 800db22:	6020      	str	r0, [r4, #0]
 800db24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800db28:	81a3      	strh	r3, [r4, #12]
 800db2a:	9b00      	ldr	r3, [sp, #0]
 800db2c:	6163      	str	r3, [r4, #20]
 800db2e:	9b01      	ldr	r3, [sp, #4]
 800db30:	6120      	str	r0, [r4, #16]
 800db32:	b15b      	cbz	r3, 800db4c <__smakebuf_r+0x70>
 800db34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800db38:	4630      	mov	r0, r6
 800db3a:	f000 f81d 	bl	800db78 <_isatty_r>
 800db3e:	b128      	cbz	r0, 800db4c <__smakebuf_r+0x70>
 800db40:	89a3      	ldrh	r3, [r4, #12]
 800db42:	f023 0303 	bic.w	r3, r3, #3
 800db46:	f043 0301 	orr.w	r3, r3, #1
 800db4a:	81a3      	strh	r3, [r4, #12]
 800db4c:	89a3      	ldrh	r3, [r4, #12]
 800db4e:	431d      	orrs	r5, r3
 800db50:	81a5      	strh	r5, [r4, #12]
 800db52:	e7cf      	b.n	800daf4 <__smakebuf_r+0x18>

0800db54 <_fstat_r>:
 800db54:	b538      	push	{r3, r4, r5, lr}
 800db56:	4d07      	ldr	r5, [pc, #28]	; (800db74 <_fstat_r+0x20>)
 800db58:	2300      	movs	r3, #0
 800db5a:	4604      	mov	r4, r0
 800db5c:	4608      	mov	r0, r1
 800db5e:	4611      	mov	r1, r2
 800db60:	602b      	str	r3, [r5, #0]
 800db62:	f7f5 fa1a 	bl	8002f9a <_fstat>
 800db66:	1c43      	adds	r3, r0, #1
 800db68:	d102      	bne.n	800db70 <_fstat_r+0x1c>
 800db6a:	682b      	ldr	r3, [r5, #0]
 800db6c:	b103      	cbz	r3, 800db70 <_fstat_r+0x1c>
 800db6e:	6023      	str	r3, [r4, #0]
 800db70:	bd38      	pop	{r3, r4, r5, pc}
 800db72:	bf00      	nop
 800db74:	20004fec 	.word	0x20004fec

0800db78 <_isatty_r>:
 800db78:	b538      	push	{r3, r4, r5, lr}
 800db7a:	4d06      	ldr	r5, [pc, #24]	; (800db94 <_isatty_r+0x1c>)
 800db7c:	2300      	movs	r3, #0
 800db7e:	4604      	mov	r4, r0
 800db80:	4608      	mov	r0, r1
 800db82:	602b      	str	r3, [r5, #0]
 800db84:	f7f5 fa19 	bl	8002fba <_isatty>
 800db88:	1c43      	adds	r3, r0, #1
 800db8a:	d102      	bne.n	800db92 <_isatty_r+0x1a>
 800db8c:	682b      	ldr	r3, [r5, #0]
 800db8e:	b103      	cbz	r3, 800db92 <_isatty_r+0x1a>
 800db90:	6023      	str	r3, [r4, #0]
 800db92:	bd38      	pop	{r3, r4, r5, pc}
 800db94:	20004fec 	.word	0x20004fec

0800db98 <cos>:
 800db98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800db9a:	ec53 2b10 	vmov	r2, r3, d0
 800db9e:	4826      	ldr	r0, [pc, #152]	; (800dc38 <cos+0xa0>)
 800dba0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800dba4:	4281      	cmp	r1, r0
 800dba6:	dc06      	bgt.n	800dbb6 <cos+0x1e>
 800dba8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800dc30 <cos+0x98>
 800dbac:	b005      	add	sp, #20
 800dbae:	f85d eb04 	ldr.w	lr, [sp], #4
 800dbb2:	f000 b89d 	b.w	800dcf0 <__kernel_cos>
 800dbb6:	4821      	ldr	r0, [pc, #132]	; (800dc3c <cos+0xa4>)
 800dbb8:	4281      	cmp	r1, r0
 800dbba:	dd09      	ble.n	800dbd0 <cos+0x38>
 800dbbc:	ee10 0a10 	vmov	r0, s0
 800dbc0:	4619      	mov	r1, r3
 800dbc2:	f7f2 fb61 	bl	8000288 <__aeabi_dsub>
 800dbc6:	ec41 0b10 	vmov	d0, r0, r1
 800dbca:	b005      	add	sp, #20
 800dbcc:	f85d fb04 	ldr.w	pc, [sp], #4
 800dbd0:	4668      	mov	r0, sp
 800dbd2:	f000 fa15 	bl	800e000 <__ieee754_rem_pio2>
 800dbd6:	f000 0003 	and.w	r0, r0, #3
 800dbda:	2801      	cmp	r0, #1
 800dbdc:	d00b      	beq.n	800dbf6 <cos+0x5e>
 800dbde:	2802      	cmp	r0, #2
 800dbe0:	d016      	beq.n	800dc10 <cos+0x78>
 800dbe2:	b9e0      	cbnz	r0, 800dc1e <cos+0x86>
 800dbe4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dbe8:	ed9d 0b00 	vldr	d0, [sp]
 800dbec:	f000 f880 	bl	800dcf0 <__kernel_cos>
 800dbf0:	ec51 0b10 	vmov	r0, r1, d0
 800dbf4:	e7e7      	b.n	800dbc6 <cos+0x2e>
 800dbf6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dbfa:	ed9d 0b00 	vldr	d0, [sp]
 800dbfe:	f000 f93f 	bl	800de80 <__kernel_sin>
 800dc02:	ec53 2b10 	vmov	r2, r3, d0
 800dc06:	ee10 0a10 	vmov	r0, s0
 800dc0a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800dc0e:	e7da      	b.n	800dbc6 <cos+0x2e>
 800dc10:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dc14:	ed9d 0b00 	vldr	d0, [sp]
 800dc18:	f000 f86a 	bl	800dcf0 <__kernel_cos>
 800dc1c:	e7f1      	b.n	800dc02 <cos+0x6a>
 800dc1e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dc22:	ed9d 0b00 	vldr	d0, [sp]
 800dc26:	2001      	movs	r0, #1
 800dc28:	f000 f92a 	bl	800de80 <__kernel_sin>
 800dc2c:	e7e0      	b.n	800dbf0 <cos+0x58>
 800dc2e:	bf00      	nop
	...
 800dc38:	3fe921fb 	.word	0x3fe921fb
 800dc3c:	7fefffff 	.word	0x7fefffff

0800dc40 <sin>:
 800dc40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dc42:	ec53 2b10 	vmov	r2, r3, d0
 800dc46:	4828      	ldr	r0, [pc, #160]	; (800dce8 <sin+0xa8>)
 800dc48:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800dc4c:	4281      	cmp	r1, r0
 800dc4e:	dc07      	bgt.n	800dc60 <sin+0x20>
 800dc50:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800dce0 <sin+0xa0>
 800dc54:	2000      	movs	r0, #0
 800dc56:	b005      	add	sp, #20
 800dc58:	f85d eb04 	ldr.w	lr, [sp], #4
 800dc5c:	f000 b910 	b.w	800de80 <__kernel_sin>
 800dc60:	4822      	ldr	r0, [pc, #136]	; (800dcec <sin+0xac>)
 800dc62:	4281      	cmp	r1, r0
 800dc64:	dd09      	ble.n	800dc7a <sin+0x3a>
 800dc66:	ee10 0a10 	vmov	r0, s0
 800dc6a:	4619      	mov	r1, r3
 800dc6c:	f7f2 fb0c 	bl	8000288 <__aeabi_dsub>
 800dc70:	ec41 0b10 	vmov	d0, r0, r1
 800dc74:	b005      	add	sp, #20
 800dc76:	f85d fb04 	ldr.w	pc, [sp], #4
 800dc7a:	4668      	mov	r0, sp
 800dc7c:	f000 f9c0 	bl	800e000 <__ieee754_rem_pio2>
 800dc80:	f000 0003 	and.w	r0, r0, #3
 800dc84:	2801      	cmp	r0, #1
 800dc86:	d00c      	beq.n	800dca2 <sin+0x62>
 800dc88:	2802      	cmp	r0, #2
 800dc8a:	d011      	beq.n	800dcb0 <sin+0x70>
 800dc8c:	b9f0      	cbnz	r0, 800dccc <sin+0x8c>
 800dc8e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dc92:	ed9d 0b00 	vldr	d0, [sp]
 800dc96:	2001      	movs	r0, #1
 800dc98:	f000 f8f2 	bl	800de80 <__kernel_sin>
 800dc9c:	ec51 0b10 	vmov	r0, r1, d0
 800dca0:	e7e6      	b.n	800dc70 <sin+0x30>
 800dca2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dca6:	ed9d 0b00 	vldr	d0, [sp]
 800dcaa:	f000 f821 	bl	800dcf0 <__kernel_cos>
 800dcae:	e7f5      	b.n	800dc9c <sin+0x5c>
 800dcb0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dcb4:	ed9d 0b00 	vldr	d0, [sp]
 800dcb8:	2001      	movs	r0, #1
 800dcba:	f000 f8e1 	bl	800de80 <__kernel_sin>
 800dcbe:	ec53 2b10 	vmov	r2, r3, d0
 800dcc2:	ee10 0a10 	vmov	r0, s0
 800dcc6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800dcca:	e7d1      	b.n	800dc70 <sin+0x30>
 800dccc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dcd0:	ed9d 0b00 	vldr	d0, [sp]
 800dcd4:	f000 f80c 	bl	800dcf0 <__kernel_cos>
 800dcd8:	e7f1      	b.n	800dcbe <sin+0x7e>
 800dcda:	bf00      	nop
 800dcdc:	f3af 8000 	nop.w
	...
 800dce8:	3fe921fb 	.word	0x3fe921fb
 800dcec:	7fefffff 	.word	0x7fefffff

0800dcf0 <__kernel_cos>:
 800dcf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcf4:	ec57 6b10 	vmov	r6, r7, d0
 800dcf8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800dcfc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800dd00:	ed8d 1b00 	vstr	d1, [sp]
 800dd04:	da07      	bge.n	800dd16 <__kernel_cos+0x26>
 800dd06:	ee10 0a10 	vmov	r0, s0
 800dd0a:	4639      	mov	r1, r7
 800dd0c:	f7f2 ff24 	bl	8000b58 <__aeabi_d2iz>
 800dd10:	2800      	cmp	r0, #0
 800dd12:	f000 8088 	beq.w	800de26 <__kernel_cos+0x136>
 800dd16:	4632      	mov	r2, r6
 800dd18:	463b      	mov	r3, r7
 800dd1a:	4630      	mov	r0, r6
 800dd1c:	4639      	mov	r1, r7
 800dd1e:	f7f2 fc6b 	bl	80005f8 <__aeabi_dmul>
 800dd22:	4b51      	ldr	r3, [pc, #324]	; (800de68 <__kernel_cos+0x178>)
 800dd24:	2200      	movs	r2, #0
 800dd26:	4604      	mov	r4, r0
 800dd28:	460d      	mov	r5, r1
 800dd2a:	f7f2 fc65 	bl	80005f8 <__aeabi_dmul>
 800dd2e:	a340      	add	r3, pc, #256	; (adr r3, 800de30 <__kernel_cos+0x140>)
 800dd30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd34:	4682      	mov	sl, r0
 800dd36:	468b      	mov	fp, r1
 800dd38:	4620      	mov	r0, r4
 800dd3a:	4629      	mov	r1, r5
 800dd3c:	f7f2 fc5c 	bl	80005f8 <__aeabi_dmul>
 800dd40:	a33d      	add	r3, pc, #244	; (adr r3, 800de38 <__kernel_cos+0x148>)
 800dd42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd46:	f7f2 faa1 	bl	800028c <__adddf3>
 800dd4a:	4622      	mov	r2, r4
 800dd4c:	462b      	mov	r3, r5
 800dd4e:	f7f2 fc53 	bl	80005f8 <__aeabi_dmul>
 800dd52:	a33b      	add	r3, pc, #236	; (adr r3, 800de40 <__kernel_cos+0x150>)
 800dd54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd58:	f7f2 fa96 	bl	8000288 <__aeabi_dsub>
 800dd5c:	4622      	mov	r2, r4
 800dd5e:	462b      	mov	r3, r5
 800dd60:	f7f2 fc4a 	bl	80005f8 <__aeabi_dmul>
 800dd64:	a338      	add	r3, pc, #224	; (adr r3, 800de48 <__kernel_cos+0x158>)
 800dd66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd6a:	f7f2 fa8f 	bl	800028c <__adddf3>
 800dd6e:	4622      	mov	r2, r4
 800dd70:	462b      	mov	r3, r5
 800dd72:	f7f2 fc41 	bl	80005f8 <__aeabi_dmul>
 800dd76:	a336      	add	r3, pc, #216	; (adr r3, 800de50 <__kernel_cos+0x160>)
 800dd78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd7c:	f7f2 fa84 	bl	8000288 <__aeabi_dsub>
 800dd80:	4622      	mov	r2, r4
 800dd82:	462b      	mov	r3, r5
 800dd84:	f7f2 fc38 	bl	80005f8 <__aeabi_dmul>
 800dd88:	a333      	add	r3, pc, #204	; (adr r3, 800de58 <__kernel_cos+0x168>)
 800dd8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd8e:	f7f2 fa7d 	bl	800028c <__adddf3>
 800dd92:	4622      	mov	r2, r4
 800dd94:	462b      	mov	r3, r5
 800dd96:	f7f2 fc2f 	bl	80005f8 <__aeabi_dmul>
 800dd9a:	4622      	mov	r2, r4
 800dd9c:	462b      	mov	r3, r5
 800dd9e:	f7f2 fc2b 	bl	80005f8 <__aeabi_dmul>
 800dda2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dda6:	4604      	mov	r4, r0
 800dda8:	460d      	mov	r5, r1
 800ddaa:	4630      	mov	r0, r6
 800ddac:	4639      	mov	r1, r7
 800ddae:	f7f2 fc23 	bl	80005f8 <__aeabi_dmul>
 800ddb2:	460b      	mov	r3, r1
 800ddb4:	4602      	mov	r2, r0
 800ddb6:	4629      	mov	r1, r5
 800ddb8:	4620      	mov	r0, r4
 800ddba:	f7f2 fa65 	bl	8000288 <__aeabi_dsub>
 800ddbe:	4b2b      	ldr	r3, [pc, #172]	; (800de6c <__kernel_cos+0x17c>)
 800ddc0:	4598      	cmp	r8, r3
 800ddc2:	4606      	mov	r6, r0
 800ddc4:	460f      	mov	r7, r1
 800ddc6:	dc10      	bgt.n	800ddea <__kernel_cos+0xfa>
 800ddc8:	4602      	mov	r2, r0
 800ddca:	460b      	mov	r3, r1
 800ddcc:	4650      	mov	r0, sl
 800ddce:	4659      	mov	r1, fp
 800ddd0:	f7f2 fa5a 	bl	8000288 <__aeabi_dsub>
 800ddd4:	460b      	mov	r3, r1
 800ddd6:	4926      	ldr	r1, [pc, #152]	; (800de70 <__kernel_cos+0x180>)
 800ddd8:	4602      	mov	r2, r0
 800ddda:	2000      	movs	r0, #0
 800dddc:	f7f2 fa54 	bl	8000288 <__aeabi_dsub>
 800dde0:	ec41 0b10 	vmov	d0, r0, r1
 800dde4:	b003      	add	sp, #12
 800dde6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddea:	4b22      	ldr	r3, [pc, #136]	; (800de74 <__kernel_cos+0x184>)
 800ddec:	4920      	ldr	r1, [pc, #128]	; (800de70 <__kernel_cos+0x180>)
 800ddee:	4598      	cmp	r8, r3
 800ddf0:	bfcc      	ite	gt
 800ddf2:	4d21      	ldrgt	r5, [pc, #132]	; (800de78 <__kernel_cos+0x188>)
 800ddf4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800ddf8:	2400      	movs	r4, #0
 800ddfa:	4622      	mov	r2, r4
 800ddfc:	462b      	mov	r3, r5
 800ddfe:	2000      	movs	r0, #0
 800de00:	f7f2 fa42 	bl	8000288 <__aeabi_dsub>
 800de04:	4622      	mov	r2, r4
 800de06:	4680      	mov	r8, r0
 800de08:	4689      	mov	r9, r1
 800de0a:	462b      	mov	r3, r5
 800de0c:	4650      	mov	r0, sl
 800de0e:	4659      	mov	r1, fp
 800de10:	f7f2 fa3a 	bl	8000288 <__aeabi_dsub>
 800de14:	4632      	mov	r2, r6
 800de16:	463b      	mov	r3, r7
 800de18:	f7f2 fa36 	bl	8000288 <__aeabi_dsub>
 800de1c:	4602      	mov	r2, r0
 800de1e:	460b      	mov	r3, r1
 800de20:	4640      	mov	r0, r8
 800de22:	4649      	mov	r1, r9
 800de24:	e7da      	b.n	800dddc <__kernel_cos+0xec>
 800de26:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800de60 <__kernel_cos+0x170>
 800de2a:	e7db      	b.n	800dde4 <__kernel_cos+0xf4>
 800de2c:	f3af 8000 	nop.w
 800de30:	be8838d4 	.word	0xbe8838d4
 800de34:	bda8fae9 	.word	0xbda8fae9
 800de38:	bdb4b1c4 	.word	0xbdb4b1c4
 800de3c:	3e21ee9e 	.word	0x3e21ee9e
 800de40:	809c52ad 	.word	0x809c52ad
 800de44:	3e927e4f 	.word	0x3e927e4f
 800de48:	19cb1590 	.word	0x19cb1590
 800de4c:	3efa01a0 	.word	0x3efa01a0
 800de50:	16c15177 	.word	0x16c15177
 800de54:	3f56c16c 	.word	0x3f56c16c
 800de58:	5555554c 	.word	0x5555554c
 800de5c:	3fa55555 	.word	0x3fa55555
 800de60:	00000000 	.word	0x00000000
 800de64:	3ff00000 	.word	0x3ff00000
 800de68:	3fe00000 	.word	0x3fe00000
 800de6c:	3fd33332 	.word	0x3fd33332
 800de70:	3ff00000 	.word	0x3ff00000
 800de74:	3fe90000 	.word	0x3fe90000
 800de78:	3fd20000 	.word	0x3fd20000
 800de7c:	00000000 	.word	0x00000000

0800de80 <__kernel_sin>:
 800de80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de84:	ed2d 8b04 	vpush	{d8-d9}
 800de88:	eeb0 8a41 	vmov.f32	s16, s2
 800de8c:	eef0 8a61 	vmov.f32	s17, s3
 800de90:	ec55 4b10 	vmov	r4, r5, d0
 800de94:	b083      	sub	sp, #12
 800de96:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800de9a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800de9e:	9001      	str	r0, [sp, #4]
 800dea0:	da06      	bge.n	800deb0 <__kernel_sin+0x30>
 800dea2:	ee10 0a10 	vmov	r0, s0
 800dea6:	4629      	mov	r1, r5
 800dea8:	f7f2 fe56 	bl	8000b58 <__aeabi_d2iz>
 800deac:	2800      	cmp	r0, #0
 800deae:	d051      	beq.n	800df54 <__kernel_sin+0xd4>
 800deb0:	4622      	mov	r2, r4
 800deb2:	462b      	mov	r3, r5
 800deb4:	4620      	mov	r0, r4
 800deb6:	4629      	mov	r1, r5
 800deb8:	f7f2 fb9e 	bl	80005f8 <__aeabi_dmul>
 800debc:	4682      	mov	sl, r0
 800debe:	468b      	mov	fp, r1
 800dec0:	4602      	mov	r2, r0
 800dec2:	460b      	mov	r3, r1
 800dec4:	4620      	mov	r0, r4
 800dec6:	4629      	mov	r1, r5
 800dec8:	f7f2 fb96 	bl	80005f8 <__aeabi_dmul>
 800decc:	a341      	add	r3, pc, #260	; (adr r3, 800dfd4 <__kernel_sin+0x154>)
 800dece:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ded2:	4680      	mov	r8, r0
 800ded4:	4689      	mov	r9, r1
 800ded6:	4650      	mov	r0, sl
 800ded8:	4659      	mov	r1, fp
 800deda:	f7f2 fb8d 	bl	80005f8 <__aeabi_dmul>
 800dede:	a33f      	add	r3, pc, #252	; (adr r3, 800dfdc <__kernel_sin+0x15c>)
 800dee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dee4:	f7f2 f9d0 	bl	8000288 <__aeabi_dsub>
 800dee8:	4652      	mov	r2, sl
 800deea:	465b      	mov	r3, fp
 800deec:	f7f2 fb84 	bl	80005f8 <__aeabi_dmul>
 800def0:	a33c      	add	r3, pc, #240	; (adr r3, 800dfe4 <__kernel_sin+0x164>)
 800def2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800def6:	f7f2 f9c9 	bl	800028c <__adddf3>
 800defa:	4652      	mov	r2, sl
 800defc:	465b      	mov	r3, fp
 800defe:	f7f2 fb7b 	bl	80005f8 <__aeabi_dmul>
 800df02:	a33a      	add	r3, pc, #232	; (adr r3, 800dfec <__kernel_sin+0x16c>)
 800df04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df08:	f7f2 f9be 	bl	8000288 <__aeabi_dsub>
 800df0c:	4652      	mov	r2, sl
 800df0e:	465b      	mov	r3, fp
 800df10:	f7f2 fb72 	bl	80005f8 <__aeabi_dmul>
 800df14:	a337      	add	r3, pc, #220	; (adr r3, 800dff4 <__kernel_sin+0x174>)
 800df16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df1a:	f7f2 f9b7 	bl	800028c <__adddf3>
 800df1e:	9b01      	ldr	r3, [sp, #4]
 800df20:	4606      	mov	r6, r0
 800df22:	460f      	mov	r7, r1
 800df24:	b9eb      	cbnz	r3, 800df62 <__kernel_sin+0xe2>
 800df26:	4602      	mov	r2, r0
 800df28:	460b      	mov	r3, r1
 800df2a:	4650      	mov	r0, sl
 800df2c:	4659      	mov	r1, fp
 800df2e:	f7f2 fb63 	bl	80005f8 <__aeabi_dmul>
 800df32:	a325      	add	r3, pc, #148	; (adr r3, 800dfc8 <__kernel_sin+0x148>)
 800df34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df38:	f7f2 f9a6 	bl	8000288 <__aeabi_dsub>
 800df3c:	4642      	mov	r2, r8
 800df3e:	464b      	mov	r3, r9
 800df40:	f7f2 fb5a 	bl	80005f8 <__aeabi_dmul>
 800df44:	4602      	mov	r2, r0
 800df46:	460b      	mov	r3, r1
 800df48:	4620      	mov	r0, r4
 800df4a:	4629      	mov	r1, r5
 800df4c:	f7f2 f99e 	bl	800028c <__adddf3>
 800df50:	4604      	mov	r4, r0
 800df52:	460d      	mov	r5, r1
 800df54:	ec45 4b10 	vmov	d0, r4, r5
 800df58:	b003      	add	sp, #12
 800df5a:	ecbd 8b04 	vpop	{d8-d9}
 800df5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df62:	4b1b      	ldr	r3, [pc, #108]	; (800dfd0 <__kernel_sin+0x150>)
 800df64:	ec51 0b18 	vmov	r0, r1, d8
 800df68:	2200      	movs	r2, #0
 800df6a:	f7f2 fb45 	bl	80005f8 <__aeabi_dmul>
 800df6e:	4632      	mov	r2, r6
 800df70:	ec41 0b19 	vmov	d9, r0, r1
 800df74:	463b      	mov	r3, r7
 800df76:	4640      	mov	r0, r8
 800df78:	4649      	mov	r1, r9
 800df7a:	f7f2 fb3d 	bl	80005f8 <__aeabi_dmul>
 800df7e:	4602      	mov	r2, r0
 800df80:	460b      	mov	r3, r1
 800df82:	ec51 0b19 	vmov	r0, r1, d9
 800df86:	f7f2 f97f 	bl	8000288 <__aeabi_dsub>
 800df8a:	4652      	mov	r2, sl
 800df8c:	465b      	mov	r3, fp
 800df8e:	f7f2 fb33 	bl	80005f8 <__aeabi_dmul>
 800df92:	ec53 2b18 	vmov	r2, r3, d8
 800df96:	f7f2 f977 	bl	8000288 <__aeabi_dsub>
 800df9a:	a30b      	add	r3, pc, #44	; (adr r3, 800dfc8 <__kernel_sin+0x148>)
 800df9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfa0:	4606      	mov	r6, r0
 800dfa2:	460f      	mov	r7, r1
 800dfa4:	4640      	mov	r0, r8
 800dfa6:	4649      	mov	r1, r9
 800dfa8:	f7f2 fb26 	bl	80005f8 <__aeabi_dmul>
 800dfac:	4602      	mov	r2, r0
 800dfae:	460b      	mov	r3, r1
 800dfb0:	4630      	mov	r0, r6
 800dfb2:	4639      	mov	r1, r7
 800dfb4:	f7f2 f96a 	bl	800028c <__adddf3>
 800dfb8:	4602      	mov	r2, r0
 800dfba:	460b      	mov	r3, r1
 800dfbc:	4620      	mov	r0, r4
 800dfbe:	4629      	mov	r1, r5
 800dfc0:	f7f2 f962 	bl	8000288 <__aeabi_dsub>
 800dfc4:	e7c4      	b.n	800df50 <__kernel_sin+0xd0>
 800dfc6:	bf00      	nop
 800dfc8:	55555549 	.word	0x55555549
 800dfcc:	3fc55555 	.word	0x3fc55555
 800dfd0:	3fe00000 	.word	0x3fe00000
 800dfd4:	5acfd57c 	.word	0x5acfd57c
 800dfd8:	3de5d93a 	.word	0x3de5d93a
 800dfdc:	8a2b9ceb 	.word	0x8a2b9ceb
 800dfe0:	3e5ae5e6 	.word	0x3e5ae5e6
 800dfe4:	57b1fe7d 	.word	0x57b1fe7d
 800dfe8:	3ec71de3 	.word	0x3ec71de3
 800dfec:	19c161d5 	.word	0x19c161d5
 800dff0:	3f2a01a0 	.word	0x3f2a01a0
 800dff4:	1110f8a6 	.word	0x1110f8a6
 800dff8:	3f811111 	.word	0x3f811111
 800dffc:	00000000 	.word	0x00000000

0800e000 <__ieee754_rem_pio2>:
 800e000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e004:	ed2d 8b02 	vpush	{d8}
 800e008:	ec55 4b10 	vmov	r4, r5, d0
 800e00c:	4bca      	ldr	r3, [pc, #808]	; (800e338 <__ieee754_rem_pio2+0x338>)
 800e00e:	b08b      	sub	sp, #44	; 0x2c
 800e010:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800e014:	4598      	cmp	r8, r3
 800e016:	4682      	mov	sl, r0
 800e018:	9502      	str	r5, [sp, #8]
 800e01a:	dc08      	bgt.n	800e02e <__ieee754_rem_pio2+0x2e>
 800e01c:	2200      	movs	r2, #0
 800e01e:	2300      	movs	r3, #0
 800e020:	ed80 0b00 	vstr	d0, [r0]
 800e024:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800e028:	f04f 0b00 	mov.w	fp, #0
 800e02c:	e028      	b.n	800e080 <__ieee754_rem_pio2+0x80>
 800e02e:	4bc3      	ldr	r3, [pc, #780]	; (800e33c <__ieee754_rem_pio2+0x33c>)
 800e030:	4598      	cmp	r8, r3
 800e032:	dc78      	bgt.n	800e126 <__ieee754_rem_pio2+0x126>
 800e034:	9b02      	ldr	r3, [sp, #8]
 800e036:	4ec2      	ldr	r6, [pc, #776]	; (800e340 <__ieee754_rem_pio2+0x340>)
 800e038:	2b00      	cmp	r3, #0
 800e03a:	ee10 0a10 	vmov	r0, s0
 800e03e:	a3b0      	add	r3, pc, #704	; (adr r3, 800e300 <__ieee754_rem_pio2+0x300>)
 800e040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e044:	4629      	mov	r1, r5
 800e046:	dd39      	ble.n	800e0bc <__ieee754_rem_pio2+0xbc>
 800e048:	f7f2 f91e 	bl	8000288 <__aeabi_dsub>
 800e04c:	45b0      	cmp	r8, r6
 800e04e:	4604      	mov	r4, r0
 800e050:	460d      	mov	r5, r1
 800e052:	d01b      	beq.n	800e08c <__ieee754_rem_pio2+0x8c>
 800e054:	a3ac      	add	r3, pc, #688	; (adr r3, 800e308 <__ieee754_rem_pio2+0x308>)
 800e056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e05a:	f7f2 f915 	bl	8000288 <__aeabi_dsub>
 800e05e:	4602      	mov	r2, r0
 800e060:	460b      	mov	r3, r1
 800e062:	e9ca 2300 	strd	r2, r3, [sl]
 800e066:	4620      	mov	r0, r4
 800e068:	4629      	mov	r1, r5
 800e06a:	f7f2 f90d 	bl	8000288 <__aeabi_dsub>
 800e06e:	a3a6      	add	r3, pc, #664	; (adr r3, 800e308 <__ieee754_rem_pio2+0x308>)
 800e070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e074:	f7f2 f908 	bl	8000288 <__aeabi_dsub>
 800e078:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e07c:	f04f 0b01 	mov.w	fp, #1
 800e080:	4658      	mov	r0, fp
 800e082:	b00b      	add	sp, #44	; 0x2c
 800e084:	ecbd 8b02 	vpop	{d8}
 800e088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e08c:	a3a0      	add	r3, pc, #640	; (adr r3, 800e310 <__ieee754_rem_pio2+0x310>)
 800e08e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e092:	f7f2 f8f9 	bl	8000288 <__aeabi_dsub>
 800e096:	a3a0      	add	r3, pc, #640	; (adr r3, 800e318 <__ieee754_rem_pio2+0x318>)
 800e098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e09c:	4604      	mov	r4, r0
 800e09e:	460d      	mov	r5, r1
 800e0a0:	f7f2 f8f2 	bl	8000288 <__aeabi_dsub>
 800e0a4:	4602      	mov	r2, r0
 800e0a6:	460b      	mov	r3, r1
 800e0a8:	e9ca 2300 	strd	r2, r3, [sl]
 800e0ac:	4620      	mov	r0, r4
 800e0ae:	4629      	mov	r1, r5
 800e0b0:	f7f2 f8ea 	bl	8000288 <__aeabi_dsub>
 800e0b4:	a398      	add	r3, pc, #608	; (adr r3, 800e318 <__ieee754_rem_pio2+0x318>)
 800e0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0ba:	e7db      	b.n	800e074 <__ieee754_rem_pio2+0x74>
 800e0bc:	f7f2 f8e6 	bl	800028c <__adddf3>
 800e0c0:	45b0      	cmp	r8, r6
 800e0c2:	4604      	mov	r4, r0
 800e0c4:	460d      	mov	r5, r1
 800e0c6:	d016      	beq.n	800e0f6 <__ieee754_rem_pio2+0xf6>
 800e0c8:	a38f      	add	r3, pc, #572	; (adr r3, 800e308 <__ieee754_rem_pio2+0x308>)
 800e0ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0ce:	f7f2 f8dd 	bl	800028c <__adddf3>
 800e0d2:	4602      	mov	r2, r0
 800e0d4:	460b      	mov	r3, r1
 800e0d6:	e9ca 2300 	strd	r2, r3, [sl]
 800e0da:	4620      	mov	r0, r4
 800e0dc:	4629      	mov	r1, r5
 800e0de:	f7f2 f8d3 	bl	8000288 <__aeabi_dsub>
 800e0e2:	a389      	add	r3, pc, #548	; (adr r3, 800e308 <__ieee754_rem_pio2+0x308>)
 800e0e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0e8:	f7f2 f8d0 	bl	800028c <__adddf3>
 800e0ec:	f04f 3bff 	mov.w	fp, #4294967295
 800e0f0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e0f4:	e7c4      	b.n	800e080 <__ieee754_rem_pio2+0x80>
 800e0f6:	a386      	add	r3, pc, #536	; (adr r3, 800e310 <__ieee754_rem_pio2+0x310>)
 800e0f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0fc:	f7f2 f8c6 	bl	800028c <__adddf3>
 800e100:	a385      	add	r3, pc, #532	; (adr r3, 800e318 <__ieee754_rem_pio2+0x318>)
 800e102:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e106:	4604      	mov	r4, r0
 800e108:	460d      	mov	r5, r1
 800e10a:	f7f2 f8bf 	bl	800028c <__adddf3>
 800e10e:	4602      	mov	r2, r0
 800e110:	460b      	mov	r3, r1
 800e112:	e9ca 2300 	strd	r2, r3, [sl]
 800e116:	4620      	mov	r0, r4
 800e118:	4629      	mov	r1, r5
 800e11a:	f7f2 f8b5 	bl	8000288 <__aeabi_dsub>
 800e11e:	a37e      	add	r3, pc, #504	; (adr r3, 800e318 <__ieee754_rem_pio2+0x318>)
 800e120:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e124:	e7e0      	b.n	800e0e8 <__ieee754_rem_pio2+0xe8>
 800e126:	4b87      	ldr	r3, [pc, #540]	; (800e344 <__ieee754_rem_pio2+0x344>)
 800e128:	4598      	cmp	r8, r3
 800e12a:	f300 80d8 	bgt.w	800e2de <__ieee754_rem_pio2+0x2de>
 800e12e:	f000 f96d 	bl	800e40c <fabs>
 800e132:	ec55 4b10 	vmov	r4, r5, d0
 800e136:	ee10 0a10 	vmov	r0, s0
 800e13a:	a379      	add	r3, pc, #484	; (adr r3, 800e320 <__ieee754_rem_pio2+0x320>)
 800e13c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e140:	4629      	mov	r1, r5
 800e142:	f7f2 fa59 	bl	80005f8 <__aeabi_dmul>
 800e146:	4b80      	ldr	r3, [pc, #512]	; (800e348 <__ieee754_rem_pio2+0x348>)
 800e148:	2200      	movs	r2, #0
 800e14a:	f7f2 f89f 	bl	800028c <__adddf3>
 800e14e:	f7f2 fd03 	bl	8000b58 <__aeabi_d2iz>
 800e152:	4683      	mov	fp, r0
 800e154:	f7f2 f9e6 	bl	8000524 <__aeabi_i2d>
 800e158:	4602      	mov	r2, r0
 800e15a:	460b      	mov	r3, r1
 800e15c:	ec43 2b18 	vmov	d8, r2, r3
 800e160:	a367      	add	r3, pc, #412	; (adr r3, 800e300 <__ieee754_rem_pio2+0x300>)
 800e162:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e166:	f7f2 fa47 	bl	80005f8 <__aeabi_dmul>
 800e16a:	4602      	mov	r2, r0
 800e16c:	460b      	mov	r3, r1
 800e16e:	4620      	mov	r0, r4
 800e170:	4629      	mov	r1, r5
 800e172:	f7f2 f889 	bl	8000288 <__aeabi_dsub>
 800e176:	a364      	add	r3, pc, #400	; (adr r3, 800e308 <__ieee754_rem_pio2+0x308>)
 800e178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e17c:	4606      	mov	r6, r0
 800e17e:	460f      	mov	r7, r1
 800e180:	ec51 0b18 	vmov	r0, r1, d8
 800e184:	f7f2 fa38 	bl	80005f8 <__aeabi_dmul>
 800e188:	f1bb 0f1f 	cmp.w	fp, #31
 800e18c:	4604      	mov	r4, r0
 800e18e:	460d      	mov	r5, r1
 800e190:	dc0d      	bgt.n	800e1ae <__ieee754_rem_pio2+0x1ae>
 800e192:	4b6e      	ldr	r3, [pc, #440]	; (800e34c <__ieee754_rem_pio2+0x34c>)
 800e194:	f10b 32ff 	add.w	r2, fp, #4294967295
 800e198:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e19c:	4543      	cmp	r3, r8
 800e19e:	d006      	beq.n	800e1ae <__ieee754_rem_pio2+0x1ae>
 800e1a0:	4622      	mov	r2, r4
 800e1a2:	462b      	mov	r3, r5
 800e1a4:	4630      	mov	r0, r6
 800e1a6:	4639      	mov	r1, r7
 800e1a8:	f7f2 f86e 	bl	8000288 <__aeabi_dsub>
 800e1ac:	e00e      	b.n	800e1cc <__ieee754_rem_pio2+0x1cc>
 800e1ae:	462b      	mov	r3, r5
 800e1b0:	4622      	mov	r2, r4
 800e1b2:	4630      	mov	r0, r6
 800e1b4:	4639      	mov	r1, r7
 800e1b6:	f7f2 f867 	bl	8000288 <__aeabi_dsub>
 800e1ba:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e1be:	9303      	str	r3, [sp, #12]
 800e1c0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e1c4:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800e1c8:	2b10      	cmp	r3, #16
 800e1ca:	dc02      	bgt.n	800e1d2 <__ieee754_rem_pio2+0x1d2>
 800e1cc:	e9ca 0100 	strd	r0, r1, [sl]
 800e1d0:	e039      	b.n	800e246 <__ieee754_rem_pio2+0x246>
 800e1d2:	a34f      	add	r3, pc, #316	; (adr r3, 800e310 <__ieee754_rem_pio2+0x310>)
 800e1d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1d8:	ec51 0b18 	vmov	r0, r1, d8
 800e1dc:	f7f2 fa0c 	bl	80005f8 <__aeabi_dmul>
 800e1e0:	4604      	mov	r4, r0
 800e1e2:	460d      	mov	r5, r1
 800e1e4:	4602      	mov	r2, r0
 800e1e6:	460b      	mov	r3, r1
 800e1e8:	4630      	mov	r0, r6
 800e1ea:	4639      	mov	r1, r7
 800e1ec:	f7f2 f84c 	bl	8000288 <__aeabi_dsub>
 800e1f0:	4602      	mov	r2, r0
 800e1f2:	460b      	mov	r3, r1
 800e1f4:	4680      	mov	r8, r0
 800e1f6:	4689      	mov	r9, r1
 800e1f8:	4630      	mov	r0, r6
 800e1fa:	4639      	mov	r1, r7
 800e1fc:	f7f2 f844 	bl	8000288 <__aeabi_dsub>
 800e200:	4622      	mov	r2, r4
 800e202:	462b      	mov	r3, r5
 800e204:	f7f2 f840 	bl	8000288 <__aeabi_dsub>
 800e208:	a343      	add	r3, pc, #268	; (adr r3, 800e318 <__ieee754_rem_pio2+0x318>)
 800e20a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e20e:	4604      	mov	r4, r0
 800e210:	460d      	mov	r5, r1
 800e212:	ec51 0b18 	vmov	r0, r1, d8
 800e216:	f7f2 f9ef 	bl	80005f8 <__aeabi_dmul>
 800e21a:	4622      	mov	r2, r4
 800e21c:	462b      	mov	r3, r5
 800e21e:	f7f2 f833 	bl	8000288 <__aeabi_dsub>
 800e222:	4602      	mov	r2, r0
 800e224:	460b      	mov	r3, r1
 800e226:	4604      	mov	r4, r0
 800e228:	460d      	mov	r5, r1
 800e22a:	4640      	mov	r0, r8
 800e22c:	4649      	mov	r1, r9
 800e22e:	f7f2 f82b 	bl	8000288 <__aeabi_dsub>
 800e232:	9a03      	ldr	r2, [sp, #12]
 800e234:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e238:	1ad3      	subs	r3, r2, r3
 800e23a:	2b31      	cmp	r3, #49	; 0x31
 800e23c:	dc24      	bgt.n	800e288 <__ieee754_rem_pio2+0x288>
 800e23e:	e9ca 0100 	strd	r0, r1, [sl]
 800e242:	4646      	mov	r6, r8
 800e244:	464f      	mov	r7, r9
 800e246:	e9da 8900 	ldrd	r8, r9, [sl]
 800e24a:	4630      	mov	r0, r6
 800e24c:	4642      	mov	r2, r8
 800e24e:	464b      	mov	r3, r9
 800e250:	4639      	mov	r1, r7
 800e252:	f7f2 f819 	bl	8000288 <__aeabi_dsub>
 800e256:	462b      	mov	r3, r5
 800e258:	4622      	mov	r2, r4
 800e25a:	f7f2 f815 	bl	8000288 <__aeabi_dsub>
 800e25e:	9b02      	ldr	r3, [sp, #8]
 800e260:	2b00      	cmp	r3, #0
 800e262:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e266:	f6bf af0b 	bge.w	800e080 <__ieee754_rem_pio2+0x80>
 800e26a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800e26e:	f8ca 3004 	str.w	r3, [sl, #4]
 800e272:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e276:	f8ca 8000 	str.w	r8, [sl]
 800e27a:	f8ca 0008 	str.w	r0, [sl, #8]
 800e27e:	f8ca 300c 	str.w	r3, [sl, #12]
 800e282:	f1cb 0b00 	rsb	fp, fp, #0
 800e286:	e6fb      	b.n	800e080 <__ieee754_rem_pio2+0x80>
 800e288:	a327      	add	r3, pc, #156	; (adr r3, 800e328 <__ieee754_rem_pio2+0x328>)
 800e28a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e28e:	ec51 0b18 	vmov	r0, r1, d8
 800e292:	f7f2 f9b1 	bl	80005f8 <__aeabi_dmul>
 800e296:	4604      	mov	r4, r0
 800e298:	460d      	mov	r5, r1
 800e29a:	4602      	mov	r2, r0
 800e29c:	460b      	mov	r3, r1
 800e29e:	4640      	mov	r0, r8
 800e2a0:	4649      	mov	r1, r9
 800e2a2:	f7f1 fff1 	bl	8000288 <__aeabi_dsub>
 800e2a6:	4602      	mov	r2, r0
 800e2a8:	460b      	mov	r3, r1
 800e2aa:	4606      	mov	r6, r0
 800e2ac:	460f      	mov	r7, r1
 800e2ae:	4640      	mov	r0, r8
 800e2b0:	4649      	mov	r1, r9
 800e2b2:	f7f1 ffe9 	bl	8000288 <__aeabi_dsub>
 800e2b6:	4622      	mov	r2, r4
 800e2b8:	462b      	mov	r3, r5
 800e2ba:	f7f1 ffe5 	bl	8000288 <__aeabi_dsub>
 800e2be:	a31c      	add	r3, pc, #112	; (adr r3, 800e330 <__ieee754_rem_pio2+0x330>)
 800e2c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2c4:	4604      	mov	r4, r0
 800e2c6:	460d      	mov	r5, r1
 800e2c8:	ec51 0b18 	vmov	r0, r1, d8
 800e2cc:	f7f2 f994 	bl	80005f8 <__aeabi_dmul>
 800e2d0:	4622      	mov	r2, r4
 800e2d2:	462b      	mov	r3, r5
 800e2d4:	f7f1 ffd8 	bl	8000288 <__aeabi_dsub>
 800e2d8:	4604      	mov	r4, r0
 800e2da:	460d      	mov	r5, r1
 800e2dc:	e760      	b.n	800e1a0 <__ieee754_rem_pio2+0x1a0>
 800e2de:	4b1c      	ldr	r3, [pc, #112]	; (800e350 <__ieee754_rem_pio2+0x350>)
 800e2e0:	4598      	cmp	r8, r3
 800e2e2:	dd37      	ble.n	800e354 <__ieee754_rem_pio2+0x354>
 800e2e4:	ee10 2a10 	vmov	r2, s0
 800e2e8:	462b      	mov	r3, r5
 800e2ea:	4620      	mov	r0, r4
 800e2ec:	4629      	mov	r1, r5
 800e2ee:	f7f1 ffcb 	bl	8000288 <__aeabi_dsub>
 800e2f2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e2f6:	e9ca 0100 	strd	r0, r1, [sl]
 800e2fa:	e695      	b.n	800e028 <__ieee754_rem_pio2+0x28>
 800e2fc:	f3af 8000 	nop.w
 800e300:	54400000 	.word	0x54400000
 800e304:	3ff921fb 	.word	0x3ff921fb
 800e308:	1a626331 	.word	0x1a626331
 800e30c:	3dd0b461 	.word	0x3dd0b461
 800e310:	1a600000 	.word	0x1a600000
 800e314:	3dd0b461 	.word	0x3dd0b461
 800e318:	2e037073 	.word	0x2e037073
 800e31c:	3ba3198a 	.word	0x3ba3198a
 800e320:	6dc9c883 	.word	0x6dc9c883
 800e324:	3fe45f30 	.word	0x3fe45f30
 800e328:	2e000000 	.word	0x2e000000
 800e32c:	3ba3198a 	.word	0x3ba3198a
 800e330:	252049c1 	.word	0x252049c1
 800e334:	397b839a 	.word	0x397b839a
 800e338:	3fe921fb 	.word	0x3fe921fb
 800e33c:	4002d97b 	.word	0x4002d97b
 800e340:	3ff921fb 	.word	0x3ff921fb
 800e344:	413921fb 	.word	0x413921fb
 800e348:	3fe00000 	.word	0x3fe00000
 800e34c:	0800f1a8 	.word	0x0800f1a8
 800e350:	7fefffff 	.word	0x7fefffff
 800e354:	ea4f 5628 	mov.w	r6, r8, asr #20
 800e358:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800e35c:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800e360:	4620      	mov	r0, r4
 800e362:	460d      	mov	r5, r1
 800e364:	f7f2 fbf8 	bl	8000b58 <__aeabi_d2iz>
 800e368:	f7f2 f8dc 	bl	8000524 <__aeabi_i2d>
 800e36c:	4602      	mov	r2, r0
 800e36e:	460b      	mov	r3, r1
 800e370:	4620      	mov	r0, r4
 800e372:	4629      	mov	r1, r5
 800e374:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e378:	f7f1 ff86 	bl	8000288 <__aeabi_dsub>
 800e37c:	4b21      	ldr	r3, [pc, #132]	; (800e404 <__ieee754_rem_pio2+0x404>)
 800e37e:	2200      	movs	r2, #0
 800e380:	f7f2 f93a 	bl	80005f8 <__aeabi_dmul>
 800e384:	460d      	mov	r5, r1
 800e386:	4604      	mov	r4, r0
 800e388:	f7f2 fbe6 	bl	8000b58 <__aeabi_d2iz>
 800e38c:	f7f2 f8ca 	bl	8000524 <__aeabi_i2d>
 800e390:	4602      	mov	r2, r0
 800e392:	460b      	mov	r3, r1
 800e394:	4620      	mov	r0, r4
 800e396:	4629      	mov	r1, r5
 800e398:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e39c:	f7f1 ff74 	bl	8000288 <__aeabi_dsub>
 800e3a0:	4b18      	ldr	r3, [pc, #96]	; (800e404 <__ieee754_rem_pio2+0x404>)
 800e3a2:	2200      	movs	r2, #0
 800e3a4:	f7f2 f928 	bl	80005f8 <__aeabi_dmul>
 800e3a8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e3ac:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800e3b0:	2703      	movs	r7, #3
 800e3b2:	2400      	movs	r4, #0
 800e3b4:	2500      	movs	r5, #0
 800e3b6:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800e3ba:	4622      	mov	r2, r4
 800e3bc:	462b      	mov	r3, r5
 800e3be:	46b9      	mov	r9, r7
 800e3c0:	3f01      	subs	r7, #1
 800e3c2:	f7f2 fb81 	bl	8000ac8 <__aeabi_dcmpeq>
 800e3c6:	2800      	cmp	r0, #0
 800e3c8:	d1f5      	bne.n	800e3b6 <__ieee754_rem_pio2+0x3b6>
 800e3ca:	4b0f      	ldr	r3, [pc, #60]	; (800e408 <__ieee754_rem_pio2+0x408>)
 800e3cc:	9301      	str	r3, [sp, #4]
 800e3ce:	2302      	movs	r3, #2
 800e3d0:	9300      	str	r3, [sp, #0]
 800e3d2:	4632      	mov	r2, r6
 800e3d4:	464b      	mov	r3, r9
 800e3d6:	4651      	mov	r1, sl
 800e3d8:	a804      	add	r0, sp, #16
 800e3da:	f000 f821 	bl	800e420 <__kernel_rem_pio2>
 800e3de:	9b02      	ldr	r3, [sp, #8]
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	4683      	mov	fp, r0
 800e3e4:	f6bf ae4c 	bge.w	800e080 <__ieee754_rem_pio2+0x80>
 800e3e8:	e9da 2100 	ldrd	r2, r1, [sl]
 800e3ec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e3f0:	e9ca 2300 	strd	r2, r3, [sl]
 800e3f4:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800e3f8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e3fc:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800e400:	e73f      	b.n	800e282 <__ieee754_rem_pio2+0x282>
 800e402:	bf00      	nop
 800e404:	41700000 	.word	0x41700000
 800e408:	0800f228 	.word	0x0800f228

0800e40c <fabs>:
 800e40c:	ec51 0b10 	vmov	r0, r1, d0
 800e410:	ee10 2a10 	vmov	r2, s0
 800e414:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e418:	ec43 2b10 	vmov	d0, r2, r3
 800e41c:	4770      	bx	lr
	...

0800e420 <__kernel_rem_pio2>:
 800e420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e424:	ed2d 8b02 	vpush	{d8}
 800e428:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800e42c:	f112 0f14 	cmn.w	r2, #20
 800e430:	9306      	str	r3, [sp, #24]
 800e432:	9104      	str	r1, [sp, #16]
 800e434:	4bc2      	ldr	r3, [pc, #776]	; (800e740 <__kernel_rem_pio2+0x320>)
 800e436:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800e438:	9009      	str	r0, [sp, #36]	; 0x24
 800e43a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e43e:	9300      	str	r3, [sp, #0]
 800e440:	9b06      	ldr	r3, [sp, #24]
 800e442:	f103 33ff 	add.w	r3, r3, #4294967295
 800e446:	bfa8      	it	ge
 800e448:	1ed4      	subge	r4, r2, #3
 800e44a:	9305      	str	r3, [sp, #20]
 800e44c:	bfb2      	itee	lt
 800e44e:	2400      	movlt	r4, #0
 800e450:	2318      	movge	r3, #24
 800e452:	fb94 f4f3 	sdivge	r4, r4, r3
 800e456:	f06f 0317 	mvn.w	r3, #23
 800e45a:	fb04 3303 	mla	r3, r4, r3, r3
 800e45e:	eb03 0a02 	add.w	sl, r3, r2
 800e462:	9b00      	ldr	r3, [sp, #0]
 800e464:	9a05      	ldr	r2, [sp, #20]
 800e466:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800e730 <__kernel_rem_pio2+0x310>
 800e46a:	eb03 0802 	add.w	r8, r3, r2
 800e46e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800e470:	1aa7      	subs	r7, r4, r2
 800e472:	ae20      	add	r6, sp, #128	; 0x80
 800e474:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800e478:	2500      	movs	r5, #0
 800e47a:	4545      	cmp	r5, r8
 800e47c:	dd13      	ble.n	800e4a6 <__kernel_rem_pio2+0x86>
 800e47e:	9b06      	ldr	r3, [sp, #24]
 800e480:	aa20      	add	r2, sp, #128	; 0x80
 800e482:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800e486:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800e48a:	f04f 0800 	mov.w	r8, #0
 800e48e:	9b00      	ldr	r3, [sp, #0]
 800e490:	4598      	cmp	r8, r3
 800e492:	dc31      	bgt.n	800e4f8 <__kernel_rem_pio2+0xd8>
 800e494:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800e730 <__kernel_rem_pio2+0x310>
 800e498:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800e49c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e4a0:	462f      	mov	r7, r5
 800e4a2:	2600      	movs	r6, #0
 800e4a4:	e01b      	b.n	800e4de <__kernel_rem_pio2+0xbe>
 800e4a6:	42ef      	cmn	r7, r5
 800e4a8:	d407      	bmi.n	800e4ba <__kernel_rem_pio2+0x9a>
 800e4aa:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800e4ae:	f7f2 f839 	bl	8000524 <__aeabi_i2d>
 800e4b2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800e4b6:	3501      	adds	r5, #1
 800e4b8:	e7df      	b.n	800e47a <__kernel_rem_pio2+0x5a>
 800e4ba:	ec51 0b18 	vmov	r0, r1, d8
 800e4be:	e7f8      	b.n	800e4b2 <__kernel_rem_pio2+0x92>
 800e4c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e4c4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800e4c8:	f7f2 f896 	bl	80005f8 <__aeabi_dmul>
 800e4cc:	4602      	mov	r2, r0
 800e4ce:	460b      	mov	r3, r1
 800e4d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e4d4:	f7f1 feda 	bl	800028c <__adddf3>
 800e4d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e4dc:	3601      	adds	r6, #1
 800e4de:	9b05      	ldr	r3, [sp, #20]
 800e4e0:	429e      	cmp	r6, r3
 800e4e2:	f1a7 0708 	sub.w	r7, r7, #8
 800e4e6:	ddeb      	ble.n	800e4c0 <__kernel_rem_pio2+0xa0>
 800e4e8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e4ec:	f108 0801 	add.w	r8, r8, #1
 800e4f0:	ecab 7b02 	vstmia	fp!, {d7}
 800e4f4:	3508      	adds	r5, #8
 800e4f6:	e7ca      	b.n	800e48e <__kernel_rem_pio2+0x6e>
 800e4f8:	9b00      	ldr	r3, [sp, #0]
 800e4fa:	aa0c      	add	r2, sp, #48	; 0x30
 800e4fc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e500:	930b      	str	r3, [sp, #44]	; 0x2c
 800e502:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800e504:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e508:	9c00      	ldr	r4, [sp, #0]
 800e50a:	930a      	str	r3, [sp, #40]	; 0x28
 800e50c:	00e3      	lsls	r3, r4, #3
 800e50e:	9308      	str	r3, [sp, #32]
 800e510:	ab98      	add	r3, sp, #608	; 0x260
 800e512:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e516:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800e51a:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800e51e:	ab70      	add	r3, sp, #448	; 0x1c0
 800e520:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800e524:	46c3      	mov	fp, r8
 800e526:	46a1      	mov	r9, r4
 800e528:	f1b9 0f00 	cmp.w	r9, #0
 800e52c:	f1a5 0508 	sub.w	r5, r5, #8
 800e530:	dc77      	bgt.n	800e622 <__kernel_rem_pio2+0x202>
 800e532:	ec47 6b10 	vmov	d0, r6, r7
 800e536:	4650      	mov	r0, sl
 800e538:	f000 fac2 	bl	800eac0 <scalbn>
 800e53c:	ec57 6b10 	vmov	r6, r7, d0
 800e540:	2200      	movs	r2, #0
 800e542:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800e546:	ee10 0a10 	vmov	r0, s0
 800e54a:	4639      	mov	r1, r7
 800e54c:	f7f2 f854 	bl	80005f8 <__aeabi_dmul>
 800e550:	ec41 0b10 	vmov	d0, r0, r1
 800e554:	f000 fb34 	bl	800ebc0 <floor>
 800e558:	4b7a      	ldr	r3, [pc, #488]	; (800e744 <__kernel_rem_pio2+0x324>)
 800e55a:	ec51 0b10 	vmov	r0, r1, d0
 800e55e:	2200      	movs	r2, #0
 800e560:	f7f2 f84a 	bl	80005f8 <__aeabi_dmul>
 800e564:	4602      	mov	r2, r0
 800e566:	460b      	mov	r3, r1
 800e568:	4630      	mov	r0, r6
 800e56a:	4639      	mov	r1, r7
 800e56c:	f7f1 fe8c 	bl	8000288 <__aeabi_dsub>
 800e570:	460f      	mov	r7, r1
 800e572:	4606      	mov	r6, r0
 800e574:	f7f2 faf0 	bl	8000b58 <__aeabi_d2iz>
 800e578:	9002      	str	r0, [sp, #8]
 800e57a:	f7f1 ffd3 	bl	8000524 <__aeabi_i2d>
 800e57e:	4602      	mov	r2, r0
 800e580:	460b      	mov	r3, r1
 800e582:	4630      	mov	r0, r6
 800e584:	4639      	mov	r1, r7
 800e586:	f7f1 fe7f 	bl	8000288 <__aeabi_dsub>
 800e58a:	f1ba 0f00 	cmp.w	sl, #0
 800e58e:	4606      	mov	r6, r0
 800e590:	460f      	mov	r7, r1
 800e592:	dd6d      	ble.n	800e670 <__kernel_rem_pio2+0x250>
 800e594:	1e61      	subs	r1, r4, #1
 800e596:	ab0c      	add	r3, sp, #48	; 0x30
 800e598:	9d02      	ldr	r5, [sp, #8]
 800e59a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e59e:	f1ca 0018 	rsb	r0, sl, #24
 800e5a2:	fa43 f200 	asr.w	r2, r3, r0
 800e5a6:	4415      	add	r5, r2
 800e5a8:	4082      	lsls	r2, r0
 800e5aa:	1a9b      	subs	r3, r3, r2
 800e5ac:	aa0c      	add	r2, sp, #48	; 0x30
 800e5ae:	9502      	str	r5, [sp, #8]
 800e5b0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800e5b4:	f1ca 0217 	rsb	r2, sl, #23
 800e5b8:	fa43 fb02 	asr.w	fp, r3, r2
 800e5bc:	f1bb 0f00 	cmp.w	fp, #0
 800e5c0:	dd65      	ble.n	800e68e <__kernel_rem_pio2+0x26e>
 800e5c2:	9b02      	ldr	r3, [sp, #8]
 800e5c4:	2200      	movs	r2, #0
 800e5c6:	3301      	adds	r3, #1
 800e5c8:	9302      	str	r3, [sp, #8]
 800e5ca:	4615      	mov	r5, r2
 800e5cc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800e5d0:	4294      	cmp	r4, r2
 800e5d2:	f300 809f 	bgt.w	800e714 <__kernel_rem_pio2+0x2f4>
 800e5d6:	f1ba 0f00 	cmp.w	sl, #0
 800e5da:	dd07      	ble.n	800e5ec <__kernel_rem_pio2+0x1cc>
 800e5dc:	f1ba 0f01 	cmp.w	sl, #1
 800e5e0:	f000 80c1 	beq.w	800e766 <__kernel_rem_pio2+0x346>
 800e5e4:	f1ba 0f02 	cmp.w	sl, #2
 800e5e8:	f000 80c7 	beq.w	800e77a <__kernel_rem_pio2+0x35a>
 800e5ec:	f1bb 0f02 	cmp.w	fp, #2
 800e5f0:	d14d      	bne.n	800e68e <__kernel_rem_pio2+0x26e>
 800e5f2:	4632      	mov	r2, r6
 800e5f4:	463b      	mov	r3, r7
 800e5f6:	4954      	ldr	r1, [pc, #336]	; (800e748 <__kernel_rem_pio2+0x328>)
 800e5f8:	2000      	movs	r0, #0
 800e5fa:	f7f1 fe45 	bl	8000288 <__aeabi_dsub>
 800e5fe:	4606      	mov	r6, r0
 800e600:	460f      	mov	r7, r1
 800e602:	2d00      	cmp	r5, #0
 800e604:	d043      	beq.n	800e68e <__kernel_rem_pio2+0x26e>
 800e606:	4650      	mov	r0, sl
 800e608:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800e738 <__kernel_rem_pio2+0x318>
 800e60c:	f000 fa58 	bl	800eac0 <scalbn>
 800e610:	4630      	mov	r0, r6
 800e612:	4639      	mov	r1, r7
 800e614:	ec53 2b10 	vmov	r2, r3, d0
 800e618:	f7f1 fe36 	bl	8000288 <__aeabi_dsub>
 800e61c:	4606      	mov	r6, r0
 800e61e:	460f      	mov	r7, r1
 800e620:	e035      	b.n	800e68e <__kernel_rem_pio2+0x26e>
 800e622:	4b4a      	ldr	r3, [pc, #296]	; (800e74c <__kernel_rem_pio2+0x32c>)
 800e624:	2200      	movs	r2, #0
 800e626:	4630      	mov	r0, r6
 800e628:	4639      	mov	r1, r7
 800e62a:	f7f1 ffe5 	bl	80005f8 <__aeabi_dmul>
 800e62e:	f7f2 fa93 	bl	8000b58 <__aeabi_d2iz>
 800e632:	f7f1 ff77 	bl	8000524 <__aeabi_i2d>
 800e636:	4602      	mov	r2, r0
 800e638:	460b      	mov	r3, r1
 800e63a:	ec43 2b18 	vmov	d8, r2, r3
 800e63e:	4b44      	ldr	r3, [pc, #272]	; (800e750 <__kernel_rem_pio2+0x330>)
 800e640:	2200      	movs	r2, #0
 800e642:	f7f1 ffd9 	bl	80005f8 <__aeabi_dmul>
 800e646:	4602      	mov	r2, r0
 800e648:	460b      	mov	r3, r1
 800e64a:	4630      	mov	r0, r6
 800e64c:	4639      	mov	r1, r7
 800e64e:	f7f1 fe1b 	bl	8000288 <__aeabi_dsub>
 800e652:	f7f2 fa81 	bl	8000b58 <__aeabi_d2iz>
 800e656:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e65a:	f84b 0b04 	str.w	r0, [fp], #4
 800e65e:	ec51 0b18 	vmov	r0, r1, d8
 800e662:	f7f1 fe13 	bl	800028c <__adddf3>
 800e666:	f109 39ff 	add.w	r9, r9, #4294967295
 800e66a:	4606      	mov	r6, r0
 800e66c:	460f      	mov	r7, r1
 800e66e:	e75b      	b.n	800e528 <__kernel_rem_pio2+0x108>
 800e670:	d106      	bne.n	800e680 <__kernel_rem_pio2+0x260>
 800e672:	1e63      	subs	r3, r4, #1
 800e674:	aa0c      	add	r2, sp, #48	; 0x30
 800e676:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e67a:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800e67e:	e79d      	b.n	800e5bc <__kernel_rem_pio2+0x19c>
 800e680:	4b34      	ldr	r3, [pc, #208]	; (800e754 <__kernel_rem_pio2+0x334>)
 800e682:	2200      	movs	r2, #0
 800e684:	f7f2 fa3e 	bl	8000b04 <__aeabi_dcmpge>
 800e688:	2800      	cmp	r0, #0
 800e68a:	d140      	bne.n	800e70e <__kernel_rem_pio2+0x2ee>
 800e68c:	4683      	mov	fp, r0
 800e68e:	2200      	movs	r2, #0
 800e690:	2300      	movs	r3, #0
 800e692:	4630      	mov	r0, r6
 800e694:	4639      	mov	r1, r7
 800e696:	f7f2 fa17 	bl	8000ac8 <__aeabi_dcmpeq>
 800e69a:	2800      	cmp	r0, #0
 800e69c:	f000 80c1 	beq.w	800e822 <__kernel_rem_pio2+0x402>
 800e6a0:	1e65      	subs	r5, r4, #1
 800e6a2:	462b      	mov	r3, r5
 800e6a4:	2200      	movs	r2, #0
 800e6a6:	9900      	ldr	r1, [sp, #0]
 800e6a8:	428b      	cmp	r3, r1
 800e6aa:	da6d      	bge.n	800e788 <__kernel_rem_pio2+0x368>
 800e6ac:	2a00      	cmp	r2, #0
 800e6ae:	f000 808a 	beq.w	800e7c6 <__kernel_rem_pio2+0x3a6>
 800e6b2:	ab0c      	add	r3, sp, #48	; 0x30
 800e6b4:	f1aa 0a18 	sub.w	sl, sl, #24
 800e6b8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	f000 80ae 	beq.w	800e81e <__kernel_rem_pio2+0x3fe>
 800e6c2:	4650      	mov	r0, sl
 800e6c4:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800e738 <__kernel_rem_pio2+0x318>
 800e6c8:	f000 f9fa 	bl	800eac0 <scalbn>
 800e6cc:	1c6b      	adds	r3, r5, #1
 800e6ce:	00da      	lsls	r2, r3, #3
 800e6d0:	9205      	str	r2, [sp, #20]
 800e6d2:	ec57 6b10 	vmov	r6, r7, d0
 800e6d6:	aa70      	add	r2, sp, #448	; 0x1c0
 800e6d8:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800e74c <__kernel_rem_pio2+0x32c>
 800e6dc:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800e6e0:	462c      	mov	r4, r5
 800e6e2:	f04f 0800 	mov.w	r8, #0
 800e6e6:	2c00      	cmp	r4, #0
 800e6e8:	f280 80d4 	bge.w	800e894 <__kernel_rem_pio2+0x474>
 800e6ec:	462c      	mov	r4, r5
 800e6ee:	2c00      	cmp	r4, #0
 800e6f0:	f2c0 8102 	blt.w	800e8f8 <__kernel_rem_pio2+0x4d8>
 800e6f4:	4b18      	ldr	r3, [pc, #96]	; (800e758 <__kernel_rem_pio2+0x338>)
 800e6f6:	461e      	mov	r6, r3
 800e6f8:	ab70      	add	r3, sp, #448	; 0x1c0
 800e6fa:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800e6fe:	1b2b      	subs	r3, r5, r4
 800e700:	f04f 0900 	mov.w	r9, #0
 800e704:	f04f 0a00 	mov.w	sl, #0
 800e708:	2700      	movs	r7, #0
 800e70a:	9306      	str	r3, [sp, #24]
 800e70c:	e0e6      	b.n	800e8dc <__kernel_rem_pio2+0x4bc>
 800e70e:	f04f 0b02 	mov.w	fp, #2
 800e712:	e756      	b.n	800e5c2 <__kernel_rem_pio2+0x1a2>
 800e714:	f8d8 3000 	ldr.w	r3, [r8]
 800e718:	bb05      	cbnz	r5, 800e75c <__kernel_rem_pio2+0x33c>
 800e71a:	b123      	cbz	r3, 800e726 <__kernel_rem_pio2+0x306>
 800e71c:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800e720:	f8c8 3000 	str.w	r3, [r8]
 800e724:	2301      	movs	r3, #1
 800e726:	3201      	adds	r2, #1
 800e728:	f108 0804 	add.w	r8, r8, #4
 800e72c:	461d      	mov	r5, r3
 800e72e:	e74f      	b.n	800e5d0 <__kernel_rem_pio2+0x1b0>
	...
 800e73c:	3ff00000 	.word	0x3ff00000
 800e740:	0800f370 	.word	0x0800f370
 800e744:	40200000 	.word	0x40200000
 800e748:	3ff00000 	.word	0x3ff00000
 800e74c:	3e700000 	.word	0x3e700000
 800e750:	41700000 	.word	0x41700000
 800e754:	3fe00000 	.word	0x3fe00000
 800e758:	0800f330 	.word	0x0800f330
 800e75c:	1acb      	subs	r3, r1, r3
 800e75e:	f8c8 3000 	str.w	r3, [r8]
 800e762:	462b      	mov	r3, r5
 800e764:	e7df      	b.n	800e726 <__kernel_rem_pio2+0x306>
 800e766:	1e62      	subs	r2, r4, #1
 800e768:	ab0c      	add	r3, sp, #48	; 0x30
 800e76a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e76e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800e772:	a90c      	add	r1, sp, #48	; 0x30
 800e774:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800e778:	e738      	b.n	800e5ec <__kernel_rem_pio2+0x1cc>
 800e77a:	1e62      	subs	r2, r4, #1
 800e77c:	ab0c      	add	r3, sp, #48	; 0x30
 800e77e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e782:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800e786:	e7f4      	b.n	800e772 <__kernel_rem_pio2+0x352>
 800e788:	a90c      	add	r1, sp, #48	; 0x30
 800e78a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800e78e:	3b01      	subs	r3, #1
 800e790:	430a      	orrs	r2, r1
 800e792:	e788      	b.n	800e6a6 <__kernel_rem_pio2+0x286>
 800e794:	3301      	adds	r3, #1
 800e796:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800e79a:	2900      	cmp	r1, #0
 800e79c:	d0fa      	beq.n	800e794 <__kernel_rem_pio2+0x374>
 800e79e:	9a08      	ldr	r2, [sp, #32]
 800e7a0:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800e7a4:	446a      	add	r2, sp
 800e7a6:	3a98      	subs	r2, #152	; 0x98
 800e7a8:	9208      	str	r2, [sp, #32]
 800e7aa:	9a06      	ldr	r2, [sp, #24]
 800e7ac:	a920      	add	r1, sp, #128	; 0x80
 800e7ae:	18a2      	adds	r2, r4, r2
 800e7b0:	18e3      	adds	r3, r4, r3
 800e7b2:	f104 0801 	add.w	r8, r4, #1
 800e7b6:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800e7ba:	9302      	str	r3, [sp, #8]
 800e7bc:	9b02      	ldr	r3, [sp, #8]
 800e7be:	4543      	cmp	r3, r8
 800e7c0:	da04      	bge.n	800e7cc <__kernel_rem_pio2+0x3ac>
 800e7c2:	461c      	mov	r4, r3
 800e7c4:	e6a2      	b.n	800e50c <__kernel_rem_pio2+0xec>
 800e7c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e7c8:	2301      	movs	r3, #1
 800e7ca:	e7e4      	b.n	800e796 <__kernel_rem_pio2+0x376>
 800e7cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e7ce:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800e7d2:	f7f1 fea7 	bl	8000524 <__aeabi_i2d>
 800e7d6:	e8e5 0102 	strd	r0, r1, [r5], #8
 800e7da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e7dc:	46ab      	mov	fp, r5
 800e7de:	461c      	mov	r4, r3
 800e7e0:	f04f 0900 	mov.w	r9, #0
 800e7e4:	2600      	movs	r6, #0
 800e7e6:	2700      	movs	r7, #0
 800e7e8:	9b05      	ldr	r3, [sp, #20]
 800e7ea:	4599      	cmp	r9, r3
 800e7ec:	dd06      	ble.n	800e7fc <__kernel_rem_pio2+0x3dc>
 800e7ee:	9b08      	ldr	r3, [sp, #32]
 800e7f0:	e8e3 6702 	strd	r6, r7, [r3], #8
 800e7f4:	f108 0801 	add.w	r8, r8, #1
 800e7f8:	9308      	str	r3, [sp, #32]
 800e7fa:	e7df      	b.n	800e7bc <__kernel_rem_pio2+0x39c>
 800e7fc:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800e800:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800e804:	f7f1 fef8 	bl	80005f8 <__aeabi_dmul>
 800e808:	4602      	mov	r2, r0
 800e80a:	460b      	mov	r3, r1
 800e80c:	4630      	mov	r0, r6
 800e80e:	4639      	mov	r1, r7
 800e810:	f7f1 fd3c 	bl	800028c <__adddf3>
 800e814:	f109 0901 	add.w	r9, r9, #1
 800e818:	4606      	mov	r6, r0
 800e81a:	460f      	mov	r7, r1
 800e81c:	e7e4      	b.n	800e7e8 <__kernel_rem_pio2+0x3c8>
 800e81e:	3d01      	subs	r5, #1
 800e820:	e747      	b.n	800e6b2 <__kernel_rem_pio2+0x292>
 800e822:	ec47 6b10 	vmov	d0, r6, r7
 800e826:	f1ca 0000 	rsb	r0, sl, #0
 800e82a:	f000 f949 	bl	800eac0 <scalbn>
 800e82e:	ec57 6b10 	vmov	r6, r7, d0
 800e832:	4ba0      	ldr	r3, [pc, #640]	; (800eab4 <__kernel_rem_pio2+0x694>)
 800e834:	ee10 0a10 	vmov	r0, s0
 800e838:	2200      	movs	r2, #0
 800e83a:	4639      	mov	r1, r7
 800e83c:	f7f2 f962 	bl	8000b04 <__aeabi_dcmpge>
 800e840:	b1f8      	cbz	r0, 800e882 <__kernel_rem_pio2+0x462>
 800e842:	4b9d      	ldr	r3, [pc, #628]	; (800eab8 <__kernel_rem_pio2+0x698>)
 800e844:	2200      	movs	r2, #0
 800e846:	4630      	mov	r0, r6
 800e848:	4639      	mov	r1, r7
 800e84a:	f7f1 fed5 	bl	80005f8 <__aeabi_dmul>
 800e84e:	f7f2 f983 	bl	8000b58 <__aeabi_d2iz>
 800e852:	4680      	mov	r8, r0
 800e854:	f7f1 fe66 	bl	8000524 <__aeabi_i2d>
 800e858:	4b96      	ldr	r3, [pc, #600]	; (800eab4 <__kernel_rem_pio2+0x694>)
 800e85a:	2200      	movs	r2, #0
 800e85c:	f7f1 fecc 	bl	80005f8 <__aeabi_dmul>
 800e860:	460b      	mov	r3, r1
 800e862:	4602      	mov	r2, r0
 800e864:	4639      	mov	r1, r7
 800e866:	4630      	mov	r0, r6
 800e868:	f7f1 fd0e 	bl	8000288 <__aeabi_dsub>
 800e86c:	f7f2 f974 	bl	8000b58 <__aeabi_d2iz>
 800e870:	1c65      	adds	r5, r4, #1
 800e872:	ab0c      	add	r3, sp, #48	; 0x30
 800e874:	f10a 0a18 	add.w	sl, sl, #24
 800e878:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800e87c:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800e880:	e71f      	b.n	800e6c2 <__kernel_rem_pio2+0x2a2>
 800e882:	4630      	mov	r0, r6
 800e884:	4639      	mov	r1, r7
 800e886:	f7f2 f967 	bl	8000b58 <__aeabi_d2iz>
 800e88a:	ab0c      	add	r3, sp, #48	; 0x30
 800e88c:	4625      	mov	r5, r4
 800e88e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800e892:	e716      	b.n	800e6c2 <__kernel_rem_pio2+0x2a2>
 800e894:	ab0c      	add	r3, sp, #48	; 0x30
 800e896:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800e89a:	f7f1 fe43 	bl	8000524 <__aeabi_i2d>
 800e89e:	4632      	mov	r2, r6
 800e8a0:	463b      	mov	r3, r7
 800e8a2:	f7f1 fea9 	bl	80005f8 <__aeabi_dmul>
 800e8a6:	4642      	mov	r2, r8
 800e8a8:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800e8ac:	464b      	mov	r3, r9
 800e8ae:	4630      	mov	r0, r6
 800e8b0:	4639      	mov	r1, r7
 800e8b2:	f7f1 fea1 	bl	80005f8 <__aeabi_dmul>
 800e8b6:	3c01      	subs	r4, #1
 800e8b8:	4606      	mov	r6, r0
 800e8ba:	460f      	mov	r7, r1
 800e8bc:	e713      	b.n	800e6e6 <__kernel_rem_pio2+0x2c6>
 800e8be:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800e8c2:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800e8c6:	f7f1 fe97 	bl	80005f8 <__aeabi_dmul>
 800e8ca:	4602      	mov	r2, r0
 800e8cc:	460b      	mov	r3, r1
 800e8ce:	4648      	mov	r0, r9
 800e8d0:	4651      	mov	r1, sl
 800e8d2:	f7f1 fcdb 	bl	800028c <__adddf3>
 800e8d6:	3701      	adds	r7, #1
 800e8d8:	4681      	mov	r9, r0
 800e8da:	468a      	mov	sl, r1
 800e8dc:	9b00      	ldr	r3, [sp, #0]
 800e8de:	429f      	cmp	r7, r3
 800e8e0:	dc02      	bgt.n	800e8e8 <__kernel_rem_pio2+0x4c8>
 800e8e2:	9b06      	ldr	r3, [sp, #24]
 800e8e4:	429f      	cmp	r7, r3
 800e8e6:	ddea      	ble.n	800e8be <__kernel_rem_pio2+0x49e>
 800e8e8:	9a06      	ldr	r2, [sp, #24]
 800e8ea:	ab48      	add	r3, sp, #288	; 0x120
 800e8ec:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800e8f0:	e9c6 9a00 	strd	r9, sl, [r6]
 800e8f4:	3c01      	subs	r4, #1
 800e8f6:	e6fa      	b.n	800e6ee <__kernel_rem_pio2+0x2ce>
 800e8f8:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800e8fa:	2b02      	cmp	r3, #2
 800e8fc:	dc0b      	bgt.n	800e916 <__kernel_rem_pio2+0x4f6>
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	dc39      	bgt.n	800e976 <__kernel_rem_pio2+0x556>
 800e902:	d05d      	beq.n	800e9c0 <__kernel_rem_pio2+0x5a0>
 800e904:	9b02      	ldr	r3, [sp, #8]
 800e906:	f003 0007 	and.w	r0, r3, #7
 800e90a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800e90e:	ecbd 8b02 	vpop	{d8}
 800e912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e916:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800e918:	2b03      	cmp	r3, #3
 800e91a:	d1f3      	bne.n	800e904 <__kernel_rem_pio2+0x4e4>
 800e91c:	9b05      	ldr	r3, [sp, #20]
 800e91e:	9500      	str	r5, [sp, #0]
 800e920:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800e924:	eb0d 0403 	add.w	r4, sp, r3
 800e928:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800e92c:	46a2      	mov	sl, r4
 800e92e:	9b00      	ldr	r3, [sp, #0]
 800e930:	2b00      	cmp	r3, #0
 800e932:	f1aa 0a08 	sub.w	sl, sl, #8
 800e936:	dc69      	bgt.n	800ea0c <__kernel_rem_pio2+0x5ec>
 800e938:	46aa      	mov	sl, r5
 800e93a:	f1ba 0f01 	cmp.w	sl, #1
 800e93e:	f1a4 0408 	sub.w	r4, r4, #8
 800e942:	f300 8083 	bgt.w	800ea4c <__kernel_rem_pio2+0x62c>
 800e946:	9c05      	ldr	r4, [sp, #20]
 800e948:	ab48      	add	r3, sp, #288	; 0x120
 800e94a:	441c      	add	r4, r3
 800e94c:	2000      	movs	r0, #0
 800e94e:	2100      	movs	r1, #0
 800e950:	2d01      	cmp	r5, #1
 800e952:	f300 809a 	bgt.w	800ea8a <__kernel_rem_pio2+0x66a>
 800e956:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800e95a:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800e95e:	f1bb 0f00 	cmp.w	fp, #0
 800e962:	f040 8098 	bne.w	800ea96 <__kernel_rem_pio2+0x676>
 800e966:	9b04      	ldr	r3, [sp, #16]
 800e968:	e9c3 7800 	strd	r7, r8, [r3]
 800e96c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800e970:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800e974:	e7c6      	b.n	800e904 <__kernel_rem_pio2+0x4e4>
 800e976:	9e05      	ldr	r6, [sp, #20]
 800e978:	ab48      	add	r3, sp, #288	; 0x120
 800e97a:	441e      	add	r6, r3
 800e97c:	462c      	mov	r4, r5
 800e97e:	2000      	movs	r0, #0
 800e980:	2100      	movs	r1, #0
 800e982:	2c00      	cmp	r4, #0
 800e984:	da33      	bge.n	800e9ee <__kernel_rem_pio2+0x5ce>
 800e986:	f1bb 0f00 	cmp.w	fp, #0
 800e98a:	d036      	beq.n	800e9fa <__kernel_rem_pio2+0x5da>
 800e98c:	4602      	mov	r2, r0
 800e98e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e992:	9c04      	ldr	r4, [sp, #16]
 800e994:	e9c4 2300 	strd	r2, r3, [r4]
 800e998:	4602      	mov	r2, r0
 800e99a:	460b      	mov	r3, r1
 800e99c:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800e9a0:	f7f1 fc72 	bl	8000288 <__aeabi_dsub>
 800e9a4:	ae4a      	add	r6, sp, #296	; 0x128
 800e9a6:	2401      	movs	r4, #1
 800e9a8:	42a5      	cmp	r5, r4
 800e9aa:	da29      	bge.n	800ea00 <__kernel_rem_pio2+0x5e0>
 800e9ac:	f1bb 0f00 	cmp.w	fp, #0
 800e9b0:	d002      	beq.n	800e9b8 <__kernel_rem_pio2+0x598>
 800e9b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e9b6:	4619      	mov	r1, r3
 800e9b8:	9b04      	ldr	r3, [sp, #16]
 800e9ba:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800e9be:	e7a1      	b.n	800e904 <__kernel_rem_pio2+0x4e4>
 800e9c0:	9c05      	ldr	r4, [sp, #20]
 800e9c2:	ab48      	add	r3, sp, #288	; 0x120
 800e9c4:	441c      	add	r4, r3
 800e9c6:	2000      	movs	r0, #0
 800e9c8:	2100      	movs	r1, #0
 800e9ca:	2d00      	cmp	r5, #0
 800e9cc:	da09      	bge.n	800e9e2 <__kernel_rem_pio2+0x5c2>
 800e9ce:	f1bb 0f00 	cmp.w	fp, #0
 800e9d2:	d002      	beq.n	800e9da <__kernel_rem_pio2+0x5ba>
 800e9d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e9d8:	4619      	mov	r1, r3
 800e9da:	9b04      	ldr	r3, [sp, #16]
 800e9dc:	e9c3 0100 	strd	r0, r1, [r3]
 800e9e0:	e790      	b.n	800e904 <__kernel_rem_pio2+0x4e4>
 800e9e2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800e9e6:	f7f1 fc51 	bl	800028c <__adddf3>
 800e9ea:	3d01      	subs	r5, #1
 800e9ec:	e7ed      	b.n	800e9ca <__kernel_rem_pio2+0x5aa>
 800e9ee:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800e9f2:	f7f1 fc4b 	bl	800028c <__adddf3>
 800e9f6:	3c01      	subs	r4, #1
 800e9f8:	e7c3      	b.n	800e982 <__kernel_rem_pio2+0x562>
 800e9fa:	4602      	mov	r2, r0
 800e9fc:	460b      	mov	r3, r1
 800e9fe:	e7c8      	b.n	800e992 <__kernel_rem_pio2+0x572>
 800ea00:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800ea04:	f7f1 fc42 	bl	800028c <__adddf3>
 800ea08:	3401      	adds	r4, #1
 800ea0a:	e7cd      	b.n	800e9a8 <__kernel_rem_pio2+0x588>
 800ea0c:	e9da 8900 	ldrd	r8, r9, [sl]
 800ea10:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800ea14:	9b00      	ldr	r3, [sp, #0]
 800ea16:	3b01      	subs	r3, #1
 800ea18:	9300      	str	r3, [sp, #0]
 800ea1a:	4632      	mov	r2, r6
 800ea1c:	463b      	mov	r3, r7
 800ea1e:	4640      	mov	r0, r8
 800ea20:	4649      	mov	r1, r9
 800ea22:	f7f1 fc33 	bl	800028c <__adddf3>
 800ea26:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ea2a:	4602      	mov	r2, r0
 800ea2c:	460b      	mov	r3, r1
 800ea2e:	4640      	mov	r0, r8
 800ea30:	4649      	mov	r1, r9
 800ea32:	f7f1 fc29 	bl	8000288 <__aeabi_dsub>
 800ea36:	4632      	mov	r2, r6
 800ea38:	463b      	mov	r3, r7
 800ea3a:	f7f1 fc27 	bl	800028c <__adddf3>
 800ea3e:	ed9d 7b06 	vldr	d7, [sp, #24]
 800ea42:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ea46:	ed8a 7b00 	vstr	d7, [sl]
 800ea4a:	e770      	b.n	800e92e <__kernel_rem_pio2+0x50e>
 800ea4c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800ea50:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800ea54:	4640      	mov	r0, r8
 800ea56:	4632      	mov	r2, r6
 800ea58:	463b      	mov	r3, r7
 800ea5a:	4649      	mov	r1, r9
 800ea5c:	f7f1 fc16 	bl	800028c <__adddf3>
 800ea60:	e9cd 0100 	strd	r0, r1, [sp]
 800ea64:	4602      	mov	r2, r0
 800ea66:	460b      	mov	r3, r1
 800ea68:	4640      	mov	r0, r8
 800ea6a:	4649      	mov	r1, r9
 800ea6c:	f7f1 fc0c 	bl	8000288 <__aeabi_dsub>
 800ea70:	4632      	mov	r2, r6
 800ea72:	463b      	mov	r3, r7
 800ea74:	f7f1 fc0a 	bl	800028c <__adddf3>
 800ea78:	ed9d 7b00 	vldr	d7, [sp]
 800ea7c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ea80:	ed84 7b00 	vstr	d7, [r4]
 800ea84:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ea88:	e757      	b.n	800e93a <__kernel_rem_pio2+0x51a>
 800ea8a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ea8e:	f7f1 fbfd 	bl	800028c <__adddf3>
 800ea92:	3d01      	subs	r5, #1
 800ea94:	e75c      	b.n	800e950 <__kernel_rem_pio2+0x530>
 800ea96:	9b04      	ldr	r3, [sp, #16]
 800ea98:	9a04      	ldr	r2, [sp, #16]
 800ea9a:	601f      	str	r7, [r3, #0]
 800ea9c:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800eaa0:	605c      	str	r4, [r3, #4]
 800eaa2:	609d      	str	r5, [r3, #8]
 800eaa4:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800eaa8:	60d3      	str	r3, [r2, #12]
 800eaaa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eaae:	6110      	str	r0, [r2, #16]
 800eab0:	6153      	str	r3, [r2, #20]
 800eab2:	e727      	b.n	800e904 <__kernel_rem_pio2+0x4e4>
 800eab4:	41700000 	.word	0x41700000
 800eab8:	3e700000 	.word	0x3e700000
 800eabc:	00000000 	.word	0x00000000

0800eac0 <scalbn>:
 800eac0:	b570      	push	{r4, r5, r6, lr}
 800eac2:	ec55 4b10 	vmov	r4, r5, d0
 800eac6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800eaca:	4606      	mov	r6, r0
 800eacc:	462b      	mov	r3, r5
 800eace:	b999      	cbnz	r1, 800eaf8 <scalbn+0x38>
 800ead0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ead4:	4323      	orrs	r3, r4
 800ead6:	d03f      	beq.n	800eb58 <scalbn+0x98>
 800ead8:	4b35      	ldr	r3, [pc, #212]	; (800ebb0 <scalbn+0xf0>)
 800eada:	4629      	mov	r1, r5
 800eadc:	ee10 0a10 	vmov	r0, s0
 800eae0:	2200      	movs	r2, #0
 800eae2:	f7f1 fd89 	bl	80005f8 <__aeabi_dmul>
 800eae6:	4b33      	ldr	r3, [pc, #204]	; (800ebb4 <scalbn+0xf4>)
 800eae8:	429e      	cmp	r6, r3
 800eaea:	4604      	mov	r4, r0
 800eaec:	460d      	mov	r5, r1
 800eaee:	da10      	bge.n	800eb12 <scalbn+0x52>
 800eaf0:	a327      	add	r3, pc, #156	; (adr r3, 800eb90 <scalbn+0xd0>)
 800eaf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaf6:	e01f      	b.n	800eb38 <scalbn+0x78>
 800eaf8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800eafc:	4291      	cmp	r1, r2
 800eafe:	d10c      	bne.n	800eb1a <scalbn+0x5a>
 800eb00:	ee10 2a10 	vmov	r2, s0
 800eb04:	4620      	mov	r0, r4
 800eb06:	4629      	mov	r1, r5
 800eb08:	f7f1 fbc0 	bl	800028c <__adddf3>
 800eb0c:	4604      	mov	r4, r0
 800eb0e:	460d      	mov	r5, r1
 800eb10:	e022      	b.n	800eb58 <scalbn+0x98>
 800eb12:	460b      	mov	r3, r1
 800eb14:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800eb18:	3936      	subs	r1, #54	; 0x36
 800eb1a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800eb1e:	4296      	cmp	r6, r2
 800eb20:	dd0d      	ble.n	800eb3e <scalbn+0x7e>
 800eb22:	2d00      	cmp	r5, #0
 800eb24:	a11c      	add	r1, pc, #112	; (adr r1, 800eb98 <scalbn+0xd8>)
 800eb26:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eb2a:	da02      	bge.n	800eb32 <scalbn+0x72>
 800eb2c:	a11c      	add	r1, pc, #112	; (adr r1, 800eba0 <scalbn+0xe0>)
 800eb2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eb32:	a319      	add	r3, pc, #100	; (adr r3, 800eb98 <scalbn+0xd8>)
 800eb34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb38:	f7f1 fd5e 	bl	80005f8 <__aeabi_dmul>
 800eb3c:	e7e6      	b.n	800eb0c <scalbn+0x4c>
 800eb3e:	1872      	adds	r2, r6, r1
 800eb40:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800eb44:	428a      	cmp	r2, r1
 800eb46:	dcec      	bgt.n	800eb22 <scalbn+0x62>
 800eb48:	2a00      	cmp	r2, #0
 800eb4a:	dd08      	ble.n	800eb5e <scalbn+0x9e>
 800eb4c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800eb50:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800eb54:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800eb58:	ec45 4b10 	vmov	d0, r4, r5
 800eb5c:	bd70      	pop	{r4, r5, r6, pc}
 800eb5e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800eb62:	da08      	bge.n	800eb76 <scalbn+0xb6>
 800eb64:	2d00      	cmp	r5, #0
 800eb66:	a10a      	add	r1, pc, #40	; (adr r1, 800eb90 <scalbn+0xd0>)
 800eb68:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eb6c:	dac0      	bge.n	800eaf0 <scalbn+0x30>
 800eb6e:	a10e      	add	r1, pc, #56	; (adr r1, 800eba8 <scalbn+0xe8>)
 800eb70:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eb74:	e7bc      	b.n	800eaf0 <scalbn+0x30>
 800eb76:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800eb7a:	3236      	adds	r2, #54	; 0x36
 800eb7c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800eb80:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800eb84:	4620      	mov	r0, r4
 800eb86:	4b0c      	ldr	r3, [pc, #48]	; (800ebb8 <scalbn+0xf8>)
 800eb88:	2200      	movs	r2, #0
 800eb8a:	e7d5      	b.n	800eb38 <scalbn+0x78>
 800eb8c:	f3af 8000 	nop.w
 800eb90:	c2f8f359 	.word	0xc2f8f359
 800eb94:	01a56e1f 	.word	0x01a56e1f
 800eb98:	8800759c 	.word	0x8800759c
 800eb9c:	7e37e43c 	.word	0x7e37e43c
 800eba0:	8800759c 	.word	0x8800759c
 800eba4:	fe37e43c 	.word	0xfe37e43c
 800eba8:	c2f8f359 	.word	0xc2f8f359
 800ebac:	81a56e1f 	.word	0x81a56e1f
 800ebb0:	43500000 	.word	0x43500000
 800ebb4:	ffff3cb0 	.word	0xffff3cb0
 800ebb8:	3c900000 	.word	0x3c900000
 800ebbc:	00000000 	.word	0x00000000

0800ebc0 <floor>:
 800ebc0:	ec51 0b10 	vmov	r0, r1, d0
 800ebc4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ebc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebcc:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800ebd0:	2e13      	cmp	r6, #19
 800ebd2:	ee10 5a10 	vmov	r5, s0
 800ebd6:	ee10 8a10 	vmov	r8, s0
 800ebda:	460c      	mov	r4, r1
 800ebdc:	dc31      	bgt.n	800ec42 <floor+0x82>
 800ebde:	2e00      	cmp	r6, #0
 800ebe0:	da14      	bge.n	800ec0c <floor+0x4c>
 800ebe2:	a333      	add	r3, pc, #204	; (adr r3, 800ecb0 <floor+0xf0>)
 800ebe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebe8:	f7f1 fb50 	bl	800028c <__adddf3>
 800ebec:	2200      	movs	r2, #0
 800ebee:	2300      	movs	r3, #0
 800ebf0:	f7f1 ff92 	bl	8000b18 <__aeabi_dcmpgt>
 800ebf4:	b138      	cbz	r0, 800ec06 <floor+0x46>
 800ebf6:	2c00      	cmp	r4, #0
 800ebf8:	da53      	bge.n	800eca2 <floor+0xe2>
 800ebfa:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800ebfe:	4325      	orrs	r5, r4
 800ec00:	d052      	beq.n	800eca8 <floor+0xe8>
 800ec02:	4c2d      	ldr	r4, [pc, #180]	; (800ecb8 <floor+0xf8>)
 800ec04:	2500      	movs	r5, #0
 800ec06:	4621      	mov	r1, r4
 800ec08:	4628      	mov	r0, r5
 800ec0a:	e024      	b.n	800ec56 <floor+0x96>
 800ec0c:	4f2b      	ldr	r7, [pc, #172]	; (800ecbc <floor+0xfc>)
 800ec0e:	4137      	asrs	r7, r6
 800ec10:	ea01 0307 	and.w	r3, r1, r7
 800ec14:	4303      	orrs	r3, r0
 800ec16:	d01e      	beq.n	800ec56 <floor+0x96>
 800ec18:	a325      	add	r3, pc, #148	; (adr r3, 800ecb0 <floor+0xf0>)
 800ec1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec1e:	f7f1 fb35 	bl	800028c <__adddf3>
 800ec22:	2200      	movs	r2, #0
 800ec24:	2300      	movs	r3, #0
 800ec26:	f7f1 ff77 	bl	8000b18 <__aeabi_dcmpgt>
 800ec2a:	2800      	cmp	r0, #0
 800ec2c:	d0eb      	beq.n	800ec06 <floor+0x46>
 800ec2e:	2c00      	cmp	r4, #0
 800ec30:	bfbe      	ittt	lt
 800ec32:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800ec36:	4133      	asrlt	r3, r6
 800ec38:	18e4      	addlt	r4, r4, r3
 800ec3a:	ea24 0407 	bic.w	r4, r4, r7
 800ec3e:	2500      	movs	r5, #0
 800ec40:	e7e1      	b.n	800ec06 <floor+0x46>
 800ec42:	2e33      	cmp	r6, #51	; 0x33
 800ec44:	dd0b      	ble.n	800ec5e <floor+0x9e>
 800ec46:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ec4a:	d104      	bne.n	800ec56 <floor+0x96>
 800ec4c:	ee10 2a10 	vmov	r2, s0
 800ec50:	460b      	mov	r3, r1
 800ec52:	f7f1 fb1b 	bl	800028c <__adddf3>
 800ec56:	ec41 0b10 	vmov	d0, r0, r1
 800ec5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec5e:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800ec62:	f04f 37ff 	mov.w	r7, #4294967295
 800ec66:	40df      	lsrs	r7, r3
 800ec68:	4238      	tst	r0, r7
 800ec6a:	d0f4      	beq.n	800ec56 <floor+0x96>
 800ec6c:	a310      	add	r3, pc, #64	; (adr r3, 800ecb0 <floor+0xf0>)
 800ec6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec72:	f7f1 fb0b 	bl	800028c <__adddf3>
 800ec76:	2200      	movs	r2, #0
 800ec78:	2300      	movs	r3, #0
 800ec7a:	f7f1 ff4d 	bl	8000b18 <__aeabi_dcmpgt>
 800ec7e:	2800      	cmp	r0, #0
 800ec80:	d0c1      	beq.n	800ec06 <floor+0x46>
 800ec82:	2c00      	cmp	r4, #0
 800ec84:	da0a      	bge.n	800ec9c <floor+0xdc>
 800ec86:	2e14      	cmp	r6, #20
 800ec88:	d101      	bne.n	800ec8e <floor+0xce>
 800ec8a:	3401      	adds	r4, #1
 800ec8c:	e006      	b.n	800ec9c <floor+0xdc>
 800ec8e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800ec92:	2301      	movs	r3, #1
 800ec94:	40b3      	lsls	r3, r6
 800ec96:	441d      	add	r5, r3
 800ec98:	45a8      	cmp	r8, r5
 800ec9a:	d8f6      	bhi.n	800ec8a <floor+0xca>
 800ec9c:	ea25 0507 	bic.w	r5, r5, r7
 800eca0:	e7b1      	b.n	800ec06 <floor+0x46>
 800eca2:	2500      	movs	r5, #0
 800eca4:	462c      	mov	r4, r5
 800eca6:	e7ae      	b.n	800ec06 <floor+0x46>
 800eca8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800ecac:	e7ab      	b.n	800ec06 <floor+0x46>
 800ecae:	bf00      	nop
 800ecb0:	8800759c 	.word	0x8800759c
 800ecb4:	7e37e43c 	.word	0x7e37e43c
 800ecb8:	bff00000 	.word	0xbff00000
 800ecbc:	000fffff 	.word	0x000fffff

0800ecc0 <_init>:
 800ecc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecc2:	bf00      	nop
 800ecc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ecc6:	bc08      	pop	{r3}
 800ecc8:	469e      	mov	lr, r3
 800ecca:	4770      	bx	lr

0800eccc <_fini>:
 800eccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecce:	bf00      	nop
 800ecd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ecd2:	bc08      	pop	{r3}
 800ecd4:	469e      	mov	lr, r3
 800ecd6:	4770      	bx	lr
