;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; SW2
SW2__0__DM__MASK EQU 0xE00
SW2__0__DM__SHIFT EQU 9
SW2__0__DR EQU CYREG_PRT0_DR
SW2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SW2__0__HSIOM_MASK EQU 0x0000F000
SW2__0__HSIOM_SHIFT EQU 12
SW2__0__INTCFG EQU CYREG_PRT0_INTCFG
SW2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SW2__0__MASK EQU 0x08
SW2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW2__0__PC EQU CYREG_PRT0_PC
SW2__0__PC2 EQU CYREG_PRT0_PC2
SW2__0__PORT EQU 0
SW2__0__PS EQU CYREG_PRT0_PS
SW2__0__SHIFT EQU 3
SW2__DR EQU CYREG_PRT0_DR
SW2__INTCFG EQU CYREG_PRT0_INTCFG
SW2__INTSTAT EQU CYREG_PRT0_INTSTAT
SW2__MASK EQU 0x08
SW2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW2__PC EQU CYREG_PRT0_PC
SW2__PC2 EQU CYREG_PRT0_PC2
SW2__PORT EQU 0
SW2__PS EQU CYREG_PRT0_PS
SW2__SHIFT EQU 3

; Vbus
Vbus__0__DM__MASK EQU 0x1C0000
Vbus__0__DM__SHIFT EQU 18
Vbus__0__DR EQU CYREG_PRT2_DR
Vbus__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Vbus__0__HSIOM_MASK EQU 0x0F000000
Vbus__0__HSIOM_SHIFT EQU 24
Vbus__0__INTCFG EQU CYREG_PRT2_INTCFG
Vbus__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Vbus__0__MASK EQU 0x40
Vbus__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Vbus__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Vbus__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Vbus__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Vbus__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Vbus__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Vbus__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Vbus__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Vbus__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Vbus__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Vbus__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Vbus__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Vbus__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Vbus__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Vbus__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Vbus__0__PC EQU CYREG_PRT2_PC
Vbus__0__PC2 EQU CYREG_PRT2_PC2
Vbus__0__PORT EQU 2
Vbus__0__PS EQU CYREG_PRT2_PS
Vbus__0__SHIFT EQU 6
Vbus__DR EQU CYREG_PRT2_DR
Vbus__INTCFG EQU CYREG_PRT2_INTCFG
Vbus__INTSTAT EQU CYREG_PRT2_INTSTAT
Vbus__MASK EQU 0x40
Vbus__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Vbus__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Vbus__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Vbus__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Vbus__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Vbus__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Vbus__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Vbus__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Vbus__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Vbus__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Vbus__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Vbus__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Vbus__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Vbus__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Vbus__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Vbus__PC EQU CYREG_PRT2_PC
Vbus__PC2 EQU CYREG_PRT2_PC2
Vbus__PORT EQU 2
Vbus__PS EQU CYREG_PRT2_PS
Vbus__SHIFT EQU 6

; Vrpm
Vrpm__0__DM__MASK EQU 0x38
Vrpm__0__DM__SHIFT EQU 3
Vrpm__0__DR EQU CYREG_PRT2_DR
Vrpm__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Vrpm__0__HSIOM_MASK EQU 0x000000F0
Vrpm__0__HSIOM_SHIFT EQU 4
Vrpm__0__INTCFG EQU CYREG_PRT2_INTCFG
Vrpm__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Vrpm__0__MASK EQU 0x02
Vrpm__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Vrpm__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Vrpm__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Vrpm__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Vrpm__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Vrpm__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Vrpm__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Vrpm__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Vrpm__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Vrpm__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Vrpm__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Vrpm__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Vrpm__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Vrpm__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Vrpm__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Vrpm__0__PC EQU CYREG_PRT2_PC
Vrpm__0__PC2 EQU CYREG_PRT2_PC2
Vrpm__0__PORT EQU 2
Vrpm__0__PS EQU CYREG_PRT2_PS
Vrpm__0__SHIFT EQU 1
Vrpm__DR EQU CYREG_PRT2_DR
Vrpm__INTCFG EQU CYREG_PRT2_INTCFG
Vrpm__INTSTAT EQU CYREG_PRT2_INTSTAT
Vrpm__MASK EQU 0x02
Vrpm__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Vrpm__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Vrpm__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Vrpm__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Vrpm__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Vrpm__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Vrpm__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Vrpm__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Vrpm__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Vrpm__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Vrpm__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Vrpm__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Vrpm__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Vrpm__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Vrpm__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Vrpm__PC EQU CYREG_PRT2_PC
Vrpm__PC2 EQU CYREG_PRT2_PC2
Vrpm__PORT EQU 2
Vrpm__PS EQU CYREG_PRT2_PS
Vrpm__SHIFT EQU 1

; Hall1
Hall1__0__DM__MASK EQU 0xE00
Hall1__0__DM__SHIFT EQU 9
Hall1__0__DR EQU CYREG_PRT2_DR
Hall1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Hall1__0__HSIOM_MASK EQU 0x0000F000
Hall1__0__HSIOM_SHIFT EQU 12
Hall1__0__INTCFG EQU CYREG_PRT2_INTCFG
Hall1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Hall1__0__MASK EQU 0x08
Hall1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Hall1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Hall1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Hall1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Hall1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Hall1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Hall1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Hall1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Hall1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Hall1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Hall1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Hall1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Hall1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Hall1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Hall1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Hall1__0__PC EQU CYREG_PRT2_PC
Hall1__0__PC2 EQU CYREG_PRT2_PC2
Hall1__0__PORT EQU 2
Hall1__0__PS EQU CYREG_PRT2_PS
Hall1__0__SHIFT EQU 3
Hall1__DR EQU CYREG_PRT2_DR
Hall1__INTCFG EQU CYREG_PRT2_INTCFG
Hall1__INTSTAT EQU CYREG_PRT2_INTSTAT
Hall1__MASK EQU 0x08
Hall1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Hall1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Hall1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Hall1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Hall1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Hall1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Hall1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Hall1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Hall1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Hall1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Hall1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Hall1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Hall1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Hall1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Hall1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Hall1__PC EQU CYREG_PRT2_PC
Hall1__PC2 EQU CYREG_PRT2_PC2
Hall1__PORT EQU 2
Hall1__PS EQU CYREG_PRT2_PS
Hall1__SHIFT EQU 3

; Hall2
Hall2__0__DM__MASK EQU 0x7000
Hall2__0__DM__SHIFT EQU 12
Hall2__0__DR EQU CYREG_PRT2_DR
Hall2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Hall2__0__HSIOM_MASK EQU 0x000F0000
Hall2__0__HSIOM_SHIFT EQU 16
Hall2__0__INTCFG EQU CYREG_PRT2_INTCFG
Hall2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Hall2__0__MASK EQU 0x10
Hall2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Hall2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Hall2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Hall2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Hall2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Hall2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Hall2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Hall2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Hall2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Hall2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Hall2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Hall2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Hall2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Hall2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Hall2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Hall2__0__PC EQU CYREG_PRT2_PC
Hall2__0__PC2 EQU CYREG_PRT2_PC2
Hall2__0__PORT EQU 2
Hall2__0__PS EQU CYREG_PRT2_PS
Hall2__0__SHIFT EQU 4
Hall2__DR EQU CYREG_PRT2_DR
Hall2__INTCFG EQU CYREG_PRT2_INTCFG
Hall2__INTSTAT EQU CYREG_PRT2_INTSTAT
Hall2__MASK EQU 0x10
Hall2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Hall2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Hall2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Hall2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Hall2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Hall2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Hall2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Hall2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Hall2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Hall2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Hall2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Hall2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Hall2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Hall2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Hall2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Hall2__PC EQU CYREG_PRT2_PC
Hall2__PC2 EQU CYREG_PRT2_PC2
Hall2__PORT EQU 2
Hall2__PS EQU CYREG_PRT2_PS
Hall2__SHIFT EQU 4

; Hall3
Hall3__0__DM__MASK EQU 0x1C0
Hall3__0__DM__SHIFT EQU 6
Hall3__0__DR EQU CYREG_PRT2_DR
Hall3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Hall3__0__HSIOM_MASK EQU 0x00000F00
Hall3__0__HSIOM_SHIFT EQU 8
Hall3__0__INTCFG EQU CYREG_PRT2_INTCFG
Hall3__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Hall3__0__MASK EQU 0x04
Hall3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Hall3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Hall3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Hall3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Hall3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Hall3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Hall3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Hall3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Hall3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Hall3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Hall3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Hall3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Hall3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Hall3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Hall3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Hall3__0__PC EQU CYREG_PRT2_PC
Hall3__0__PC2 EQU CYREG_PRT2_PC2
Hall3__0__PORT EQU 2
Hall3__0__PS EQU CYREG_PRT2_PS
Hall3__0__SHIFT EQU 2
Hall3__DR EQU CYREG_PRT2_DR
Hall3__INTCFG EQU CYREG_PRT2_INTCFG
Hall3__INTSTAT EQU CYREG_PRT2_INTSTAT
Hall3__MASK EQU 0x04
Hall3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Hall3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Hall3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Hall3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Hall3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Hall3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Hall3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Hall3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Hall3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Hall3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Hall3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Hall3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Hall3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Hall3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Hall3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Hall3__PC EQU CYREG_PRT2_PC
Hall3__PC2 EQU CYREG_PRT2_PC2
Hall3__PORT EQU 2
Hall3__PS EQU CYREG_PRT2_PS
Hall3__SHIFT EQU 2

; PWMAH
PWMAH__0__DM__MASK EQU 0x7000
PWMAH__0__DM__SHIFT EQU 12
PWMAH__0__DR EQU CYREG_PRT3_DR
PWMAH__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PWMAH__0__HSIOM_MASK EQU 0x000F0000
PWMAH__0__HSIOM_SHIFT EQU 16
PWMAH__0__INTCFG EQU CYREG_PRT3_INTCFG
PWMAH__0__INTSTAT EQU CYREG_PRT3_INTSTAT
PWMAH__0__MASK EQU 0x10
PWMAH__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
PWMAH__0__OUT_SEL_SHIFT EQU 8
PWMAH__0__OUT_SEL_VAL EQU 2
PWMAH__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWMAH__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWMAH__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWMAH__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWMAH__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWMAH__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWMAH__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWMAH__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWMAH__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWMAH__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWMAH__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWMAH__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWMAH__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWMAH__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWMAH__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWMAH__0__PC EQU CYREG_PRT3_PC
PWMAH__0__PC2 EQU CYREG_PRT3_PC2
PWMAH__0__PORT EQU 3
PWMAH__0__PS EQU CYREG_PRT3_PS
PWMAH__0__SHIFT EQU 4
PWMAH__DR EQU CYREG_PRT3_DR
PWMAH__INTCFG EQU CYREG_PRT3_INTCFG
PWMAH__INTSTAT EQU CYREG_PRT3_INTSTAT
PWMAH__MASK EQU 0x10
PWMAH__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWMAH__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWMAH__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWMAH__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWMAH__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWMAH__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWMAH__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWMAH__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWMAH__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWMAH__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWMAH__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWMAH__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWMAH__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWMAH__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWMAH__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWMAH__PC EQU CYREG_PRT3_PC
PWMAH__PC2 EQU CYREG_PRT3_PC2
PWMAH__PORT EQU 3
PWMAH__PS EQU CYREG_PRT3_PS
PWMAH__SHIFT EQU 4

; PWMAL
PWMAL__0__DM__MASK EQU 0x1C0000
PWMAL__0__DM__SHIFT EQU 18
PWMAL__0__DR EQU CYREG_PRT0_DR
PWMAL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWMAL__0__HSIOM_MASK EQU 0x0F000000
PWMAL__0__HSIOM_SHIFT EQU 24
PWMAL__0__INTCFG EQU CYREG_PRT0_INTCFG
PWMAL__0__INTSTAT EQU CYREG_PRT0_INTSTAT
PWMAL__0__MASK EQU 0x40
PWMAL__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PWMAL__0__OUT_SEL_SHIFT EQU 12
PWMAL__0__OUT_SEL_VAL EQU 3
PWMAL__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWMAL__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWMAL__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWMAL__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWMAL__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWMAL__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWMAL__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWMAL__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWMAL__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWMAL__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWMAL__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWMAL__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWMAL__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWMAL__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWMAL__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWMAL__0__PC EQU CYREG_PRT0_PC
PWMAL__0__PC2 EQU CYREG_PRT0_PC2
PWMAL__0__PORT EQU 0
PWMAL__0__PS EQU CYREG_PRT0_PS
PWMAL__0__SHIFT EQU 6
PWMAL__DR EQU CYREG_PRT0_DR
PWMAL__INTCFG EQU CYREG_PRT0_INTCFG
PWMAL__INTSTAT EQU CYREG_PRT0_INTSTAT
PWMAL__MASK EQU 0x40
PWMAL__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWMAL__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWMAL__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWMAL__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWMAL__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWMAL__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWMAL__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWMAL__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWMAL__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWMAL__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWMAL__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWMAL__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWMAL__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWMAL__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWMAL__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWMAL__PC EQU CYREG_PRT0_PC
PWMAL__PC2 EQU CYREG_PRT0_PC2
PWMAL__PORT EQU 0
PWMAL__PS EQU CYREG_PRT0_PS
PWMAL__SHIFT EQU 6

; PWMBH
PWMBH__0__DM__MASK EQU 0xE00000
PWMBH__0__DM__SHIFT EQU 21
PWMBH__0__DR EQU CYREG_PRT2_DR
PWMBH__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PWMBH__0__HSIOM_MASK EQU 0xF0000000
PWMBH__0__HSIOM_SHIFT EQU 28
PWMBH__0__INTCFG EQU CYREG_PRT2_INTCFG
PWMBH__0__INTSTAT EQU CYREG_PRT2_INTSTAT
PWMBH__0__MASK EQU 0x80
PWMBH__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
PWMBH__0__OUT_SEL_SHIFT EQU 14
PWMBH__0__OUT_SEL_VAL EQU 3
PWMBH__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWMBH__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWMBH__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWMBH__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWMBH__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWMBH__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWMBH__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWMBH__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWMBH__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWMBH__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWMBH__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWMBH__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWMBH__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWMBH__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWMBH__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWMBH__0__PC EQU CYREG_PRT2_PC
PWMBH__0__PC2 EQU CYREG_PRT2_PC2
PWMBH__0__PORT EQU 2
PWMBH__0__PS EQU CYREG_PRT2_PS
PWMBH__0__SHIFT EQU 7
PWMBH__DR EQU CYREG_PRT2_DR
PWMBH__INTCFG EQU CYREG_PRT2_INTCFG
PWMBH__INTSTAT EQU CYREG_PRT2_INTSTAT
PWMBH__MASK EQU 0x80
PWMBH__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PWMBH__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PWMBH__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PWMBH__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PWMBH__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PWMBH__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PWMBH__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PWMBH__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PWMBH__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PWMBH__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PWMBH__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PWMBH__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PWMBH__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PWMBH__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PWMBH__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PWMBH__PC EQU CYREG_PRT2_PC
PWMBH__PC2 EQU CYREG_PRT2_PC2
PWMBH__PORT EQU 2
PWMBH__PS EQU CYREG_PRT2_PS
PWMBH__SHIFT EQU 7

; PWMBL
PWMBL__0__DM__MASK EQU 0x1C0000
PWMBL__0__DM__SHIFT EQU 18
PWMBL__0__DR EQU CYREG_PRT3_DR
PWMBL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PWMBL__0__HSIOM_MASK EQU 0x0F000000
PWMBL__0__HSIOM_SHIFT EQU 24
PWMBL__0__INTCFG EQU CYREG_PRT3_INTCFG
PWMBL__0__INTSTAT EQU CYREG_PRT3_INTSTAT
PWMBL__0__MASK EQU 0x40
PWMBL__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
PWMBL__0__OUT_SEL_SHIFT EQU 12
PWMBL__0__OUT_SEL_VAL EQU 1
PWMBL__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWMBL__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWMBL__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWMBL__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWMBL__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWMBL__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWMBL__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWMBL__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWMBL__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWMBL__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWMBL__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWMBL__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWMBL__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWMBL__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWMBL__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWMBL__0__PC EQU CYREG_PRT3_PC
PWMBL__0__PC2 EQU CYREG_PRT3_PC2
PWMBL__0__PORT EQU 3
PWMBL__0__PS EQU CYREG_PRT3_PS
PWMBL__0__SHIFT EQU 6
PWMBL__DR EQU CYREG_PRT3_DR
PWMBL__INTCFG EQU CYREG_PRT3_INTCFG
PWMBL__INTSTAT EQU CYREG_PRT3_INTSTAT
PWMBL__MASK EQU 0x40
PWMBL__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWMBL__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWMBL__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWMBL__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWMBL__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWMBL__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWMBL__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWMBL__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWMBL__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWMBL__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWMBL__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWMBL__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWMBL__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWMBL__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWMBL__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWMBL__PC EQU CYREG_PRT3_PC
PWMBL__PC2 EQU CYREG_PRT3_PC2
PWMBL__PORT EQU 3
PWMBL__PS EQU CYREG_PRT3_PS
PWMBL__SHIFT EQU 6

; PWMCH
PWMCH__0__DM__MASK EQU 0xE00000
PWMCH__0__DM__SHIFT EQU 21
PWMCH__0__DR EQU CYREG_PRT3_DR
PWMCH__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PWMCH__0__HSIOM_MASK EQU 0xF0000000
PWMCH__0__HSIOM_SHIFT EQU 28
PWMCH__0__INTCFG EQU CYREG_PRT3_INTCFG
PWMCH__0__INTSTAT EQU CYREG_PRT3_INTSTAT
PWMCH__0__MASK EQU 0x80
PWMCH__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
PWMCH__0__OUT_SEL_SHIFT EQU 14
PWMCH__0__OUT_SEL_VAL EQU 0
PWMCH__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWMCH__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWMCH__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWMCH__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWMCH__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWMCH__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWMCH__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWMCH__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWMCH__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWMCH__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWMCH__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWMCH__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWMCH__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWMCH__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWMCH__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWMCH__0__PC EQU CYREG_PRT3_PC
PWMCH__0__PC2 EQU CYREG_PRT3_PC2
PWMCH__0__PORT EQU 3
PWMCH__0__PS EQU CYREG_PRT3_PS
PWMCH__0__SHIFT EQU 7
PWMCH__DR EQU CYREG_PRT3_DR
PWMCH__INTCFG EQU CYREG_PRT3_INTCFG
PWMCH__INTSTAT EQU CYREG_PRT3_INTSTAT
PWMCH__MASK EQU 0x80
PWMCH__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWMCH__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWMCH__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWMCH__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWMCH__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWMCH__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWMCH__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWMCH__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWMCH__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWMCH__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWMCH__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWMCH__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWMCH__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWMCH__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWMCH__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWMCH__PC EQU CYREG_PRT3_PC
PWMCH__PC2 EQU CYREG_PRT3_PC2
PWMCH__PORT EQU 3
PWMCH__PS EQU CYREG_PRT3_PS
PWMCH__SHIFT EQU 7

; PWMCL
PWMCL__0__DM__MASK EQU 0x38000
PWMCL__0__DM__SHIFT EQU 15
PWMCL__0__DR EQU CYREG_PRT3_DR
PWMCL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PWMCL__0__HSIOM_MASK EQU 0x00F00000
PWMCL__0__HSIOM_SHIFT EQU 20
PWMCL__0__INTCFG EQU CYREG_PRT3_INTCFG
PWMCL__0__INTSTAT EQU CYREG_PRT3_INTSTAT
PWMCL__0__MASK EQU 0x20
PWMCL__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
PWMCL__0__OUT_SEL_SHIFT EQU 10
PWMCL__0__OUT_SEL_VAL EQU 3
PWMCL__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWMCL__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWMCL__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWMCL__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWMCL__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWMCL__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWMCL__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWMCL__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWMCL__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWMCL__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWMCL__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWMCL__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWMCL__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWMCL__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWMCL__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWMCL__0__PC EQU CYREG_PRT3_PC
PWMCL__0__PC2 EQU CYREG_PRT3_PC2
PWMCL__0__PORT EQU 3
PWMCL__0__PS EQU CYREG_PRT3_PS
PWMCL__0__SHIFT EQU 5
PWMCL__DR EQU CYREG_PRT3_DR
PWMCL__INTCFG EQU CYREG_PRT3_INTCFG
PWMCL__INTSTAT EQU CYREG_PRT3_INTSTAT
PWMCL__MASK EQU 0x20
PWMCL__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PWMCL__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PWMCL__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PWMCL__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PWMCL__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PWMCL__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PWMCL__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PWMCL__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PWMCL__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PWMCL__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PWMCL__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PWMCL__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PWMCL__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PWMCL__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PWMCL__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PWMCL__PC EQU CYREG_PRT3_PC
PWMCL__PC2 EQU CYREG_PRT3_PC2
PWMCL__PORT EQU 3
PWMCL__PS EQU CYREG_PRT3_PS
PWMCL__SHIFT EQU 5

; isr_oc
isr_oc__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_oc__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_oc__INTC_MASK EQU 0x01
isr_oc__INTC_NUMBER EQU 0
isr_oc__INTC_PRIOR_MASK EQU 0xC0
isr_oc__INTC_PRIOR_NUM EQU 3
isr_oc__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_oc__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_oc__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Timer_1
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F1_03

; clock_1
clock_1__DIVIDER_MASK EQU 0x0000FFFF
clock_1__ENABLE EQU CYREG_CLK_DIVIDER_B00
clock_1__ENABLE_MASK EQU 0x80000000
clock_1__MASK EQU 0x80000000
clock_1__REGISTER EQU CYREG_CLK_DIVIDER_B00

; clock_2
clock_2__DIVIDER_MASK EQU 0x0000FFFF
clock_2__ENABLE EQU CYREG_CLK_DIVIDER_A01
clock_2__ENABLE_MASK EQU 0x80000000
clock_2__MASK EQU 0x80000000
clock_2__REGISTER EQU CYREG_CLK_DIVIDER_A01

; isr_pwm
isr_pwm__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_pwm__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_pwm__INTC_MASK EQU 0x10000
isr_pwm__INTC_NUMBER EQU 16
isr_pwm__INTC_PRIOR_MASK EQU 0xC0
isr_pwm__INTC_PRIOR_NUM EQU 3
isr_pwm__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr_pwm__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_pwm__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; isr_spd
isr_spd__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_spd__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_spd__INTC_MASK EQU 0x20000
isr_spd__INTC_NUMBER EQU 17
isr_spd__INTC_PRIOR_MASK EQU 0xC000
isr_spd__INTC_PRIOR_NUM EQU 3
isr_spd__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr_spd__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_spd__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Pin_Ibus
Pin_Ibus__0__DM__MASK EQU 0x07
Pin_Ibus__0__DM__SHIFT EQU 0
Pin_Ibus__0__DR EQU CYREG_PRT0_DR
Pin_Ibus__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_Ibus__0__HSIOM_MASK EQU 0x0000000F
Pin_Ibus__0__HSIOM_SHIFT EQU 0
Pin_Ibus__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_Ibus__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_Ibus__0__MASK EQU 0x01
Pin_Ibus__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_Ibus__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_Ibus__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_Ibus__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_Ibus__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_Ibus__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_Ibus__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_Ibus__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_Ibus__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_Ibus__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_Ibus__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_Ibus__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_Ibus__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_Ibus__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_Ibus__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_Ibus__0__PC EQU CYREG_PRT0_PC
Pin_Ibus__0__PC2 EQU CYREG_PRT0_PC2
Pin_Ibus__0__PORT EQU 0
Pin_Ibus__0__PS EQU CYREG_PRT0_PS
Pin_Ibus__0__SHIFT EQU 0
Pin_Ibus__DR EQU CYREG_PRT0_DR
Pin_Ibus__INTCFG EQU CYREG_PRT0_INTCFG
Pin_Ibus__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_Ibus__MASK EQU 0x01
Pin_Ibus__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_Ibus__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_Ibus__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_Ibus__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_Ibus__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_Ibus__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_Ibus__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_Ibus__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_Ibus__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_Ibus__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_Ibus__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_Ibus__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_Ibus__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_Ibus__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_Ibus__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_Ibus__PC EQU CYREG_PRT0_PC
Pin_Ibus__PC2 EQU CYREG_PRT0_PC2
Pin_Ibus__PORT EQU 0
Pin_Ibus__PS EQU CYREG_PRT0_PS
Pin_Ibus__SHIFT EQU 0

; Pin_Iref
Pin_Iref__0__DM__MASK EQU 0x38
Pin_Iref__0__DM__SHIFT EQU 3
Pin_Iref__0__DR EQU CYREG_PRT0_DR
Pin_Iref__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_Iref__0__HSIOM_MASK EQU 0x000000F0
Pin_Iref__0__HSIOM_SHIFT EQU 4
Pin_Iref__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_Iref__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_Iref__0__MASK EQU 0x02
Pin_Iref__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_Iref__0__OUT_SEL_SHIFT EQU 2
Pin_Iref__0__OUT_SEL_VAL EQU 1
Pin_Iref__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_Iref__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_Iref__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_Iref__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_Iref__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_Iref__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_Iref__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_Iref__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_Iref__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_Iref__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_Iref__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_Iref__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_Iref__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_Iref__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_Iref__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_Iref__0__PC EQU CYREG_PRT0_PC
Pin_Iref__0__PC2 EQU CYREG_PRT0_PC2
Pin_Iref__0__PORT EQU 0
Pin_Iref__0__PS EQU CYREG_PRT0_PS
Pin_Iref__0__SHIFT EQU 1
Pin_Iref__DR EQU CYREG_PRT0_DR
Pin_Iref__INTCFG EQU CYREG_PRT0_INTCFG
Pin_Iref__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_Iref__MASK EQU 0x02
Pin_Iref__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_Iref__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_Iref__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_Iref__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_Iref__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_Iref__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_Iref__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_Iref__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_Iref__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_Iref__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_Iref__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_Iref__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_Iref__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_Iref__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_Iref__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_Iref__PC EQU CYREG_PRT0_PC
Pin_Iref__PC2 EQU CYREG_PRT0_PC2
Pin_Iref__PORT EQU 0
Pin_Iref__PS EQU CYREG_PRT0_PS
Pin_Iref__SHIFT EQU 1

; UART_BCP
UART_BCP_rx__0__DM__MASK EQU 0x07
UART_BCP_rx__0__DM__SHIFT EQU 0
UART_BCP_rx__0__DR EQU CYREG_PRT4_DR
UART_BCP_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_BCP_rx__0__HSIOM_GPIO EQU 0
UART_BCP_rx__0__HSIOM_I2C EQU 14
UART_BCP_rx__0__HSIOM_I2C_SCL EQU 14
UART_BCP_rx__0__HSIOM_MASK EQU 0x0000000F
UART_BCP_rx__0__HSIOM_SHIFT EQU 0
UART_BCP_rx__0__HSIOM_SPI EQU 15
UART_BCP_rx__0__HSIOM_SPI_MOSI EQU 15
UART_BCP_rx__0__HSIOM_UART EQU 9
UART_BCP_rx__0__HSIOM_UART_RX EQU 9
UART_BCP_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_BCP_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_BCP_rx__0__MASK EQU 0x01
UART_BCP_rx__0__PC EQU CYREG_PRT4_PC
UART_BCP_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_BCP_rx__0__PORT EQU 4
UART_BCP_rx__0__PS EQU CYREG_PRT4_PS
UART_BCP_rx__0__SHIFT EQU 0
UART_BCP_rx__DR EQU CYREG_PRT4_DR
UART_BCP_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_BCP_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_BCP_rx__MASK EQU 0x01
UART_BCP_rx__PC EQU CYREG_PRT4_PC
UART_BCP_rx__PC2 EQU CYREG_PRT4_PC2
UART_BCP_rx__PORT EQU 4
UART_BCP_rx__PS EQU CYREG_PRT4_PS
UART_BCP_rx__SHIFT EQU 0
UART_BCP_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_BCP_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_BCP_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_BCP_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_BCP_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_BCP_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_BCP_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_BCP_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_BCP_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_BCP_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_BCP_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_BCP_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_BCP_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_BCP_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_BCP_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_BCP_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_BCP_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_BCP_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_BCP_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_BCP_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_BCP_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_BCP_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_BCP_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_BCP_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_BCP_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_BCP_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_BCP_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_BCP_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_BCP_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_BCP_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_BCP_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_BCP_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_BCP_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_BCP_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_BCP_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_BCP_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_BCP_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_BCP_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_BCP_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_BCP_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_BCP_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_BCP_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_BCP_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_BCP_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_BCP_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_BCP_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_BCP_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_BCP_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_BCP_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_BCP_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_BCP_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_BCP_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_BCP_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_BCP_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_BCP_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_BCP_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_BCP_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_BCP_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_BCP_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_BCP_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_BCP_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_BCP_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_BCP_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_BCP_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_BCP_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_BCP_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_BCP_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_BCP_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_BCP_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_BCP_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_BCP_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_BCP_SCB__SS0_POSISTION EQU 0
UART_BCP_SCB__SS1_POSISTION EQU 1
UART_BCP_SCB__SS2_POSISTION EQU 2
UART_BCP_SCB__SS3_POSISTION EQU 3
UART_BCP_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_BCP_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_BCP_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_BCP_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_BCP_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_BCP_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_BCP_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_BCP_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_BCP_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
UART_BCP_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_BCP_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C00
UART_BCP_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_BCP_SCBCLK__MASK EQU 0x80000000
UART_BCP_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C00
UART_BCP_tx__0__DM__MASK EQU 0x38
UART_BCP_tx__0__DM__SHIFT EQU 3
UART_BCP_tx__0__DR EQU CYREG_PRT4_DR
UART_BCP_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_BCP_tx__0__HSIOM_GPIO EQU 0
UART_BCP_tx__0__HSIOM_I2C EQU 14
UART_BCP_tx__0__HSIOM_I2C_SDA EQU 14
UART_BCP_tx__0__HSIOM_MASK EQU 0x000000F0
UART_BCP_tx__0__HSIOM_SHIFT EQU 4
UART_BCP_tx__0__HSIOM_SPI EQU 15
UART_BCP_tx__0__HSIOM_SPI_MISO EQU 15
UART_BCP_tx__0__HSIOM_UART EQU 9
UART_BCP_tx__0__HSIOM_UART_TX EQU 9
UART_BCP_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_BCP_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_BCP_tx__0__MASK EQU 0x02
UART_BCP_tx__0__PC EQU CYREG_PRT4_PC
UART_BCP_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_BCP_tx__0__PORT EQU 4
UART_BCP_tx__0__PS EQU CYREG_PRT4_PS
UART_BCP_tx__0__SHIFT EQU 1
UART_BCP_tx__DR EQU CYREG_PRT4_DR
UART_BCP_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_BCP_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_BCP_tx__MASK EQU 0x02
UART_BCP_tx__PC EQU CYREG_PRT4_PC
UART_BCP_tx__PC2 EQU CYREG_PRT4_PC2
UART_BCP_tx__PORT EQU 4
UART_BCP_tx__PS EQU CYREG_PRT4_PS
UART_BCP_tx__SHIFT EQU 1

; IDAC_Iref
IDAC_Iref_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
IDAC_Iref_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
IDAC_Iref_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
IDAC_Iref_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
IDAC_Iref_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
IDAC_Iref_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
IDAC_Iref_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
IDAC_Iref_cy_psoc4_idac__IDAC_NUMBER EQU 1
IDAC_Iref_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
IDAC_Iref_cy_psoc4_idac__POLARITY_SHIFT EQU 16

; LPComp_OC
LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_CONFIG EQU CYREG_LPCOMP_CONFIG
LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_CONFIG_SHIFT EQU 0
LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_ID EQU CYREG_LPCOMP_ID
LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_INTR EQU CYREG_LPCOMP_INTR
LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET EQU CYREG_LPCOMP_INTR_SET
LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET_SHIFT EQU 0
LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_INTR_SHIFT EQU 0
LPComp_OC_cy_psoc4_lpcomp_1__LPCOMP_NUMBER EQU 1
LPComp_OC_cy_psoc4_lpcomp_1__TRIM_A EQU CYREG_LPCOMP_TRIM1
LPComp_OC_cy_psoc4_lpcomp_1__TRIM_B EQU CYREG_LPCOMP_TRIM2

; PWM_Drive
PWM_Drive_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_Drive_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_Drive_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_Drive_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_Drive_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_Drive_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_Drive_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_Drive_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_Drive_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_Drive_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_Drive_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_Drive_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_Drive_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_Drive_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_Drive_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; Hall_Error
Hall_Error_sts_sts_reg__0__MASK EQU 0x01
Hall_Error_sts_sts_reg__0__POS EQU 0
Hall_Error_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Hall_Error_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
Hall_Error_sts_sts_reg__MASK EQU 0x01
Hall_Error_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK_02
Hall_Error_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Hall_Error_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Hall_Error_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Hall_Error_sts_sts_reg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Hall_Error_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Hall_Error_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST_02

; STATUS_LED
STATUS_LED__0__DM__MASK EQU 0x1C0
STATUS_LED__0__DM__SHIFT EQU 6
STATUS_LED__0__DR EQU CYREG_PRT0_DR
STATUS_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
STATUS_LED__0__HSIOM_MASK EQU 0x00000F00
STATUS_LED__0__HSIOM_SHIFT EQU 8
STATUS_LED__0__INTCFG EQU CYREG_PRT0_INTCFG
STATUS_LED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
STATUS_LED__0__MASK EQU 0x04
STATUS_LED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
STATUS_LED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
STATUS_LED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
STATUS_LED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
STATUS_LED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
STATUS_LED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
STATUS_LED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
STATUS_LED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
STATUS_LED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
STATUS_LED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
STATUS_LED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
STATUS_LED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
STATUS_LED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
STATUS_LED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
STATUS_LED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
STATUS_LED__0__PC EQU CYREG_PRT0_PC
STATUS_LED__0__PC2 EQU CYREG_PRT0_PC2
STATUS_LED__0__PORT EQU 0
STATUS_LED__0__PS EQU CYREG_PRT0_PS
STATUS_LED__0__SHIFT EQU 2
STATUS_LED__DR EQU CYREG_PRT0_DR
STATUS_LED__INTCFG EQU CYREG_PRT0_INTCFG
STATUS_LED__INTSTAT EQU CYREG_PRT0_INTSTAT
STATUS_LED__MASK EQU 0x04
STATUS_LED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
STATUS_LED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
STATUS_LED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
STATUS_LED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
STATUS_LED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
STATUS_LED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
STATUS_LED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
STATUS_LED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
STATUS_LED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
STATUS_LED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
STATUS_LED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
STATUS_LED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
STATUS_LED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
STATUS_LED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
STATUS_LED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
STATUS_LED__PC EQU CYREG_PRT0_PC
STATUS_LED__PC2 EQU CYREG_PRT0_PC2
STATUS_LED__PORT EQU 0
STATUS_LED__PS EQU CYREG_PRT0_PS
STATUS_LED__SHIFT EQU 2

; Counter_Spd
Counter_Spd_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Counter_Spd_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Counter_Spd_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Counter_Spd_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Counter_Spd_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Counter_Spd_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Counter_Spd_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Counter_Spd_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Counter_Spd_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Counter_Spd_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Counter_Spd_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Counter_Spd_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Counter_Spd_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Counter_Spd_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Counter_Spd_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; CtrlReg_Dir
CtrlReg_Dir_Sync_ctrl_reg__0__MASK EQU 0x01
CtrlReg_Dir_Sync_ctrl_reg__0__POS EQU 0
CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
CtrlReg_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
CtrlReg_Dir_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
CtrlReg_Dir_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
CtrlReg_Dir_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
CtrlReg_Dir_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
CtrlReg_Dir_Sync_ctrl_reg__MASK EQU 0x01
CtrlReg_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
CtrlReg_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
CtrlReg_Dir_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01

; ADC_SAR_Seq_1
ADC_SAR_Seq_1_Bypass__0__DM__MASK EQU 0xE00000
ADC_SAR_Seq_1_Bypass__0__DM__SHIFT EQU 21
ADC_SAR_Seq_1_Bypass__0__DR EQU CYREG_PRT1_DR
ADC_SAR_Seq_1_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_SAR_Seq_1_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_SAR_Seq_1_Bypass__0__HSIOM_SHIFT EQU 28
ADC_SAR_Seq_1_Bypass__0__INTCFG EQU CYREG_PRT1_INTCFG
ADC_SAR_Seq_1_Bypass__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_SAR_Seq_1_Bypass__0__MASK EQU 0x80
ADC_SAR_Seq_1_Bypass__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_SAR_Seq_1_Bypass__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_SAR_Seq_1_Bypass__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_SAR_Seq_1_Bypass__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_SAR_Seq_1_Bypass__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_SAR_Seq_1_Bypass__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_SAR_Seq_1_Bypass__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_SAR_Seq_1_Bypass__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_SAR_Seq_1_Bypass__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_SAR_Seq_1_Bypass__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_SAR_Seq_1_Bypass__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_SAR_Seq_1_Bypass__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_SAR_Seq_1_Bypass__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_SAR_Seq_1_Bypass__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_SAR_Seq_1_Bypass__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_SAR_Seq_1_Bypass__0__PC EQU CYREG_PRT1_PC
ADC_SAR_Seq_1_Bypass__0__PC2 EQU CYREG_PRT1_PC2
ADC_SAR_Seq_1_Bypass__0__PORT EQU 1
ADC_SAR_Seq_1_Bypass__0__PS EQU CYREG_PRT1_PS
ADC_SAR_Seq_1_Bypass__0__SHIFT EQU 7
ADC_SAR_Seq_1_Bypass__DR EQU CYREG_PRT1_DR
ADC_SAR_Seq_1_Bypass__INTCFG EQU CYREG_PRT1_INTCFG
ADC_SAR_Seq_1_Bypass__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_SAR_Seq_1_Bypass__MASK EQU 0x80
ADC_SAR_Seq_1_Bypass__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_SAR_Seq_1_Bypass__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_SAR_Seq_1_Bypass__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_SAR_Seq_1_Bypass__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_SAR_Seq_1_Bypass__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_SAR_Seq_1_Bypass__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_SAR_Seq_1_Bypass__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_SAR_Seq_1_Bypass__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_SAR_Seq_1_Bypass__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_SAR_Seq_1_Bypass__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_SAR_Seq_1_Bypass__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_SAR_Seq_1_Bypass__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_SAR_Seq_1_Bypass__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_SAR_Seq_1_Bypass__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_SAR_Seq_1_Bypass__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_SAR_Seq_1_Bypass__PC EQU CYREG_PRT1_PC
ADC_SAR_Seq_1_Bypass__PC2 EQU CYREG_PRT1_PC2
ADC_SAR_Seq_1_Bypass__PORT EQU 1
ADC_SAR_Seq_1_Bypass__PS EQU CYREG_PRT1_PS
ADC_SAR_Seq_1_Bypass__SHIFT EQU 7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN EQU 6
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__VNEG0 EQU 0
ADC_SAR_Seq_1_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_SAR_Seq_1_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_SAR_Seq_1_intClock__ENABLE_MASK EQU 0x80000000
ADC_SAR_Seq_1_intClock__MASK EQU 0x80000000
ADC_SAR_Seq_1_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x4000
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 14
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; CtrlReg_PWMOut
CtrlReg_PWMOut_Sync_ctrl_reg__0__MASK EQU 0x01
CtrlReg_PWMOut_Sync_ctrl_reg__0__POS EQU 0
CtrlReg_PWMOut_Sync_ctrl_reg__1__MASK EQU 0x02
CtrlReg_PWMOut_Sync_ctrl_reg__1__POS EQU 1
CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
CtrlReg_PWMOut_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
CtrlReg_PWMOut_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
CtrlReg_PWMOut_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
CtrlReg_PWMOut_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
CtrlReg_PWMOut_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
CtrlReg_PWMOut_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
CtrlReg_PWMOut_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
CtrlReg_PWMOut_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
CtrlReg_PWMOut_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
CtrlReg_PWMOut_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
CtrlReg_PWMOut_Sync_ctrl_reg__MASK EQU 0x03
CtrlReg_PWMOut_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
CtrlReg_PWMOut_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
CtrlReg_PWMOut_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00

; isr_timeMeasurementForSpeed
isr_timeMeasurementForSpeed__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_timeMeasurementForSpeed__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_timeMeasurementForSpeed__INTC_MASK EQU 0x04
isr_timeMeasurementForSpeed__INTC_NUMBER EQU 2
isr_timeMeasurementForSpeed__INTC_PRIOR_MASK EQU 0xC00000
isr_timeMeasurementForSpeed__INTC_PRIOR_NUM EQU 3
isr_timeMeasurementForSpeed__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_timeMeasurementForSpeed__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_timeMeasurementForSpeed__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
