// Seed: 4254345944
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input tri id_2,
    output wand id_3,
    output supply0 id_4,
    input uwire id_5,
    input wire id_6,
    input wor id_7
);
  wire [-1 : -1  +  -1] id_9;
  wire id_10;
  logic id_11 = -1 <= id_5;
  wire id_12;
  assign id_9 = id_11;
endmodule
module module_1 #(
    parameter id_2 = 32'd24
) (
    input uwire id_0,
    output tri0 id_1,
    output supply0 _id_2,
    input tri id_3,
    output wand id_4
    , id_11,
    output wor id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri id_8,
    input wand id_9
);
  logic [id_2 : -1] id_12;
  ;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_1,
      id_4,
      id_6,
      id_8,
      id_8
  );
endmodule
