Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 11:21:54 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -23.101     -985.934                    928                 1804        0.160        0.000                      0                 1804        3.000        0.000                       0                   609  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -23.101     -985.934                    928                 1804        0.160        0.000                      0                 1804        3.000        0.000                       0                   609  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          928  Failing Endpoints,  Worst Slack      -23.101ns,  Total Violation     -985.934ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.101ns  (required time - arrival time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        30.048ns  (logic 18.233ns (60.680%)  route 11.815ns (39.320%))
  Logic Levels:           73  (CARRY4=55 LUT1=1 LUT2=3 LUT3=12 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.973     0.973    fsm10/clk
    SLICE_X31Y68         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm10/out_reg[1]/Q
                         net (fo=11, routed)          0.546     1.975    fsm10/fsm10_out[1]
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124     2.099 r  fsm10/R_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.303     2.402    fsm9/done_reg_37
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.526 f  fsm9/R_addr0[3]_INST_0_i_5/O
                         net (fo=90, routed)          0.765     3.291    fsm9/sqrt0_go
    SLICE_X27Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.415 r  fsm9/out[14]_i_9/O
                         net (fo=1, routed)           0.000     3.415    nrm0/out_reg[14]_1[0]
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.947 r  nrm0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.947    nrm0/out_reg[14]_i_2_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.218 r  nrm0/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.597     4.815    sqrt0/CO[0]
    SLICE_X31Y69         LUT2 (Prop_lut2_I1_O)        0.373     5.188 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.188    nrm0/S[2]
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.589 r  nrm0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.589    nrm0/out_reg[13]_i_2_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.703 r  nrm0/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.768     6.471    nrm0/out[13]_i_5_0[0]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.595 r  nrm0/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.595    nrm0/out[12]_i_10_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.127 r  nrm0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.127    nrm0/out_reg[12]_i_2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.377 r  nrm0/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.705     8.082    sqrt0/out_reg[12]_0[0]
    SLICE_X31Y63         LUT3 (Prop_lut3_I1_O)        0.313     8.395 r  sqrt0/out[11]_i_16/O
                         net (fo=1, routed)           0.000     8.395    nrm0/out[10]_i_20[2]
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.796 r  nrm0/out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.796    nrm0/out_reg[11]_i_9_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.910 r  nrm0/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.910    nrm0/out_reg[11]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.024 r  nrm0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.024    nrm0/out_reg[11]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.202 r  nrm0/out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.725     9.927    sqrt0/out_reg[11]_1[0]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.329    10.256 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.256    nrm0/out_reg[9]_i_10_1[0]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.769 r  nrm0/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.769    nrm0/out_reg[10]_i_7_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.886 r  nrm0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.886    nrm0/out_reg[10]_i_2_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.003 r  nrm0/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.941    11.945    nrm0/out[10]_i_6_0[0]
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  nrm0/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.069    nrm0/out[9]_i_19_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.602 r  nrm0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.602    nrm0/out_reg[9]_i_10_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.719 r  nrm0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.719    nrm0/out_reg[9]_i_5_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.836 r  nrm0/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.836    nrm0/out_reg[9]_i_3_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.055 r  nrm0/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.700    13.755    nrm0_n_62
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.295    14.050 r  out[8]_i_21/O
                         net (fo=1, routed)           0.000    14.050    nrm0/out[7]_i_22[2]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.451 r  nrm0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.451    nrm0/out_reg[8]_i_15_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  nrm0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.565    nrm0/out_reg[8]_i_10_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  nrm0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.679    nrm0/out_reg[8]_i_5_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  nrm0/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.793    nrm0/out_reg[8]_i_3_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.015 r  nrm0/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.714    15.729    nrm0/out[8]_i_4[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I1_O)        0.299    16.028 r  nrm0/out[7]_i_21/O
                         net (fo=1, routed)           0.000    16.028    nrm0/out[7]_i_21_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.404 r  nrm0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.404    nrm0/out_reg[7]_i_15_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.521 r  nrm0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.521    nrm0/out_reg[7]_i_10_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.638 r  nrm0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.638    nrm0/out_reg[7]_i_5_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.755 r  nrm0/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.755    nrm0/out_reg[7]_i_3_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.974 r  nrm0/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.638    17.612    nrm0_n_88
    SLICE_X35Y69         LUT3 (Prop_lut3_I1_O)        0.295    17.907 r  out[6]_i_21/O
                         net (fo=1, routed)           0.000    17.907    fsm9/S[1]
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.308 r  fsm9/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.308    nrm0/out[5]_i_17[0]
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.422 r  nrm0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.422    nrm0/out_reg[6]_i_10_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.536 r  nrm0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.536    nrm0/out_reg[6]_i_5_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.650 r  nrm0/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.650    nrm0/out_reg[6]_i_3_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.872 r  nrm0/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.711    19.583    nrm0/out[6]_i_4[0]
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.299    19.882 r  nrm0/out[5]_i_18/O
                         net (fo=1, routed)           0.000    19.882    fsm9/out[4]_i_17_0[1]
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.415 r  fsm9/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.415    nrm0/out[4]_i_12[0]
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.532 r  nrm0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.532    nrm0/out_reg[5]_i_5_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.649 r  nrm0/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.649    nrm0/out_reg[5]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.868 r  nrm0/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.610    21.478    nrm0_n_105
    SLICE_X36Y73         LUT3 (Prop_lut3_I1_O)        0.295    21.773 r  out[4]_i_18/O
                         net (fo=1, routed)           0.000    21.773    fsm9/out[3]_i_17[1]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.306 r  fsm9/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.306    nrm0/out_reg[3]_i_5_0[0]
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.423 r  nrm0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.009    22.432    nrm0/out_reg[4]_i_5_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.549 r  nrm0/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.549    nrm0/out_reg[4]_i_3_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.768 r  nrm0/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.690    23.458    nrm0_n_112
    SLICE_X37Y73         LUT3 (Prop_lut3_I1_O)        0.295    23.753 r  out[3]_i_21/O
                         net (fo=1, routed)           0.000    23.753    fsm9/out[2]_i_22[1]
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.154 r  fsm9/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.154    fsm9/out_reg[3]_i_15_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.268 r  fsm9/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.009    24.278    fsm9/out_reg[3]_i_10_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.392 r  fsm9/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.392    nrm0/out[2]_i_7[0]
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.506 r  nrm0/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.506    nrm0/out_reg[3]_i_3_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.728 r  nrm0/out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.653    25.380    nrm0_n_116
    SLICE_X38Y77         LUT3 (Prop_lut3_I1_O)        0.299    25.679 r  out[2]_i_13/O
                         net (fo=1, routed)           0.000    25.679    fsm9/out[1]_i_12[1]
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.212 r  fsm9/out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.212    fsm9/out_reg[2]_i_5_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.329 r  fsm9/out_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.329    fsm9/out_reg[2]_i_3_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.548 r  fsm9/out_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.739    27.287    fsm9_n_50
    SLICE_X39Y79         LUT3 (Prop_lut3_I1_O)        0.295    27.582 r  out[1]_i_14/O
                         net (fo=1, routed)           0.000    27.582    fsm9/out[0]_i_12[0]
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.114 r  fsm9/out_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.114    fsm9/out_reg[1]_i_5_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.228 r  fsm9/out_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.228    fsm9/out_reg[1]_i_3_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.450 r  fsm9/out_reg[1]_i_2/O[0]
                         net (fo=16, routed)          0.698    29.148    fsm9_n_65
    SLICE_X37Y80         LUT3 (Prop_lut3_I1_O)        0.299    29.447 r  out[0]_i_19/O
                         net (fo=1, routed)           0.000    29.447    fsm9/out_reg[0]_i_5_0[0]
    SLICE_X37Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.979 r  fsm9/out_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.979    fsm9/out_reg[0]_i_10_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.093 r  fsm9/out_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.093    fsm9/out_reg[0]_i_5_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.207 r  fsm9/out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.207    fsm9/out_reg[0]_i_3_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.429 f  fsm9/out_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.293    30.722    sqrt0/out_reg[0]_0[0]
    SLICE_X37Y84         LUT1 (Prop_lut1_I0_O)        0.299    31.021 r  sqrt0/out[0]_i_1/O
                         net (fo=1, routed)           0.000    31.021    sqrt0/p_2_out[0]
    SLICE_X37Y84         FDRE                                         r  sqrt0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=611, unset)          0.924     7.924    sqrt0/clk
    SLICE_X37Y84         FDRE                                         r  sqrt0/out_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y84         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -31.021    
  -------------------------------------------------------------------
                         slack                                -23.101    

Slack (VIOLATED) :        -21.210ns  (required time - arrival time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        28.157ns  (logic 16.952ns (60.205%)  route 11.205ns (39.795%))
  Logic Levels:           68  (CARRY4=51 LUT1=1 LUT2=3 LUT3=11 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.973     0.973    fsm10/clk
    SLICE_X31Y68         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm10/out_reg[1]/Q
                         net (fo=11, routed)          0.546     1.975    fsm10/fsm10_out[1]
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124     2.099 r  fsm10/R_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.303     2.402    fsm9/done_reg_37
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.526 f  fsm9/R_addr0[3]_INST_0_i_5/O
                         net (fo=90, routed)          0.765     3.291    fsm9/sqrt0_go
    SLICE_X27Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.415 r  fsm9/out[14]_i_9/O
                         net (fo=1, routed)           0.000     3.415    nrm0/out_reg[14]_1[0]
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.947 r  nrm0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.947    nrm0/out_reg[14]_i_2_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.218 r  nrm0/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.597     4.815    sqrt0/CO[0]
    SLICE_X31Y69         LUT2 (Prop_lut2_I1_O)        0.373     5.188 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.188    nrm0/S[2]
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.589 r  nrm0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.589    nrm0/out_reg[13]_i_2_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.703 r  nrm0/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.768     6.471    nrm0/out[13]_i_5_0[0]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.595 r  nrm0/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.595    nrm0/out[12]_i_10_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.127 r  nrm0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.127    nrm0/out_reg[12]_i_2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.377 r  nrm0/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.705     8.082    sqrt0/out_reg[12]_0[0]
    SLICE_X31Y63         LUT3 (Prop_lut3_I1_O)        0.313     8.395 r  sqrt0/out[11]_i_16/O
                         net (fo=1, routed)           0.000     8.395    nrm0/out[10]_i_20[2]
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.796 r  nrm0/out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.796    nrm0/out_reg[11]_i_9_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.910 r  nrm0/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.910    nrm0/out_reg[11]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.024 r  nrm0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.024    nrm0/out_reg[11]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.202 r  nrm0/out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.725     9.927    sqrt0/out_reg[11]_1[0]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.329    10.256 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.256    nrm0/out_reg[9]_i_10_1[0]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.769 r  nrm0/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.769    nrm0/out_reg[10]_i_7_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.886 r  nrm0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.886    nrm0/out_reg[10]_i_2_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.003 r  nrm0/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.941    11.945    nrm0/out[10]_i_6_0[0]
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  nrm0/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.069    nrm0/out[9]_i_19_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.602 r  nrm0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.602    nrm0/out_reg[9]_i_10_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.719 r  nrm0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.719    nrm0/out_reg[9]_i_5_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.836 r  nrm0/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.836    nrm0/out_reg[9]_i_3_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.055 r  nrm0/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.700    13.755    nrm0_n_62
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.295    14.050 r  out[8]_i_21/O
                         net (fo=1, routed)           0.000    14.050    nrm0/out[7]_i_22[2]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.451 r  nrm0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.451    nrm0/out_reg[8]_i_15_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  nrm0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.565    nrm0/out_reg[8]_i_10_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  nrm0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.679    nrm0/out_reg[8]_i_5_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  nrm0/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.793    nrm0/out_reg[8]_i_3_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.015 r  nrm0/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.714    15.729    nrm0/out[8]_i_4[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I1_O)        0.299    16.028 r  nrm0/out[7]_i_21/O
                         net (fo=1, routed)           0.000    16.028    nrm0/out[7]_i_21_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.404 r  nrm0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.404    nrm0/out_reg[7]_i_15_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.521 r  nrm0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.521    nrm0/out_reg[7]_i_10_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.638 r  nrm0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.638    nrm0/out_reg[7]_i_5_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.755 r  nrm0/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.755    nrm0/out_reg[7]_i_3_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.974 r  nrm0/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.638    17.612    nrm0_n_88
    SLICE_X35Y69         LUT3 (Prop_lut3_I1_O)        0.295    17.907 r  out[6]_i_21/O
                         net (fo=1, routed)           0.000    17.907    fsm9/S[1]
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.308 r  fsm9/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.308    nrm0/out[5]_i_17[0]
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.422 r  nrm0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.422    nrm0/out_reg[6]_i_10_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.536 r  nrm0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.536    nrm0/out_reg[6]_i_5_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.650 r  nrm0/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.650    nrm0/out_reg[6]_i_3_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.872 r  nrm0/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.711    19.583    nrm0/out[6]_i_4[0]
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.299    19.882 r  nrm0/out[5]_i_18/O
                         net (fo=1, routed)           0.000    19.882    fsm9/out[4]_i_17_0[1]
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.415 r  fsm9/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.415    nrm0/out[4]_i_12[0]
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.532 r  nrm0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.532    nrm0/out_reg[5]_i_5_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.649 r  nrm0/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.649    nrm0/out_reg[5]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.868 r  nrm0/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.610    21.478    nrm0_n_105
    SLICE_X36Y73         LUT3 (Prop_lut3_I1_O)        0.295    21.773 r  out[4]_i_18/O
                         net (fo=1, routed)           0.000    21.773    fsm9/out[3]_i_17[1]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.306 r  fsm9/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.306    nrm0/out_reg[3]_i_5_0[0]
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.423 r  nrm0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.009    22.432    nrm0/out_reg[4]_i_5_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.549 r  nrm0/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.549    nrm0/out_reg[4]_i_3_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.768 r  nrm0/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.690    23.458    nrm0_n_112
    SLICE_X37Y73         LUT3 (Prop_lut3_I1_O)        0.295    23.753 r  out[3]_i_21/O
                         net (fo=1, routed)           0.000    23.753    fsm9/out[2]_i_22[1]
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.154 r  fsm9/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.154    fsm9/out_reg[3]_i_15_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.268 r  fsm9/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.009    24.278    fsm9/out_reg[3]_i_10_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.392 r  fsm9/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.392    nrm0/out[2]_i_7[0]
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.506 r  nrm0/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.506    nrm0/out_reg[3]_i_3_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.728 r  nrm0/out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.653    25.380    nrm0_n_116
    SLICE_X38Y77         LUT3 (Prop_lut3_I1_O)        0.299    25.679 r  out[2]_i_13/O
                         net (fo=1, routed)           0.000    25.679    fsm9/out[1]_i_12[1]
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.212 r  fsm9/out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.212    fsm9/out_reg[2]_i_5_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.329 r  fsm9/out_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.329    fsm9/out_reg[2]_i_3_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.548 r  fsm9/out_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.739    27.287    fsm9_n_50
    SLICE_X39Y79         LUT3 (Prop_lut3_I1_O)        0.295    27.582 r  out[1]_i_14/O
                         net (fo=1, routed)           0.000    27.582    fsm9/out[0]_i_12[0]
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.114 r  fsm9/out_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.114    fsm9/out_reg[1]_i_5_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.228 r  fsm9/out_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.228    fsm9/out_reg[1]_i_3_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.450 f  fsm9/out_reg[1]_i_2/O[0]
                         net (fo=16, routed)          0.382    28.831    sqrt0/out_reg[1]_0[0]
    SLICE_X39Y82         LUT1 (Prop_lut1_I0_O)        0.299    29.130 r  sqrt0/out[1]_i_1/O
                         net (fo=1, routed)           0.000    29.130    sqrt0/out[1]_i_1_n_0
    SLICE_X39Y82         FDRE                                         r  sqrt0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=611, unset)          0.924     7.924    sqrt0/clk
    SLICE_X39Y82         FDRE                                         r  sqrt0/out_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y82         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -29.130    
  -------------------------------------------------------------------
                         slack                                -21.210    

Slack (VIOLATED) :        -19.428ns  (required time - arrival time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        26.425ns  (logic 15.785ns (59.736%)  route 10.640ns (40.264%))
  Logic Levels:           64  (CARRY4=48 LUT1=1 LUT2=3 LUT3=10 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.973     0.973    fsm10/clk
    SLICE_X31Y68         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm10/out_reg[1]/Q
                         net (fo=11, routed)          0.546     1.975    fsm10/fsm10_out[1]
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124     2.099 r  fsm10/R_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.303     2.402    fsm9/done_reg_37
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.526 f  fsm9/R_addr0[3]_INST_0_i_5/O
                         net (fo=90, routed)          0.765     3.291    fsm9/sqrt0_go
    SLICE_X27Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.415 r  fsm9/out[14]_i_9/O
                         net (fo=1, routed)           0.000     3.415    nrm0/out_reg[14]_1[0]
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.947 r  nrm0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.947    nrm0/out_reg[14]_i_2_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.218 r  nrm0/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.597     4.815    sqrt0/CO[0]
    SLICE_X31Y69         LUT2 (Prop_lut2_I1_O)        0.373     5.188 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.188    nrm0/S[2]
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.589 r  nrm0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.589    nrm0/out_reg[13]_i_2_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.703 r  nrm0/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.768     6.471    nrm0/out[13]_i_5_0[0]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.595 r  nrm0/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.595    nrm0/out[12]_i_10_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.127 r  nrm0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.127    nrm0/out_reg[12]_i_2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.377 r  nrm0/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.705     8.082    sqrt0/out_reg[12]_0[0]
    SLICE_X31Y63         LUT3 (Prop_lut3_I1_O)        0.313     8.395 r  sqrt0/out[11]_i_16/O
                         net (fo=1, routed)           0.000     8.395    nrm0/out[10]_i_20[2]
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.796 r  nrm0/out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.796    nrm0/out_reg[11]_i_9_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.910 r  nrm0/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.910    nrm0/out_reg[11]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.024 r  nrm0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.024    nrm0/out_reg[11]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.202 r  nrm0/out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.725     9.927    sqrt0/out_reg[11]_1[0]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.329    10.256 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.256    nrm0/out_reg[9]_i_10_1[0]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.769 r  nrm0/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.769    nrm0/out_reg[10]_i_7_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.886 r  nrm0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.886    nrm0/out_reg[10]_i_2_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.003 r  nrm0/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.941    11.945    nrm0/out[10]_i_6_0[0]
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  nrm0/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.069    nrm0/out[9]_i_19_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.602 r  nrm0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.602    nrm0/out_reg[9]_i_10_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.719 r  nrm0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.719    nrm0/out_reg[9]_i_5_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.836 r  nrm0/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.836    nrm0/out_reg[9]_i_3_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.055 r  nrm0/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.700    13.755    nrm0_n_62
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.295    14.050 r  out[8]_i_21/O
                         net (fo=1, routed)           0.000    14.050    nrm0/out[7]_i_22[2]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.451 r  nrm0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.451    nrm0/out_reg[8]_i_15_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  nrm0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.565    nrm0/out_reg[8]_i_10_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  nrm0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.679    nrm0/out_reg[8]_i_5_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  nrm0/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.793    nrm0/out_reg[8]_i_3_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.015 r  nrm0/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.714    15.729    nrm0/out[8]_i_4[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I1_O)        0.299    16.028 r  nrm0/out[7]_i_21/O
                         net (fo=1, routed)           0.000    16.028    nrm0/out[7]_i_21_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.404 r  nrm0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.404    nrm0/out_reg[7]_i_15_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.521 r  nrm0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.521    nrm0/out_reg[7]_i_10_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.638 r  nrm0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.638    nrm0/out_reg[7]_i_5_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.755 r  nrm0/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.755    nrm0/out_reg[7]_i_3_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.974 r  nrm0/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.638    17.612    nrm0_n_88
    SLICE_X35Y69         LUT3 (Prop_lut3_I1_O)        0.295    17.907 r  out[6]_i_21/O
                         net (fo=1, routed)           0.000    17.907    fsm9/S[1]
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.308 r  fsm9/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.308    nrm0/out[5]_i_17[0]
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.422 r  nrm0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.422    nrm0/out_reg[6]_i_10_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.536 r  nrm0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.536    nrm0/out_reg[6]_i_5_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.650 r  nrm0/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.650    nrm0/out_reg[6]_i_3_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.872 r  nrm0/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.711    19.583    nrm0/out[6]_i_4[0]
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.299    19.882 r  nrm0/out[5]_i_18/O
                         net (fo=1, routed)           0.000    19.882    fsm9/out[4]_i_17_0[1]
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.415 r  fsm9/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.415    nrm0/out[4]_i_12[0]
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.532 r  nrm0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.532    nrm0/out_reg[5]_i_5_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.649 r  nrm0/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.649    nrm0/out_reg[5]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.868 r  nrm0/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.610    21.478    nrm0_n_105
    SLICE_X36Y73         LUT3 (Prop_lut3_I1_O)        0.295    21.773 r  out[4]_i_18/O
                         net (fo=1, routed)           0.000    21.773    fsm9/out[3]_i_17[1]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.306 r  fsm9/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.306    nrm0/out_reg[3]_i_5_0[0]
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.423 r  nrm0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.009    22.432    nrm0/out_reg[4]_i_5_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.549 r  nrm0/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.549    nrm0/out_reg[4]_i_3_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.768 r  nrm0/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.690    23.458    nrm0_n_112
    SLICE_X37Y73         LUT3 (Prop_lut3_I1_O)        0.295    23.753 r  out[3]_i_21/O
                         net (fo=1, routed)           0.000    23.753    fsm9/out[2]_i_22[1]
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.154 r  fsm9/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.154    fsm9/out_reg[3]_i_15_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.268 r  fsm9/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.009    24.278    fsm9/out_reg[3]_i_10_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.392 r  fsm9/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.392    nrm0/out[2]_i_7[0]
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.506 r  nrm0/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.506    nrm0/out_reg[3]_i_3_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.728 r  nrm0/out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.653    25.380    nrm0_n_116
    SLICE_X38Y77         LUT3 (Prop_lut3_I1_O)        0.299    25.679 r  out[2]_i_13/O
                         net (fo=1, routed)           0.000    25.679    fsm9/out[1]_i_12[1]
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.212 r  fsm9/out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.212    fsm9/out_reg[2]_i_5_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.329 r  fsm9/out_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.329    fsm9/out_reg[2]_i_3_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.548 f  fsm9/out_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.555    27.103    sqrt0/out_reg[2]_0[0]
    SLICE_X36Y79         LUT1 (Prop_lut1_I0_O)        0.295    27.398 r  sqrt0/out[2]_i_1/O
                         net (fo=1, routed)           0.000    27.398    sqrt0/out[2]_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  sqrt0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=611, unset)          0.924     7.924    sqrt0/clk
    SLICE_X36Y79         FDRE                                         r  sqrt0/out_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)        0.081     7.970    sqrt0/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.970    
                         arrival time                         -27.398    
  -------------------------------------------------------------------
                         slack                                -19.428    

Slack (VIOLATED) :        -17.498ns  (required time - arrival time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        24.445ns  (logic 14.621ns (59.812%)  route 9.824ns (40.188%))
  Logic Levels:           60  (CARRY4=45 LUT1=1 LUT2=3 LUT3=9 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.973     0.973    fsm10/clk
    SLICE_X31Y68         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm10/out_reg[1]/Q
                         net (fo=11, routed)          0.546     1.975    fsm10/fsm10_out[1]
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124     2.099 r  fsm10/R_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.303     2.402    fsm9/done_reg_37
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.526 f  fsm9/R_addr0[3]_INST_0_i_5/O
                         net (fo=90, routed)          0.765     3.291    fsm9/sqrt0_go
    SLICE_X27Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.415 r  fsm9/out[14]_i_9/O
                         net (fo=1, routed)           0.000     3.415    nrm0/out_reg[14]_1[0]
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.947 r  nrm0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.947    nrm0/out_reg[14]_i_2_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.218 r  nrm0/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.597     4.815    sqrt0/CO[0]
    SLICE_X31Y69         LUT2 (Prop_lut2_I1_O)        0.373     5.188 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.188    nrm0/S[2]
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.589 r  nrm0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.589    nrm0/out_reg[13]_i_2_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.703 r  nrm0/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.768     6.471    nrm0/out[13]_i_5_0[0]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.595 r  nrm0/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.595    nrm0/out[12]_i_10_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.127 r  nrm0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.127    nrm0/out_reg[12]_i_2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.377 r  nrm0/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.705     8.082    sqrt0/out_reg[12]_0[0]
    SLICE_X31Y63         LUT3 (Prop_lut3_I1_O)        0.313     8.395 r  sqrt0/out[11]_i_16/O
                         net (fo=1, routed)           0.000     8.395    nrm0/out[10]_i_20[2]
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.796 r  nrm0/out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.796    nrm0/out_reg[11]_i_9_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.910 r  nrm0/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.910    nrm0/out_reg[11]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.024 r  nrm0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.024    nrm0/out_reg[11]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.202 r  nrm0/out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.725     9.927    sqrt0/out_reg[11]_1[0]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.329    10.256 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.256    nrm0/out_reg[9]_i_10_1[0]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.769 r  nrm0/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.769    nrm0/out_reg[10]_i_7_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.886 r  nrm0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.886    nrm0/out_reg[10]_i_2_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.003 r  nrm0/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.941    11.945    nrm0/out[10]_i_6_0[0]
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  nrm0/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.069    nrm0/out[9]_i_19_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.602 r  nrm0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.602    nrm0/out_reg[9]_i_10_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.719 r  nrm0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.719    nrm0/out_reg[9]_i_5_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.836 r  nrm0/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.836    nrm0/out_reg[9]_i_3_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.055 r  nrm0/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.700    13.755    nrm0_n_62
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.295    14.050 r  out[8]_i_21/O
                         net (fo=1, routed)           0.000    14.050    nrm0/out[7]_i_22[2]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.451 r  nrm0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.451    nrm0/out_reg[8]_i_15_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  nrm0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.565    nrm0/out_reg[8]_i_10_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  nrm0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.679    nrm0/out_reg[8]_i_5_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  nrm0/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.793    nrm0/out_reg[8]_i_3_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.015 r  nrm0/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.714    15.729    nrm0/out[8]_i_4[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I1_O)        0.299    16.028 r  nrm0/out[7]_i_21/O
                         net (fo=1, routed)           0.000    16.028    nrm0/out[7]_i_21_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.404 r  nrm0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.404    nrm0/out_reg[7]_i_15_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.521 r  nrm0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.521    nrm0/out_reg[7]_i_10_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.638 r  nrm0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.638    nrm0/out_reg[7]_i_5_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.755 r  nrm0/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.755    nrm0/out_reg[7]_i_3_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.974 r  nrm0/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.638    17.612    nrm0_n_88
    SLICE_X35Y69         LUT3 (Prop_lut3_I1_O)        0.295    17.907 r  out[6]_i_21/O
                         net (fo=1, routed)           0.000    17.907    fsm9/S[1]
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.308 r  fsm9/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.308    nrm0/out[5]_i_17[0]
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.422 r  nrm0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.422    nrm0/out_reg[6]_i_10_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.536 r  nrm0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.536    nrm0/out_reg[6]_i_5_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.650 r  nrm0/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.650    nrm0/out_reg[6]_i_3_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.872 r  nrm0/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.711    19.583    nrm0/out[6]_i_4[0]
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.299    19.882 r  nrm0/out[5]_i_18/O
                         net (fo=1, routed)           0.000    19.882    fsm9/out[4]_i_17_0[1]
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.415 r  fsm9/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.415    nrm0/out[4]_i_12[0]
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.532 r  nrm0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.532    nrm0/out_reg[5]_i_5_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.649 r  nrm0/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.649    nrm0/out_reg[5]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.868 r  nrm0/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.610    21.478    nrm0_n_105
    SLICE_X36Y73         LUT3 (Prop_lut3_I1_O)        0.295    21.773 r  out[4]_i_18/O
                         net (fo=1, routed)           0.000    21.773    fsm9/out[3]_i_17[1]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.306 r  fsm9/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.306    nrm0/out_reg[3]_i_5_0[0]
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.423 r  nrm0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.009    22.432    nrm0/out_reg[4]_i_5_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.549 r  nrm0/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.549    nrm0/out_reg[4]_i_3_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.768 r  nrm0/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.690    23.458    nrm0_n_112
    SLICE_X37Y73         LUT3 (Prop_lut3_I1_O)        0.295    23.753 r  out[3]_i_21/O
                         net (fo=1, routed)           0.000    23.753    fsm9/out[2]_i_22[1]
    SLICE_X37Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.154 r  fsm9/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.154    fsm9/out_reg[3]_i_15_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.268 r  fsm9/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.009    24.278    fsm9/out_reg[3]_i_10_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.392 r  fsm9/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.392    nrm0/out[2]_i_7[0]
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.506 r  nrm0/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.506    nrm0/out_reg[3]_i_3_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.728 f  nrm0/out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.391    25.119    sqrt0/out_reg[3]_0[0]
    SLICE_X37Y78         LUT1 (Prop_lut1_I0_O)        0.299    25.418 r  sqrt0/out[3]_i_1/O
                         net (fo=1, routed)           0.000    25.418    sqrt0/out[3]_i_1_n_0
    SLICE_X37Y78         FDRE                                         r  sqrt0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=611, unset)          0.924     7.924    sqrt0/clk
    SLICE_X37Y78         FDRE                                         r  sqrt0/out_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -25.418    
  -------------------------------------------------------------------
                         slack                                -17.498    

Slack (VIOLATED) :        -15.524ns  (required time - arrival time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        22.471ns  (logic 13.357ns (59.442%)  route 9.114ns (40.558%))
  Logic Levels:           54  (CARRY4=40 LUT1=1 LUT2=3 LUT3=8 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.973     0.973    fsm10/clk
    SLICE_X31Y68         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm10/out_reg[1]/Q
                         net (fo=11, routed)          0.546     1.975    fsm10/fsm10_out[1]
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124     2.099 r  fsm10/R_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.303     2.402    fsm9/done_reg_37
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.526 f  fsm9/R_addr0[3]_INST_0_i_5/O
                         net (fo=90, routed)          0.765     3.291    fsm9/sqrt0_go
    SLICE_X27Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.415 r  fsm9/out[14]_i_9/O
                         net (fo=1, routed)           0.000     3.415    nrm0/out_reg[14]_1[0]
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.947 r  nrm0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.947    nrm0/out_reg[14]_i_2_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.218 r  nrm0/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.597     4.815    sqrt0/CO[0]
    SLICE_X31Y69         LUT2 (Prop_lut2_I1_O)        0.373     5.188 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.188    nrm0/S[2]
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.589 r  nrm0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.589    nrm0/out_reg[13]_i_2_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.703 r  nrm0/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.768     6.471    nrm0/out[13]_i_5_0[0]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.595 r  nrm0/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.595    nrm0/out[12]_i_10_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.127 r  nrm0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.127    nrm0/out_reg[12]_i_2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.377 r  nrm0/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.705     8.082    sqrt0/out_reg[12]_0[0]
    SLICE_X31Y63         LUT3 (Prop_lut3_I1_O)        0.313     8.395 r  sqrt0/out[11]_i_16/O
                         net (fo=1, routed)           0.000     8.395    nrm0/out[10]_i_20[2]
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.796 r  nrm0/out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.796    nrm0/out_reg[11]_i_9_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.910 r  nrm0/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.910    nrm0/out_reg[11]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.024 r  nrm0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.024    nrm0/out_reg[11]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.202 r  nrm0/out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.725     9.927    sqrt0/out_reg[11]_1[0]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.329    10.256 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.256    nrm0/out_reg[9]_i_10_1[0]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.769 r  nrm0/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.769    nrm0/out_reg[10]_i_7_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.886 r  nrm0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.886    nrm0/out_reg[10]_i_2_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.003 r  nrm0/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.941    11.945    nrm0/out[10]_i_6_0[0]
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  nrm0/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.069    nrm0/out[9]_i_19_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.602 r  nrm0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.602    nrm0/out_reg[9]_i_10_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.719 r  nrm0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.719    nrm0/out_reg[9]_i_5_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.836 r  nrm0/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.836    nrm0/out_reg[9]_i_3_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.055 r  nrm0/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.700    13.755    nrm0_n_62
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.295    14.050 r  out[8]_i_21/O
                         net (fo=1, routed)           0.000    14.050    nrm0/out[7]_i_22[2]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.451 r  nrm0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.451    nrm0/out_reg[8]_i_15_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  nrm0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.565    nrm0/out_reg[8]_i_10_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  nrm0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.679    nrm0/out_reg[8]_i_5_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  nrm0/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.793    nrm0/out_reg[8]_i_3_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.015 r  nrm0/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.714    15.729    nrm0/out[8]_i_4[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I1_O)        0.299    16.028 r  nrm0/out[7]_i_21/O
                         net (fo=1, routed)           0.000    16.028    nrm0/out[7]_i_21_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.404 r  nrm0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.404    nrm0/out_reg[7]_i_15_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.521 r  nrm0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.521    nrm0/out_reg[7]_i_10_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.638 r  nrm0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.638    nrm0/out_reg[7]_i_5_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.755 r  nrm0/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.755    nrm0/out_reg[7]_i_3_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.974 r  nrm0/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.638    17.612    nrm0_n_88
    SLICE_X35Y69         LUT3 (Prop_lut3_I1_O)        0.295    17.907 r  out[6]_i_21/O
                         net (fo=1, routed)           0.000    17.907    fsm9/S[1]
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.308 r  fsm9/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.308    nrm0/out[5]_i_17[0]
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.422 r  nrm0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.422    nrm0/out_reg[6]_i_10_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.536 r  nrm0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.536    nrm0/out_reg[6]_i_5_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.650 r  nrm0/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.650    nrm0/out_reg[6]_i_3_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.872 r  nrm0/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.711    19.583    nrm0/out[6]_i_4[0]
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.299    19.882 r  nrm0/out[5]_i_18/O
                         net (fo=1, routed)           0.000    19.882    fsm9/out[4]_i_17_0[1]
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.415 r  fsm9/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.415    nrm0/out[4]_i_12[0]
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.532 r  nrm0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.532    nrm0/out_reg[5]_i_5_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.649 r  nrm0/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.649    nrm0/out_reg[5]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.868 r  nrm0/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.610    21.478    nrm0_n_105
    SLICE_X36Y73         LUT3 (Prop_lut3_I1_O)        0.295    21.773 r  out[4]_i_18/O
                         net (fo=1, routed)           0.000    21.773    fsm9/out[3]_i_17[1]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.306 r  fsm9/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.306    nrm0/out_reg[3]_i_5_0[0]
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.423 r  nrm0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.009    22.432    nrm0/out_reg[4]_i_5_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.549 r  nrm0/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.549    nrm0/out_reg[4]_i_3_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.768 f  nrm0/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.380    23.149    sqrt0/out_reg[4]_0[0]
    SLICE_X39Y76         LUT1 (Prop_lut1_I0_O)        0.295    23.444 r  sqrt0/out[4]_i_1/O
                         net (fo=1, routed)           0.000    23.444    sqrt0/out[4]_i_1_n_0
    SLICE_X39Y76         FDRE                                         r  sqrt0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=611, unset)          0.924     7.924    sqrt0/clk
    SLICE_X39Y76         FDRE                                         r  sqrt0/out_reg[4]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y76         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -23.444    
  -------------------------------------------------------------------
                         slack                                -15.524    

Slack (VIOLATED) :        -13.620ns  (required time - arrival time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        20.567ns  (logic 12.076ns (58.716%)  route 8.491ns (41.284%))
  Logic Levels:           49  (CARRY4=36 LUT1=1 LUT2=3 LUT3=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.973     0.973    fsm10/clk
    SLICE_X31Y68         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm10/out_reg[1]/Q
                         net (fo=11, routed)          0.546     1.975    fsm10/fsm10_out[1]
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124     2.099 r  fsm10/R_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.303     2.402    fsm9/done_reg_37
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.526 f  fsm9/R_addr0[3]_INST_0_i_5/O
                         net (fo=90, routed)          0.765     3.291    fsm9/sqrt0_go
    SLICE_X27Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.415 r  fsm9/out[14]_i_9/O
                         net (fo=1, routed)           0.000     3.415    nrm0/out_reg[14]_1[0]
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.947 r  nrm0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.947    nrm0/out_reg[14]_i_2_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.218 r  nrm0/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.597     4.815    sqrt0/CO[0]
    SLICE_X31Y69         LUT2 (Prop_lut2_I1_O)        0.373     5.188 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.188    nrm0/S[2]
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.589 r  nrm0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.589    nrm0/out_reg[13]_i_2_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.703 r  nrm0/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.768     6.471    nrm0/out[13]_i_5_0[0]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.595 r  nrm0/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.595    nrm0/out[12]_i_10_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.127 r  nrm0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.127    nrm0/out_reg[12]_i_2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.377 r  nrm0/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.705     8.082    sqrt0/out_reg[12]_0[0]
    SLICE_X31Y63         LUT3 (Prop_lut3_I1_O)        0.313     8.395 r  sqrt0/out[11]_i_16/O
                         net (fo=1, routed)           0.000     8.395    nrm0/out[10]_i_20[2]
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.796 r  nrm0/out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.796    nrm0/out_reg[11]_i_9_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.910 r  nrm0/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.910    nrm0/out_reg[11]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.024 r  nrm0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.024    nrm0/out_reg[11]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.202 r  nrm0/out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.725     9.927    sqrt0/out_reg[11]_1[0]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.329    10.256 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.256    nrm0/out_reg[9]_i_10_1[0]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.769 r  nrm0/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.769    nrm0/out_reg[10]_i_7_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.886 r  nrm0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.886    nrm0/out_reg[10]_i_2_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.003 r  nrm0/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.941    11.945    nrm0/out[10]_i_6_0[0]
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  nrm0/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.069    nrm0/out[9]_i_19_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.602 r  nrm0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.602    nrm0/out_reg[9]_i_10_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.719 r  nrm0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.719    nrm0/out_reg[9]_i_5_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.836 r  nrm0/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.836    nrm0/out_reg[9]_i_3_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.055 r  nrm0/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.700    13.755    nrm0_n_62
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.295    14.050 r  out[8]_i_21/O
                         net (fo=1, routed)           0.000    14.050    nrm0/out[7]_i_22[2]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.451 r  nrm0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.451    nrm0/out_reg[8]_i_15_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  nrm0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.565    nrm0/out_reg[8]_i_10_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  nrm0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.679    nrm0/out_reg[8]_i_5_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  nrm0/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.793    nrm0/out_reg[8]_i_3_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.015 r  nrm0/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.714    15.729    nrm0/out[8]_i_4[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I1_O)        0.299    16.028 r  nrm0/out[7]_i_21/O
                         net (fo=1, routed)           0.000    16.028    nrm0/out[7]_i_21_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.404 r  nrm0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.404    nrm0/out_reg[7]_i_15_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.521 r  nrm0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.521    nrm0/out_reg[7]_i_10_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.638 r  nrm0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.638    nrm0/out_reg[7]_i_5_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.755 r  nrm0/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.755    nrm0/out_reg[7]_i_3_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.974 r  nrm0/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.638    17.612    nrm0_n_88
    SLICE_X35Y69         LUT3 (Prop_lut3_I1_O)        0.295    17.907 r  out[6]_i_21/O
                         net (fo=1, routed)           0.000    17.907    fsm9/S[1]
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.308 r  fsm9/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.308    nrm0/out[5]_i_17[0]
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.422 r  nrm0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.422    nrm0/out_reg[6]_i_10_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.536 r  nrm0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.536    nrm0/out_reg[6]_i_5_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.650 r  nrm0/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.650    nrm0/out_reg[6]_i_3_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.872 r  nrm0/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.711    19.583    nrm0/out[6]_i_4[0]
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.299    19.882 r  nrm0/out[5]_i_18/O
                         net (fo=1, routed)           0.000    19.882    fsm9/out[4]_i_17_0[1]
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.415 r  fsm9/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.415    nrm0/out[4]_i_12[0]
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.532 r  nrm0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.532    nrm0/out_reg[5]_i_5_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.649 r  nrm0/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.649    nrm0/out_reg[5]_i_3_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.868 f  nrm0/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.377    21.245    sqrt0/out_reg[5]_0[0]
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.295    21.540 r  sqrt0/out[5]_i_1/O
                         net (fo=1, routed)           0.000    21.540    sqrt0/out[5]_i_1_n_0
    SLICE_X41Y74         FDRE                                         r  sqrt0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=611, unset)          0.924     7.924    sqrt0/clk
    SLICE_X41Y74         FDRE                                         r  sqrt0/out_reg[5]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y74         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -21.540    
  -------------------------------------------------------------------
                         slack                                -13.620    

Slack (VIOLATED) :        -11.604ns  (required time - arrival time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        18.551ns  (logic 10.795ns (58.192%)  route 7.756ns (41.808%))
  Logic Levels:           44  (CARRY4=32 LUT1=1 LUT2=3 LUT3=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.973     0.973    fsm10/clk
    SLICE_X31Y68         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm10/out_reg[1]/Q
                         net (fo=11, routed)          0.546     1.975    fsm10/fsm10_out[1]
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124     2.099 r  fsm10/R_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.303     2.402    fsm9/done_reg_37
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.526 f  fsm9/R_addr0[3]_INST_0_i_5/O
                         net (fo=90, routed)          0.765     3.291    fsm9/sqrt0_go
    SLICE_X27Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.415 r  fsm9/out[14]_i_9/O
                         net (fo=1, routed)           0.000     3.415    nrm0/out_reg[14]_1[0]
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.947 r  nrm0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.947    nrm0/out_reg[14]_i_2_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.218 r  nrm0/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.597     4.815    sqrt0/CO[0]
    SLICE_X31Y69         LUT2 (Prop_lut2_I1_O)        0.373     5.188 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.188    nrm0/S[2]
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.589 r  nrm0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.589    nrm0/out_reg[13]_i_2_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.703 r  nrm0/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.768     6.471    nrm0/out[13]_i_5_0[0]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.595 r  nrm0/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.595    nrm0/out[12]_i_10_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.127 r  nrm0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.127    nrm0/out_reg[12]_i_2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.377 r  nrm0/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.705     8.082    sqrt0/out_reg[12]_0[0]
    SLICE_X31Y63         LUT3 (Prop_lut3_I1_O)        0.313     8.395 r  sqrt0/out[11]_i_16/O
                         net (fo=1, routed)           0.000     8.395    nrm0/out[10]_i_20[2]
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.796 r  nrm0/out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.796    nrm0/out_reg[11]_i_9_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.910 r  nrm0/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.910    nrm0/out_reg[11]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.024 r  nrm0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.024    nrm0/out_reg[11]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.202 r  nrm0/out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.725     9.927    sqrt0/out_reg[11]_1[0]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.329    10.256 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.256    nrm0/out_reg[9]_i_10_1[0]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.769 r  nrm0/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.769    nrm0/out_reg[10]_i_7_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.886 r  nrm0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.886    nrm0/out_reg[10]_i_2_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.003 r  nrm0/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.941    11.945    nrm0/out[10]_i_6_0[0]
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  nrm0/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.069    nrm0/out[9]_i_19_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.602 r  nrm0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.602    nrm0/out_reg[9]_i_10_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.719 r  nrm0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.719    nrm0/out_reg[9]_i_5_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.836 r  nrm0/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.836    nrm0/out_reg[9]_i_3_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.055 r  nrm0/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.700    13.755    nrm0_n_62
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.295    14.050 r  out[8]_i_21/O
                         net (fo=1, routed)           0.000    14.050    nrm0/out[7]_i_22[2]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.451 r  nrm0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.451    nrm0/out_reg[8]_i_15_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  nrm0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.565    nrm0/out_reg[8]_i_10_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  nrm0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.679    nrm0/out_reg[8]_i_5_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  nrm0/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.793    nrm0/out_reg[8]_i_3_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.015 r  nrm0/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.714    15.729    nrm0/out[8]_i_4[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I1_O)        0.299    16.028 r  nrm0/out[7]_i_21/O
                         net (fo=1, routed)           0.000    16.028    nrm0/out[7]_i_21_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.404 r  nrm0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.404    nrm0/out_reg[7]_i_15_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.521 r  nrm0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.521    nrm0/out_reg[7]_i_10_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.638 r  nrm0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.638    nrm0/out_reg[7]_i_5_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.755 r  nrm0/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.755    nrm0/out_reg[7]_i_3_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.974 r  nrm0/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.638    17.612    nrm0_n_88
    SLICE_X35Y69         LUT3 (Prop_lut3_I1_O)        0.295    17.907 r  out[6]_i_21/O
                         net (fo=1, routed)           0.000    17.907    fsm9/S[1]
    SLICE_X35Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.308 r  fsm9/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.308    nrm0/out[5]_i_17[0]
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.422 r  nrm0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.422    nrm0/out_reg[6]_i_10_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.536 r  nrm0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.536    nrm0/out_reg[6]_i_5_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.650 r  nrm0/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.650    nrm0/out_reg[6]_i_3_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.872 f  nrm0/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.353    19.225    sqrt0/out_reg[6]_0[0]
    SLICE_X35Y74         LUT1 (Prop_lut1_I0_O)        0.299    19.524 r  sqrt0/out[6]_i_1/O
                         net (fo=1, routed)           0.000    19.524    sqrt0/out[6]_i_1_n_0
    SLICE_X35Y74         FDRE                                         r  sqrt0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=611, unset)          0.924     7.924    sqrt0/clk
    SLICE_X35Y74         FDRE                                         r  sqrt0/out_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y74         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -19.524    
  -------------------------------------------------------------------
                         slack                                -11.604    

Slack (VIOLATED) :        -9.668ns  (required time - arrival time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        16.665ns  (logic 9.531ns (57.193%)  route 7.134ns (42.807%))
  Logic Levels:           38  (CARRY4=27 LUT1=1 LUT2=3 LUT3=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.973     0.973    fsm10/clk
    SLICE_X31Y68         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm10/out_reg[1]/Q
                         net (fo=11, routed)          0.546     1.975    fsm10/fsm10_out[1]
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124     2.099 r  fsm10/R_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.303     2.402    fsm9/done_reg_37
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.526 f  fsm9/R_addr0[3]_INST_0_i_5/O
                         net (fo=90, routed)          0.765     3.291    fsm9/sqrt0_go
    SLICE_X27Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.415 r  fsm9/out[14]_i_9/O
                         net (fo=1, routed)           0.000     3.415    nrm0/out_reg[14]_1[0]
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.947 r  nrm0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.947    nrm0/out_reg[14]_i_2_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.218 r  nrm0/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.597     4.815    sqrt0/CO[0]
    SLICE_X31Y69         LUT2 (Prop_lut2_I1_O)        0.373     5.188 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.188    nrm0/S[2]
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.589 r  nrm0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.589    nrm0/out_reg[13]_i_2_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.703 r  nrm0/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.768     6.471    nrm0/out[13]_i_5_0[0]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.595 r  nrm0/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.595    nrm0/out[12]_i_10_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.127 r  nrm0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.127    nrm0/out_reg[12]_i_2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.377 r  nrm0/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.705     8.082    sqrt0/out_reg[12]_0[0]
    SLICE_X31Y63         LUT3 (Prop_lut3_I1_O)        0.313     8.395 r  sqrt0/out[11]_i_16/O
                         net (fo=1, routed)           0.000     8.395    nrm0/out[10]_i_20[2]
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.796 r  nrm0/out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.796    nrm0/out_reg[11]_i_9_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.910 r  nrm0/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.910    nrm0/out_reg[11]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.024 r  nrm0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.024    nrm0/out_reg[11]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.202 r  nrm0/out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.725     9.927    sqrt0/out_reg[11]_1[0]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.329    10.256 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.256    nrm0/out_reg[9]_i_10_1[0]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.769 r  nrm0/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.769    nrm0/out_reg[10]_i_7_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.886 r  nrm0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.886    nrm0/out_reg[10]_i_2_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.003 r  nrm0/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.941    11.945    nrm0/out[10]_i_6_0[0]
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  nrm0/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.069    nrm0/out[9]_i_19_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.602 r  nrm0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.602    nrm0/out_reg[9]_i_10_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.719 r  nrm0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.719    nrm0/out_reg[9]_i_5_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.836 r  nrm0/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.836    nrm0/out_reg[9]_i_3_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.055 r  nrm0/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.700    13.755    nrm0_n_62
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.295    14.050 r  out[8]_i_21/O
                         net (fo=1, routed)           0.000    14.050    nrm0/out[7]_i_22[2]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.451 r  nrm0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.451    nrm0/out_reg[8]_i_15_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  nrm0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.565    nrm0/out_reg[8]_i_10_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  nrm0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.679    nrm0/out_reg[8]_i_5_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  nrm0/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.793    nrm0/out_reg[8]_i_3_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.015 r  nrm0/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.714    15.729    nrm0/out[8]_i_4[0]
    SLICE_X34Y68         LUT3 (Prop_lut3_I1_O)        0.299    16.028 r  nrm0/out[7]_i_21/O
                         net (fo=1, routed)           0.000    16.028    nrm0/out[7]_i_21_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.404 r  nrm0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.404    nrm0/out_reg[7]_i_15_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.521 r  nrm0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.521    nrm0/out_reg[7]_i_10_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.638 r  nrm0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.638    nrm0/out_reg[7]_i_5_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.755 r  nrm0/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.755    nrm0/out_reg[7]_i_3_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.974 f  nrm0/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.369    17.343    sqrt0/out_reg[7]_0[0]
    SLICE_X34Y73         LUT1 (Prop_lut1_I0_O)        0.295    17.638 r  sqrt0/out[7]_i_1/O
                         net (fo=1, routed)           0.000    17.638    sqrt0/out[7]_i_1_n_0
    SLICE_X34Y73         FDRE                                         r  sqrt0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=611, unset)          0.924     7.924    sqrt0/clk
    SLICE_X34Y73         FDRE                                         r  sqrt0/out_reg[7]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)        0.081     7.970    sqrt0/out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.970    
                         arrival time                         -17.638    
  -------------------------------------------------------------------
                         slack                                 -9.668    

Slack (VIOLATED) :        -7.737ns  (required time - arrival time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        14.684ns  (logic 8.290ns (56.457%)  route 6.394ns (43.543%))
  Logic Levels:           32  (CARRY4=22 LUT1=1 LUT2=3 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.973     0.973    fsm10/clk
    SLICE_X31Y68         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm10/out_reg[1]/Q
                         net (fo=11, routed)          0.546     1.975    fsm10/fsm10_out[1]
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124     2.099 r  fsm10/R_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.303     2.402    fsm9/done_reg_37
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.526 f  fsm9/R_addr0[3]_INST_0_i_5/O
                         net (fo=90, routed)          0.765     3.291    fsm9/sqrt0_go
    SLICE_X27Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.415 r  fsm9/out[14]_i_9/O
                         net (fo=1, routed)           0.000     3.415    nrm0/out_reg[14]_1[0]
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.947 r  nrm0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.947    nrm0/out_reg[14]_i_2_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.218 r  nrm0/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.597     4.815    sqrt0/CO[0]
    SLICE_X31Y69         LUT2 (Prop_lut2_I1_O)        0.373     5.188 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.188    nrm0/S[2]
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.589 r  nrm0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.589    nrm0/out_reg[13]_i_2_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.703 r  nrm0/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.768     6.471    nrm0/out[13]_i_5_0[0]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.595 r  nrm0/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.595    nrm0/out[12]_i_10_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.127 r  nrm0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.127    nrm0/out_reg[12]_i_2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.377 r  nrm0/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.705     8.082    sqrt0/out_reg[12]_0[0]
    SLICE_X31Y63         LUT3 (Prop_lut3_I1_O)        0.313     8.395 r  sqrt0/out[11]_i_16/O
                         net (fo=1, routed)           0.000     8.395    nrm0/out[10]_i_20[2]
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.796 r  nrm0/out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.796    nrm0/out_reg[11]_i_9_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.910 r  nrm0/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.910    nrm0/out_reg[11]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.024 r  nrm0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.024    nrm0/out_reg[11]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.202 r  nrm0/out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.725     9.927    sqrt0/out_reg[11]_1[0]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.329    10.256 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.256    nrm0/out_reg[9]_i_10_1[0]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.769 r  nrm0/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.769    nrm0/out_reg[10]_i_7_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.886 r  nrm0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.886    nrm0/out_reg[10]_i_2_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.003 r  nrm0/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.941    11.945    nrm0/out[10]_i_6_0[0]
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  nrm0/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.069    nrm0/out[9]_i_19_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.602 r  nrm0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.602    nrm0/out_reg[9]_i_10_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.719 r  nrm0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.719    nrm0/out_reg[9]_i_5_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.836 r  nrm0/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.836    nrm0/out_reg[9]_i_3_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.055 r  nrm0/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.700    13.755    nrm0_n_62
    SLICE_X33Y69         LUT3 (Prop_lut3_I1_O)        0.295    14.050 r  out[8]_i_21/O
                         net (fo=1, routed)           0.000    14.050    nrm0/out[7]_i_22[2]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.451 r  nrm0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.451    nrm0/out_reg[8]_i_15_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.565 r  nrm0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.565    nrm0/out_reg[8]_i_10_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.679 r  nrm0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.679    nrm0/out_reg[8]_i_5_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.793 r  nrm0/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.793    nrm0/out_reg[8]_i_3_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.015 f  nrm0/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.343    15.358    sqrt0/out_reg[8]_0[0]
    SLICE_X33Y74         LUT1 (Prop_lut1_I0_O)        0.299    15.657 r  sqrt0/out[8]_i_1/O
                         net (fo=1, routed)           0.000    15.657    sqrt0/out[8]_i_1_n_0
    SLICE_X33Y74         FDRE                                         r  sqrt0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=611, unset)          0.924     7.924    sqrt0/clk
    SLICE_X33Y74         FDRE                                         r  sqrt0/out_reg[8]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y74         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -15.657    
  -------------------------------------------------------------------
                         slack                                 -7.737    

Slack (VIOLATED) :        -6.938ns  (required time - arrival time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.886ns  (logic 7.026ns (50.597%)  route 6.860ns (49.403%))
  Logic Levels:           26  (CARRY4=17 LUT1=1 LUT2=3 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.973     0.973    fsm10/clk
    SLICE_X31Y68         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm10/out_reg[1]/Q
                         net (fo=11, routed)          0.546     1.975    fsm10/fsm10_out[1]
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124     2.099 r  fsm10/R_addr0[3]_INST_0_i_16/O
                         net (fo=3, routed)           0.303     2.402    fsm9/done_reg_37
    SLICE_X31Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.526 f  fsm9/R_addr0[3]_INST_0_i_5/O
                         net (fo=90, routed)          0.765     3.291    fsm9/sqrt0_go
    SLICE_X27Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.415 r  fsm9/out[14]_i_9/O
                         net (fo=1, routed)           0.000     3.415    nrm0/out_reg[14]_1[0]
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.947 r  nrm0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.947    nrm0/out_reg[14]_i_2_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.218 r  nrm0/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.597     4.815    sqrt0/CO[0]
    SLICE_X31Y69         LUT2 (Prop_lut2_I1_O)        0.373     5.188 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.188    nrm0/S[2]
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.589 r  nrm0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.589    nrm0/out_reg[13]_i_2_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.703 r  nrm0/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          0.768     6.471    nrm0/out[13]_i_5_0[0]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.595 r  nrm0/out[12]_i_10/O
                         net (fo=1, routed)           0.000     6.595    nrm0/out[12]_i_10_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.127 r  nrm0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.127    nrm0/out_reg[12]_i_2_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.377 r  nrm0/out_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.705     8.082    sqrt0/out_reg[12]_0[0]
    SLICE_X31Y63         LUT3 (Prop_lut3_I1_O)        0.313     8.395 r  sqrt0/out[11]_i_16/O
                         net (fo=1, routed)           0.000     8.395    nrm0/out[10]_i_20[2]
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.796 r  nrm0/out_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.796    nrm0/out_reg[11]_i_9_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.910 r  nrm0/out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.910    nrm0/out_reg[11]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.024 r  nrm0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.024    nrm0/out_reg[11]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.202 r  nrm0/out_reg[11]_i_1/CO[1]
                         net (fo=17, routed)          0.725     9.927    sqrt0/out_reg[11]_1[0]
    SLICE_X32Y65         LUT3 (Prop_lut3_I1_O)        0.329    10.256 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.256    nrm0/out_reg[9]_i_10_1[0]
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.769 r  nrm0/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.769    nrm0/out_reg[10]_i_7_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.886 r  nrm0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.886    nrm0/out_reg[10]_i_2_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.003 r  nrm0/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.941    11.945    nrm0/out[10]_i_6_0[0]
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  nrm0/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.069    nrm0/out[9]_i_19_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.602 r  nrm0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.602    nrm0/out_reg[9]_i_10_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.719 r  nrm0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.719    nrm0/out_reg[9]_i_5_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.836 r  nrm0/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.836    nrm0/out_reg[9]_i_3_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.055 f  nrm0/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          1.509    14.564    sqrt0/out_reg[9]_0[0]
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.295    14.859 r  sqrt0/out[9]_i_1/O
                         net (fo=1, routed)           0.000    14.859    sqrt0/out[9]_i_1_n_0
    SLICE_X41Y73         FDRE                                         r  sqrt0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=611, unset)          0.924     7.924    sqrt0/clk
    SLICE_X41Y73         FDRE                                         r  sqrt0/out_reg[9]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y73         FDRE (Setup_fdre_C_D)        0.032     7.921    sqrt0/out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.921    
                         arrival time                         -14.859    
  -------------------------------------------------------------------
                         slack                                 -6.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 multp1/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.410     0.410    multp1/clk
    SLICE_X37Y85         FDRE                                         r  multp1/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp1/out_reg[12]/Q
                         net (fo=1, routed)           0.099     0.650    v0/out[12]
    SLICE_X38Y84         FDRE                                         r  v0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.432     0.432    v0/clk
    SLICE_X38Y84         FDRE                                         r  v0/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.059     0.491    v0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 multp1/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.410     0.410    multp1/clk
    SLICE_X40Y81         FDRE                                         r  multp1/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp1/out_reg[9]/Q
                         net (fo=1, routed)           0.115     0.666    v0/out[9]
    SLICE_X40Y82         FDRE                                         r  v0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.432     0.432    v0/clk
    SLICE_X40Y82         FDRE                                         r  v0/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y82         FDRE (Hold_fdre_C_D)         0.070     0.502    v0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 multp1/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.410     0.410    multp1/clk
    SLICE_X40Y81         FDRE                                         r  multp1/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp1/out_reg[3]/Q
                         net (fo=1, routed)           0.118     0.669    v0/out[3]
    SLICE_X40Y80         FDRE                                         r  v0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.432     0.432    v0/clk
    SLICE_X40Y80         FDRE                                         r  v0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.072     0.504    v0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 multp1/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.410     0.410    multp1/clk
    SLICE_X40Y83         FDRE                                         r  multp1/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp1/out_reg[7]/Q
                         net (fo=1, routed)           0.112     0.663    v0/out[7]
    SLICE_X40Y82         FDRE                                         r  v0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.432     0.432    v0/clk
    SLICE_X40Y82         FDRE                                         r  v0/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y82         FDRE (Hold_fdre_C_D)         0.066     0.498    v0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 multp1/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.410     0.410    multp1/clk
    SLICE_X37Y85         FDRE                                         r  multp1/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp1/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.116     0.667    multp1/p_1_in[12]
    SLICE_X37Y85         FDRE                                         r  multp1/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.432     0.432    multp1/clk
    SLICE_X37Y85         FDRE                                         r  multp1/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.070     0.502    multp1/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 multp1/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.410     0.410    multp1/clk
    SLICE_X37Y81         FDRE                                         r  multp1/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp1/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.116     0.667    multp1/p_1_in[9]
    SLICE_X40Y81         FDRE                                         r  multp1/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.432     0.432    multp1/clk
    SLICE_X40Y81         FDRE                                         r  multp1/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y81         FDRE (Hold_fdre_C_D)         0.070     0.502    multp1/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 multp1/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.410     0.410    multp1/clk
    SLICE_X40Y79         FDRE                                         r  multp1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp1/out_reg[1]/Q
                         net (fo=1, routed)           0.114     0.665    v0/out[1]
    SLICE_X40Y80         FDRE                                         r  v0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.432     0.432    v0/clk
    SLICE_X40Y80         FDRE                                         r  v0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.066     0.498    v0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 multp1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.410     0.410    multp1/clk
    SLICE_X40Y83         FDRE                                         r  multp1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp1/out_reg[4]/Q
                         net (fo=1, routed)           0.119     0.671    v0/out[4]
    SLICE_X40Y82         FDRE                                         r  v0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.432     0.432    v0/clk
    SLICE_X40Y82         FDRE                                         r  v0/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y82         FDRE (Hold_fdre_C_D)         0.070     0.502    v0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 multp1/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.410     0.410    multp1/clk
    SLICE_X37Y85         FDRE                                         r  multp1/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp1/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.116     0.667    multp1/p_1_in[15]
    SLICE_X37Y85         FDRE                                         r  multp1/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.432     0.432    multp1/clk
    SLICE_X37Y85         FDRE                                         r  multp1/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.066     0.498    multp1/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 multp1/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.410     0.410    multp1/clk
    SLICE_X40Y81         FDRE                                         r  multp1/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp1/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.121     0.672    multp1/p_1_in[2]
    SLICE_X40Y81         FDRE                                         r  multp1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=611, unset)          0.432     0.432    multp1/clk
    SLICE_X40Y81         FDRE                                         r  multp1/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y81         FDRE (Hold_fdre_C_D)         0.070     0.502    multp1/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y27   multp0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y32   multp1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y26   multp0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y22   multp2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y34   multp1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y24   multp2/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X32Y60  multp0/out_tmp_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X31Y65  multp0/out_tmp_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X33Y62  multp0/out_tmp_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X30Y64  multp0/out_tmp_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y60  multp0/out_tmp_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X31Y65  multp0/out_tmp_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y62  multp0/out_tmp_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X30Y64  multp0/out_tmp_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X30Y64  multp0/out_tmp_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y63  multp0/out_tmp_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X30Y64  multp0/out_tmp_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y64  multp0/out_tmp_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X30Y62  multp0/out_tmp_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y60  multp0/out_tmp_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y60  multp0/out_tmp_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X31Y65  multp0/out_tmp_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y62  multp0/out_tmp_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X30Y64  multp0/out_tmp_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X30Y64  multp0/out_tmp_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y63  multp0/out_tmp_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X30Y64  multp0/out_tmp_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y64  multp0/out_tmp_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X30Y62  multp0/out_tmp_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y60  multp0/out_tmp_reg[2]/C



