This project includes a CGRA module generated by chisel(HETA framework) and a testbench in SV.

The testbench feed the generated bitstream into the registers tightly coupled within the array.
After the CGRA is configured, it starts to execute.
