<?xml version="1.0"?>

<Chip name="Hi3798CV200_A">
	<IndentificationList>
		<Indentification address="0xF8000ee0" value="0x20281000"/>
	</IndentificationList>
	<ModuleList>
		<ModuleGroup name="IO_CONFIG" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8A21000"/>
			<RegisterGroup name="ioshare_0" description="a multiplexing control register for the NF_DQ7 pin." value="0x00000000" startoffset="0x000">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="-"/>
				<Member name="ioctrl_0_DS" description="Drive capability&lt;br&gt;3.3 V I/O voltage&lt;br&gt;0000: 36 mA&lt;br&gt;0001: 34 mA&lt;br&gt;0010: 32 mA&lt;br&gt;0011: 30 mA&lt;br&gt;0100: 26 mA&lt;br&gt;0101: 24 mA&lt;br&gt;0110: 22 mA&lt;br&gt;0111: 20 mA&lt;br&gt;1000: 18 mA&lt;br&gt;1001: 16 mA&lt;br&gt;1010: 14 mA&lt;br&gt;1011: 12 mA&lt;br&gt;1100: 10 mA&lt;br&gt;1101: 8 mA&lt;br&gt;1110: 6 mA&lt;br&gt;1111: 4 mA&lt;br&gt;1.8 V I/O voltage&lt;br&gt;0000: 18 mA&lt;br&gt;0001: 17 mA&lt;br&gt;0010: 16 mA&lt;br&gt;0011: 15 mA&lt;br&gt;0100: 13 mA&lt;br&gt;0101: 12 mA&lt;br&gt;0110: 11 mA&lt;br&gt;0111: 10 mA&lt;br&gt;1000: 9 mA&lt;br&gt;1001: 8 mA&lt;br&gt;1010: 7 mA&lt;br&gt;1011: 6 mA&lt;br&gt;1100: 4 mA&lt;br&gt;1101: 3 mA&lt;br&gt;1110: 2 mA&lt;br&gt;1111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ7 function:&lt;br&gt;If the async NAND flash is connected:&lt;br&gt;The value 1110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1111 is recommended for the 2-layer PCB.&lt;br&gt;If the sync NAND flash is connected:&lt;br&gt;For the 3.3 V I/O voltage:&lt;br&gt;The value 1101 is recommended for the 4-layer PCB.&lt;br&gt;The value 1110 is recommended for the 2-layer PCB.&lt;br&gt;For the 1.8 V I/O voltage:&lt;br&gt;The value 1011 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO2_CDATA3 function:&lt;br&gt;If the SDIO interface is connected and the 3.3 V I/O voltage is used:&lt;br&gt;The value 1110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1111 is recommended for the 2-layer PCB.&lt;br&gt;If the eMMC 5.0 component is connected:&lt;br&gt;For the 1.8 V I/O voltage and 100 MHz clock frequency:&lt;br&gt;The value 1000 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;For the 1.8 V I/O voltage and 150 MHz clock frequency:&lt;br&gt;The value 0110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;The value 1111 is recommended for other scenarios." range="14:11" value="0x0" property="RW"/>
				<Member name="ioctrl_0_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO2_CDATA3 function and the 1.8 V I/O voltage is used, the value 0 is recommended. For other scenarios, the value 1 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_0_PD" description="Output pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_0_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_0" description="NF_DQ7 pin multiplexing control&lt;br&gt;000: NF_DQ7&lt;br&gt;001: SDIO2_CDATA3&lt;br&gt;100: GPIO1_6&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_1" description="a multiplexing control register for the NF_DQ6 pin." value="0x00000000" startoffset="0x004">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="-"/>
				<Member name="ioctrl_1_DS" description="Drive capability&lt;br&gt;3.3 V I/O voltage&lt;br&gt;0000: 36 mA&lt;br&gt;0001: 34 mA&lt;br&gt;0010: 32 mA&lt;br&gt;0011: 30 mA&lt;br&gt;0100: 26 mA&lt;br&gt;0101: 24 mA&lt;br&gt;0110: 22 mA&lt;br&gt;0111: 20 mA&lt;br&gt;1000: 18 mA&lt;br&gt;1001: 16 mA&lt;br&gt;1010: 14 mA&lt;br&gt;1011: 12 mA&lt;br&gt;1100: 10 mA&lt;br&gt;1101: 8 mA&lt;br&gt;1110: 6 mA&lt;br&gt;1111: 4 mA&lt;br&gt;1.8 V I/O voltage&lt;br&gt;0000: 18 mA&lt;br&gt;0001: 17 mA&lt;br&gt;0010: 16 mA&lt;br&gt;0011: 15 mA&lt;br&gt;0100: 13 mA&lt;br&gt;0101: 12 mA&lt;br&gt;0110: 11 mA&lt;br&gt;0111: 10 mA&lt;br&gt;1000: 9 mA&lt;br&gt;1001: 8 mA&lt;br&gt;1010: 7 mA&lt;br&gt;1011: 6 mA&lt;br&gt;1100: 4 mA&lt;br&gt;1101: 3 mA&lt;br&gt;1110: 2 mA&lt;br&gt;1111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ6 function:&lt;br&gt;If the async NAND flash is connected:&lt;br&gt;The value 1110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1111 is recommended for the 2-layer PCB.&lt;br&gt;If the sync NAND flash is connected:&lt;br&gt;For the 3.3 V I/O voltage:&lt;br&gt;The value 1101 is recommended for the 4-layer PCB.&lt;br&gt;The value 1110 is recommended for the 2-layer PCB.&lt;br&gt;For the 1.8 V I/O voltage:&lt;br&gt;The value 1011 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO2_CDATA4 function:&lt;br&gt;If the 3.3 V I/O voltage is used:&lt;br&gt;The value 1110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1111 is recommended for the 2-layer PCB.&lt;br&gt;If the eMMC 5.0 component is connected and the 1.8 V I/O voltage is used:&lt;br&gt;If the EMMC_CLK frequency is 100 MHz:&lt;br&gt;The value 1000 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;If the EMMC_CLK frequency is 150 MHz:&lt;br&gt;The value 0110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;The value 1111 is recommended for other scenarios." range="14:11" value="0x0" property="RW"/>
				<Member name="ioctrl_1_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO2_CDATA4 function and the 1.8 V I/O voltage is used, the value 0 is recommended. For other scenarios, the value 1 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_1_PD" description="Output pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_1_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_1" description="NF_DQ6 pin multiplexing control&lt;br&gt;000: NF_DQ6&lt;br&gt;001: SDIO2_CDATA4&lt;br&gt;010: SN_BOOT_ECC_TYPE[1]&lt;br&gt;100: GPIO1_7&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_2" description="a multiplexing control register for the NF_DQ5 pin." value="0x00000000" startoffset="0x008">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="-"/>
				<Member name="ioctrl_2_DS" description="Drive capability&lt;br&gt;3.3 V I/O voltage&lt;br&gt;0000: 36 mA&lt;br&gt;0001: 34 mA&lt;br&gt;0010: 32 mA&lt;br&gt;0011: 30 mA&lt;br&gt;0100: 26 mA&lt;br&gt;0101: 24 mA&lt;br&gt;0110: 22 mA&lt;br&gt;0111: 20 mA&lt;br&gt;1000: 18 mA&lt;br&gt;1001: 16 mA&lt;br&gt;1010: 14 mA&lt;br&gt;1011: 12 mA&lt;br&gt;1100: 10 mA&lt;br&gt;1101: 8 mA&lt;br&gt;1110: 6 mA&lt;br&gt;1111: 4 mA&lt;br&gt;1.8 V I/O voltage&lt;br&gt;0000: 18 mA&lt;br&gt;0001: 17 mA&lt;br&gt;0010: 16 mA&lt;br&gt;0011: 15 mA&lt;br&gt;0100: 13 mA&lt;br&gt;0101: 12 mA&lt;br&gt;0110: 11 mA&lt;br&gt;0111: 10 mA&lt;br&gt;1000: 9 mA&lt;br&gt;1001: 8 mA&lt;br&gt;1010: 7 mA&lt;br&gt;1011: 6 mA&lt;br&gt;1100: 4 mA&lt;br&gt;1101: 3 mA&lt;br&gt;1110: 2 mA&lt;br&gt;1111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ5 function:&lt;br&gt;If the async NAND flash is connected:&lt;br&gt;The value 1110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1111 is recommended for the 2-layer PCB.&lt;br&gt;If the sync NAND flash is connected:&lt;br&gt;For the 3.3 V I/O voltage:&lt;br&gt;The value 1101 is recommended for the 4-layer PCB.&lt;br&gt;The value 1110 is recommended for the 2-layer PCB.&lt;br&gt;For the 1.8 V I/O voltage:&lt;br&gt;The value 1011 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO2_CDATA0 function:&lt;br&gt;If the 3.3 V I/O voltage is used:&lt;br&gt;The value 1110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1111 is recommended for the 2-layer PCB.&lt;br&gt;If the eMMC 5.0 component is connected and the 1.8 V I/O voltage is used:&lt;br&gt;If the EMMC_CLK frequency is 100 MHz:&lt;br&gt;The value 1000 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;If the EMMC_CLK frequency is 150 MHz:&lt;br&gt;The value 0110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;The value 1111 is recommended for other scenarios." range="14:11" value="0x0" property="RW"/>
				<Member name="ioctrl_2_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO2_CDATA0 function and the 1.8 V I/O voltage is used, the value 0 is recommended. For other scenarios, the value 1 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_2_PD" description="Output pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_2_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_2" description="NF_DQ5 pin multiplexing control&lt;br&gt;000: NF_DQ5&lt;br&gt;001: SDIO2_CDATA0&lt;br&gt;100: GPIO2_0&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_3" description="a multiplexing control register for the NF_DQ4 pin." value="0x00000000" startoffset="0x00C">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="-"/>
				<Member name="ioctrl_3_DS" description="Drive capability&lt;br&gt;3.3 V I/O voltage&lt;br&gt;0000: 36 mA&lt;br&gt;0001: 34 mA&lt;br&gt;0010: 32 mA&lt;br&gt;0011: 30 mA&lt;br&gt;0100: 26 mA&lt;br&gt;0101: 24 mA&lt;br&gt;0110: 22 mA&lt;br&gt;0111: 20 mA&lt;br&gt;1000: 18 mA&lt;br&gt;1001: 16 mA&lt;br&gt;1010: 14 mA&lt;br&gt;1011: 12 mA&lt;br&gt;1100: 10 mA&lt;br&gt;1101: 8 mA&lt;br&gt;1110: 6 mA&lt;br&gt;1111: 4 mA&lt;br&gt;1.8 V I/O voltage&lt;br&gt;0000: 18 mA&lt;br&gt;0001: 17 mA&lt;br&gt;0010: 16 mA&lt;br&gt;0011: 15 mA&lt;br&gt;0100: 13 mA&lt;br&gt;0101: 12 mA&lt;br&gt;0110: 11 mA&lt;br&gt;0111: 10 mA&lt;br&gt;1000: 9 mA&lt;br&gt;1001: 8 mA&lt;br&gt;1010: 7 mA&lt;br&gt;1011: 6 mA&lt;br&gt;1100: 4 mA&lt;br&gt;1101: 3 mA&lt;br&gt;1110: 2 mA&lt;br&gt;1111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ4 function:&lt;br&gt;If the async NAND flash is connected:&lt;br&gt;The value 1110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1111 is recommended for the 2-layer PCB.&lt;br&gt;If the sync NAND flash is connected:&lt;br&gt;For the 3.3 V I/O voltage:&lt;br&gt;The value 1101 is recommended for the 4-layer PCB.&lt;br&gt;The value 1110 is recommended for the 2-layer PCB.&lt;br&gt;For the 1.8 V I/O voltage:&lt;br&gt;The value 1011 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO2_CDATA5 function:&lt;br&gt;When the 3.3 V I/O voltage is used:&lt;br&gt;The value 1110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1111 is recommended for the 2-layer PCB.&lt;br&gt;If the eMMC 5.0 component is connected and the 1.8 V I/O voltage is used:&lt;br&gt;If the EMMC_CLK frequency is 100 MHz:&lt;br&gt;The value 1000 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;If the EMMC_CLK frequency is 150 MHz:&lt;br&gt;The value 0110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;The value 1111 is recommended for other scenarios." range="14:11" value="0x0" property="RW"/>
				<Member name="ioctrl_3_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO2_CDATA5 function and the 1.8 V I/O voltage is used, the value 0 is recommended. For other scenarios, the value 1 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_3_PD" description="Output pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_3_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_3" description="NF_DQ4 pin multiplexing control&lt;br&gt;000: NF_DQ4&lt;br&gt;001: SDIO2_CDATA5&lt;br&gt;010: SN_BOOT_ECC_TYPE[0]&lt;br&gt;100: GPIO2_1&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_4" description="a multiplexing control register for the NF_RDY1 pin." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="-"/>
				<Member name="ioctrl_4_DS" description="Drive capability&lt;br&gt;3.3 V I/O voltage&lt;br&gt;0000: 36 mA&lt;br&gt;0001: 34 mA&lt;br&gt;0010: 32 mA&lt;br&gt;0011: 30 mA&lt;br&gt;0100: 26 mA&lt;br&gt;0101: 24 mA&lt;br&gt;0110: 22 mA&lt;br&gt;0111: 20 mA&lt;br&gt;1000: 18 mA&lt;br&gt;1001: 16 mA&lt;br&gt;1010: 14 mA&lt;br&gt;1011: 12 mA&lt;br&gt;1100: 10 mA&lt;br&gt;1101: 8 mA&lt;br&gt;1110: 6 mA&lt;br&gt;1111: 4 mA&lt;br&gt;1.8 V I/O voltage&lt;br&gt;0000: 18 mA&lt;br&gt;0001: 17 mA&lt;br&gt;0010: 16 mA&lt;br&gt;0011: 15 mA&lt;br&gt;0100: 13 mA&lt;br&gt;0101: 12 mA&lt;br&gt;0110: 11 mA&lt;br&gt;0111: 10 mA&lt;br&gt;1000: 9 mA&lt;br&gt;1001: 8 mA&lt;br&gt;1010: 7 mA&lt;br&gt;1011: 6 mA&lt;br&gt;1100: 4 mA&lt;br&gt;1101: 3 mA&lt;br&gt;1110: 2 mA&lt;br&gt;1111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQSN function:&lt;br&gt;For the 3.3 V I/O voltage:&lt;br&gt;The value 1101 is recommended for the 4-layer PCB.&lt;br&gt;The value 1110 is recommended for the 2-layer PCB.&lt;br&gt;For the 1.8 V I/O voltage:&lt;br&gt;The value 1011 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO2_CDATA1 function:&lt;br&gt;When the 3.3 V I/O voltage is used:&lt;br&gt;The value 1110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1111 is recommended for the 2-layer PCB.&lt;br&gt;If the eMMC 5.0 component is connected and the 1.8 V I/O voltage is used:&lt;br&gt;If the EMMC_CLK frequency is 100 MHz:&lt;br&gt;The value 1000 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;If the EMMC_CLK frequency is 150 MHz:&lt;br&gt;The value 0110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;The value 1111 is recommended for other scenarios." range="14:11" value="0x0" property="RW"/>
				<Member name="ioctrl_4_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO2_CDATA1 function and the 1.8 V I/O voltage is used, the value 0 is recommended. For other scenarios, the value 1 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_4_PD" description="Output pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_4_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_4" description="NF_RDY1 pin multiplexing control&lt;br&gt;000: NF_RDY1&lt;br&gt;001: SDIO2_CDATA1&lt;br&gt;011: NF_DQSN&lt;br&gt;100: GPIO2_2&lt;br&gt;101: CI_DQ6&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_5" description="a multiplexing control register for the NF_DQS pin." value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="-"/>
				<Member name="ioctrl_5_DS" description="Drive capability&lt;br&gt;3.3 V I/O voltage&lt;br&gt;0000: 36 mA&lt;br&gt;0001: 34 mA&lt;br&gt;0010: 32 mA&lt;br&gt;0011: 30 mA&lt;br&gt;0100: 26 mA&lt;br&gt;0101: 24 mA&lt;br&gt;0110: 22 mA&lt;br&gt;0111: 20 mA&lt;br&gt;1000: 18 mA&lt;br&gt;1001: 16 mA&lt;br&gt;1010: 14 mA&lt;br&gt;1011: 12 mA&lt;br&gt;1100: 10 mA&lt;br&gt;1101: 8 mA&lt;br&gt;1110: 6 mA&lt;br&gt;1111: 4 mA&lt;br&gt;1.8 V I/O voltage&lt;br&gt;0000: 18 mA&lt;br&gt;0001: 17 mA&lt;br&gt;0010: 16 mA&lt;br&gt;0011: 15 mA&lt;br&gt;0100: 13 mA&lt;br&gt;0101: 12 mA&lt;br&gt;0110: 11 mA&lt;br&gt;0111: 10 mA&lt;br&gt;1000: 9 mA&lt;br&gt;1001: 8 mA&lt;br&gt;1010: 7 mA&lt;br&gt;1011: 6 mA&lt;br&gt;1100: 4 mA&lt;br&gt;1101: 3 mA&lt;br&gt;1110: 2 mA&lt;br&gt;1111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQS function:&lt;br&gt;For the 3.3 V I/O voltage:&lt;br&gt;The value 1101 is recommended for the 4-layer PCB.&lt;br&gt;The value 1110 is recommended for the 2-layer PCB.&lt;br&gt;For the 1.8 V I/O voltage:&lt;br&gt;The value 1011 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO2_CDATA6 function:&lt;br&gt;When the 3.3 V I/O voltage is used:&lt;br&gt;The value 1110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1111 is recommended for the 2-layer PCB.&lt;br&gt;If the eMMC 5.0 component is connected and the 1.8 V I/O voltage is used:&lt;br&gt;If the EMMC_CLK frequency is 100 MHz:&lt;br&gt;The value 1000 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;If the EMMC_CLK frequency is 150 MHz:&lt;br&gt;The value 0110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;The value 1111 is recommended for other scenarios." range="14:11" value="0x0" property="RW"/>
				<Member name="ioctrl_5_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO2_CDATA6 function and the 1.8 V I/O voltage is used, the value 0 is recommended. For other scenarios, the value 1 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_5_PD" description="Output pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_5_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_5" description="NF_DQS pin multiplexing control&lt;br&gt;000: NF_DQS&lt;br&gt;001: SDIO2_CDATA6&lt;br&gt;010: SN_BOOT_PAGE_SIZE&lt;br&gt;100: GPIO2_3&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_6" description="a multiplexing control register for the NF_DQ3 pin." value="0x00000000" startoffset="0x018">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="-"/>
				<Member name="ioctrl_6_DS" description="Drive capability&lt;br&gt;3.3 V I/O voltage&lt;br&gt;0000: 36 mA&lt;br&gt;0001: 34 mA&lt;br&gt;0010: 32 mA&lt;br&gt;0011: 30 mA&lt;br&gt;0100: 26 mA&lt;br&gt;0101: 24 mA&lt;br&gt;0110: 22 mA&lt;br&gt;0111: 20 mA&lt;br&gt;1000: 18 mA&lt;br&gt;1001: 16 mA&lt;br&gt;1010: 14 mA&lt;br&gt;1011: 12 mA&lt;br&gt;1100: 10 mA&lt;br&gt;1101: 8 mA&lt;br&gt;1110: 6 mA&lt;br&gt;1111: 4 mA&lt;br&gt;1.8 V I/O voltage&lt;br&gt;0000: 18 mA&lt;br&gt;0001: 17 mA&lt;br&gt;0010: 16 mA&lt;br&gt;0011: 15 mA&lt;br&gt;0100: 13 mA&lt;br&gt;0101: 12 mA&lt;br&gt;0110: 11 mA&lt;br&gt;0111: 10 mA&lt;br&gt;1000: 9 mA&lt;br&gt;1001: 8 mA&lt;br&gt;1010: 7 mA&lt;br&gt;1011: 6 mA&lt;br&gt;1100: 4 mA&lt;br&gt;1101: 3 mA&lt;br&gt;1110: 2 mA&lt;br&gt;1111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ3 function:&lt;br&gt;If the async NAND flash is connected:&lt;br&gt;The value 1110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1111 is recommended for the 2-layer PCB.&lt;br&gt;If the sync NAND flash is connected:&lt;br&gt;For the 3.3 V I/O voltage:&lt;br&gt;The value 1101 is recommended for the 4-layer PCB.&lt;br&gt;The value 1110 is recommended for the 2-layer PCB.&lt;br&gt;For the 1.8 V I/O voltage:&lt;br&gt;The value 1011 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO2_CDATA2 function:&lt;br&gt;When the 3.3 V I/O voltage is used:&lt;br&gt;The value 1110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1111 is recommended for the 2-layer PCB.&lt;br&gt;If the eMMC 5.0 component is connected and the 1.8 V I/O voltage is used:&lt;br&gt;If the clock frequency is 100 MHz:&lt;br&gt;The value 1000 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;If the clock frequency is 150 MHz:&lt;br&gt;The value 0110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;The value 1111 is recommended for other scenarios." range="14:11" value="0x0" property="RW"/>
				<Member name="ioctrl_6_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO2_CDATA2 function and the 1.8 V I/O voltage is used, the value 0 is recommended. For other scenarios, the value 1 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_6_PD" description="Output pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_6_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_6" description="NF_DQ3 pin multiplexing control&lt;br&gt;000: NF_DQ3&lt;br&gt;001: SDIO2_CDATA2&lt;br&gt;100: GPIO2_4&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_7" description="a multiplexing control register for the NF_DQ2 pin." value="0x00000000" startoffset="0x01C">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="-"/>
				<Member name="ioctrl_7_DS" description="Drive capability&lt;br&gt;3.3 V I/O voltage&lt;br&gt;0000: 36 mA&lt;br&gt;0001: 34 mA&lt;br&gt;0010: 32 mA&lt;br&gt;0011: 30 mA&lt;br&gt;0100: 26 mA&lt;br&gt;0101: 24 mA&lt;br&gt;0110: 22 mA&lt;br&gt;0111: 20 mA&lt;br&gt;1000: 18 mA&lt;br&gt;1001: 16 mA&lt;br&gt;1010: 14 mA&lt;br&gt;1011: 12 mA&lt;br&gt;1100: 10 mA&lt;br&gt;1101: 8 mA&lt;br&gt;1110: 6 mA&lt;br&gt;1111: 4 mA&lt;br&gt;1.8 V I/O voltage&lt;br&gt;0000: 18 mA&lt;br&gt;0001: 17 mA&lt;br&gt;0010: 16 mA&lt;br&gt;0011: 15 mA&lt;br&gt;0100: 13 mA&lt;br&gt;0101: 12 mA&lt;br&gt;0110: 11 mA&lt;br&gt;0111: 10 mA&lt;br&gt;1000: 9 mA&lt;br&gt;1001: 8 mA&lt;br&gt;1010: 7 mA&lt;br&gt;1011: 6 mA&lt;br&gt;1100: 4 mA&lt;br&gt;1101: 3 mA&lt;br&gt;1110: 2 mA&lt;br&gt;1111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ2 function:&lt;br&gt;If the async NAND flash is connected:&lt;br&gt;The value 1110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1111 is recommended for the 2-layer PCB.&lt;br&gt;If the sync NAND flash is connected:&lt;br&gt;For the 3.3 V I/O voltage:&lt;br&gt;The value 1101 is recommended for the 4-layer PCB.&lt;br&gt;The value 1110 is recommended for the 2-layer PCB.&lt;br&gt;For the 1.8 V I/O voltage:&lt;br&gt;The value 1011 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO2_CDATA7 function:&lt;br&gt;If the 3.3 V I/O voltage is used:&lt;br&gt;The value 1110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1111 is recommended for the 2-layer PCB.&lt;br&gt;If the eMMC 5.0 component is connected and the 1.8 V I/O voltage is used:&lt;br&gt;If the clock frequency is 100 MHz:&lt;br&gt;The value 1000 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;If the clock frequency is 150 MHz:&lt;br&gt;The value 0110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;The value 1111 is recommended for other scenarios." range="14:11" value="0x0" property="RW"/>
				<Member name="ioctrl_7_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_7_PD" description="Output pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_7_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_7" description="NF_DQ2 pin multiplexing control&lt;br&gt;000: NF_DQ2&lt;br&gt;001: SDIO2_CDATA7&lt;br&gt;010: SN_BOOT_4_WIRE&lt;br&gt;100: GPIO2_5&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_8" description="a multiplexing control register for the NF_DQ1 pin." value="0x00000000" startoffset="0x020">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="-"/>
				<Member name="ioctrl_8_DS" description="Drive capability&lt;br&gt;3.3 V I/O voltage&lt;br&gt;0000: 36 mA&lt;br&gt;0001: 34 mA&lt;br&gt;0010: 32 mA&lt;br&gt;0011: 30 mA&lt;br&gt;0100: 26 mA&lt;br&gt;0101: 24 mA&lt;br&gt;0110: 22 mA&lt;br&gt;0111: 20 mA&lt;br&gt;1000: 18 mA&lt;br&gt;1001: 16 mA&lt;br&gt;1010: 14 mA&lt;br&gt;1011: 12 mA&lt;br&gt;1100: 10 mA&lt;br&gt;1101: 8 mA&lt;br&gt;1110: 6 mA&lt;br&gt;1111: 4 mA&lt;br&gt;1.8 V I/O voltage&lt;br&gt;0000: 18 mA&lt;br&gt;0001: 17 mA&lt;br&gt;0010: 16 mA&lt;br&gt;0011: 15 mA&lt;br&gt;0100: 13 mA&lt;br&gt;0101: 12 mA&lt;br&gt;0110: 11 mA&lt;br&gt;0111: 10 mA&lt;br&gt;1000: 9 mA&lt;br&gt;1001: 8 mA&lt;br&gt;1010: 7 mA&lt;br&gt;1011: 6 mA&lt;br&gt;1100: 4 mA&lt;br&gt;1101: 3 mA&lt;br&gt;1110: 2 mA&lt;br&gt;1111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ1 function:&lt;br&gt;If the async NAND flash is connected:&lt;br&gt;The value 1110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1111 is recommended for the 2-layer PCB.&lt;br&gt;If the sync NAND flash is connected:&lt;br&gt;For the 3.3 V I/O voltage:&lt;br&gt;The value 1101 is recommended for the 4-layer PCB.&lt;br&gt;The value 1110 is recommended for the 2-layer PCB.&lt;br&gt;For the 1.8 V I/O voltage:&lt;br&gt;The value 1011 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;The value 1111 is recommended for other scenarios." range="14:11" value="0x0" property="RW"/>
				<Member name="ioctrl_8_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_8_PD" description="Output pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_8_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_8" description="NF_DQ1 pin multiplexing control&lt;br&gt;000: NF_DQ1&lt;br&gt;001: SDIO2_CARD_POWER_EN&lt;br&gt;100: GPIO2_6&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_9" description="a multiplexing control register for the NF_DQ0 pin." value="0x00000000" startoffset="0x024">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="-"/>
				<Member name="ioctrl_9_DS" description="Drive capability&lt;br&gt;3.3 V I/O voltage&lt;br&gt;0000: 36 mA&lt;br&gt;0001: 34 mA&lt;br&gt;0010: 32 mA&lt;br&gt;0011: 30 mA&lt;br&gt;0100: 26 mA&lt;br&gt;0101: 24 mA&lt;br&gt;0110: 22 mA&lt;br&gt;0111: 20 mA&lt;br&gt;1000: 18 mA&lt;br&gt;1001: 16 mA&lt;br&gt;1010: 14 mA&lt;br&gt;1011: 12 mA&lt;br&gt;1100: 10 mA&lt;br&gt;1101: 8 mA&lt;br&gt;1110: 6 mA&lt;br&gt;1111: 4 mA&lt;br&gt;1.8 V I/O voltage&lt;br&gt;0000: 18 mA&lt;br&gt;0001: 17 mA&lt;br&gt;0010: 16 mA&lt;br&gt;0011: 15 mA&lt;br&gt;0100: 13 mA&lt;br&gt;0101: 12 mA&lt;br&gt;0110: 11 mA&lt;br&gt;0111: 10 mA&lt;br&gt;1000: 9 mA&lt;br&gt;1001: 8 mA&lt;br&gt;1010: 7 mA&lt;br&gt;1011: 6 mA&lt;br&gt;1100: 4 mA&lt;br&gt;1101: 3 mA&lt;br&gt;1110: 2 mA&lt;br&gt;1111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ0 function:&lt;br&gt;If the async NAND flash is connected:&lt;br&gt;The value 1110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1111 is recommended for the 2-layer PCB.&lt;br&gt;If the sync NAND flash is connected:&lt;br&gt;For the 3.3 V I/O voltage:&lt;br&gt;The value 1101 is recommended for the 4-layer PCB.&lt;br&gt;The value 1110 is recommended for the 2-layer PCB.&lt;br&gt;For the 1.8 V I/O voltage:&lt;br&gt;The value 1011 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO2_CCMD function:&lt;br&gt;If the 3.3 V I/O voltage is used:&lt;br&gt;The value 1110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1111 is recommended for the 2-layer PCB.&lt;br&gt;If the eMMC 5.0 component is connected and the 1.8 V I/O voltage is used:&lt;br&gt;If the clock frequency is 100 MHz:&lt;br&gt;The value 1000 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;If the clock frequency is 150 MHz:&lt;br&gt;The value 0110 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;The value 1111 is recommended for other scenarios." range="14:11" value="0x0" property="RW"/>
				<Member name="ioctrl_9_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_9_PD" description="Output pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_9_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_9" description="NF_DQ0 pin multiplexing control&lt;br&gt;000: NF_DQ0&lt;br&gt;001: SDIO2_CCMD&lt;br&gt;100: GPIO2_7&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_10" description="a multiplexing control register for the NF_WEN pin." value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="-"/>
				<Member name="ioctrl_10_DS" description="Drive capability&lt;br&gt;3.3 V I/O voltage&lt;br&gt;0000: 36 mA&lt;br&gt;0001: 34 mA&lt;br&gt;0010: 32 mA&lt;br&gt;0011: 30 mA&lt;br&gt;0100: 26 mA&lt;br&gt;0101: 24 mA&lt;br&gt;0110: 22 mA&lt;br&gt;0111: 20 mA&lt;br&gt;1000: 18 mA&lt;br&gt;1001: 16 mA&lt;br&gt;1010: 14 mA&lt;br&gt;1011: 12 mA&lt;br&gt;1100: 10 mA&lt;br&gt;1101: 8 mA&lt;br&gt;1110: 6 mA&lt;br&gt;1111: 4 mA&lt;br&gt;1.8 V I/O voltage&lt;br&gt;0000: 18 mA&lt;br&gt;0001: 17 mA&lt;br&gt;0010: 16 mA&lt;br&gt;0011: 15 mA&lt;br&gt;0100: 13 mA&lt;br&gt;0101: 12 mA&lt;br&gt;0110: 11 mA&lt;br&gt;0111: 10 mA&lt;br&gt;1000: 9 mA&lt;br&gt;1001: 8 mA&lt;br&gt;1010: 7 mA&lt;br&gt;1011: 6 mA&lt;br&gt;1100: 4 mA&lt;br&gt;1101: 3 mA&lt;br&gt;1110: 2 mA&lt;br&gt;1111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_WEN function:&lt;br&gt;If the async NAND flash is connected:&lt;br&gt;The value 1101 is recommended for the 4-layer PCB.&lt;br&gt;The value 1110 is recommended for the 2-layer PCB.&lt;br&gt;If the sync NAND flash is connected:&lt;br&gt;For the 3.3 V I/O voltage:&lt;br&gt;The value 1101 is recommended for the 4-layer PCB.&lt;br&gt;The value 1110 is recommended for the 2-layer PCB.&lt;br&gt;For the 1.8 V I/O voltage:&lt;br&gt;The value 1011 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO2_CCLK_OUT function:&lt;br&gt;If the 3.3 V I/O voltage is used:&lt;br&gt;The value 1101 is recommended for the 4-layer PCB.&lt;br&gt;The value 1110 is recommended for the 2-layer PCB.&lt;br&gt;If the eMMC 5.0 component is connected and the 1.8 V I/O voltage is used:&lt;br&gt;If the clock frequency is 100 MHz:&lt;br&gt;The value 1000 is recommended for the 4-layer PCB.&lt;br&gt;The value 1001 is recommended for the 2-layer PCB.&lt;br&gt;If the clock frequency is 150 MHz:&lt;br&gt;The value 0110 is recommended for the 4-layer PCB.&lt;br&gt;The value 0111 is recommended for the 2-layer PCB.&lt;br&gt;The value 1111 is recommended for other scenarios." range="14:11" value="0x0" property="RW"/>
				<Member name="ioctrl_10_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_10_PD" description="Output pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_10_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_10" description="NF_WEN pin multiplexing control&lt;br&gt;000: NF_WEN&lt;br&gt;001: SDIO2_CCLK_OUT&lt;br&gt;100: GPIO3_0&lt;br&gt;110: CI_ADR10&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_11" description="a multiplexing control register for the NF_ALE pin." value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_11_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_11_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_11_PD" description="Output pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_11_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_11" description="NF_ALE pin multiplexing control&lt;br&gt;000: NF_ALE&lt;br&gt;001: SDIO2_RST&lt;br&gt;100: GPIO3_1&lt;br&gt;110: CI_IORDN&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_12" description="a multiplexing control register for the NF_CLE pin." value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_12_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;The value 11 is recommended." range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_12_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;The value 1 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_12_PD" description="Output pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_12_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_12" description="NF_CLE pin multiplexing control&lt;br&gt;000: NF_CLE&lt;br&gt;001: SDIO2_DATA_STROBE&lt;br&gt;100: GPIO3_2&lt;br&gt;110: CI_OEN&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_13" description="a multiplexing control register for the NF_CSN1 pin." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="-"/>
				<Member name="ioctrl_13_DS" description="Drive capability&lt;br&gt;3.3 V I/O voltage&lt;br&gt;0000: 36 mA&lt;br&gt;0001: 34 mA&lt;br&gt;0010: 32 mA&lt;br&gt;0011: 30 mA&lt;br&gt;0100: 26 mA&lt;br&gt;0101: 24 mA&lt;br&gt;0110: 22 mA&lt;br&gt;0111: 20 mA&lt;br&gt;1000: 18 mA&lt;br&gt;1001: 16 mA&lt;br&gt;1010: 14 mA&lt;br&gt;1011: 12 mA&lt;br&gt;1100: 10 mA&lt;br&gt;1101: 8 mA&lt;br&gt;1110: 6 mA&lt;br&gt;1111: 4 mA&lt;br&gt;1.8 V I/O voltage&lt;br&gt;0000: 18 mA&lt;br&gt;0001: 17 mA&lt;br&gt;0010: 16 mA&lt;br&gt;0011: 15 mA&lt;br&gt;0100: 13 mA&lt;br&gt;0101: 12 mA&lt;br&gt;0110: 11 mA&lt;br&gt;0111: 10 mA&lt;br&gt;1000: 9 mA&lt;br&gt;1001: 8 mA&lt;br&gt;1010: 7 mA&lt;br&gt;1011: 6 mA&lt;br&gt;1100: 4 mA&lt;br&gt;1101: 3 mA&lt;br&gt;1110: 2 mA&lt;br&gt;1111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_REC function and the sync NAND flash is connected:&lt;br&gt;For the 3.3 V I/O voltage:&lt;br&gt;The value 1101 is recommended for the 4-layer PCB.&lt;br&gt;The value 1110 is recommended for the 2-layer PCB.&lt;br&gt;For the 1.8 V I/O voltage:&lt;br&gt;The value 1011 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB." range="14:11" value="0x0" property="RW"/>
				<Member name="ioctrl_13_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_13_PD" description="Output pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_13_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_13" description="NF_CSN1 pin multiplexing control&lt;br&gt;000: NF_CSN1&lt;br&gt;001: SATA1_PWREN&lt;br&gt;011: NF_REC&lt;br&gt;100: GPIO3_3&lt;br&gt;101: CI_DQ7&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_14" description="a multiplexing control register for the NF_CSN0 pin." value="0x00000000" startoffset="0x038">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_14_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;The value 11 is recommended." range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_14_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;The value 1 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="9" value="0x0" property="-"/>
				<Member name="ioctrl_14_OPU" description="Output pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_14" description="NF_CSN0 pin multiplexing control&lt;br&gt;000: NF_CSN0&lt;br&gt;001: SATA1_LED_N&lt;br&gt;100: GPIO3_4&lt;br&gt;101: CI_DQ6&lt;br&gt;110: CI_ADR11&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x038"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_15" description="a multiplexing control register for the NF_REN pin." value="0x00000000" startoffset="0x03C">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="-"/>
				<Member name="ioctrl_15_DS" description="Drive capability&lt;br&gt;3.3 V I/O voltage&lt;br&gt;0000: 36 mA&lt;br&gt;0001: 34 mA&lt;br&gt;0010: 32 mA&lt;br&gt;0011: 30 mA&lt;br&gt;0100: 26 mA&lt;br&gt;0101: 24 mA&lt;br&gt;0110: 22 mA&lt;br&gt;0111: 20 mA&lt;br&gt;1000: 18 mA&lt;br&gt;1001: 16 mA&lt;br&gt;1010: 14 mA&lt;br&gt;1011: 12 mA&lt;br&gt;1100: 10 mA&lt;br&gt;1101: 8 mA&lt;br&gt;1110: 6 mA&lt;br&gt;1111: 4 mA&lt;br&gt;1.8 V I/O voltage&lt;br&gt;0000: 18 mA&lt;br&gt;0001: 17 mA&lt;br&gt;0010: 16 mA&lt;br&gt;0011: 15 mA&lt;br&gt;0100: 13 mA&lt;br&gt;0101: 12 mA&lt;br&gt;0110: 11 mA&lt;br&gt;0111: 10 mA&lt;br&gt;1000: 9 mA&lt;br&gt;1001: 8 mA&lt;br&gt;1010: 7 mA&lt;br&gt;1011: 6 mA&lt;br&gt;1100: 4 mA&lt;br&gt;1101: 3 mA&lt;br&gt;1110: 2 mA&lt;br&gt;1111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_REN function:&lt;br&gt;If the async NAND flash is connected:&lt;br&gt;The value 1101 is recommended for the 4-layer PCB.&lt;br&gt;The value 1110 is recommended for the 2-layer PCB.&lt;br&gt;If the sync NAND flash is connected:&lt;br&gt;For the 3.3 V I/O voltage:&lt;br&gt;The value 1101 is recommended for the 4-layer PCB.&lt;br&gt;The value 1110 is recommended for the 2-layer PCB.&lt;br&gt;For the 1.8 V I/O voltage:&lt;br&gt;The value 1011 is recommended for the 4-layer PCB.&lt;br&gt;The value 1011 is recommended for the 2-layer PCB.&lt;br&gt;The value 1111 is recommended for other scenarios." range="14:11" value="0x0" property="RW"/>
				<Member name="ioctrl_15_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;The value 1 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_15_PD" description="Output pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_15_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_15" description="NF_REN pin multiplexing control&lt;br&gt;000: NF_REN&lt;br&gt;001: SATA0_PWREN&lt;br&gt;100: GPIO3_5&lt;br&gt;110: CI_IOWRN&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x03C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_16" description="a multiplexing control register for the NF_RDY0 pin." value="0x00000000" startoffset="0x040">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_16_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;The value 11 is recommended." range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_16_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;The value 1 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="9" value="0x0" property="-"/>
				<Member name="ioctrl_16_OPU" description="Output pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_16" description="NF_RDY0 pin multiplexing control&lt;br&gt;000: NF_RDY0&lt;br&gt;001: SATA0_LED_N&lt;br&gt;100: GPIO3_6&lt;br&gt;110: CI_ADR9&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x040"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_17" description="a multiplexing control register for the PMC_CPU0 pin." value="0x00000000" startoffset="0x044">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_17_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_17_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="9" value="0x0" property="-"/>
				<Member name="ioctrl_17_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_17" description="PMC_CPU0 pin multiplexing control&lt;br&gt;00: PMC_CPU0&lt;br&gt;10: GPIO0_0&lt;br&gt;11: CI_DQ3&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x044"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_18" description="a multiplexing control register for the PMC_CORE0 pin." value="0x00000000" startoffset="0x048">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_18_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_18_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="9" value="0x0" property="-"/>
				<Member name="ioctrl_18_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_18" description="PMC_CORE0 pin multiplexing control&lt;br&gt;00: PMC_CORE0&lt;br&gt;01: I2C5_SDA&lt;br&gt;10: GPIO0_1&lt;br&gt;11: CI_DQ4" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x048"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_19" description="a multiplexing control register for the PMC_GPU0 pin." value="0x00000000" startoffset="0x04C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_19_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_19_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="9" value="0x0" property="-"/>
				<Member name="ioctrl_19_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_19" description="PMC_GPU0 pin multiplexing control&lt;br&gt;00: PMC_GPU0&lt;br&gt;01: I2C5_SCL&lt;br&gt;10: GPIO0_2&lt;br&gt;11: CI_DQ5" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x04C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_20" description="a multiplexing control register for the SFC_WP_IO2 pin." value="0x00000000" startoffset="0x050">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_20_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the SFC_WP_IO2, SPI0_SCLK, or SNF_WP_IO2 function, the value 10 is recommended for the 4-layer PCB.&lt;br&gt;The value 11 is recommended for other scenarios." range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_20_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;The value 1 is recommended." range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_20_OPD" description="Output pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="8:3" value="0x00" property="-"/>
				<Member name="ioshare_20" description="SFC_WP_IO2 pin multiplexing control&lt;br&gt;000: SFC_WP_IO2&lt;br&gt;010: SNF_WP_IO2&lt;br&gt;011: SPI0_SCLK&lt;br&gt;100: GPIO1_0&lt;br&gt;101: CI_ADR10&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x050"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_21" description="a multiplexing control register for the SFC_DOI pin." value="0x00000000" startoffset="0x054">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_21_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the SFC_DOI or SNF_DOI function, the value 10 is recommended for the 4-layer PCB.&lt;br&gt;The value 11 is recommended for other scenarios." range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_21_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_21_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_21_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_21" description="SFC_DOI pin multiplexing control&lt;br&gt;000: SFC_DOI&lt;br&gt;010: SNF_DOI&lt;br&gt;011: SPI0_SDO&lt;br&gt;100: GPIO1_1&lt;br&gt;101: CI_IORDN&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x054"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_22" description="a multiplexing control register for the SFC_CS1N pin." value="0x00000000" startoffset="0x058">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_22_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_22_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="9" value="0x0" property="-"/>
				<Member name="ioctrl_22_OPU" description="Output pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_22" description="SFC_CS1N pin multiplexing control&lt;br&gt;000: SFC_CS1N&lt;br&gt;001: SATA1_PWREN&lt;br&gt;010: SNF_CS1N&lt;br&gt;011: SPI0_SDI&lt;br&gt;100: GPIO1_2&lt;br&gt;101: CI_OEN&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x058"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_23" description="a multiplexing control register for the SFC_HOLD_IO3 pin." value="0x00000000" startoffset="0x05C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_23_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the SFC_HOLD_IO3 or SNF_HOLD_IO3 function, the value 10 is recommended for the 4-layer PCB.&lt;br&gt;The value 11 is recommended for other scenarios." range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_23_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="9" value="0x0" property="-"/>
				<Member name="ioctrl_23_OPU" description="Output pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_23" description="SFC_HOLD_IO3 pin multiplexing control&lt;br&gt;000: SFC_HOLD_IO3&lt;br&gt;001: SATA1_LED_N&lt;br&gt;010: SNF_HOLD_IO3&lt;br&gt;011: SPI0_CSN0&lt;br&gt;100: GPIO1_3&lt;br&gt;101: CI_ADR11&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x05C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_24" description="a multiplexing control register for the SFC_CLK pin." value="0x00000000" startoffset="0x060">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_24_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the SFC_CLK or SNF_CLK function, the value 01 is recommended for the 4-layer PCB, and the value 10 is recommended for the 2-layer PCB.&lt;br&gt;The value 11 is recommended for other scenarios." range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_24_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_24_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_24_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_24" description="SFC_CLK pin multiplexing control&lt;br&gt;000: SFC_CLK&lt;br&gt;001: SATA0_PWREN&lt;br&gt;010: SNF_CLK&lt;br&gt;011: SPI0_CSN1&lt;br&gt;100: GPIO1_4&lt;br&gt;101: CI_IOWRN&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x060"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_25" description="a multiplexing control register for the SFC_DIO pin." value="0x00000000" startoffset="0x064">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_25_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the SFC_DIO or SNF_DIO function, the value 10 is recommended for the 4-layer PCB.&lt;br&gt;The value 11 is recommended for other scenarios." range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_25_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_25_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_25_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_25" description="SFC_DIO pin multiplexing control&lt;br&gt;000: SFC_DIO&lt;br&gt;001: SATA0_LED_N&lt;br&gt;010: SNF_DIO&lt;br&gt;011: SLIC0_RST&lt;br&gt;100: GPIO1_5&lt;br&gt;101: CI_ADR9&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x064"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_26" description="a multiplexing control register for the SIM0_DET pin." value="0x00000000" startoffset="0x068">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_26_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_26_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_26_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_26_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_26" description="SIM0_DET pin multiplexing control&lt;br&gt;000: GPIO0_3&lt;br&gt;001: SIM0_DET&lt;br&gt;010: SATA1_PWREN&lt;br&gt;100: CI_ADR8&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x068"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_27" description="a multiplexing control register for the SIM0_DATA pin." value="0x00000000" startoffset="0x06C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_27_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the SIM0_DATA function and the OD mode is used:&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;The value 10 is recommended for the 2-layer PCB.&lt;br&gt;The value 11 is recommended for other scenarios." range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_27_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_27_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_27_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_27" description="SIM0_DATA pin multiplexing control&lt;br&gt;000: GPIO0_4&lt;br&gt;001: SIM0_DATA&lt;br&gt;010: SATA1_LED_N&lt;br&gt;011: I2C4_SDA&lt;br&gt;100: CI_ADR13&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x06C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_28" description="a multiplexing control register for the SIM0_RST pin." value="0x00000000" startoffset="0x070">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_28_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_28_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_28_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_28_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_28" description="SIM0_RST pin multiplexing control&lt;br&gt;000: GPIO0_5&lt;br&gt;001: SIM0_RST&lt;br&gt;010: SATA0_PWREN&lt;br&gt;011: I2C4_SCL&lt;br&gt;100: CI_ADR14&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x070"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_29" description="a multiplexing control register for the SIM0_CLK pin." value="0x00000000" startoffset="0x074">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_29_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the SIM0_CLK function:&lt;br&gt;In OD mode:&lt;br&gt;The value 01 is recommended for the 4-layer PCB.&lt;br&gt;The value 10 is recommended for the 2-layer PCB.&lt;br&gt;In CMOS mode:&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;The value 11 is recommended for other scenarios." range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_29_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_29_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_29_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_29" description="SIM0_CLK pin multiplexing control&lt;br&gt;000: GPIO0_6&lt;br&gt;001: SIM0_CLK&lt;br&gt;010: SATA0_LED_N&lt;br&gt;100: CI_WEN&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x074"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_30" description="a multiplexing control register for the SIM0_PWREN pin." value="0x00000000" startoffset="0x078">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_30_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_30_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_30_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_30_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_30" description="SIM0_PWREN pin multiplexing control&lt;br&gt;000: GPIO0_7&lt;br&gt;001: SIM0_PWREN&lt;br&gt;100: CI_ADR12&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x078"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_31" description="a multiplexing control register for the PMC_GPU1 pin." value="0x00000000" startoffset="0x07C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_31_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_31_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_31_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_31_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_31" description="PMC_GPU1 pin multiplexing control&lt;br&gt;000: PMC_GPU1&lt;br&gt;100: GPIO3_7&lt;br&gt;110: CI_ADR7&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x07C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_32" description="a multiplexing control register for the RGMII2_MDIO pin." value="0x00000000" startoffset="0x080">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_32_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_32_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_32_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_32_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_32" description="RGMII2_MDIO pin multiplexing control&lt;br&gt;000: PMC_CORE1&lt;br&gt;001: RGMII2_MDIO&lt;br&gt;010: RMII2_RST&lt;br&gt;011: I2C5_SDA&lt;br&gt;100: GPIO4_0&lt;br&gt;101: TSI11_D7&lt;br&gt;110: CI_ADR6&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x080"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_33" description="a multiplexing control register for the RGMII2_MDCK pin." value="0x00000000" startoffset="0x084">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_33_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the RMII2_TXD1 function:&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the RGMII2_MDCK function:&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;If two PHYs are connected:&lt;br&gt;The value 01 is recommended for the 4-layer PCB.&lt;br&gt;The value 10 is recommended for the 2-layer PCB." range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_33_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_33_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_33_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_33" description="RGMII2_MDCK pin multiplexing control&lt;br&gt;000: PMC_CPU1&lt;br&gt;001: RGMII2_MDCK&lt;br&gt;010: RMII2_TXD1&lt;br&gt;011: I2C5_SCL&lt;br&gt;100: GPIO4_1&lt;br&gt;101: TSI11_CLK&lt;br&gt;110: CI_ADR5&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x084"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_34" description="a multiplexing control register for the RGMII2_RST pin." value="0x00000000" startoffset="0x088">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_34_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the RMII2_TXD0 function:&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;The value 11 is recommended for the 2-layer PCB." range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_34_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_34_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_34_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_34" description="RGMII2_RST pin multiplexing control&lt;br&gt;000: GPIO4_2&lt;br&gt;001: RGMII2_RST&lt;br&gt;010: RMII2_TXD0&lt;br&gt;101: TSI11_SYNC&lt;br&gt;110: CI_ADR4&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x088"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_35" description="a multiplexing control register for the RGMII2_TXEN pin." value="0x00000000" startoffset="0x08C">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_35_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the RGMII2_TXEN function:&lt;br&gt;The value 001 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the RMII2_TXEN function:&lt;br&gt;The value 101 is recommended for the 4-layer PCB.&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_35_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_35_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_35_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_35" description="RGMII2_TXEN pin multiplexing control&lt;br&gt;000: GPIO4_3&lt;br&gt;001: RGMII2_TXEN&lt;br&gt;010: RMII2_TXEN&lt;br&gt;101: TSI11_VALID&lt;br&gt;110: CI_ADR3&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x08C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_36" description="a multiplexing control register for the RGMII2_TXD3 pin." value="0x00000000" startoffset="0x090">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_36_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the RGMII2_TXD3 function:&lt;br&gt;The value 001 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_36_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_36_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_36_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_36" description="RGMII2_TXD3 pin multiplexing control&lt;br&gt;000: GPIO4_4&lt;br&gt;001: RGMII2_TXD3&lt;br&gt;010: RMII2_RXDV&lt;br&gt;101: TSI10_SYNC&lt;br&gt;110: CI_ADR2&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x090"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_37" description="a multiplexing control register for the RGMII2_TXD2 pin." value="0x00000000" startoffset="0x094">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_37_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the RGMII2_TXD2 function:&lt;br&gt;The value 001 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_37_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_37_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_37_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_37" description="RGMII2_TXD2 pin multiplexing control&lt;br&gt;000: GPIO4_5&lt;br&gt;001: RGMII2_TXD2&lt;br&gt;010: RMII2_RXD0&lt;br&gt;100: CI_CD0N&lt;br&gt;101: TSI10_D7&lt;br&gt;110: TSI1_D3&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x094"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_38" description="a multiplexing control register for the RGMII2_TXD1 pin." value="0x00000000" startoffset="0x098">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_38_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the RGMII2_TXD1 function:&lt;br&gt;The value 001 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_38_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_38_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_38_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_38" description="RGMII2_TXD1 pin multiplexing control&lt;br&gt;000: GPIO4_6&lt;br&gt;001: RGMII2_TXD1&lt;br&gt;010: RMII2_RXD1&lt;br&gt;101: TSI10_CLK&lt;br&gt;110: TSI1_D4&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x098"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_39" description="a multiplexing control register for the RGMII2_TXD0 pin." value="0x00000000" startoffset="0x09C">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_39_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the RMII2_MDCK function:&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;If two PHYs are connected:&lt;br&gt;The value 100 is recommended for the 4-layer PCB.&lt;br&gt;The value 101 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the RGMII2_TXD0 function:&lt;br&gt;The value 001 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_39_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_39_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_39_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_39" description="RGMII2_TXD0 pin multiplexing control&lt;br&gt;000: GPIO4_7&lt;br&gt;001: RGMII2_TXD0&lt;br&gt;010: RMII2_MDCK&lt;br&gt;100: TSI4_D7&lt;br&gt;101: TSI10_VALID&lt;br&gt;110: TSI1_D5&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x09C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_40" description="a multiplexing control register for the RGMII2_TXCK_N pin." value="0x00000000" startoffset="0x0A0">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_40_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the RGMII2_TXCK_N function:&lt;br&gt;The value 000 is recommended for the 4-layer PCB.&lt;br&gt;The value 000 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the RGMII2_REFCLK function:&lt;br&gt;The value 101 is recommended for the 4-layer PCB.&lt;br&gt;The value 101 is recommended for the 2-layer PCB." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_40_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_40_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_40_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_40" description="RGMII2_TXCK_N pin multiplexing control&lt;br&gt;000: GPIO6_0&lt;br&gt;001: RGMII2_TXCK_N&lt;br&gt;010: RMII2_REFCLK&lt;br&gt;100: TSI4_D6&lt;br&gt;101: TSI9_SYNC&lt;br&gt;110: TSI1_D6&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0A0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_41" description="a multiplexing control register for the RGMII2_TXCK pin." value="0x00000000" startoffset="0x0A4">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_41_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the RGMII2_TXCK function:&lt;br&gt;The value 000 is recommended for the 4-layer PCB.&lt;br&gt;The value 000 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the RGMII2_REFCLK_N function:&lt;br&gt;The value 101 is recommended for the 4-layer PCB.&lt;br&gt;The value 101 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_41_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_41_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_41_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_41" description="RGMII2_TXCK pin multiplexing control&lt;br&gt;000: GPIO6_1&lt;br&gt;001: RGMII2_TXCK&lt;br&gt;010: RMII2_REFCLK_N&lt;br&gt;100: TSI4_CLK&lt;br&gt;101: TSI9_D7&lt;br&gt;110: TSI1_D7&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0A4"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_42" description="a multiplexing control register for the RGMII2_RXCK pin." value="0x00000000" startoffset="0x0A8">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_42_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA" range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_42_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_42_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_42_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_42" description="RGMII2_RXCK pin multiplexing control&lt;br&gt;000: GPIO6_2&lt;br&gt;001: RGMII2_RXCK&lt;br&gt;010: RMII2_MDIO&lt;br&gt;100: I2C2_SCL&lt;br&gt;101: TSI9_CLK&lt;br&gt;110: TSI1_CLK&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0A8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_43" description="a multiplexing control register for the RGMII2_RXD3 pin." value="0x00000000" startoffset="0x0AC">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_43_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the SPI0_SCLK function, the value 10 is recommended for the 4-layer PCB." range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_43_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_43_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_43_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_43" description="RGMII2_RXD3 pin multiplexing control&lt;br&gt;000: GPIO6_3&lt;br&gt;001: RGMII2_RXD3&lt;br&gt;010: UART2_RTSN&lt;br&gt;011: SPI0_SCLK&lt;br&gt;100: I2C2_SDA&lt;br&gt;101: TSI9_VALID&lt;br&gt;110: TSI1_VALID&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0AC"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_44" description="a multiplexing control register for the RGMII2_RXD2 pin." value="0x00000000" startoffset="0x0B0">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_44_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_44_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_44_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_44_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_44" description="RGMII2_RXD2 pin multiplexing control&lt;br&gt;000: GPIO6_4&lt;br&gt;001: RGMII2_RXD2&lt;br&gt;010: UART2_TXD&lt;br&gt;011: SPI0_SDO&lt;br&gt;101: TSI8_SYNC&lt;br&gt;110: TSI1_SYNC&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0B0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_45" description="a multiplexing control register for the RGMII2_RXD1 pin." value="0x00000000" startoffset="0x0B4">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_45_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_45_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_45_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_45_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_45" description="RGMII2_RXD1 pin multiplexing control&lt;br&gt;000: GPIO6_5&lt;br&gt;001: RGMII2_RXD1&lt;br&gt;010: UART2_RXD&lt;br&gt;011: SPI0_SDI&lt;br&gt;100: TSI3_D7&lt;br&gt;101: TSI8_D7&lt;br&gt;110: TSI1_D0&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0B4"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_46" description="a multiplexing control register for the RGMII2_RXD0 pin." value="0x00000000" startoffset="0x0B8">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_46_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_46_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_46_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_46_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_46" description="RGMII2_RXD0 pin multiplexing control&lt;br&gt;000: GPIO6_6&lt;br&gt;001: RGMII2_RXD0&lt;br&gt;010: UART2_CTSN&lt;br&gt;011: SPI0_CSN0&lt;br&gt;100: TSI3_D6&lt;br&gt;101: TSI8_CLK&lt;br&gt;110: TSI1_D1&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0B8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_47" description="a multiplexing control register for the RGMII2_RXDV pin." value="0x00000000" startoffset="0x0BC">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_47_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_47_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_47_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_47_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_47" description="RGMII2_RXDV pin multiplexing control&lt;br&gt;000: GPIO6_7&lt;br&gt;001: RGMII2_RXDV&lt;br&gt;010: I2C4_SCL&lt;br&gt;011: SLIC0_RST&lt;br&gt;100: TSI3_CLK&lt;br&gt;101: TSI8_VALID&lt;br&gt;110: TSI1_D2&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0BC"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_48" description="a multiplexing control register for the TSI1_VALID pin." value="0x00000000" startoffset="0x0C0">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_48_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_48_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_48_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_48_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_48" description="TSI1_VALID pin multiplexing control&lt;br&gt;000: GPIO7_0&lt;br&gt;001: TSI1_VALID&lt;br&gt;010: I2C4_SDA&lt;br&gt;011: DEM1_RST&lt;br&gt;101: TSO0_SYNC&lt;br&gt;110: TSI7_CLK&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0C0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_49" description="a multiplexing control register for the TSI1_SYNC pin." value="0x00000000" startoffset="0x0C4">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_49_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the TSO0_D0 function, the value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the I2S0_MCLK function:&lt;br&gt;For the 3.3 V I/O voltage:&lt;br&gt;The value 01 is recommended for the 4-layer PCB.&lt;br&gt;The value 10 is recommended for the 2-layer PCB.&lt;br&gt;For the 1.8 V I/O voltage:&lt;br&gt;The value 00 is recommended for the 4-layer PCB.&lt;br&gt;The value 01 is recommended for the 2-layer PCB.&lt;br&gt;The value 11 is recommended for other scenarios." range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_49_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_49_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_49_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_49" description="TSI1_SYNC pin multiplexing control&lt;br&gt;000: GPIO7_1&lt;br&gt;001: TSI1_SYNC&lt;br&gt;010: I2S0_MCLK&lt;br&gt;011: TSI4_D7&lt;br&gt;100: TSI4_SYNC&lt;br&gt;101: TSO0_D0&lt;br&gt;110: TSI7_VALID&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0C4"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_50" description="a multiplexing control register for the TSI1_D7 pin." value="0x00000000" startoffset="0x0C8">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_50_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the TSO0_D1 function, the value 10 is recommended for the 4-layer PCB." range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_50_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_50_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_50_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_50" description="TSI1_D7 pin multiplexing control&lt;br&gt;000: GPIO7_2&lt;br&gt;001: TSI1_D7&lt;br&gt;010: I2S0_WS&lt;br&gt;011: TSI4_D6&lt;br&gt;100: TSI4_D7&lt;br&gt;101: TSO0_D1&lt;br&gt;110: TSI7_D7&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0C8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_51" description="a multiplexing control register for the TSI1_D6 pin." value="0x00000000" startoffset="0x0CC">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_51_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the TSO0_D2 function, the value 10 is recommended for the 4-layer PCB." range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_51_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_51_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_51_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_51" description="TSI1_D6 pin multiplexing control&lt;br&gt;000: GPIO7_3&lt;br&gt;001: TSI1_D6&lt;br&gt;010: I2S0_DOUT&lt;br&gt;011: TSI4_CLK&lt;br&gt;101: TSO0_D2&lt;br&gt;110: TSI6_VALID&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0CC"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_52" description="a multiplexing control register for the TSI1_CLK pin." value="0x00000000" startoffset="0x0D0">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_52_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the TSO0_D3 function, the value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the I2S0_BCLK function:&lt;br&gt;For the 3.3 V I/O voltage:&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;For the 1.8 V I/O voltage:&lt;br&gt;The value 01 is recommended for the 4-layer PCB.&lt;br&gt;The value 10 is recommended for the 2-layer PCB.&lt;br&gt;The value 11 is recommended for other scenarios." range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_52_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_52_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_52_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_52" description="TSI1_CLK pin multiplexing control&lt;br&gt;000: GPIO7_4&lt;br&gt;001: TSI1_CLK&lt;br&gt;010: I2S0_BCLK&lt;br&gt;011: TSI4_VALID&lt;br&gt;101: TSO0_D3&lt;br&gt;110: TSI6_D7&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0D0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_53" description="a multiplexing control register for the I2C2_SCL pin." value="0x00000000" startoffset="0x0D4">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_53_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_53_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_53_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_53_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_53" description="I2C2_SCL pin multiplexing control&lt;br&gt;000: GPIO7_5&lt;br&gt;001: I2C2_SCL&lt;br&gt;010: I2S0_DIN&lt;br&gt;101: CI_CE0N&lt;br&gt;110: TSI6_CLK&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0D4"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_54" description="a multiplexing control register for the I2C2_SDA pin." value="0x00000000" startoffset="0x0D8">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_54_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_54_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_54_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_54_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_54" description="I2C2_SDA pin multiplexing control&lt;br&gt;000: GPIO7_6&lt;br&gt;001: I2C2_SDA&lt;br&gt;010: SDIO1_CWPR&lt;br&gt;101: CI_ADR1&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0D8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_55" description="a multiplexing control register for the TSI1_D5 pin." value="0x00000000" startoffset="0x0DC">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_55_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA0 function, the value 110 is recommended for the 4-layer PCB.&lt;br&gt;If the SDIO 3.0 component is connected, and the SDIO1_CLK frequency is 200 MHz on a single edge:&lt;br&gt;The value 010 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_55_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_55_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_55_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_55" description="TSI1_D5 pin multiplexing control&lt;br&gt;000: GPIO7_7&lt;br&gt;001: TSI1_D5&lt;br&gt;010: SDIO1_CDATA1&lt;br&gt;011: DEM1_RST&lt;br&gt;101: TSO0_VALID&lt;br&gt;110: I2C2_SCL&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0DC"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_56" description="a multiplexing control register for the TSI1_D4 pin." value="0x00000000" startoffset="0x0E0">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_56_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the TSO0_D0 function, the value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA0 function, the value 110 is recommended for the 4-layer PCB.&lt;br&gt;If the SDIO 3.0 component is connected, and the SDIO1_CLK frequency is 200 MHz on a single edge:&lt;br&gt;The value 010 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_56_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA0 function, the SDIO 3.0 component is connected, and the SDIO1_CLK frequency is 200 MHz on a single edge, the value 0 is recommended.&lt;br&gt;The value 1 is recommended for other scenarios." range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_56_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_56_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_56" description="TSI1_D4 pin multiplexing control&lt;br&gt;000: GPIO8_0&lt;br&gt;001: TSI1_D4&lt;br&gt;010: SDIO1_CDATA0&lt;br&gt;011: TSI3_D7&lt;br&gt;100: TSI3_SYNC&lt;br&gt;101: TSO0_D4&lt;br&gt;110: TSI5_CLK&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0E0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_57" description="a multiplexing control register for the TSI1_D3 pin." value="0x00000000" startoffset="0x0E4">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="-"/>
				<Member name="ioctrl_57_DS" description="Drive capability&lt;br&gt;3.3 V I/O voltage&lt;br&gt;0000: 36 mA&lt;br&gt;0001: 34 mA&lt;br&gt;0010: 32 mA&lt;br&gt;0011: 30 mA&lt;br&gt;0100: 26 mA&lt;br&gt;0101: 24 mA&lt;br&gt;0110: 22 mA&lt;br&gt;0111: 20 mA&lt;br&gt;1000: 18 mA&lt;br&gt;1001: 16 mA&lt;br&gt;1010: 14 mA&lt;br&gt;1011: 12 mA&lt;br&gt;1100: 10 mA&lt;br&gt;1101: 8 mA&lt;br&gt;1110: 6 mA&lt;br&gt;1111: 4 mA&lt;br&gt;1.8 V I/O voltage&lt;br&gt;0000: 18 mA&lt;br&gt;0001: 17 mA&lt;br&gt;0010: 16 mA&lt;br&gt;0011: 15 mA&lt;br&gt;0100: 13 mA&lt;br&gt;0101: 12 mA&lt;br&gt;0110: 11 mA&lt;br&gt;0111: 10 mA&lt;br&gt;1000: 9 mA&lt;br&gt;1001: 8 mA&lt;br&gt;1010: 7 mA&lt;br&gt;1011: 6 mA&lt;br&gt;1100: 4 mA&lt;br&gt;1101: 3 mA&lt;br&gt;1110: 2 mA&lt;br&gt;1111: 1 mA&lt;br&gt;When this pin is multiplexed as the TSO0_D5 function, the value 1110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CCLK_OUT function:&lt;br&gt;The value 1011 is recommended for the 4-layer PCB.&lt;br&gt;The value 1100 is recommended for the 2-layer PCB.&lt;br&gt;If the SDIO 3.0 component is connected, and the SDIO1_CLK frequency is 200 MHz on a single edge:&lt;br&gt;The value 0000 is recommended for the 4-layer PCB.&lt;br&gt;The value 0001 is recommended for the 2-layer PCB." range="14:11" value="0x0" property="RW"/>
				<Member name="ioctrl_57_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO1_CCLK_OUT function, the SDIO 3.0 component is connected, and the SDIO1_CLK frequency is 200 MHz on a single edge, the value 0 is recommended.&lt;br&gt;The value 1 is recommended for other scenarios." range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_57_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_57_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_57" description="TSI1_D3 pin multiplexing control&lt;br&gt;000: GPIO8_1&lt;br&gt;001: TSI1_D3&lt;br&gt;010: SDIO1_CCLK_OUT&lt;br&gt;011: TSI3_D6&lt;br&gt;100: TSI3_D7&lt;br&gt;101: TSO0_D5&lt;br&gt;110: TSI5_VALID&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0E4"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_58" description="a multiplexing control register for the TSI1_D2 pin." value="0x00000000" startoffset="0x0E8">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_58_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the TSO0_CLK function:&lt;br&gt;For the 4-layer PCB:&lt;br&gt;The value 100 is recommended when it works as the serial TS clock.&lt;br&gt;The value 101 is recommended when it works as the parallel TS clock.&lt;br&gt;For the 2-layer PCB:&lt;br&gt;The value 101 is recommended when it works as the serial TS clock.&lt;br&gt;The value 110 is recommended when it works as the parallel TS clock.&lt;br&gt;When this pin is multiplexed as the SDIO1_CCMD function, the value 110 is recommended for the 4-layer PCB.&lt;br&gt;If the SDIO 3.0 component is connected, and the SDIO1_CLK frequency is 200 MHz on a single edge:&lt;br&gt;The value 010 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_58_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_58_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_58_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_58" description="TSI1_D2 pin multiplexing control&lt;br&gt;000: GPIO8_2&lt;br&gt;001: TSI1_D2&lt;br&gt;010: SDIO1_CCMD&lt;br&gt;011: TSI3_CLK&lt;br&gt;101: TSO0_CLK&lt;br&gt;110: TSI5_D7&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0E8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_59" description="a multiplexing control register for the TSI1_D1 pin." value="0x00000000" startoffset="0x0EC">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_59_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the TSO0_D6 function, the value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA3 function, the value 110 is recommended for the 4-layer PCB.&lt;br&gt;If the SDIO 3.0 component is connected, and the SDIO1_CLK frequency is 200 MHz on a single edge:&lt;br&gt;The value 010 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_59_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_59_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_59_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_59" description="TSI1_D1 pin multiplexing control&lt;br&gt;000: GPIO8_3&lt;br&gt;001: TSI1_D1&lt;br&gt;010: SDIO1_CDATA3&lt;br&gt;011: TSI3_VALID&lt;br&gt;100: TSI7_D7&lt;br&gt;101: TSO0_D6&lt;br&gt;110: TSI4_VALID&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0EC"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_60" description="a multiplexing control register for the TSI1_D0 pin." value="0x00000000" startoffset="0x0F0">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_60_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the TSO0_D7 function, the value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA2 function, the value 110 is recommended for the 4-layer PCB.&lt;br&gt;If the SDIO 3.0 component is connected, and the SDIO1_CLK frequency is 200 MHz on a single edge:&lt;br&gt;The value 010 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_60_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_60_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_60_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_60" description="TSI1_D0 pin multiplexing control&lt;br&gt;000: GPIO8_4&lt;br&gt;001: TSI1_D0&lt;br&gt;010: SDIO1_CDATA2&lt;br&gt;011: I2C3_SCL&lt;br&gt;100: TSI7_CLK&lt;br&gt;101: TSO0_D7&lt;br&gt;110: TSI4_D7&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0F0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_61" description="a multiplexing control register for the DEM1_RST pin." value="0x00000000" startoffset="0x0F4">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_61_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_61_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_61_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_61_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_61" description="DEM1_RST pin multiplexing control&lt;br&gt;000: GPIO8_5&lt;br&gt;001: DEM1_RST&lt;br&gt;010: SDIO1_CARD_DETECT&lt;br&gt;011: I2C3_SDA&lt;br&gt;100: TSI6_CLK&lt;br&gt;101: CI_ADR0&lt;br&gt;110: TSI4_CLK&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0F4"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_62" description="a multiplexing control register for the QAM_AGC pin." value="0x00000000" startoffset="0x0F8">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_62_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_62_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_62_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_62_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_62" description="QAM_AGC pin multiplexing control&lt;br&gt;00: GPIO8_6&lt;br&gt;01: QAM_AGC&lt;br&gt;10: SDIO1_CARD_POWER_EN&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0F8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_63" description="a multiplexing control register for the TSI0_VALID pin." value="0x00000000" startoffset="0x0FC">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_63_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_63_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_63_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_63_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_63" description="TSI0_VALID pin multiplexing control&lt;br&gt;000: GPIO8_7&lt;br&gt;001: TSI0_VALID&lt;br&gt;010: DEM0_RST&lt;br&gt;100: TSI3_CLK&lt;br&gt;101: TSI6_D7&lt;br&gt;110: I2C0_SCL&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0FC"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_64" description="a multiplexing control register for the TSI0_SYNC pin." value="0x00000000" startoffset="0x100">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_64_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_64_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_64_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_64_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_64" description="TSI0_SYNC pin multiplexing control&lt;br&gt;000: GPIO9_0&lt;br&gt;001: TSI0_SYNC&lt;br&gt;010: TSI1_D7&lt;br&gt;011: TSI1_SYNC&lt;br&gt;100: TSI3_VALID&lt;br&gt;101: TSI5_D7&lt;br&gt;110: I2C0_SDA&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x100"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_65" description="a multiplexing control register for the TSI0_D7 pin." value="0x00000000" startoffset="0x104">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_65_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_65_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_65_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_65_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_65" description="TSI0_D7 pin multiplexing control&lt;br&gt;000: GPIO9_1&lt;br&gt;001: TSI0_D7&lt;br&gt;010: TSI1_D6&lt;br&gt;011: TSI1_D7&lt;br&gt;100: TSI3_D7&lt;br&gt;101: TSI5_CLK&lt;br&gt;110: QAM_AGC&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x104"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_66" description="a multiplexing control register for the TSI0_D6 pin." value="0x00000000" startoffset="0x108">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_66_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_66_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_66_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_66_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_66" description="TSI0_D6 pin multiplexing control&lt;br&gt;000: GPIO9_2&lt;br&gt;001: TSI0_D6&lt;br&gt;010: TSI1_CLK&lt;br&gt;100: TSI2_VALID&lt;br&gt;101: TSI4_CLK&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x108"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_67" description="a multiplexing control register for the TSI0_CLK pin." value="0x00000000" startoffset="0x10C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_67_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_67_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_67_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_67_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_67" description="TSI0_CLK pin multiplexing control&lt;br&gt;000: GPIO9_3&lt;br&gt;001: TSI0_CLK&lt;br&gt;010: TSI1_VALID&lt;br&gt;100: TSI2_D7&lt;br&gt;101: TSI4_D7&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x10C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_68" description="a multiplexing control register for the I2C1_SCL pin." value="0x00000000" startoffset="0x110">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_68_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_68_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_68_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_68_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_68" description="I2C1_SCL pin multiplexing control&lt;br&gt;000: GPIO9_4&lt;br&gt;001: I2C1_SCL&lt;br&gt;010: CI_DQ0&lt;br&gt;100: TSI2_CLK&lt;br&gt;101: TSI3_D7&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x110"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_69" description="a multiplexing control register for the I2C1_SDA pin." value="0x00000000" startoffset="0x114">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_69_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_69_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_69_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_69_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_69" description="I2C1_SDA pin multiplexing control&lt;br&gt;000: GPIO9_5&lt;br&gt;001: I2C1_SDA&lt;br&gt;010: CI_DQ1&lt;br&gt;101: TSI3_CLK&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x114"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_70" description="a multiplexing control register for the TSI0_D5 pin." value="0x00000000" startoffset="0x118">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_70_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_70_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_70_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_70_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_70" description="TSI0_D5 pin multiplexing control&lt;br&gt;000: GPIO9_6&lt;br&gt;001: TSI0_D5&lt;br&gt;010: DEM0_RST&lt;br&gt;100: I2C1_SCL&lt;br&gt;101: TSI2_CLK&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x118"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_71" description="a multiplexing control register for the JTAG_TDO pin." value="0x00000000" startoffset="0x11C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_71_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_71_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_71_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_71_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_71" description="JTAG_TDO pin multiplexing control&lt;br&gt;000: JTAG_TDO&lt;br&gt;001: TSI0_D4&lt;br&gt;010: TSI0_D7&lt;br&gt;011: TSI0_SYNC&lt;br&gt;100: TSI1_CLK&lt;br&gt;101: TSI2_D7&lt;br&gt;110: GPIO9_7&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x11C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_72" description="a multiplexing control register for the JTAG_TCK pin." value="0x00000000" startoffset="0x120">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_72_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_72_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_72_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_72_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_72" description="JTAG_TCK pin multiplexing control&lt;br&gt;000: JTAG_TCK&lt;br&gt;001: TSI0_D3&lt;br&gt;010: TSI0_D6&lt;br&gt;011: TSI0_D7&lt;br&gt;100: TSI1_VALID&lt;br&gt;101: TSI1_D7&lt;br&gt;110: GPIO10_0&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x120"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_73" description="a multiplexing control register for the JTAG_TMS pin." value="0x00000000" startoffset="0x124">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_73_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_73_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_73_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_73_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_73" description="JTAG_TMS pin multiplexing control&lt;br&gt;000: JTAG_TMS&lt;br&gt;001: TSI0_D2&lt;br&gt;010: TSI0_CLK&lt;br&gt;100: TSI1_D7&lt;br&gt;101: TSI1_CLK&lt;br&gt;110: GPIO10_1&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x124"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_74" description="a multiplexing control register for the JTAG_TDI pin." value="0x00000000" startoffset="0x128">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_74_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_74_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_74_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_74_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_74" description="JTAG_TDI pin multiplexing control&lt;br&gt;000: JTAG_TDI&lt;br&gt;001: TSI0_D1&lt;br&gt;010: TSI0_VALID&lt;br&gt;100: TSI0_VALID&lt;br&gt;101: TSI0_CLK&lt;br&gt;110: GPIO10_2&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x128"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_75" description="a multiplexing control register for the JTAG_TRSTN pin." value="0x00000000" startoffset="0x12C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_75_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_75_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_75_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_75_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_75" description="JTAG_TRSTN pin multiplexing control&lt;br&gt;000: JTAG_TRSTN&lt;br&gt;001: TSI0_D0&lt;br&gt;010: I2C0_SCL&lt;br&gt;100: TSI0_D7&lt;br&gt;101: TSI0_D7&lt;br&gt;110: GPIO10_3&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x12C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_76" description="a multiplexing control register for the DEM0_RST pin." value="0x00000000" startoffset="0x130">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_76_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_76_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_76_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_76_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_76" description="DEM0_RST pin multiplexing control&lt;br&gt;000: GPIO10_4&lt;br&gt;001: DEM0_RST&lt;br&gt;010: I2C0_SDA&lt;br&gt;011: CI_DQ2&lt;br&gt;100: TSI0_CLK&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x130"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_77" description="a multiplexing control register for the MUTE_CTRL pin." value="0x00000000" startoffset="0x134">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_77_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_77_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_77_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_77_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_77" description="MUTE_CTRL pin multiplexing control&lt;br&gt;00: GPIO11_1&lt;br&gt;01: MUTE_CTRL&lt;br&gt;10: MHL_CD_SENSE&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x134"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_78" description="a multiplexing control register for the SPDIF_OUT pin." value="0x00000000" startoffset="0x138">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_78_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_78_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_78_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_78_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="-"/>
				<Member name="ioshare_78" description="SPDIF_OUT pin multiplexing control&lt;br&gt;0: GPIO11_2&lt;br&gt;1: SPDIF_OUT" range="0" value="0x0" property="RW"/>
				<Register offset="0x138"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_79" description="a multiplexing control register for the HDMITX_HOTPLUG pin." value="0x00000000" startoffset="0x13C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_79_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_79_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_79_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_79_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="-"/>
				<Member name="ioshare_79" description="HDMITX_HOTPLUG pin multiplexing control&lt;br&gt;0: GPIO10_5&lt;br&gt;1: HDMITX_HOTPLUG" range="0" value="0x0" property="RW"/>
				<Register offset="0x13C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_80" description="a multiplexing control register for the HDMITX_SDA pin." value="0x00000000" startoffset="0x140">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_80_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_80_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_80_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_80_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="-"/>
				<Member name="ioshare_80" description="HDMITX_SDA pin multiplexing control&lt;br&gt;0: GPIO10_6&lt;br&gt;1: HDMITX_SDA" range="0" value="0x0" property="RW"/>
				<Register offset="0x140"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_81" description="a multiplexing control register for the HDMITX_SCL pin." value="0x00000000" startoffset="0x144">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_81_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_81_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_81_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_81_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="-"/>
				<Member name="ioshare_81" description="HDMITX_SCL pin multiplexing control&lt;br&gt;0: GPIO10_7&lt;br&gt;1: HDMITX_SCL" range="0" value="0x0" property="RW"/>
				<Register offset="0x144"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_82" description="a multiplexing control register for the HDMITX_CEC pin." value="0x00000000" startoffset="0x148">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_82_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_82_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_82_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_82_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="-"/>
				<Member name="ioshare_82" description="HDMITX_CEC pin multiplexing control&lt;br&gt;0: GPIO11_0&lt;br&gt;1: HDMITX_CEC" range="0" value="0x0" property="RW"/>
				<Register offset="0x148"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_83" description="a multiplexing control register for the HDMIRX_HOTPLG pin." value="0x00000000" startoffset="0x14C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_83_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_83_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_83_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_83_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_83" description="HDMIRX_HOTPLG pin multiplexing control&lt;br&gt;001: HDMIRX_HOTPLG&lt;br&gt;011: GPIO11_3&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x14C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_84" description="a multiplexing control register for the HDMIRX_CONNECTED pin." value="0x00000000" startoffset="0x150">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_84_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_84_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_84_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_84_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_84" description="HDMIRX_CONNECTED pin multiplexing control&lt;br&gt;001: HDMIRX_CONNECTED&lt;br&gt;011: GPIO11_4&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x150"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_85" description="a multiplexing control register for the HDMIRX_SDA pin." value="0x00000000" startoffset="0x154">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_85_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_85_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_85_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_85_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_85" description="HDMIRX_SDA pin multiplexing control&lt;br&gt;001: HDMIRX_SDA&lt;br&gt;011: GPIO11_5&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x154"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_86" description="a multiplexing control register for the HDMIRX_SCL pin." value="0x00000000" startoffset="0x158">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_86_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_86_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_86_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_86_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_86" description="HDMIRX_SCL pin multiplexing control&lt;br&gt;001: HDMIRX_SCL&lt;br&gt;011: GPIO11_6&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x158"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_87" description="a multiplexing control register for the HDMIRX_CEC pin." value="0x00000000" startoffset="0x15C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_87_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_87_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_87_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_87_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_87" description="HDMIRX_CEC pin multiplexing control&lt;br&gt;001: HDMIRX_CEC&lt;br&gt;011: GPIO11_7&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x15C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_88" description="a multiplexing control register for the FE_LED_ACT pin." value="0x00000000" startoffset="0x160">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_88_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_88_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_88_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_88_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_88" description="FE_LED_ACT pin multiplexing control&lt;br&gt;001: FE_LED_ACT&lt;br&gt;010: USB2_PWREN&lt;br&gt;011: GPIO12_0&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x160"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_89" description="a multiplexing control register for the FE_LED_BASE pin." value="0x00000000" startoffset="0x164">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_89_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_89_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_89_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_89_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_89" description="FE_LED_BASE pin multiplexing control&lt;br&gt;000: GPIO12_1&lt;br&gt;001: FE_LED_BASE&lt;br&gt;010: USB2_OVRCUR&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x164"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_90" description="a multiplexing control register for the RGMII1_MDIO pin." value="0x00000000" startoffset="0x168">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_90_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_90_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_90_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_90_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_90" description="RGMII1_MDIO pin multiplexing control&lt;br&gt;00: GPIO12_2&lt;br&gt;01: RGMII1_MDIO&lt;br&gt;10: RMII1_RST&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x168"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_91" description="a multiplexing control register for the RGMII1_MDCK pin." value="0x00000000" startoffset="0x16C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_91_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the RGMII1_MDCK function:&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;If two PHYs are connected:&lt;br&gt;The value 01 is recommended for the 4-layer PCB.&lt;br&gt;The value 10 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the RMII1_TXD1 function:&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 11 is recommended for other scenarios." range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_91_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_91_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_91_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_91" description="RGMII1_MDCK pin multiplexing control&lt;br&gt;00: GPIO12_3&lt;br&gt;01: RGMII1_MDCK&lt;br&gt;10: RMII1_TXD1&lt;br&gt;11: SDIO_PU_EN" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x16C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_92" description="a multiplexing control register for the RGMII1_RST pin." value="0x00000000" startoffset="0x170">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_92_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the RMII2_TXD0 function:&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 11 is recommended for other scenarios." range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_92_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_92_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_92_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_92" description="RGMII1_RST pin multiplexing control&lt;br&gt;00: GPIO12_4&lt;br&gt;01: RGMII1_RST&lt;br&gt;10: RMII1_TXD0&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x170"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_93" description="a multiplexing control register for the RGMII1_TXEN pin." value="0x00000000" startoffset="0x174">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_93_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the RGMII1_TXEN function:&lt;br&gt;The value 001 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the RMII1_TXEN function:&lt;br&gt;The value 101 is recommended for the 4-layer PCB.&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_93_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_93_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_93_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_93" description="RGMII1_TXEN pin multiplexing control&lt;br&gt;00: GPIO12_5&lt;br&gt;01: RGMII1_TXEN&lt;br&gt;10: RMII1_TXEN&lt;br&gt;11: BOOT_SEL0" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x174"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_94" description="a multiplexing control register for the RGMII1_TXD3 pin." value="0x00000000" startoffset="0x178">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_94_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the RGMII1_TXD3 function:&lt;br&gt;The value 001 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_94_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_94_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_94_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_94" description="RGMII1_TXD3 pin multiplexing control&lt;br&gt;00: GPIO12_6&lt;br&gt;01: RGMII1_TXD3&lt;br&gt;10: RMII1_RXDV&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x178"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_95" description="a multiplexing control register for the RGMII1_TXD2 pin." value="0x00000000" startoffset="0x17C">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_95_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the RGMII1_TXD2 function:&lt;br&gt;The value 001 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_95_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_95_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_95_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_95" description="RGMII1_TXD2 pin multiplexing control&lt;br&gt;00: GPIO12_7&lt;br&gt;01: RGMII1_TXD2&lt;br&gt;10: RMII1_RXD0&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x17C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_96" description="a multiplexing control register for the RGMII1_TXD1 pin." value="0x00000000" startoffset="0x180">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_96_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the RGMII2_TXD1 function:&lt;br&gt;The value 001 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_96_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_96_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_96_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_96" description="RGMII1_TXD1 pin multiplexing control&lt;br&gt;00: GPIO13_0&lt;br&gt;01: RGMII1_TXD1&lt;br&gt;10: RMII1_RXD1&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x180"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_97" description="a multiplexing control register for the RGMII1_TXD0 pin." value="0x00000000" startoffset="0x184">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_97_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the RGMII1_MDCK function:&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;If two PHYs are connected:&lt;br&gt;The value 100 is recommended for the 4-layer PCB.&lt;br&gt;The value 101 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the RGMII2_TXD0 function:&lt;br&gt;The value 001 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_97_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_97_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_97_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_97" description="RGMII1_TXD0 pin multiplexing control&lt;br&gt;00: GPIO13_1&lt;br&gt;01: RGMII1_TXD0&lt;br&gt;10: RMII1_MDCK&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x184"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_98" description="a multiplexing control register for the RGMII1_TXCK_N pin." value="0x00000000" startoffset="0x188">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_98_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the RGMII1_TXCK_N function:&lt;br&gt;The value 000 is recommended for the 4-layer PCB.&lt;br&gt;The value 000 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the RGMII1_REFCLK_N function:&lt;br&gt;The value 101 is recommended for the 4-layer PCB.&lt;br&gt;The value 101 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_98_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_98_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_98_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_98" description="RGMII1_TXCK_N pin multiplexing control&lt;br&gt;00: GPIO13_2&lt;br&gt;01: RGMII1_TXCK_N&lt;br&gt;10: RMII1_REFCLK&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x188"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_99" description="a multiplexing control register for the RGMII1_TXCK pin." value="0x00000000" startoffset="0x18C">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_99_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the RGMII1_TXCK function:&lt;br&gt;The value 000 is recommended for the 4-layer PCB.&lt;br&gt;The value 000 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the RGMII1_REFCLK function:&lt;br&gt;The value 101 is recommended for the 4-layer PCB.&lt;br&gt;The value 101 is recommended for the 2-layer PCB." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_99_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_99_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_99_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_99" description="RGMII1_TXCK pin multiplexing control&lt;br&gt;00: GPIO13_3&lt;br&gt;01: RGMII1_TXCK&lt;br&gt;10: RMII1_REFCLK_N&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x18C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_100" description="a multiplexing control register for the RGMII1_RXCK pin." value="0x00000000" startoffset="0x190">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_100_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA" range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_100_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_100_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_100_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_100" description="RGMII1_RXCK pin multiplexing control&lt;br&gt;00: GPIO13_4&lt;br&gt;01: RGMII1_RXCK&lt;br&gt;10: RMII1_MDIO&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x190"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_101" description="a multiplexing control register for the RGMII1_RXD3 pin." value="0x00000000" startoffset="0x194">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_101_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_101_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_101_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_101_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_101" description="RGMII1_RXD3 pin multiplexing control&lt;br&gt;000: GPIO13_5&lt;br&gt;001: RGMII1_RXD3&lt;br&gt;010: UART3_RTSN&lt;br&gt;011: SLIC1_RST&lt;br&gt;100: SPI1_CSN1&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x194"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_102" description="a multiplexing control register for the RGMII1_RXD2 pin." value="0x00000000" startoffset="0x198">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_102_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_102_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_102_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_102_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_102" description="RGMII1_RXD2 pin multiplexing control&lt;br&gt;00: GPIO13_6&lt;br&gt;01: RGMII1_RXD2&lt;br&gt;10: UART3_TXD&lt;br&gt;11: SPI1_CSN0" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x198"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_103" description="a multiplexing control register for the RGMII1_RXD1 pin." value="0x00000000" startoffset="0x19C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_103_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_103_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_103_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_103_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_103" description="RGMII1_RXD1 pin multiplexing control&lt;br&gt;00: GPIO13_7&lt;br&gt;01: RGMII1_RXD1&lt;br&gt;10: UART3_RXD&lt;br&gt;11: SPI1_SDI" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x19C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_104" description="a multiplexing control register for the RGMII1_RXD0 pin." value="0x00000000" startoffset="0x1A0">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_104_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_104_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_104_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_104_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_104" description="RGMII1_RXD0 pin multiplexing control&lt;br&gt;00: GPIO14_0&lt;br&gt;01: RGMII1_RXD0&lt;br&gt;10: UART3_CTSN&lt;br&gt;11: SPI1_SDO" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1A0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_105" description="a multiplexing control register for the RGMII1_RXDV pin." value="0x00000000" startoffset="0x1A4">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_105_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_105_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_105_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_105_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_105" description="RGMII1_RXDV pin multiplexing control&lt;br&gt;00: GPIO14_1&lt;br&gt;01: RGMII1_RXDV&lt;br&gt;10: I2C4_SCL&lt;br&gt;11: SPI1_SCLK" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1A4"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_106" description="a multiplexing control register for the RGMII0_RST pin." value="0x00000000" startoffset="0x1A8">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_106_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_106_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_106_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_106_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_106" description="RGMII0_RST pin multiplexing control&lt;br&gt;000: GPIO14_2&lt;br&gt;001: RGMII0_RST&lt;br&gt;010: I2C4_SDA&lt;br&gt;100: CI_CE1N&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x1A8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_107" description="a multiplexing control register for the RGMII0_TXEN pin." value="0x00000000" startoffset="0x1AC">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_107_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the SPI0_SCLK function, the value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the I2S1_MCLK function:&lt;br&gt;For the 3.3 V I/O voltage:&lt;br&gt;The value 011 is recommended for the 4-layer PCB.&lt;br&gt;The value 110 is recommended for the 2-layer PCB.&lt;br&gt;For the 1.8 V I/O voltage:&lt;br&gt;The value 000 is recommended for the 4-layer PCB.&lt;br&gt;The value 100 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the RGMII0_TXEN function:&lt;br&gt;The value 001 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_107_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_107_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_107_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_107" description="RGMII0_TXEN pin multiplexing control&lt;br&gt;000: GPIO14_3&lt;br&gt;001: RGMII0_TXEN&lt;br&gt;010: I2S1_MCLK&lt;br&gt;011: BOOT_SEL1&lt;br&gt;100: CI_RDY1&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x1AC"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_108" description="a multiplexing control register for the RGMII0_TXD3 pin." value="0x00000000" startoffset="0x1B0">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_108_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the RGMII0_TXD3 function:&lt;br&gt;The value 001 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_108_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_108_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_108_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_108" description="RGMII0_TXD3 pin multiplexing control&lt;br&gt;000: GPIO14_4&lt;br&gt;001: RGMII0_TXD3&lt;br&gt;010: I2S1_WS&lt;br&gt;100: CI_RESET1&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x1B0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_109" description="a multiplexing control register for the RGMII0_TXD2 pin." value="0x00000000" startoffset="0x1B4">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_109_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the RGMII0_TXD2 function:&lt;br&gt;The value 001 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_109_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_109_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_109_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="-"/>
				<Member name="ioshare_109" description="RGMII0_TXD2 pin multiplexing control&lt;br&gt;000: GPIO14_5&lt;br&gt;001: RGMII0_TXD2&lt;br&gt;010: I2S1_DOUT&lt;br&gt;011: BOOT_SEL2&lt;br&gt;100: CI_WAIT1N&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x1B4"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_110" description="a multiplexing control register for the RGMII0_TXD1 pin." value="0x00000000" startoffset="0x1B8">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_110_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the I2S1_BCLK function:&lt;br&gt;For the 3.3 V I/O voltage:&lt;br&gt;The value 100 is recommended for the 4-layer PCB.&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;For the 1.8 V I/O voltage:&lt;br&gt;The value 010 is recommended for the 4-layer PCB.&lt;br&gt;The value 110 is recommended for the 2-layer PCB.&lt;br&gt;When this pin is multiplexed as the RGMII0_TXD1 function:&lt;br&gt;The value 001 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_110_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_110_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_110_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_110" description="RGMII0_TXD1 pin multiplexing control&lt;br&gt;00: GPIO14_6&lt;br&gt;01: RGMII0_TXD1&lt;br&gt;10: I2S1_BCLK&lt;br&gt;11: CI_CD1N" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1B8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_111" description="a multiplexing control register for the RGMII0_TXD0 pin." value="0x00000000" startoffset="0x1BC">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_111_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the RGMII0_TXD0 function:&lt;br&gt;The value 001 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_111_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_111_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_111_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_111" description="RGMII0_TXD0 pin multiplexing control&lt;br&gt;00: GPIO14_7&lt;br&gt;01: RGMII0_TXD0&lt;br&gt;10: I2S1_DIN&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1BC"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_112" description="a multiplexing control register for the RGMII0_TXCK_N pin." value="0x00000000" startoffset="0x1C0">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_112_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the RGMII0_TXCK_N function:&lt;br&gt;The value 000 is recommended for the 4-layer PCB.&lt;br&gt;The value 000 is recommended for the 2-layer PCB.&lt;br&gt;The value 111 is recommended for other scenarios." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_112_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_112_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_112_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_112" description="RGMII0_TXCK_N pin multiplexing control&lt;br&gt;00: GPIO15_0&lt;br&gt;01: RGMII0_TXCK_N&lt;br&gt;10: SDIO0_CARD_DETECT&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1C0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_113" description="a multiplexing control register for the RGMII0_TXCK pin." value="0x00000000" startoffset="0x1C4">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_113_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA&lt;br&gt;When this pin is multiplexed as the RGMII0_TXCK function:&lt;br&gt;The value 000 is recommended for the 4-layer PCB.&lt;br&gt;The value 000 is recommended for the 2-layer PCB." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_113_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_113_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_113_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_113" description="RGMII0_TXCK pin multiplexing control&lt;br&gt;00: GPIO15_1&lt;br&gt;01: RGMII0_TXCK&lt;br&gt;10: SDIO0_CARD_POWER_EN&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1C4"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_114" description="a multiplexing control register for the RGMII0_RXCK pin." value="0x00000000" startoffset="0x1C8">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_114_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 10 mA&lt;br&gt;101: 8 mA&lt;br&gt;110: 6 mA&lt;br&gt;111: 4 mA" range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_114_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_114_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_114_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_114" description="RGMII0_RXCK pin multiplexing control&lt;br&gt;00: GPIO15_2&lt;br&gt;01: RGMII0_RXCK&lt;br&gt;10: SDIO0_CWPR&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1C8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_115" description="a multiplexing control register for the RGMII0_RXD3 pin." value="0x00000000" startoffset="0x1CC">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_115_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA1 function, the value 110 is recommended for the 4-layer PCB.&lt;br&gt;If the SDIO 3.0 component is connected, and the SDIO0_CLK frequency is 200 MHz on a single edge:&lt;br&gt;The value 010 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_115_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_115_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_115_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_115" description="RGMII0_RXD3 pin multiplexing control&lt;br&gt;00: GPIO15_3&lt;br&gt;01: RGMII0_RXD3&lt;br&gt;10: SDIO0_CDATA1&lt;br&gt;11: I2C1_SCL" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1CC"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_116" description="a multiplexing control register for the RGMII0_RXD2 pin." value="0x00000000" startoffset="0x1D0">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_116_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA0 function, the value 110 is recommended for the 4-layer PCB.&lt;br&gt;If the SDIO 3.0 component is connected, and the SDIO0_CLK frequency is 200 MHz on a single edge:&lt;br&gt;The value 010 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_116_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_116_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_116_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_116" description="RGMII0_RXD2 pin multiplexing control&lt;br&gt;00: GPIO15_4&lt;br&gt;01: RGMII0_RXD2&lt;br&gt;10: SDIO0_CDATA0&lt;br&gt;11: I2C1_SDA" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1D0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_117" description="a multiplexing control register for the RGMII0_RXD1 pin." value="0x00000000" startoffset="0x1D4">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="-"/>
				<Member name="ioctrl_117_DS" description="Drive capability&lt;br&gt;3.3 V I/O voltage&lt;br&gt;0000: 36 mA&lt;br&gt;0001: 34 mA&lt;br&gt;0010: 32 mA&lt;br&gt;0011: 30 mA&lt;br&gt;0100: 26 mA&lt;br&gt;0101: 24 mA&lt;br&gt;0110: 22 mA&lt;br&gt;0111: 20 mA&lt;br&gt;1000: 18 mA&lt;br&gt;1001: 16 mA&lt;br&gt;1010: 14 mA&lt;br&gt;1011: 12 mA&lt;br&gt;1100: 10 mA&lt;br&gt;1101: 8 mA&lt;br&gt;1110: 6 mA&lt;br&gt;1111: 4 mA&lt;br&gt;1.8 V I/O voltage&lt;br&gt;0000: 18 mA&lt;br&gt;0001: 17 mA&lt;br&gt;0010: 16 mA&lt;br&gt;0011: 15 mA&lt;br&gt;0100: 13 mA&lt;br&gt;0101: 12 mA&lt;br&gt;0110: 11 mA&lt;br&gt;0111: 10 mA&lt;br&gt;1000: 9 mA&lt;br&gt;1001: 8 mA&lt;br&gt;1010: 7 mA&lt;br&gt;1011: 6 mA&lt;br&gt;1100: 4 mA&lt;br&gt;1101: 3 mA&lt;br&gt;1110: 2 mA&lt;br&gt;1111: 1 mA&lt;br&gt;When this pin is multiplexed as the SDIO0_CCLK_OUT function:&lt;br&gt;The value 1011 is recommended for the 4-layer PCB.&lt;br&gt;The value 1100 is recommended for the 2-layer PCB.&lt;br&gt;If the SDIO 3.0 component is connected, and the SDIO0_CLK frequency is 200 MHz on a single edge:&lt;br&gt;The value 0000 is recommended for the 4-layer PCB.&lt;br&gt;The value 0001 is recommended for the 2-layer PCB.&lt;br&gt;The value 1111 is recommended for other scenarios." range="14:11" value="0x0" property="RW"/>
				<Member name="ioctrl_117_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_117_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_117_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_117" description="RGMII0_RXD1 pin multiplexing control&lt;br&gt;00: GPIO15_5&lt;br&gt;01: RGMII0_RXD1&lt;br&gt;10: SDIO0_CCLK_OUT&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1D4"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_118" description="a multiplexing control register for the RGMII0_RXD0 pin." value="0x00000000" startoffset="0x1D8">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_118_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the SDIO0_CCMD function, the value 110 is recommended for the 4-layer PCB.&lt;br&gt;If the SDIO 3.0 component is connected, and the SDIO0_CLK frequency is 200 MHz on a single edge:&lt;br&gt;The value 010 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_118_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_118_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_118_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_118" description="RGMII0_RXD0 pin multiplexing control&lt;br&gt;00: GPIO15_6&lt;br&gt;01: RGMII0_RXD0&lt;br&gt;10: SDIO0_CCMD&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1D8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_119" description="a multiplexing control register for the RGMII0_RXDV pin." value="0x00000000" startoffset="0x1DC">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_119_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA3 function, the value 110 is recommended for the 4-layer PCB.&lt;br&gt;If the SDIO 3.0 component is connected, and the SDIO0_CLK frequency is 200 MHz on a single edge:&lt;br&gt;The value 010 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_119_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_119_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_119_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_119" description="RGMII0_RXDV pin multiplexing control&lt;br&gt;00: GPIO15_7&lt;br&gt;01: RGMII0_RXDV&lt;br&gt;10: SDIO0_CDATA3&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1DC"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_120" description="a multiplexing control register for the GPIO16_0 pin." value="0x00000000" startoffset="0x1E0">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="-"/>
				<Member name="ioctrl_120_DS" description="Drive capability&lt;br&gt;000: 18 mA&lt;br&gt;001: 16 mA&lt;br&gt;010: 14 mA&lt;br&gt;011: 12 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA2 function, the value 110 is recommended for the 4-layer PCB.&lt;br&gt;If the SDIO 3.0 component is connected, and the SDIO0_CLK frequency is 200 MHz on a single edge:&lt;br&gt;The value 010 is recommended for the 4-layer PCB.&lt;br&gt;The value 011 is recommended for the 2-layer PCB." range="13:11" value="0x0" property="RW"/>
				<Member name="ioctrl_120_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_120_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_120_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_120" description="GPIO16_0 pin multiplexing control&lt;br&gt;00: GPIO16_0&lt;br&gt;10: SDIO0_CDATA2&lt;br&gt;11: CI_CD0N&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1E0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_121" description="a multiplexing control register for the PMC_GPU2 pin." value="0x00000000" startoffset="0x1E4">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_121_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_121_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_121_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_121_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="-"/>
				<Member name="ioshare_121" description="PMC_GPU2 pin multiplexing control&lt;br&gt;0: PMC_GPU2&lt;br&gt;1: GPIO16_1" range="0" value="0x0" property="RW"/>
				<Register offset="0x1E4"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_122" description="a multiplexing control register for the PMC_CPU2 pin." value="0x00000000" startoffset="0x1E8">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_122_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_122_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_122_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_122_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_122" description="PMC_CPU2 pin multiplexing control&lt;br&gt;00: PMC_CPU2&lt;br&gt;01: GPIO16_2&lt;br&gt;10: I2C5_SCL&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1E8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_123" description="a multiplexing control register for the PMC_CORE2 pin." value="0x00000000" startoffset="0x1EC">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_123_DS" description="Drive capability&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA" range="12:11" value="0x0" property="RW"/>
				<Member name="ioctrl_123_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="ioctrl_123_PD" description="Input pull-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="ioctrl_123_PU" description="Input pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_123" description="PMC_CORE2 pin multiplexing control&lt;br&gt;00: PMC_CORE2&lt;br&gt;01: GPIO16_3&lt;br&gt;10: I2C5_SDA&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1EC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_IO_REUSE_SEL" description="&lt;B&gt;CAUTION&lt;/B&gt;The base address for SC_IO_REUSE_SEL is 0xF800_0000, which is different from that for other registers.SC_IO_REUSE_SEL is an MCU subsystem pin multiplexing control register.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0044">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ci_gpio_sel" description="Multiplexing control for the GPIO5_4 pin&lt;br&gt;0: GPIO5_4&lt;br&gt;1: CI_WAIT0" range="11:10" value="0x0" property="RW"/>
				<Member name="ir_gpio_sel" description="Multiplexing control for the IR_IN pin&lt;br&gt;0: IR_IN&lt;br&gt;1: GPIO5_6" range="9" value="0x0" property="RW"/>
				<Member name="rst_gpio_sel" description="Multiplexing control for the GPIO5_2 pin&lt;br&gt;00: GPIO5_2&lt;br&gt;01: reserved&lt;br&gt;10: CI_RESET0&lt;br&gt;11: reserved" range="8:7" value="0x0" property="RW"/>
				<Member name="por_gpio_sel" description="Multiplexing control for the GPIO5_3 pin&lt;br&gt;00: reserved&lt;br&gt;01: GPIO5_3&lt;br&gt;10: CI_RDY0&lt;br&gt;11: reserved" range="6:5" value="0x0" property="RW"/>
				<Member name="key0_gpio_sel" description="Multiplexing control for the LED_KEY pin&lt;br&gt;0: GPIO5_5&lt;br&gt;1: LED KEY" range="4" value="0x0" property="RW"/>
				<Member name="data_gpio_sel" description="Multiplexing control for the LED_DATA pin&lt;br&gt;0: GPIO5_1&lt;br&gt;1: LED DATA" range="3" value="0x0" property="RW"/>
				<Member name="clk_gpio_sel" description="Multiplexing control for the LED_CLK pin&lt;br&gt;0: GPIO5_0&lt;br&gt;1: LED CLK" range="2" value="0x0" property="RW"/>
				<Member name="uart_txd_gpio_sel" description="Multiplexing control for the UART0_TXD pin&lt;br&gt;0: UART0_TXD&lt;br&gt;1: UART1_TXD" range="1" value="0x0" property="RW"/>
				<Member name="uart_rxd_gpio_sel" description="Multiplexing control for the UART0_RXD pin&lt;br&gt;0: UART0_RXD&lt;br&gt;1: UART1_RXD" range="0" value="0x0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="CRG" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8A22000"/>
			<RegisterGroup name="PERI_CRG23" description="an SPI NOR and SPI NAND clock and soft reset control register." value="0x00000021" startoffset="0x005C">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RW"/>
				<Member name="sfc_nor_clk2x_sel" description="SFC2X NOR clock select&lt;br&gt;0XX: 24 MHz&lt;br&gt;100: 150 MHz&lt;br&gt;101: 200 MHz&lt;br&gt;110: 100 MHz&lt;br&gt;111: 75 MHz" range="9:7" value="0x0" property="RW"/>
				<Member name="sfc_nor_srst_req" description="SFC_NOR software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="6" value="0x0" property="RW"/>
				<Member name="sfc_nor_cken" description="SFC_NOR clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="sfc_nand_clk2x_sel" description="SFC2X NAND clock select&lt;br&gt;0XX: 24 MHz&lt;br&gt;100: 150 MHz&lt;br&gt;101: 200 MHz&lt;br&gt;110: 100 MHz&lt;br&gt;111: 75 MHz" range="4:2" value="0x0" property="RW"/>
				<Member name="sfc_nand_srst_req" description="SFC_NAND software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="sfc_nand_cken" description="SFC_NAND clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG24" description="a NANDC clock and soft reset control register." value="0x00000001" startoffset="0x0060">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RW"/>
				<Member name="nfc_clk2x_sel" description="NANDC 2X clock select&lt;br&gt;00: 24 MHz&lt;br&gt;01: 200 MHz&lt;br&gt;10: 150 MHz&lt;br&gt;11: 100 MHz" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RW"/>
				<Member name="nfc_srst_req" description="NANDC software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="nfc_cken" description="NANDC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG25" description="a DDR clock and soft reset control register." value="0x0000100F" startoffset="0x0064">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RW"/>
				<Member name="ddrt_cken" description="DDRT clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="ddrt_srst_req" description="DDRT software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="11" value="0x0" property="RW"/>
				<Member name="ddrc_srst_req" description="DDRC PRST software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="10" value="0x0" property="RW"/>
				<Member name="hipack1_srst_req" description="HIPACK1 PRST software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="hipack0_srst_req" description="HIPACK0 PRST software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:4" value="0x0" property="RW"/>
				<Member name="ddrc_cken" description="DDRC PCLK clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="hipack1_cken" description="HIPACK1 PCLK clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="hipack0_cken" description="HIPACK0 PCLK clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="ddr_cken" description="DDRC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG26" description="a UART clock and soft reset control register." value="0x00000151" startoffset="0x0068">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RW"/>
				<Member name="uart4_srst_req" description="UART4 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;Internally reserved" range="9" value="0x0" property="RW"/>
				<Member name="uart4_cken" description="UART4 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Internally reserved" range="8" value="0x1" property="RW"/>
				<Member name="uart3_srst_req" description="UART3 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="7" value="0x0" property="RW"/>
				<Member name="uart3_cken" description="UART3 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x1" property="RW"/>
				<Member name="uart2_srst_req" description="UART2 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="uart2_cken" description="UART2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="uart0_srst_req" description="UART0 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="uart0_cken" description="UART0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG27" description="an I2C clock and soft reset control register." value="0x11111111" startoffset="0x006C">
				<Member name="reserved" description="Reserved" range="31:30" value="0x0" property="RW"/>
				<Member name="i2c_adc_srst_req" description="QAMADC I2C software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="29" value="0x0" property="RW"/>
				<Member name="i2c_adc_cken" description="QAMADC I2C clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:26" value="0x0" property="RW"/>
				<Member name="i2c5_srst_req" description="I2C5 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="25" value="0x0" property="RW"/>
				<Member name="i2c5_cken" description="I2C5 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="23:22" value="0x0" property="RW"/>
				<Member name="i2c4_srst_req" description="I2C4 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="21" value="0x0" property="RW"/>
				<Member name="i2c4_cken" description="I2C4 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:18" value="0x0" property="RW"/>
				<Member name="i2c3_srst_req" description="I2C3 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="17" value="0x0" property="RW"/>
				<Member name="i2c3_cken" description="I2C3 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:14" value="0x0" property="RW"/>
				<Member name="i2c2_srst_req" description="I2C2 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" value="0x0" property="RW"/>
				<Member name="i2c2_cken" description="I2C2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="RW"/>
				<Member name="i2c1_srst_req" description="I2C1 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="i2c1_cken" description="I2C1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="RW"/>
				<Member name="i2c0_srst_req" description="I2C0 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="i2c0_cken" description="I2C0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="i2c_qam_srst_req" description="QAMC I2C software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="i2c_qam_cken" description="QAMC I2C clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG28" description="an SSP clock and soft reset control register." value="0x00000005" startoffset="0x0070">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="RW"/>
				<Member name="ssp1_srst_req" description="SSP1 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="3" value="0x0" property="RW"/>
				<Member name="ssp1_cken" description="SSP1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="ssp0_srst_req" description="SSP0 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="ssp0_cken" description="SSP0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG29" description="an SCI clock and soft reset control register." value="0x00000001" startoffset="0x0074">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="RW"/>
				<Member name="sci0_srst_req" description="SCI0 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="sci0_cken" description="SCI0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG30" description="a VDH clock and soft reset control register." value="0x00000003" startoffset="0x0078">
				<Member name="reserved" description="Reserved" range="31:18" value="0x0000" property="RW"/>
				<Member name="vdhclk_loaden" description="VDH_500M pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x0" property="RW"/>
				<Member name="vdhclk_skipcfg" description="VDH_500M pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: 0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="16:12" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="RW"/>
				<Member name="vdh_clk_sel" description="VDH_500M clock select&lt;br&gt;00: 500 MHz&lt;br&gt;01: 576 MHz&lt;br&gt;10: 400 MHz&lt;br&gt;11: GPLL postdiv output" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="RW"/>
				<Member name="vdh_mfd_srst_req" description="VDH_500M MFD software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="6" value="0x0" property="RW"/>
				<Member name="vdh_scd_srst_req" description="VDH_500M SCD software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="vdh_all_srst_req" description="VDH_500M global software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="vdhdsp_cken" description="VDH_500M DSP clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="vdh_cken" description="VDH_500M clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG31" description="a JPGD clock and soft reset control register." value="0x00000001" startoffset="0x007C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="jpgd_clk_sel" description="JPGD clock select&lt;br&gt;0: 300 MHz&lt;br&gt;1: 200 MHz" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RW"/>
				<Member name="jpgd_srst_req" description="JPGD software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="jpgd_cken" description="JPGD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG33" description="a PGD clock and soft reset control register." value="0x00000001" startoffset="0x0084">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="RW"/>
				<Member name="pgd_srst_req" description="PGD software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="pgd_cken" description="PGD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG34" description="a BPD clock and soft reset control register." value="0x00000001" startoffset="0x0088">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="RW"/>
				<Member name="bpd_srst_req" description="BPD software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="bpd_cken" description="BPD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG35" description="a VENC clock and soft reset control register." value="0x00000001" startoffset="0x008C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="venc_clk_sel" description="VENC clock select&lt;br&gt;00: 500 MHz&lt;br&gt;01: DPLL postdiv output, 466/533 MHz&lt;br&gt;10: same frequency as that of the MDE1 AXI bus clock&lt;br&gt;11: reserved&lt;br&gt;X1: reserved" range="8:7" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="6:5" value="0x0" property="RW"/>
				<Member name="venc_srst_req" description="VENC software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="venc_cken" description="VENC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG36" description="a JPGE clock and soft reset control register." value="0x00000001" startoffset="0x0090">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="RW"/>
				<Member name="jpge_srst_req" description="JPGE software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="RW"/>
				<Member name="jpge_clk_sel" description="JPGE clock select&lt;br&gt;00: 400 MHz&lt;br&gt;01: 300 MHz&lt;br&gt;10: 250 MHz&lt;br&gt;11: reserved" range="2:1" value="0x0" property="RW"/>
				<Member name="jpge_cken" description="JPGE clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG37" description="a TDE clock and soft reset control register." value="0x00000001" startoffset="0x0094">
				<Member name="reserved" description="Reserved" range="31:18" value="0x0000" property="RW"/>
				<Member name="tdeclk_loaden" description="TDE pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x0" property="RW"/>
				<Member name="tdeclk_skipcfg" description="TDE pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="16:12" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="RW"/>
				<Member name="tde_clk_sel" description="TDE clock select&lt;br&gt;00: 400 MHz&lt;br&gt;01: 345.6 MHz&lt;br&gt;10: 432 MHz&lt;br&gt;11: reserved" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RW"/>
				<Member name="tde_srst_req" description="TDE software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="tde_cken" description="TDE clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG39" description="an SDIO0 clock and soft reset control register." value="0x00000303" startoffset="0x009C">
				<Member name="reserved" description="Reserved" range="31:20" value="0x000" property="RW"/>
				<Member name="sdio0_clk_mode" description="SDIO0 phase select&lt;br&gt;0: The sample clock and DRV clock are divided into eight equal phases based on the entire clock cycle.&lt;br&gt;1: The sample clock and DRV clock are divided into eight equal phases based on the first half clock cycle." range="19" value="0x0" property="RW"/>
				<Member name="sdio0_drv_ps_sel" description="SDIO0 DRV clock phase select (sdio0_clk_mode = 0)&lt;br&gt;000: 0&lt;br&gt;001: 45&lt;br&gt;010: 90&lt;br&gt;011: 135&lt;br&gt;100: 180&lt;br&gt;101: 225&lt;br&gt;110: 270&lt;br&gt;111: 315&lt;br&gt;SDIO0 DRV clock phase select (sdio0_clk_mode = 1)&lt;br&gt;000: 0&lt;br&gt;001: 22.5&lt;br&gt;010: 45&lt;br&gt;011: 67.5&lt;br&gt;100: 90&lt;br&gt;101: 112.5&lt;br&gt;110: 145&lt;br&gt;111: 167.5" range="18:16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" value="0x0" property="RW"/>
				<Member name="sdio0_sap_ps_sel" description="SDIO0 sample clock phase select (sdio0_clk_mode = 0)&lt;br&gt;000: 0&lt;br&gt;001: 45&lt;br&gt;010: 90&lt;br&gt;011: 135&lt;br&gt;100: 180&lt;br&gt;101: 225&lt;br&gt;110: 270&lt;br&gt;111: 315&lt;br&gt;SDIO0 sample clock phase select (sdio0_clk_mode = 1)&lt;br&gt;000: 0&lt;br&gt;001: 22.5&lt;br&gt;010: 45&lt;br&gt;011: 67.5&lt;br&gt;100: 90&lt;br&gt;101: 112.5&lt;br&gt;110: 145&lt;br&gt;111: 167.5" range="14:12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="sdio0_clk_sel" description="SDIO0 clock select&lt;br&gt;000: 75 MHz&lt;br&gt;001: 100 MHz&lt;br&gt;010: 50 MHz&lt;br&gt;011: 25 MHz&lt;br&gt;100: 200 MHz&lt;br&gt;101: 150 MHz&lt;br&gt;Other values: reserved" range="10:8" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RW"/>
				<Member name="sdio0_srst_req" description="SDIO0 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="sdio0_cken" description="SDIO0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="sdio0_bus_cken" description="SDIO0 bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x009C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG40" description="an SDIO2 clock and soft reset control register." value="0x00000303" startoffset="0x00A0">
				<Member name="reserved" description="Reserved" range="31:20" value="0x000" property="RW"/>
				<Member name="sdio2_clk_mode" description="SDIO2 phase select&lt;br&gt;0: The sample clock and DRV clock are divided into eight equal phases based on the entire clock cycle.&lt;br&gt;1: The sample clock and DRV clock are divided into eight equal phases based on the first half clock cycle." range="19" value="0x0" property="RW"/>
				<Member name="sdio2_drv_ps_sel" description="SDIO2 DRV clock phase select (sdio2_clk_mode = 0)&lt;br&gt;000: 0&lt;br&gt;001: 45&lt;br&gt;010: 90&lt;br&gt;011: 135&lt;br&gt;100: 180&lt;br&gt;101: 225&lt;br&gt;110: 270&lt;br&gt;111: 315&lt;br&gt;SDIO2 DRV clock phase select (sdio2_clk_mode = 1)&lt;br&gt;000: 0&lt;br&gt;001: 22.5&lt;br&gt;010: 45&lt;br&gt;011: 67.5&lt;br&gt;100: 90&lt;br&gt;101: 112.5&lt;br&gt;110: 145&lt;br&gt;111: 167.5" range="18:16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" value="0x0" property="RW"/>
				<Member name="sdio2_sap_ps_sel" description="SDIO2 sample clock phase select (sdio2_clk_mode = 0)&lt;br&gt;000: 0&lt;br&gt;001: 45&lt;br&gt;010: 90&lt;br&gt;011: 135&lt;br&gt;100: 180&lt;br&gt;101: 225&lt;br&gt;110: 270&lt;br&gt;111: 315&lt;br&gt;SDIO2 sample clock phase select (sdio2_clk_mode = 1)&lt;br&gt;000: 0&lt;br&gt;001: 22.5&lt;br&gt;010: 45&lt;br&gt;011: 67.5&lt;br&gt;100: 90&lt;br&gt;101: 112.5&lt;br&gt;110: 145&lt;br&gt;111: 167.5" range="14:12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="sdio2_clk_sel" description="SDIO2 clock select&lt;br&gt;000: 75 MHz&lt;br&gt;001: 100 MHz&lt;br&gt;010: 50 MHz&lt;br&gt;011: 25 MHz&lt;br&gt;100: 200 MHz&lt;br&gt;101: 150 MHz&lt;br&gt;Other values: reserved" range="10:8" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RW"/>
				<Member name="sdio2_srst_req" description="SDIO2 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="sdio2_cken" description="SDIO2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="sdio2_bus_cken" description="SDIO2 bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00A0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG42" description="an SATA3 CTRL clock and soft reset control register." value="0x000A000F" startoffset="0x00A8">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="RW"/>
				<Member name="sata1_srst_req" description="SATA CTRL SATA1 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="27" value="0x0" property="RW"/>
				<Member name="sata_rx1_srst_req" description="SATA CTRL RX1 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="26" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="25:20" value="0x00" property="RW"/>
				<Member name="sata_tx1_cken" description="SATA CTRL TX1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="18" value="0x0" property="RW"/>
				<Member name="sata_rx1_cken" description="SATA CTRL RX1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="16:12" value="0x00" property="RW"/>
				<Member name="sata0_srst_req" description="SATA CTRL SATA0 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="11" value="0x0" property="RW"/>
				<Member name="sata_rx0_srst_req" description="SATA CTRL RX0 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="10" value="0x0" property="RW"/>
				<Member name="sata_cko_alive_srst_req" description="SATA CTRL cko_alive software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="sata_bus_srst_req" description="SATA CTRL bus software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:4" value="0x0" property="RW"/>
				<Member name="sata_tx0_cken" description="SATA CTRL TX0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="sata_cko_alive_cken" description="SATA CTRL cko_alive clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="sata_rx0_cken" description="SATA CTRL RX0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="sata_bus_cken" description="SATA CTRL bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00A8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG44" description="a USB3 CTRL1 clock and soft reset control register." value="0x107F107F" startoffset="0x00B0">
				<Member name="reserved" description="Reserved" range="31:29" value="0x0" property="RW"/>
				<Member name="usb3_vcc_srst_req1" description="USB3 CTRL1 VCC software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="28" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:23" value="0x00" property="RW"/>
				<Member name="usb3_bus_gm_cken1" description="USB3 CTRL1 gmbus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" value="0x1" property="RW"/>
				<Member name="usb3_bus_gs_cken1" description="USB3 CTRL1 gsbus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" value="0x1" property="RW"/>
				<Member name="usb3_utmi_cken1" description="USB3 CTRL1 UTMI clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" value="0x1" property="RW"/>
				<Member name="usb3_pipe_cken1" description="USB3 CTRL1 pipe clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" value="0x1" property="RW"/>
				<Member name="usb3_suspend_cken1" description="USB3 CTRL1 suspend clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" value="0x1" property="RW"/>
				<Member name="usb3_ref_cken1" description="USB3 CTRL1 REF clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x1" property="RW"/>
				<Member name="usb3_bus_cken1" description="USB3 CTRL1 bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:13" value="0x0" property="RW"/>
				<Member name="usb3_vcc_srst_req" description="USB3 CTRL VCC software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:7" value="0x00" property="RW"/>
				<Member name="usb3_bus_gm_cken" description="USB3 CTRL gmbus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x1" property="RW"/>
				<Member name="usb3_bus_gs_cken" description="USB3 CTRL gsbus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="usb3_utmi_cken" description="USB3 CTRL UTMI clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="usb3_pipe_cken" description="USB3CTRL pipe clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="usb3_suspend_cken" description="USB3 CTRL suspend clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="usb3_ref_cken" description="USB3 CTRL REF clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="usb3_bus_cken" description="USB3 CTRL bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00B0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG46" description="a USB2 CTRL0 clock and soft reset control register." value="0x0013303F" startoffset="0x00B8">
				<Member name="reserved" description="Reserved" range="31:21" value="0x000" property="RW"/>
				<Member name="usb2_clk48_sel" description="USB2 clk48 clock source&lt;br&gt;0: When the USB2 controller transmits utmi_suspend_n=0 to the PHY, the PHY stops working, and the 48 MHz clock of the OHCI controller is controlled by the CRG.&lt;br&gt;1: The 48 MHz clock of the OHCI controller is provided by the PHY." range="20" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:18" value="0x0" property="RW"/>
				<Member name="usb2_otg_phy_srst_req" description="USB2 CTRL OTG_PHY software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="17" value="0x1" property="RW"/>
				<Member name="usb2_hst_phy_srst_req" description="USB2 CTRL HST_PHY software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="16" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:14" value="0x0" property="RW"/>
				<Member name="usb2_utmi0_srst_req" description="USB2 CTRL UTMI0 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" value="0x1" property="RW"/>
				<Member name="usb2_bus_srst_req" description="USB2 CTRL bus software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:6" value="0x00" property="RW"/>
				<Member name="usb2_utmi0_cken" description="USB2 CTRL UTMI0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="usb2_hst_phy_cken" description="USB2 CTRL HST_PHY clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="usb2_otg_utmi_cken" description="USB2 CTRL OTG_UTMI clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="usb2_ohci12m_cken" description="USB2 CTRL OHCI 12 MHz clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="usb2_ohci48m_cken" description="USB2 CTRL OHCI 48 MHz clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="usb2_bus_cken" description="USB2 CTRL bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG47" description="a USB2 PHY clock and soft reset control register." value="0x00000FDD" startoffset="0x00BC">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="RW"/>
				<Member name="usb2_phy3_refclk_sel" description="USB2PHY_1P_3 reference clock select&lt;br&gt;0: crystal oscillator clock&lt;br&gt;1: 24 MHz internal clock" range="15" value="0x0" property="RW"/>
				<Member name="usb2_phy2_refclk_sel" description="USB2PHY_1P_2 reference clock select&lt;br&gt;0: crystal oscillator clock&lt;br&gt;1: 24 MHz internal clock" range="14" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="13" value="0x0" property="RW"/>
				<Member name="usb2_phy01_refclk_sel" description="USB2PHY_2P_01 reference clock select&lt;br&gt;0: crystal oscillator clock&lt;br&gt;1: 24 MHz internal clock" range="12" value="0x0" property="RW"/>
				<Member name="usb2_phy3_srst_treq" description="USB2PHY_1P_3 TPOR software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="11" value="0x1" property="RW"/>
				<Member name="usb2_phy2_srst_treq" description="USB2PHY_1P_2 TPOR software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="10" value="0x1" property="RW"/>
				<Member name="usb2_phy01_srst_treq1" description="USB2PHY_2P_01 TPOR1 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x1" property="RW"/>
				<Member name="usb2_phy01_srst_treq0" description="USB2PHY_2P_01 TPOR0 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" value="0x1" property="RW"/>
				<Member name="usb2_phy3_srst_req" description="USB2PHY_1P_3 POR software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="7" value="0x1" property="RW"/>
				<Member name="usb2_phy2_srst_req" description="USB2PHY_1P_2 POR software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="6" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="5" value="0x0" property="RW"/>
				<Member name="usb2_phy01_srst_req" description="USB2PHY_2P_01 POR software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x1" property="RW"/>
				<Member name="usb2_phy3_ref_cken" description="USB2PHY_1P_3 reference clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="usb2_phy2_ref_cken" description="USB2PHY_1P_2 reference clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="1" value="0x0" property="RW"/>
				<Member name="usb2_phy01_ref_cken" description="USB2PHY_2P_01 reference clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG48" description="a CA clock and soft reset control register." value="0x00000000" startoffset="0x00C0">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RW"/>
				<Member name="ca_ci_clk_sel" description="CA cipher clock select&lt;br&gt;0: 250 MHz&lt;br&gt;1: 150 MHz" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="otp_srst_req" description="OTP software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="10" value="0x0" property="RW"/>
				<Member name="ca_ci_srst_req" description="CA cipher software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="8:0" value="0x000" property="RW"/>
				<Register offset="0x00C0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG49" description="an SHA clock and soft reset control register." value="0x00000001" startoffset="0x00C4">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="RW"/>
				<Member name="sha_srst_req" description="SHA software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="sha_cken" description="SHA clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00C4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG50" description="a PMC clock and soft reset control register." value="0x00000011" startoffset="0x00C8">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="RW"/>
				<Member name="pmc_srst_req" description="PMC software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="pmc_cken" description="PMC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00C8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG51" description="a GSF clock and soft reset control register." value="0x073C003F" startoffset="0x00CC">
				<Member name="reserved" description="Reserved" range="31:27" value="0x00" property="RW"/>
				<Member name="mac_if2_cken" description="MAC_IF2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" value="0x1" property="RW"/>
				<Member name="mac_if1_cken" description="MAC_IF1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" value="0x1" property="RW"/>
				<Member name="mac_if0_cken" description="MAC_IF0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" value="0x1" property="RW"/>
				<Member name="gsf_mac0_srst_req1" description="MAC_IF2 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="23" value="0x0" property="RW"/>
				<Member name="gsf_p0_srst_req1" description="Single-Ethernet port controller GE0 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="22" value="0x0" property="RW"/>
				<Member name="gsf_pub_cken1" description="Single-Ethernet port controller ge_pub clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" value="0x1" property="RW"/>
				<Member name="gsf_ge0_cken1" description="Single-Ethernet port controller GE0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" value="0x1" property="RW"/>
				<Member name="gsf_bus_m0_cken1" description="Single-Ethernet port controller bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" value="0x1" property="RW"/>
				<Member name="gsf_bus_s_cken1" description="Single-Ethernet port controller bus_pub clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="17" value="0x0" property="RW"/>
				<Member name="gsf_rmii2_rst_out" description="Single-Ethernet port RGMII2/RMII2 reset output control&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:14" value="0x0" property="RW"/>
				<Member name="gsf_rmii1_rst_out" description="Dual-Ethernet port RGMII1/RMII1 reset output control&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" value="0x0" property="RW"/>
				<Member name="gsf_rmii0_rst_out" description="Dual-Ethernet port RGMII0 reset output control&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" value="0x0" property="RW"/>
				<Member name="gsf_mac1_srst_req" description="MAC_IF1 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="11" value="0x0" property="RW"/>
				<Member name="gsf_mac0_srst_req" description="MAC_IF0 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="10" value="0x0" property="RW"/>
				<Member name="gsf_p1_srst_req" description="Dual-Ethernet port controller GE1 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="gsf_p0_srst_req" description="Dual-Ethernet port controller GE0 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="RW"/>
				<Member name="gsf_pub_cken" description="Dual-Ethernet port controller ge_pub clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="gsf_ge1_cken" description="Dual-Ethernet port controller GE1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="gsf_ge0_cken" description="Dual-Ethernet port controller GE0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="gsf_bus_m1_cken" description="Dual-Ethernet port controller ge1_bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="gsf_bus_m0_cken" description="Dual-Ethernet port controller ge0_bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="gsf_bus_s_cken" description="Dual-Ethernet port controller bus_pub clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00CC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG53" description="a GPU clock and soft reset control register." value="0x00000011" startoffset="0x00D4">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="RW"/>
				<Member name="gpu_srst_req" description="GPU software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="gpu_cken" description="GPU clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00D4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG54" description="a VDP clock and soft reset control register." value="0x83E10FFF" startoffset="0x00D8">
				<Member name="vdp_cfg_cken" description="VDP config clock gating" range="31" value="0x1" property="RW"/>
				<Member name="vou_srst_req" description="VOU software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="30" value="0x0" property="RW"/>
				<Member name="vo_hd_hdmi_clk_sel" description="Ratio of clk_vo_hd to clk_hdmi&lt;br&gt;0: 1:1&lt;br&gt;1: 1:2" range="29" value="0x0" property="RW"/>
				<Member name="vdp_clk_sel" description="VDP clock select&lt;br&gt;00: 345.6 MHz&lt;br&gt;01: 300 MHz&lt;br&gt;10: 200 MHz&lt;br&gt;11: reserved" range="28:27" value="0x0" property="RW"/>
				<Member name="vo_sd_hdmi_clk_sel" description="Ratio of clk_vo_sd to clk_hdmi&lt;br&gt;0: 1:1&lt;br&gt;1: 1:2" range="26" value="0x0" property="RW"/>
				<Member name="hdmi_clk_sel" description="This bit works with bit[17] for selecting the HDMI clock source.&lt;br&gt;{[17], [25]}&lt;br&gt;00: clk_vo_sd&lt;br&gt;01: clk_vo_hd&lt;br&gt;10: MPLL postdiv output for the HDMI clock, separate HDMI spread spectrum&lt;br&gt;11: reserved" range="25" value="0x1" property="RW"/>
				<Member name="vo_ppc_cken" description="VOU PPC clock gating" range="24" value="0x1" property="RW"/>
				<Member name="vdac_ch3_clk_sel" description="VDAC channel 3 clock select&lt;br&gt;0: clk_date_sd&lt;br&gt;1: clk_date_hd" range="23" value="0x1" property="RW"/>
				<Member name="vdac_ch2_clk_sel" description="VDAC channel 2 clock select&lt;br&gt;0: clk_date_sd&lt;br&gt;1: clk_date_hd" range="22" value="0x1" property="RW"/>
				<Member name="vdac_ch1_clk_sel" description="VDAC channel 1 clock select&lt;br&gt;0: clk_date_sd&lt;br&gt;1: clk_date_hd" range="21" value="0x1" property="RW"/>
				<Member name="vdac_ch0_clk_sel" description="VDAC channel 0 clock select&lt;br&gt;0: clk_date_sd&lt;br&gt;1: clk_date_hd" range="20" value="0x0" property="RW"/>
				<Member name="vo_hd_clk_div" description="VO HD clock divider&lt;br&gt;00: divided by 2&lt;br&gt;01: divided by 4&lt;br&gt;1X: divided by 1" range="19:18" value="0x0" property="RW"/>
				<Member name="hdmi_clk_sel_ssc" description="This bit works with bit[25] for selecting the HDMI clock source.&lt;br&gt;{[17], [25]}&lt;br&gt;00: clk_vo_sd&lt;br&gt;01: clk_vo_hd&lt;br&gt;10: MPLL postdiv output for the HDMI clock, separate HDMI spread spectrum&lt;br&gt;11: reserved" range="17" value="0x0" property="RW"/>
				<Member name="vo_hd_clk_sel" description="VO HD clock select&lt;br&gt;0: clk_vo_sd_ini&lt;br&gt;1: clk_vo_hd0_ini" range="16" value="0x1" property="RW"/>
				<Member name="vo_sd_clk_div" description="VO SD clock divider&lt;br&gt;00: divided by 2&lt;br&gt;01: divided by 4&lt;br&gt;1X: divided by 1" range="15:14" value="0x0" property="RW"/>
				<Member name="hdmi_fifo_cken" description="FIFO clock gating for switching the HDMI separate spread spectrum&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" value="0x0" property="RW"/>
				<Member name="vo_sd_clk_sel" description="VO SD clock select&lt;br&gt;0: clk_vo_sd_ini&lt;br&gt;1: clk_vo_hd0_ini" range="12" value="0x0" property="RW"/>
				<Member name="hd_ppc_cken" description="VOU HD PPC clock gating" range="11" value="0x1" property="RW"/>
				<Member name="sd_ppc_cken" description="VOU SD PPC clock gating" range="10" value="0x1" property="RW"/>
				<Member name="vdac_ch3_cken" description="VDAC channel 3 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x1" property="RW"/>
				<Member name="vdac_ch2_cken" description="VDAC channel 2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="vdac_ch1_cken" description="VDAC channel 1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x1" property="RW"/>
				<Member name="vdac_ch0_cken" description="VDAC channel 0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x1" property="RW"/>
				<Member name="vo_hdate_cken" description="VO hdate clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="vo_hd_cken" description="VO HD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="vo_sdate_cken" description="VO sdate clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="vo_sd_cken" description="VO SD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="vo_hd_sub_cken" description="VO HD SUB clock gating, maximum 594 MHz&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="vo_bus_cken" description="VO bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00D8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG55" description="a VICAP clock and soft reset control register." value="0x00005001" startoffset="0x00DC">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="RW"/>
				<Member name="vi_p0_srst_req" description="VICAP P0 soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="15" value="0x0" property="RW"/>
				<Member name="vi_p0_cken" description="VICAP P0 clock gating" range="14" value="0x1" property="RW"/>
				<Member name="vi_ppc0_srst_req" description="VICAP soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" value="0x0" property="RW"/>
				<Member name="vi_ppc0_cken" description="VICAP main clock gating" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="vicap_clk_sel" description="VICAP clock frequency&lt;br&gt;00: 600 MHz&lt;br&gt;01: 300 MHz&lt;br&gt;10: 200 MHz&lt;br&gt;11: 100 MHz" range="10:9" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="8:5" value="0x0" property="RW"/>
				<Member name="vi_bus_srst_req" description="VI bus software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="vi_bus_cken" description="VI bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00DC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG56" description="a QTC clock and soft reset control register." value="0x00000003" startoffset="0x00E0">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="qtc_clk_pctrl" description="QTC clock phase select&lt;br&gt;0: normal&lt;br&gt;1: inverted" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RW"/>
				<Member name="qtc_srst_req" description="QTC software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="qtc_cken" description="QTC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="qtc_bus_cken" description="QTC bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00E0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG58" description="a QAMC and QAMADC clock and soft reset control register." value="0x00000003" startoffset="0x00E8">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RW"/>
				<Member name="qamctrl_clk_sel" description="QAM QTC clock select&lt;br&gt;0: 43.2 MHz internal clock&lt;br&gt;1: QAM ADC output clock" range="10" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="9:5" value="0x00" property="RW"/>
				<Member name="qamadc_srst_req" description="QAM ADC soft reset" range="4" value="0x0" property="RW"/>
				<Member name="qamadc_clk_pctrl" description="Whether to invert the phase of the QAM ADC reference clock&lt;br&gt;0: not inverted&lt;br&gt;1: inverted" range="3" value="0x0" property="RW"/>
				<Member name="qamc_srst_req" description="QAM CTRL soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="2" value="0x0" property="RW"/>
				<Member name="qamc_adc_cken" description="QAM CTRL ADC_CLK clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="qamc_demo_cken" description="QAM CTRL dem_clk clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG60" description="a VPSS clock and soft reset control register." value="0x00000001" startoffset="0x00F0">
				<Member name="reserved" description="Reserved" range="31:18" value="0x0000" property="RW"/>
				<Member name="vpssclk_loaden" description="VPSS pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x0" property="RW"/>
				<Member name="vpssclk_skipcfg" description="VPSS pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="16:12" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="RW"/>
				<Member name="vpss_clk_sel" description="VPSS clock select&lt;br&gt;00: 576 MHz&lt;br&gt;01: DPLL postdiv output, 466/533 MHz&lt;br&gt;10: MPLL postdiv output. In this case, MPLL postdiv must be set to 540 MHz, and HDMI spread spectrum is not supported.&lt;br&gt;11: 500 MHz" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RW"/>
				<Member name="vpss_srst_req" description="VPSS software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="vpss_cken" description="VPSS clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00F0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG61" description="an HWC clock and soft reset control register." value="0x00000001" startoffset="0x00F4">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="RW"/>
				<Member name="hwcclk_loaden" description="HWC pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" value="0x0" property="RW"/>
				<Member name="hwcclk_skipcfg" description="HWC pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="14:10" value="0x00" property="RW"/>
				<Member name="hwc_clk_sel" description="HWC clock select&lt;br&gt;00: 345.6 MHz&lt;br&gt;01: 400 MHz&lt;br&gt;10: 300 MHz&lt;br&gt;11: reserved" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RW"/>
				<Member name="hwc_srst_req" description="HWC software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="hwc_cken" description="HWC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00F4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG63" description="a PVR-1 clock and soft reset control register." value="0x3E0017FF" startoffset="0x00FC">
				<Member name="pvr_tsi13_pctrl" description="PVR TSI13 phase select (corresponding to channel 1 of the external TSI)&lt;br&gt;0: positive phase&lt;br&gt;1: inverted" range="31" value="0x0" property="RW"/>
				<Member name="pvr_tsi12_pctrl" description="PVR TSI12 phase select (corresponding to channel 1 of the external TSI)&lt;br&gt;0: positive phase&lt;br&gt;1: inverted" range="30" value="0x0" property="RW"/>
				<Member name="pvr_tsi12_cken" description="PVR TS12 clock gating for the chip&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x1" property="RW"/>
				<Member name="pvr_tsi11_cken" description="PVR TS11 clock gating for the chip&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x1" property="RW"/>
				<Member name="pvr_tsi10_cken" description="PVR TS10 clock gating for the chip&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" value="0x1" property="RW"/>
				<Member name="pvr_tsi9_cken" description="PVR TS9 clock gating for the chip&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" value="0x1" property="RW"/>
				<Member name="pvr_tsi8_cken" description="PVR TS8 clock gating for the chip&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" value="0x1" property="RW"/>
				<Member name="pvr_srst_req" description="PVR software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="24" value="0x0" property="RW"/>
				<Member name="pvr_tsi9_pctrl" description="PVR TSI9 phase select (corresponding to channel 6 of the external TSI)&lt;br&gt;0: positive phase&lt;br&gt;1: inverted" range="23" value="0x0" property="RW"/>
				<Member name="pvr_tsi8_pctrl" description="PVR TSI8 phase select (corresponding to channel 6 of the external TSI)&lt;br&gt;0: positive phase&lt;br&gt;1: inverted" range="22" value="0x0" property="RW"/>
				<Member name="pvr_tsi7_pctrl" description="PVR TSI7 phase select (corresponding to channel 6 of the external TSI)&lt;br&gt;0: positive phase&lt;br&gt;1: inverted" range="21" value="0x0" property="RW"/>
				<Member name="pvr_tsi6_pctrl" description="PVR TSI6 phase select (corresponding to channel 5 of the external TSI)&lt;br&gt;0: positive phase&lt;br&gt;1: inverted" range="20" value="0x0" property="RW"/>
				<Member name="pvr_tsi5_pctrl" description="PVR TSI5 phase select (corresponding to channel 4 of the external TSI)&lt;br&gt;0: positive phase&lt;br&gt;1: inverted" range="19" value="0x0" property="RW"/>
				<Member name="pvr_tsi4_pctrl" description="PVR TSI4 phase select (corresponding to channel 3 of the external TSI)&lt;br&gt;0: positive phase&lt;br&gt;1: inverted" range="18" value="0x0" property="RW"/>
				<Member name="pvr_tsi3_pctrl" description="PVR TSI3 phase select (corresponding to channel 2 of the external TSI)&lt;br&gt;0: positive phase&lt;br&gt;1: inverted" range="17" value="0x0" property="RW"/>
				<Member name="pvr_tsi2_pctrl" description="PVR TSI2 phase select (corresponding to channel 1 of the external TSI)&lt;br&gt;0: positive phase&lt;br&gt;1: inverted" range="16" value="0x0" property="RW"/>
				<Member name="pvr_tsi11_pctrl" description="PVR TSI11 phase select (corresponding to channel 1 of the external TSI)&lt;br&gt;0: positive phase&lt;br&gt;1: inverted" range="15" value="0x0" property="RW"/>
				<Member name="pvr_tsi10_pctrl" description="PVR TSI10 phase select (corresponding to channel 1 of the external TSI)&lt;br&gt;0: positive phase&lt;br&gt;1: inverted" range="14" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="13" value="0x0" property="RW"/>
				<Member name="pvr_tsout0_cken" description="PVR TSOUT0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="pvr_ts0_cken" description="PVR TS0 clock gating for the chip&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x1" property="RW"/>
				<Member name="pvr_tsi7_cken" description="PVR TSI7 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x1" property="RW"/>
				<Member name="pvr_tsi6_cken" description="PVR TSI6 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="pvr_tsi5_cken" description="PVR TSI5 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x1" property="RW"/>
				<Member name="pvr_tsi4_cken" description="PVR TSI4 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x1" property="RW"/>
				<Member name="pvr_tsi3_cken" description="PVR TSI3 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="pvr_tsi2_cken" description="PVR TSI2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="pvr_tsi1_cken" description="PVR TSI1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="pvr_27m_cken" description="PVR 27 MHz clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="pvr_dmx_cken" description="PVR clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="pvr_bus_cken" description="PVR bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00FC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG64" description="a PVR-2 clock and soft reset control register." value="0x00001008" startoffset="0x0100">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RW"/>
				<Member name="clk_tsi47_com_sel" description="TSI 9-line mode select&lt;br&gt;0XX: clk_tsi4?7 use the original clock channel.&lt;br&gt;100: clk_tsi4?7 are multiplexed as the TSI4 clock.&lt;br&gt;101: clk_tsi4?7 are multiplexed as the TSI5 clock.&lt;br&gt;110: clk_tsi4?7 are multiplexed as the TSI6 clock.&lt;br&gt;111: clk_tsi4?7 are multiplexed as the TSI7 clock." range="30:28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="27" value="0x0" property="RW"/>
				<Member name="clk_tsi03_com_sel" description="TSI 9-line mode select&lt;br&gt;0XX: clk_tsi0?3 use the original clock channel.&lt;br&gt;100: clk_tsi0?3 are multiplexed as the TSI0 clock.&lt;br&gt;101: clk_tsi0?3 are multiplexed as the TSI1 clock.&lt;br&gt;110: clk_tsi0?3 are multiplexed as the TSI2 clock.&lt;br&gt;111: clk_tsi0?3 are multiplexed as the TSI3 clock." range="26:24" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="23:20" value="0x0" property="RW"/>
				<Member name="pvr_ts0_clk_div" description="PVR TS0 clock divider&lt;br&gt;0000: divided by 2&lt;br&gt;0001: divided by 4&lt;br&gt;0010: divided by 6&lt;br&gt;0011: divided by 8&lt;br&gt;0100: divided by 10&lt;br&gt;0101: divided by 12&lt;br&gt;0110: divided by 14&lt;br&gt;0111: divided by 16&lt;br&gt;1000: divided by 18&lt;br&gt;1001: divided by 20&lt;br&gt;1010: divided by 22&lt;br&gt;1011: divided by 24&lt;br&gt;1100: divided by 26&lt;br&gt;1101: divided by 28&lt;br&gt;1110: divided by 30&lt;br&gt;1111: divided by 32" range="19:16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:14" value="0x0" property="RW"/>
				<Member name="pvr_ts0_clk_sel" description="PVR TS0 clock select&lt;br&gt;00: 100 MHz&lt;br&gt;01: 150 MHz&lt;br&gt;10: 1200 MHz&lt;br&gt;11: 1500 MHz" range="13:12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="pvr_dmx_clkdiv_cfg" description="PVR Demux clock divider select&lt;br&gt;0: configured by software&lt;br&gt;1: configured by hardware" range="10" value="0x0" property="RW"/>
				<Member name="sw_dmxclk_loaden" description="PVR pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="sw_dmx_clk_div" description="PVR pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="8:4" value="0x00" property="RW"/>
				<Member name="pvr_tsi13_cken" description="PVR TSI13 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="pvr_dmx_clk_sel" description="PVR Demux clock select&lt;br&gt;0: 200 MHz&lt;br&gt;1: 250 MHz" range="2" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="1" value="0x0" property="RW"/>
				<Member name="pvr_tsout0_pctrl" description="PVR TSOUT0 phase select&lt;br&gt;0: positive phase&lt;br&gt;1: inverted" range="0" value="0x0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG67" description="an HDMITX_CTRL-1 clock and soft reset control register." value="0x0000003F" startoffset="0x010C">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="RW"/>
				<Member name="hdmitx_ctrl_asclk_sel" description="HDMI TX ASCLK clock select&lt;br&gt;0: CRG (150 MHz)&lt;br&gt;1: HDMI TX PHY" range="14" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="13:10" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_srst_req" description="HDMI TX software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_bus_srst_req" description="HDMI TX bus software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_mhl_clk_pctrl" description="MHL clock phase inversion&lt;br&gt;0: not inverted&lt;br&gt;1: inverted" range="6" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_as_cken" description="HDMITX AS clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="hdmitx_ctrl_os_cken" description="HDMI TX OS clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="hdmitx_ctrl_mhl_cken" description="HDMI TX clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="hdmitx_ctrl_id_cken" description="HDMI TX ID clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="hdmitx_ctrl_cec_cken" description="HDMI TX CTRL CEC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="hdmitx_ctrl_bus_cken" description="HDMI TX CTRL bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x010C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG68" description="an HDMITX_PHY clock and soft reset control register." value="0x00000000" startoffset="0x0110">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="RW"/>
				<Member name="hdmitx_phy_srst_req" description="HDMI TX PHY software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG69" description="an ADAC clock and soft reset control register." value="0x00000001" startoffset="0x0114">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="RW"/>
				<Member name="adac_srst_req" description="ADAC software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="adac_cken" description="ADAC bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0114"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG70" description="an AIAO clock and soft reset control register." value="0x00000001" startoffset="0x0118">
				<Member name="reserved" description="Reserved" range="31:22" value="0x000" property="RW"/>
				<Member name="aiao_mclk_sel" description="AIAO_CLK_PLL clock select&lt;br&gt;00: APLL postdiv output&lt;br&gt;01: GPLL postdiv output. The GPU cannot use this PLL.&lt;br&gt;10: MPLL postdiv output. HDMI spread spectrum is not supported.&lt;br&gt;11: reserved" range="21:20" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:18" value="0x0" property="RW"/>
				<Member name="aiaoclk_loaden" description="AIAO pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x0" property="RW"/>
				<Member name="aiaoclk_skipcfg" description="AIAO pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="16:12" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:5" value="0x00" property="RW"/>
				<Member name="aiao_srst_req" description="AIAO software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="aiao_cken" description="AIAO clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0118"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG71" description="a VDAC clock and soft reset control register." value="0x00000001" startoffset="0x011C">
				<Member name="reserved" description="Reserved" range="31:20" value="0x000" property="RW"/>
				<Member name="vdac_3_clk_pctrl" description="VDAC channel 3 phase select&lt;br&gt;0: positive phase&lt;br&gt;1: inverted" range="19" value="0x0" property="RW"/>
				<Member name="vdac_2_clk_pctrl" description="VDAC channel 2 phase select&lt;br&gt;0: positive phase&lt;br&gt;1: inverted" range="18" value="0x0" property="RW"/>
				<Member name="vdac_1_clk_pctrl" description="VDAC channel 1 phase select&lt;br&gt;0: positive phase&lt;br&gt;1: inverted" range="17" value="0x0" property="RW"/>
				<Member name="vdac_0_clk_pctrl" description="VDAC channel 0 phase select&lt;br&gt;0: positive phase&lt;br&gt;1: inverted" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:1" value="0x0000" property="RW"/>
				<Member name="vdac_chop_cken" description="VDAC CHOP clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x011C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG72" description="an FE PHY clock and soft reset control register." value="0x00000011" startoffset="0x0120">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="fephy_clk_sel" description="FE PHY clock select&lt;br&gt;0: FPLL FOUT1 25 MHz output clock&lt;br&gt;1: 25 MHz clock obtained by frequency division of the EPLL" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RW"/>
				<Member name="fephy_srst_req" description="FE PHY software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="fephy_cken" description="FE PHY clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0120"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG73" description="a GPU_LP clock and soft reset control register." value="0x00000207" startoffset="0x0124">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RW"/>
				<Member name="gpu_sw_begin_cfg" description="GPU switch start&lt;br&gt;0: not started&lt;br&gt;1: started" range="10" value="0x0" property="RW"/>
				<Member name="gpu_begin_cfg_bypass" description="GPU switch start bypass&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="9" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="8:3" value="0x00" property="RW"/>
				<Member name="gpu_freq_sel_cfg_crg" description="GPU clock select&lt;br&gt;000: 432 MHz&lt;br&gt;001: 400 MHz&lt;br&gt;010: 600 MHz GPLL postdiv output&lt;br&gt;011: 600 MHz&lt;br&gt;100: 300 MHz&lt;br&gt;101: 466/533 MHz DPLL postdiv output&lt;br&gt;110: 500 MHz&lt;br&gt;111: 200 MHz" range="2:0" value="0x7" property="RW"/>
				<Register offset="0x0124"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG74" description="a DDR_LP clock and soft reset control register." value="0x00000204" startoffset="0x0128">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RW"/>
				<Member name="ddr_sw_begin_cfg" description="DDR switch start&lt;br&gt;0: not started&lt;br&gt;1: started" range="10" value="0x0" property="RW"/>
				<Member name="ddr_begin_cfg_bypass" description="DDR switch start bypass&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="9" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="8:3" value="0x00" property="RW"/>
				<Member name="ddr_freq_sel_cfg_crg" description="DDR clock select&lt;br&gt;000: DPLL output, 466/533 MHz&lt;br&gt;001: DPLL output, 466/533 MHz&lt;br&gt;010: DPLL output, 466/533 MHz&lt;br&gt;011: DPLL output, 466/533 MHz&lt;br&gt;100: 24 MHz&lt;br&gt;101: 400 MHz&lt;br&gt;110: 300 MHz&lt;br&gt;111: 200 MHz" range="2:0" value="0x4" property="RW"/>
				<Register offset="0x0128"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG90" description="an output RST control register." value="0x00000000" startoffset="0x0168">
				<Member name="reserved" description="Reserved" range="31:6" value="0x0000000" property="RW"/>
				<Member name="dem_rst1_out" description="Software reset request of the external DEMO1 &lt;br&gt;0: reset deasserted&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="slic_rst1_out" description="Software reset request of the external SLIC1 &lt;br&gt;0: reset deasserted&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="mute_ctrl_out" description="Software reset request of the external MUTE&lt;br&gt;0: muted&lt;br&gt;1: not muted" range="3" value="0x0" property="RW"/>
				<Member name="dem_rst0_out" description="Software reset request of the external DEMO0&lt;br&gt;0: reset deasserted&lt;br&gt;1: reset" range="2" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="1" value="0x0" property="RW"/>
				<Member name="slic_rst0_out" description="Software reset request of the external SLIC0 &lt;br&gt;0: reset deasserted&lt;br&gt;1: reset" range="0" value="0x0" property="RW"/>
				<Register offset="0x0168"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG93" description="a VDH_RST_READBACK register." value="0x00000000" startoffset="0x0174">
				<Member name="reserved" description="Reserved" range="31:6" value="0x0000000" property="RO"/>
				<Member name="vdh1_mfd_rst_ok" description="VDH_300M MFD reset state indicator&lt;br&gt;0: reset deasserted&lt;br&gt;1: reset" range="5" value="0x0" property="RO"/>
				<Member name="vdh1_scd_rst_ok" description="VDH_300M SCD reset state indicator&lt;br&gt;0: reset deasserted&lt;br&gt;1: reset" range="4" value="0x0" property="RO"/>
				<Member name="vdh1_all_rst_ok" description="VDH_300M VDH global reset state indicator&lt;br&gt;0: reset deasserted&lt;br&gt;1: reset" range="3" value="0x0" property="RO"/>
				<Member name="vdh_mfd_rst_ok" description="VDH_500M MFD reset state indicator&lt;br&gt;0: reset deasserted&lt;br&gt;1: reset" range="2" value="0x0" property="RO"/>
				<Member name="vdh_scd_rst_ok" description="VDH_500M SCD reset state indicator&lt;br&gt;0: reset deasserted&lt;br&gt;1: reset" range="1" value="0x0" property="RO"/>
				<Member name="vdh_all_rst_ok" description="VDH_500M VDH global reset state indicator&lt;br&gt;0: reset deasserted&lt;br&gt;1: reset" range="0" value="0x0" property="RO"/>
				<Register offset="0x0174"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG94" description="a WDG clock and soft reset control register." value="0x00000003" startoffset="0x0178">
				<Member name="reserved" description="Reserved" range="31:6" value="0x0000000" property="RW"/>
				<Member name="wdg1_srst_req" description="WDG1 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="wdg0_srst_req" description="WDG0 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="wdg1_cken" description="WDG1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="wdg0_cken" description="WDG0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0178"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG98" description="a COMBPHY clock and soft reset control register." value="0x11111111" startoffset="0x0188">
				<Member name="reserved" description="Reserved" range="31:30" value="0x0" property="RW"/>
				<Member name="combphy3_rstn_sel_ctrl" description="COMBPHY3 pipe interface reset&lt;br&gt;0: reset by the CRG&lt;br&gt;1: reset by the controller" range="29" value="0x0" property="RW"/>
				<Member name="combphy3_srst_req" description="COMBPHY3 POR software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="28" value="0x1" property="RW"/>
				<Member name="combphy3_refclk_sel" description="COMBPHY3 reference clock select&lt;br&gt;000: 100 MHz clock obtained after the BPLL frequency division&lt;br&gt;001: 25 MHz clock obtained after the BPLL frequency division&lt;br&gt;010: 100 MHz clock obtained after the EPLL frequency division&lt;br&gt;011: 25 MHz clock obtained after the EPLL frequency division&lt;br&gt;100: 100 MHz clock output by the FPLL&lt;br&gt;101: 25 MHz clock output by the FPLL&lt;br&gt;Other values: reserved" range="27:25" value="0x0" property="RW"/>
				<Member name="combphy3_ref_cken" description="combphy3 reference clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="23:22" value="0x0" property="RW"/>
				<Member name="combphy2_rstn_sel_ctrl" description="COMBPHY0 pipe interface reset&lt;br&gt;0: reset by the CRG&lt;br&gt;1: reset by the controller" range="21" value="0x0" property="RW"/>
				<Member name="combphy2_srst_req" description="COMBPHY2 POR software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="20" value="0x1" property="RW"/>
				<Member name="combphy2_refclk_sel" description="COMBPHY2 reference clock select&lt;br&gt;000: 100 MHz clock obtained after the BPLL frequency division&lt;br&gt;001: 25 MHz clock obtained after the BPLL frequency division&lt;br&gt;010: 100 MHz clock obtained after the EPLL frequency division&lt;br&gt;011: 25 MHz clock obtained after the EPLL frequency division&lt;br&gt;100: 100 MHz clock output by the FPLL&lt;br&gt;101: 25 MHz clock output by the FPLL&lt;br&gt;Other values: reserved" range="19:17" value="0x0" property="RW"/>
				<Member name="combphy2_ref_cken" description="COMBPHY2 reference clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:14" value="0x0" property="RW"/>
				<Member name="combphy1_rstn_sel_ctrl" description="COMBPHY1 pipe interface reset&lt;br&gt;0: reset by the CRG&lt;br&gt;1: reset by the controller" range="13" value="0x0" property="RW"/>
				<Member name="combphy1_srst_req" description="COMBPHY1 POR software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" value="0x1" property="RW"/>
				<Member name="combphy1_refclk_sel" description="COMBPHY1 reference clock select&lt;br&gt;000: 100 MHz clock obtained after the BPLL frequency division&lt;br&gt;001: 25 MHz clock obtained after the BPLL frequency division&lt;br&gt;010: 100 MHz clock obtained after the EPLL frequency division&lt;br&gt;011: 25 MHz clock obtained after the EPLL frequency division&lt;br&gt;100: 100 MHz clock output by the FPLL&lt;br&gt;101: 25 MHz clock output by the FPLL&lt;br&gt;Other values: reserved" range="11:9" value="0x0" property="RW"/>
				<Member name="combphy1_ref_cken" description="COMBPHY1 reference clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="RW"/>
				<Member name="combphy0_rstn_sel_ctrl" description="COMBPHY0 pipe interface reset&lt;br&gt;0: reset by the CRG&lt;br&gt;1: reset by the controller" range="5" value="0x0" property="RW"/>
				<Member name="combphy0_srst_req" description="COMBPHY0 POR software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x1" property="RW"/>
				<Member name="combphy0_refclk_sel" description="COMBPHY0 reference clock select&lt;br&gt;000: 100 MHz clock obtained after the BPLL frequency division&lt;br&gt;001: 25 MHz clock obtained after the BPLL frequency division&lt;br&gt;010: 100 MHz clock obtained after the EPLL frequency division&lt;br&gt;011: 25 MHz clock obtained after the EPLL frequency division&lt;br&gt;100: 100 MHz clock output by the FPLL&lt;br&gt;101: 25 MHz clock output by the FPLL&lt;br&gt;Other values: reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="combphy0_ref_cken" description="COMBPHY0 reference clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0188"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG99" description="a PCIeCTRL clock and soft reset control register." value="0x00000F0F" startoffset="0x018C">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="RW"/>
				<Member name="pcie1_srst_req" description="PCIeCTRL1 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="14" value="0x0" property="RW"/>
				<Member name="pcie1_sys_srst_req" description="PCIeCTRL1 SYS software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" value="0x0" property="RW"/>
				<Member name="pcie1_bus_srst_req" description="PCIeCTRL1 bus software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" value="0x0" property="RW"/>
				<Member name="pcie1_aux_cken" description="PCIeCTRL1 AUX clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" value="0x1" property="RW"/>
				<Member name="pcie1_pipe_cken" description="PCIeCTRL1 pipe clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x1" property="RW"/>
				<Member name="pcie1_sys_cken" description="PCIeCTRL1 SYS clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x1" property="RW"/>
				<Member name="pcie1_bus_cken" description="PCIeCTRL1 bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="RW"/>
				<Member name="pcie0_srst_req" description="PCIeCTRL0 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="6" value="0x0" property="RW"/>
				<Member name="pcie0_sys_srst_req" description="PCIeCTRL0 SYS software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="pcie0_bus_srst_req" description="PCIeCTRL0 bus software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="pcie0_aux_cken" description="PCIeCTRL0 AUX clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="pcie0_pipe_cken" description="PCIeCTRL0 pipe clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="pcie0_sys_cken" description="PCIeCTRL0 SYS clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="pcie0_bus_cken" description="PCIeCTRL0 bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x018C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG102" description="a USB2CTRL1 clock and soft reset control register." value="0x00115037" startoffset="0x0198">
				<Member name="reserved" description="Reserved" range="31:21" value="0x000" property="RW"/>
				<Member name="usb2_clk48_sel1" description="USB2 CLK48 clock source&lt;br&gt;0: When the USB2 controller transmits utmi_suspend_n=0 to the PHY, the PHY stops working, and the 48 MHz clock of the OHCI controller is controlled by the CRG.&lt;br&gt;1: The 48 MHz clock of the OHCI controller is provided by the PHY." range="20" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:17" value="0x0" property="RW"/>
				<Member name="usb2_hst_phy_srst_req1" description="USB2CTRL HST_PHY software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="16" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" value="0x0" property="RW"/>
				<Member name="usb2_utmi0_srst_req1" description="USB2CTRL UTMI0 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="14" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="13" value="0x0" property="RW"/>
				<Member name="usb2_bus_srst_req1" description="USB2CTRL bus software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:6" value="0x00" property="RW"/>
				<Member name="usb2_utmi0_cken1" description="USB2CTRL UTMI0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="usb2_hst_phy_cken1" description="USB2CTRL HST_PHY clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="RW"/>
				<Member name="usb2_ohci12m_cken1" description="USB2CTRL OHCI 12 MHz clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="usb2_ohci48m_cken1" description="USB2CTRL OHCI 48 MHz clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="usb2_bus_cken1" description="USB2CTRL bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0198"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG157" description="an HDMIRX_CTRL clock and soft reset control register." value="0x0001FFFF" startoffset="0x0274">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="RW"/>
				<Member name="hdmirx_2p0_edid_cksel" description="EDID clock select&lt;br&gt;0: 2 MHz&lt;br&gt;1: 2.02 MHz" range="27" value="0x0" property="RW"/>
				<Member name="hdmirx_2p0_cec_cksel" description="CEC clock select&lt;br&gt;0: 2 MHz&lt;br&gt;1: 2.02 MHz" range="26" value="0x0" property="RW"/>
				<Member name="hdmirx_2p0_cec_srst_req" description="CEC software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="25" value="0x0" property="RW"/>
				<Member name="hdmirx_2p0_fiona_osc_srst_req" description="Finoa OSC clock domain software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="24" value="0x0" property="RW"/>
				<Member name="hdmirx_2p0_hdcp2x_cclk_srst_req" description="HDCP2X CCLK clock domain software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="23" value="0x0" property="RW"/>
				<Member name="hdmirx_2p0_hdcp2x_eclk_srst_req" description="HDCP2X ECLK clock domain software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="22" value="0x0" property="RW"/>
				<Member name="hdmirx_2p0_osc_srst_req" description="OSC software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="21" value="0x0" property="RW"/>
				<Member name="hdmirx_2p0_prif_srst_req" description="PRIF software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="20" value="0x0" property="RW"/>
				<Member name="hdmirx_2p0_sheman_srst_req" description="Sheman software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="19" value="0x0" property="RW"/>
				<Member name="hdmirx_2p0_srst_req" description="HDMI RX software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="18" value="0x0" property="RW"/>
				<Member name="hdmirx_otp_pclk_srst_req" description="OTP PCLK software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="17" value="0x0" property="RW"/>
				<Member name="hdmirx_2p0_apll_ref_cken" description="Audio PLL reference clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" value="0x1" property="RW"/>
				<Member name="hdmirx_2p0_cbus_cken" description="CBUS clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" value="0x1" property="RW"/>
				<Member name="hdmirx_2p0_cec_cken" description="CEC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" value="0x1" property="RW"/>
				<Member name="hdmirx_2p0_clk1x_cken" description="CLK1X clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" value="0x1" property="RW"/>
				<Member name="hdmirx_2p0_dacr_refclk_cken" description="DACR reference clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="hdmirx_2p0_dc_refck_cken" description="DC reference clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" value="0x1" property="RW"/>
				<Member name="hdmirx_2p0_dcclk_cken" description="DC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x1" property="RW"/>
				<Member name="hdmirx_2p0_div20sync_cken" description="tmds_div20sync clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x1" property="RW"/>
				<Member name="hdmirx_2p0_edid_cken" description="EDID clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="hdmirx_2p0_ext_apll_cken" description="External audio PLL input clock enable, internally reserved (no external audio PLL is connected)" range="7" value="0x1" property="RW"/>
				<Member name="hdmirx_2p0_fiona_osc_cken" description="Finoa OSC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x1" property="RW"/>
				<Member name="hdmirx_2p0_hdcp2x_cclk_cken" description="HDCP2X CCLK clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="hdmirx_2p0_hdcp2x_eclk_cken" description="HDCP2X ECLK clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="hdmirx_2p0_osc_cken" description="HDMI RX controller OSC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="hdmirx_2p0_prif_cken" description="HDMI RX controller prif clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="hdmirx_2p0_sheman_cken" description="HDMI RX Sheman clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="hdmirx_otp_pclk_cken" description="HDMI RX OTP interface APB clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0274"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG158" description="an HDMITX_CTRL-2 clock and soft reset control register." value="0x00000007" startoffset="0x0278">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="RW"/>
				<Member name="hdmitx_ctrl_id_div" description="Frequency divider of the HDMI TX CTRL IDCK clock&lt;br&gt;00: divided by 2&lt;br&gt;01: divided by 4&lt;br&gt;10: divided by 6&lt;br&gt;11: divided by 8" range="13:12" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_pixelnx_div" description="Frequency divider of the HDMI TX CTRL pixelnx clock&lt;br&gt;00: divided by 2&lt;br&gt;01: divided by 4&lt;br&gt;10: divided by 6&lt;br&gt;11: divided by 8" range="11:10" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_pixel_div" description="Frequency divider of the HDMI TX CTRL pixel clock&lt;br&gt;00: divided by 2&lt;br&gt;01: divided by 4&lt;br&gt;10: divided by 6&lt;br&gt;11: divided by 8" range="9:8" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_cec_clk_sel" description="HDMI TX CTRL CEC clock select&lt;br&gt;0: 2 MHz&lt;br&gt;1: 2.02 MHz" range="7" value="0x0" property="RW"/>
				<Member name="c" description="Frequency divider of the pixelnx clock for obtaining the IDCK clock&lt;br&gt;0: divided by 1&lt;br&gt;1: configured by hdmitx_ctrl_id_div" range="6" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_osclk_sel" description="OSCLK clock select&lt;br&gt;0: osclk clock provided by the PHY&lt;br&gt;1: 60 MHz clock provided by the chip CRG" range="5" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_pixelnx_cksel" description="Frequency divider of the pixelnx clock (divided by 1 or 2)&lt;br&gt;0: divided by 1&lt;br&gt;1: divided by 2" range="4" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_pixel_cksel" description="Frequency divider of the pixel clock (divided by 1 or 2)" range="3" value="0x0" property="RW"/>
				<Member name="hdmitx_ctrl_pixel_cken" description="Pixel clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="hdmitx_ctrl_pixelnx_cken" description="Pixelnx clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="hdmitx_ctrl_xclk_cken" description="HDMI TX CTRL xtal clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0278"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG161" description="an SW_READBACK-2 register." value="0x00000000" startoffset="0x0284">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RO"/>
				<Member name="sfc2x_nor_clk_seled" description="SPI NOR 2X clock switch completion indicator" range="10" value="0x0" property="RO"/>
				<Member name="sfc2x_nand_clk_seled" description="SPI NAND 2X clock switch completion indicator" range="9" value="0x0" property="RO"/>
				<Member name="vdh1_clk_seled" description="VDH1 clock switch completion indicator" range="8:7" value="0x0" property="RO"/>
				<Member name="sdio2_clk_seled" description="SDIO2 clock switch completion indicator" range="6:4" value="0x0" property="RO"/>
				<Member name="nfc_clk2x_seled" description="NANDC X2 clock switch completion indicator" range="3:2" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="1:0" value="0x0" property="RO"/>
				<Register offset="0x0284"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG162" description="a VDH1 clock and soft reset control register." value="0x00000003" startoffset="0x00288">
				<Member name="reserved" description="Reserved" range="31:18" value="0x0000" property="RW"/>
				<Member name="vdh1clk_loaden" description="VDH_300M pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x0" property="RW"/>
				<Member name="vdh1clk_skipcfg" description="VDH_300M pulse filtering&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="16:12" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="RW"/>
				<Member name="vdh1_clk_sel" description="VDH_300M clock select&lt;br&gt;00: 300 MHz&lt;br&gt;01: 400 MHz&lt;br&gt;10: 345.6 MHz&lt;br&gt;11: reserved" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="RW"/>
				<Member name="vdh1_mfd_srst_req" description="VDH_300M MFD software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="6" value="0x0" property="RW"/>
				<Member name="vdh1_scd_srst_req" description="VDH_300M SCD software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="vdh1_all_srst_req" description="VDH_300M module software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="vdh1dsp_cken" description="VDH_300M DSP clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="vdh1_cken" description="VDH_300M clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00288"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG163" description="an SDIO1 clock and soft reset control register." value="0x00000303" startoffset="0x0028C">
				<Member name="reserved" description="Reserved" range="31:20" value="0x000" property="RW"/>
				<Member name="sdio1_clk_mode" description="SDIO1 phase select&lt;br&gt;0: The sample clock and DRV clock are divided into eight equal phases based on the entire clock cycle.&lt;br&gt;1: The sample clock and DRV clock are divided into eight equal phases based on the first half clock cycle." range="19" value="0x0" property="RW"/>
				<Member name="sdio1_drv_ps_sel" description="SDIO1 DRV clock phase select (sdio1_clk_mode = 0)&lt;br&gt;000: 0&lt;br&gt;001: 45&lt;br&gt;010: 90&lt;br&gt;011: 135&lt;br&gt;100: 180&lt;br&gt;101: 225&lt;br&gt;110: 270&lt;br&gt;111: 315&lt;br&gt;SDIO1 DRV clock phase select (sdio1_clk_mode = 1)&lt;br&gt;000: 0&lt;br&gt;001: 22.5&lt;br&gt;010: 45&lt;br&gt;011: 67.5&lt;br&gt;100: 90&lt;br&gt;101: 112.5&lt;br&gt;110: 145&lt;br&gt;111: 167.5" range="18:16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" value="0x0" property="RW"/>
				<Member name="sdio1_sap_ps_sel" description="SDIO1 sample clock phase select (sdio1_clk_mode = 0)&lt;br&gt;000: 0&lt;br&gt;001: 45&lt;br&gt;010: 90&lt;br&gt;011: 135&lt;br&gt;100: 180&lt;br&gt;101: 225&lt;br&gt;110: 270&lt;br&gt;111: 315&lt;br&gt;SDIO1 sample clock phase select (sdio1_clk_mode = 1)&lt;br&gt;000: 0&lt;br&gt;001: 22.5&lt;br&gt;010: 45&lt;br&gt;011: 67.5&lt;br&gt;100: 90&lt;br&gt;101: 112.5&lt;br&gt;110: 145&lt;br&gt;111: 167.5" range="14:12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="sdio1_clk_sel" description="SDIO1 clock select&lt;br&gt;000: 75 MHz&lt;br&gt;001: 100 MHz&lt;br&gt;010: 50 MHz&lt;br&gt;011: 25 MHz&lt;br&gt;100: 200 MHz&lt;br&gt;101:150 MHz&lt;br&gt;Other values: reserved" range="10:8" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RW"/>
				<Member name="sdio1_srst_req" description="SDIO1 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="sdio1_cken" description="SDIO1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="sdio1_bus_cken" description="SDIO1 bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0028C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG183" description="an MAC_IF2 control register." value="0x0000003F" startoffset="0x002DC">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="RW"/>
				<Member name="gmac_if_sys_ctrl" description="Single-Ethernet port MAC_IF2 system control signal&lt;br&gt;bit[15] debug_cnt_en: internally reserved for debugging&lt;br&gt;&lt;br&gt;bit[14:9]: reserved&lt;br&gt;&lt;br&gt;bit[8] loopback_mode&lt;br&gt;Loopback mode enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;&lt;br&gt;bit[7:5] phy_intf_sel_i&lt;br&gt;PHY interface mode&lt;br&gt;000: GMII/MII mode&lt;br&gt;001: RGMII mode&lt;br&gt;100: RMII mode&lt;br&gt;&lt;br&gt;bit[4] duplexmode&lt;br&gt;PHY duplex mode&lt;br&gt;0: half-duplex mode, internally reserved&lt;br&gt;1: full-duplex mode&lt;br&gt;&lt;br&gt;bit[3] tx_config&lt;br&gt;TX configuration enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;&lt;br&gt;bit[2] link_up&lt;br&gt;PHY link status&lt;br&gt;0: link down&lt;br&gt;1: link up&lt;br&gt;&lt;br&gt;bit[1] mac_speed&lt;br&gt;10/100 Mbit/s mode&lt;br&gt;0: 10 Mbit/s&lt;br&gt;1: 100 Mbit/s&lt;br&gt;&lt;br&gt;bit[0] port_select&lt;br&gt;Gigabit mode select&lt;br&gt;0: 1000 Mbit/s&lt;br&gt;1: 10/100 Mbit/s" range="15:0" value="0x003F" property="RW"/>
				<Register offset="0x002DC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG184" description="an MAC_IF2 status register." value="0x00000000" startoffset="0x002E0">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="RO"/>
				<Member name="gmac_if_sys_stat" description="Single-Ethernet port MAC_IF2 system status signal, valid only when gmac_if_sys_ctrl[15] is 0&lt;br&gt;bit[15:4]: reserved&lt;br&gt;bit[3] link_status&lt;br&gt;bit[2:1] link_speed&lt;br&gt;bit[0] link_mode" range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x002E0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG202" description="a CI clock and soft reset control register." value="0x00000001" startoffset="0x00328">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="RW"/>
				<Member name="ci_srst_req" description="CI soft reset enable&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="ci_cksel" description="CI clock select&lt;br&gt;0: 50 MHz&lt;br&gt;1: 27 MHz" range="1" value="0x0" property="RW"/>
				<Member name="ci_cken" description="CI clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x00328"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="PERICTRL" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8A20000"/>
			<RegisterGroup name="START_MODE" description="a system startup status query register." value="0x01400700" startoffset="0x0000">
				<Member name="reserved" description="Reserved" range="31:26" value="0x00" property="RO"/>
				<Member name="sdio_pu_en_in_lock" description="Internal pull-up enable for the SDIO interface pin&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" value="0x0" property="RO"/>
				<Member name="usb_boot" description="USB device burning boot enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="24" value="0x1" property="RO"/>
				<Member name="jtag_sel_in" description="Multiplexing control indicator of JTAG pins&lt;br&gt;0: JTAG pin multiplexing is controlled by pin multiplexing registers. For details, see the pin multiplexing section.&lt;br&gt;1: The JTAG pins are always used for JTAG functions.&lt;br&gt;JTAG pins include JTAG_TDI, JTAG_TCK, JTAG_TMS, JTAG_TDO, and JTAG_TRSTN." range="23" value="0x0" property="RO"/>
				<Member name="por_sel" description="POR select&lt;br&gt;0: POR signal input from a pin&lt;br&gt;1: POR signal input from the internal POR module" range="22" value="0x1" property="RO"/>
				<Member name="reserved" description="Reserved" range="21:12" value="0x000" property="RO"/>
				<Member name="boot_sel" description="Boot memory type&lt;br&gt;000: SPI NOR flash&lt;br&gt;001: NAND flash&lt;br&gt;010: tSD/fSD card&lt;br&gt;011: eMMC&lt;br&gt;100: SPI NAND flash&lt;br&gt;101: Sync NAND flash&lt;br&gt;Other values: reserved" range="11:9" value="0x3" property="RO"/>
				<Member name="reserved" description="Reserved" range="8:0" value="0x100" property="RO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CTRL" description="a peripheral control register." value="0x00000000" startoffset="0x0008">
				<Member name="peri_jtag_sel" description="JTAG interface select when jtag_sel is 0&lt;br&gt;0: CPU JTAG&lt;br&gt;1: reserved&lt;br&gt;2: reserved&lt;br&gt;3: reserved&lt;br&gt;4: reserved&lt;br&gt;5: reserved&lt;br&gt;6: DDR JTAG&lt;br&gt;7: reserved" range="31:29" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="28:18" value="0x000" property="RW"/>
				<Member name="l2_size" description="L2 cache size&lt;br&gt;00: 1 MB&lt;br&gt;01: 512 KB&lt;br&gt;10: 256 KB&lt;br&gt;11: 128 KB" range="17:16" value="0x0" property="RW"/>
				<Member name="pcie_usb3_sata3_sel_combphy3" description="COMBPHY3 working mode&lt;br&gt;00: PCIe mode&lt;br&gt;01: USB 3.0 mode&lt;br&gt;10: SATA mode&lt;br&gt;11: reserved" range="15:14" value="0x0" property="RW"/>
				<Member name="sata1_pwren" description="SATA1 pwren output enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" value="0x0" property="RW"/>
				<Member name="pcie_usb3_sata3_sel_combphy1" description="COMBPHY1 working mode&lt;br&gt;00: PCIe mode&lt;br&gt;01: USB 3.0 mode&lt;br&gt;10: SATA mode&lt;br&gt;11: reserved" range="12:11" value="0x0" property="RW"/>
				<Member name="sata0_pwren" description="SATA0 pwren output enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="9" value="0x0" property="RW"/>
				<Member name="net_if0_sel" description="GSF MAC0 multiplexing select&lt;br&gt;0: FE PHY&lt;br&gt;1: RGMII0 IO" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="RW"/>
				<Member name="sdio1_cwpr_mode" description="Polarity of the SDIO1 write protection signal&lt;br&gt;0: active low&lt;br&gt;1: active high" range="6" value="0x0" property="RW"/>
				<Member name="sdio0_cwpr_mode" description="Polarity of the SDIO0 write protection signal&lt;br&gt;0: active low&lt;br&gt;1: active high" range="5" value="0x0" property="RW"/>
				<Member name="ssp0_cs_sel" description="SSP0 CS multiplexing control&lt;br&gt;0: CS0 of SSP0&lt;br&gt;1: CS1 of SSP0" range="4" value="0x0" property="RW"/>
				<Member name="ssp1_cs_sel" description="SSP1 CS multiplexing control&lt;br&gt;0: CS0 of SSP1&lt;br&gt;1: CS1 of SSP1" range="3" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="2" value="0x0" property="RW"/>
				<Member name="sdio0_card_det_mode" description="Polarity of the SDIO0 card detection signal&lt;br&gt;0: active low&lt;br&gt;1: active high" range="1" value="0x0" property="RW"/>
				<Member name="sdio1_card_det_mode" description="Polarity of the SDIO1 card detection signal&lt;br&gt;0: active low&lt;br&gt;1: active high" range="0" value="0x0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="PMU_STAT" description="a PMU status register." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="RW"/>
				<Member name="PMUPL2" description="PMUL2 status indication" range="7:4" value="0x0" property="RO"/>
				<Member name="PMUPL1" description="PMUL1 status indication" range="3:0" value="0x0" property="RO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB_RESUME_INT_MASK" description="a USB wakeup interrupt mask register." value="0x00000000" startoffset="0x00B4">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="RW"/>
				<Member name="usb_phy3_suspend_int_mask" description="USB PHY3 wakeup interrupt mask&lt;br&gt;0: The interrupt is valid.&lt;br&gt;1: The interrupt is invalid." range="3" value="0x0" property="RW"/>
				<Member name="usb_phy2_suspend_int_mask" description="USB PHY2 wakeup interrupt mask&lt;br&gt;0: The interrupt is valid.&lt;br&gt;1: The interrupt is invalid." range="2" value="0x0" property="RW"/>
				<Member name="usb3_utmi_suspend_n" description="USB3 UTMI wakeup interrupt mask&lt;br&gt;0: The interrupt is valid.&lt;br&gt;1: The interrupt is invalid." range="1" value="0x0" property="RW"/>
				<Member name="usb_phy0_suspend_int_mask" description="USB PHY0 wakeup interrupt mask&lt;br&gt;0: The interrupt is valid.&lt;br&gt;1: The interrupt is invalid." range="0" value="0x0" property="RW"/>
				<Register offset="0x00B4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB_RESUME_INT_RAWSTAT" description="a USB wakeup interrupt raw status register." value="0x0000000F" startoffset="0x00B8">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="RO"/>
				<Member name="usb_phy3_suspend_int_rawstat" description="USB PHY3 suspend interrupt raw status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x1" property="RO"/>
				<Member name="usb_phy2_suspend_int_rawstat" description="USB PHY2 suspend interrupt raw status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x1" property="RO"/>
				<Member name="usb3_suspend_int_rawstat" description="USB3 UTMI suspend interrupt raw status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x1" property="RO"/>
				<Member name="usb_phy0_suspend_int_rawstat" description="USB PHY0 suspend interrupt raw status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x1" property="RO"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB_RESUME_INT_STAT" description="a USB wakeup interrupt status register." value="0x00000000" startoffset="0x00BC">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="RO"/>
				<Member name="usb_phy3_suspend_int_stat" description="USB PHY3 suspend interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="RO"/>
				<Member name="usb_phy2_suspend_int_stat" description="USB PHY2 suspend interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RO"/>
				<Member name="usb3_suspend_int_stat" description="USB3 UTMI suspend interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="RO"/>
				<Member name="usb_phy0_suspend_int_stat" description="USB PHY0 suspend interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_CPUTOMCE" description="a CPU-to-MCE software interrupt register." value="0x00000000" startoffset="0x00C0">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RW"/>
				<Member name="int_cputomce" description="CPU-to-MCE interrupt&lt;br&gt;0: Clear interrupts.&lt;br&gt;1: Send an interrupt request." range="0" value="0x0" property="RW"/>
				<Register offset="0x00C0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI0" description="a software interrupt 0 register." value="0x00000000" startoffset="0x00E4">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RW"/>
				<Member name="int_swi0" description="Software interrupt 0&lt;br&gt;0: Clear interrupts.&lt;br&gt;1: Send an interrupt request." range="0" value="0x0" property="RW"/>
				<Register offset="0x00E4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI1" description="a software interrupt 1 register." value="0x00000000" startoffset="0x00E8">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RW"/>
				<Member name="int_swi1" description="Software interrupt 1&lt;br&gt;0: Clear interrupts.&lt;br&gt;1: Send an interrupt request." range="0" value="0x0" property="RW"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI2" description="a software interrupt 2 register." value="0x00000000" startoffset="0x00EC">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RW"/>
				<Member name="int_swi2" description="Software interrupt 2&lt;br&gt;0: Clear interrupts.&lt;br&gt;1: Send an interrupt request." range="0" value="0x0" property="RW"/>
				<Register offset="0x00EC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI0_MASK" description="a software interrupt 0 mask register." value="0x00000000" startoffset="0x00F0">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RW"/>
				<Member name="int_swi0_mask_cpu" description="Mask control for software interrupt 0 transmitted to the CPU&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x00F0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI1_MASK" description="a software interrupt 1 mask register." value="0x00000000" startoffset="0x00F4">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RW"/>
				<Member name="int_swi1_mask_cpu" description="Mask control for software interrupt 1 transmitted to the CPU&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x00F4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI2_MASK" description="a software interrupt 2 mask register." value="0x00000000" startoffset="0x00F8">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RW"/>
				<Member name="int_swi2_mask_cpu" description="Mask control for software interrupt 2 transmitted to the CPU&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x00F8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QAM" description="a QAM control register." value="0x00000000" startoffset="0x0100">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="RW"/>
				<Member name="qam_i2c_devaddr" description="I2C address of the QAM" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QAM_ADC0" description="QAM ADC control register 0." value="0x00000400" startoffset="0x0104">
				<Member name="reserved" description="Reserved" range="31:25" value="0x00" property="RO"/>
				<Member name="adcrdy" description="ADC ready signal, active high&lt;br&gt;0: The ADC is not ready.&lt;br&gt;1: The ADC is ready and can work normally." range="24" value="0x0" property="RO"/>
				<Member name="qamadc_clk_sel" description="ADC reference clock&lt;br&gt;0: 43.2 MHz&lt;br&gt;1: 41.7 MHz" range="23" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="22:14" value="0x000" property="RW"/>
				<Member name="enaccoupling" description="ADC input signal AC coupling enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" value="0x0" property="RW"/>
				<Member name="envcmout" description="ADC internal common-mode voltage enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="startcal" description="Calibration start period, active high" range="11" value="0x0" property="RW"/>
				<Member name="selof" description="Output format select&lt;br&gt;0: binary&lt;br&gt;1: binary complementary code" range="10" value="0x1" property="RW"/>
				<Member name="opm" description="Working mode&lt;br&gt;00: power-off mode&lt;br&gt;01 and 10: low-power mode&lt;br&gt;11: normal mode" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="RW"/>
				<Member name="qamadc_i2c_devaddr" description="Address for the QAM ADC" range="6:0" value="0x00" property="RW"/>
				<Register offset="0x0104"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIANLA_ADAC0" description="ADAC configuration register 0." value="0xF8400606" startoffset="0x0110">
				<Member name="pd_dacl" description="Power-down control for the DAC audio-left channel&lt;br&gt;0: The digital and analog parts work properly.&lt;br&gt;1: The digital part outputs 0 and the analog part is powered down." range="31" value="0x1" property="RW"/>
				<Member name="pd_dacr" description="Power-down control for the DAC audio-right channel&lt;br&gt;0: The digital and analog parts work properly.&lt;br&gt;1: The digital part outputs 0 and the analog part is powered down." range="30" value="0x1" property="RW"/>
				<Member name="mute_dacl" description="Mute control for the DAC audio-left channel&lt;br&gt;0: The audio-left channels of the digital and analog parts work properly. &lt;br&gt;1: The audio-left channels of the digital and analog parts are muted." range="29" value="0x1" property="RW"/>
				<Member name="mute_dacr" description="Mute control for the DAC audio-right channel&lt;br&gt;0: The audio-right channels of the digital and analog parts work properly. &lt;br&gt;1: The audio-right channels of the digital and analog parts are muted." range="28" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:24" value="0x8" property="RW"/>
				<Member name="dacl_path" description="Data source of the DAC audio-left channel&lt;br&gt;0: RX data 1 of the I2S interface (audio-left channel)&lt;br&gt;1: RX data 2 of the I2S interface (audio-right channel)" range="23" value="0x0" property="RW"/>
				<Member name="dacr_path" description="Data source of the DAC audio-right channel&lt;br&gt;0: RX data 1 of the I2S interface (audio-left channel)&lt;br&gt;1: RX data 2 of the I2S interface (audio-right channel)" range="22" value="0x1" property="RW"/>
				<Member name="dacl_deemph" description="De-emphasis filter enable for the DAC audio-left channel&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="21" value="0x0" property="RW"/>
				<Member name="dacr_deemph" description="De-emphasis filter enable for the DAC audio-right channel&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="20" value="0x0" property="RW"/>
				<Member name="deemphasis_fs" description="De-emphasis sampling rate&lt;br&gt;00: 48 kHz&lt;br&gt;01: 44.1 kHz&lt;br&gt;10: 32 kHz&lt;br&gt;11: reserved" range="19:18" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="17:15" value="0x0" property="RW"/>
				<Member name="dacl_vol" description="Output volume of the audio-left channel&lt;br&gt;0x00: 6 dB&lt;br&gt;0x01: 5 dB&lt;br&gt;0x06: 0 dB&lt;br&gt; (The step is 1 dB.)&lt;br&gt;0x7F: 121 dB" range="14:8" value="0x06" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="RW"/>
				<Member name="dacr_vol" description="Output volume of the audio-right channel&lt;br&gt;0x00: 6 dB&lt;br&gt;0x01: 5 dB&lt;br&gt;0x06: 0 dB&lt;br&gt; (The step is 1 dB.)&lt;br&gt;0x7F: 121 dB" range="6:0" value="0x06" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIANLA_ADAC1" description="ADAC configuration register 1." value="0x00D00000" startoffset="0x0114">
				<Member name="reserved" description="Reserved" range="31:24" value="0x00" property="RW"/>
				<Member name="data_bits" description="Interface data bit width&lt;br&gt;00: 16 bits&lt;br&gt;01: 18 bits&lt;br&gt;10: 20 bits&lt;br&gt;11: 24 bits" range="23:22" value="0x3" property="RW"/>
				<Member name="clksel" description="Sampling rate&lt;br&gt;000: 1/4 of the reference sampling rate&lt;br&gt;001: 1/2 of the reference sampling rate&lt;br&gt;010: reference sampling rate&lt;br&gt;011: two times of the reference sampling rate&lt;br&gt;100: four times of the reference sampling rate&lt;br&gt;Other values: reference sampling rate" range="21:19" value="0x2" property="RW"/>
				<Member name="reserved" description="Reserved" range="18:8" value="0x000" property="RW"/>
				<Member name="verf_extmod" description="Vref external control signal&lt;br&gt;0: pull-down, normal PD (Vref PD)&lt;br&gt;1: no pull-down. The external VREF is supported. (Vref PD)" range="7" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="pop_adj_clk" description="Poprampclk clock frequency select signal&lt;br&gt;00: 48 kHz&lt;br&gt;01: 24 kHz&lt;br&gt;10: 12 kHz&lt;br&gt;11: 6 kHz" range="5:4" value="0x0" property="RW"/>
				<Member name="pop_direct_l" description="Ramp direction of the DACL_POP circuit&lt;br&gt;0: The pop circuit is connected to GND through a pull-down resistor.&lt;br&gt;1: The pop circuit is connected to the VCM through a pull-up resistor." range="3" value="0x0" property="RW"/>
				<Member name="pop_adj_res" description="Resistance of the resistor between the pop-free circuit and the main output&lt;br&gt;00: 100 &lt;br&gt;01: 1 k&lt;br&gt;10: 10 k&lt;br&gt;11: 100 k" range="2:1" value="0x0" property="RW"/>
				<Member name="pop_direct_r" description="Ramp direction of the DACR_POP circuit&lt;br&gt;0: The pop circuit is connected to GND through a pull-down resistor.&lt;br&gt;1: The pop circuit is connected to the VCM through a pull-up resistor." range="0" value="0x0" property="RW"/>
				<Register offset="0x0114"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_FEPHY" description="an FE PHY configuration register." value="0x03000001" startoffset="0x0118">
				<Member name="soft_fephy_gp_i" description="GP data input in the FE PHY download patch mode" range="31:16" value="0x0300" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" value="0x0" property="RW"/>
				<Member name="soft_fephy_mdio_i" description="MDIO data input in the FE PHY download patch mode" range="14" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="13" value="0x0" property="RW"/>
				<Member name="soft_fephy_mdio_mdc" description="MDC data input in the FE PHY download patch mode" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="fephy_patch_enable" description="FE PHY download patch mode enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="afe_tclk_test_en" description="AFE_TCLK_0 clock test enable&lt;br&gt;0: normal pin output&lt;br&gt;1: AFE_TCLK_0 (of the FE PHY) divided by 4" range="9" value="0x0" property="RW"/>
				<Member name="fephy_tclk_enable" description="FE PHY debugging mode enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="RW"/>
				<Member name="mask_fephy_wol" description="FE PHY WoL interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="fephy_phy_addr" description="FE PHY address" range="4:0" value="0x01" property="RW"/>
				<Register offset="0x0118"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SD_LDO" description="an SDIO0 LDO control register." value="0x00600060" startoffset="0x011C">
				<Member name="reserved" description="Reserved" range="31:23" value="0x000" property="RO"/>
				<Member name="bypass1" description="SDIO1 LDO bypass enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (the VIN voltage is directly output)" range="22" value="0x1" property="RW"/>
				<Member name="en1" description="SDIO1 LDO enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" value="0x1" property="RW"/>
				<Member name="vset1" description="SDIO1 LDO output voltage&lt;br&gt;0: 1.8 V&lt;br&gt;1: 1.2 V" range="20" value="0x0" property="RW"/>
				<Member name="fuse1" description="Reference voltage for accurately adjusting the SDIO1 internal voltage" range="19:16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:7" value="0x000" property="RW"/>
				<Member name="bypass" description="SDIO0 LDO bypass enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (the VIN voltage is directly output)" range="6" value="0x1" property="RW"/>
				<Member name="en" description="SDIO0 LDO enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="vset" description="SDIO0 LDO output voltage&lt;br&gt;0: 1.8 V&lt;br&gt;1: 1.2 V" range="4" value="0x0" property="RW"/>
				<Member name="fuse" description="Reference voltage for accurately adjusting the SDIO0 internal voltage" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x011C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3" description="a USB 2.0 controller 0 configuration register." value="0x0031C1A8" startoffset="0x012c">
				<Member name="ohci_0_cntsel_i_n" description="Interval for transmitting USB SOF packets&lt;br&gt;0: The interval is 1 ms (normal interval).&lt;br&gt;1: The interval is reduced for simulation." range="31" value="0x0" property="RW"/>
				<Member name="ss_scaledown_mode" description="Scale-down mode&lt;br&gt;00: Scale-down is disabled for all timings, and the actual timings are used.&lt;br&gt;01: Scale-down is enabled for all timings except the suspended and resumed timings in device mode.&lt;br&gt;10: Scale-down is enabled only for the suspended and resumed timings in device mode.&lt;br&gt;11: Scale-down timings of bit 0 and bit 1 are enabled." range="30:29" value="0x0" property="RW"/>
				<Member name="chipid" description="USB PHY controller select&lt;br&gt;0: USB host port 0&lt;br&gt;1: reserved" range="28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:23" value="0x00" property="RW"/>
				<Member name="ss_hubsetup_min_i" description="Number of idle cycles after the full-speed preamble packet&lt;br&gt;0: five full-speed idle cycles&lt;br&gt;1: four full-speed idle cycles" range="22" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="21:10" value="0xC70" property="RW"/>
				<Member name="ss_ena_incr16_i" description="AHB burst 16 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="9" value="0x0" property="RW"/>
				<Member name="ss_ena_incr8_i" description="AHB burst 8 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="8" value="0x1" property="RW"/>
				<Member name="ss_ena_incr4_i" description="AHB burst 4 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="7" value="0x1" property="RW"/>
				<Member name="ss_ena_incr_align_i" description="Burst alignment enable&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="ss_autoppd_on_overcur_en_i" description="Automatic port power shutdown enable during overcurrent&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="5" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="4" value="0x0" property="-"/>
				<Member name="ulpi_bypass_en_i" description="UTMI+ low pin interface (ULPI) bypass control. This bit must be set to 1.&lt;br&gt;0: ULPI mode&lt;br&gt;1: UTMI mode" range="3" value="0x1" property="RW"/>
				<Member name="app_start_clk_i" description="OHCI clock control signal&lt;br&gt;0: The OHCI works properly. (default)&lt;br&gt;1: The OHCI clock is enabled in suspend mode." range="2" value="0x0" property="RW"/>
				<Member name="ohci_susp_lgcy_i" description="Strap input signal when the OHCI is suspended. The default value is 0." range="1" value="0x0" property="RW"/>
				<Member name="ss_word_if_i" description="Data bit width select signal of the UTMI interface&lt;br&gt;0: 8 bits (default)&lt;br&gt;1: 16 bits" range="0" value="0x0" property="RW"/>
				<Register offset="0x012c"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB4" description="a USB 2.0 controller 1 configuration register." value="0x0031C1A8" startoffset="0x0130">
				<Member name="ohci_0_cntsel_i_n" description="Interval for transmitting USB SOF packets&lt;br&gt;0: The interval is 1 ms (normal interval).&lt;br&gt;1: The interval is reduced for simulation." range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="30:23" value="0x00" property="RW"/>
				<Member name="ss_hubsetup_min_i" description="Number of idle cycles after the full-speed preamble packet&lt;br&gt;0: five full-speed idle cycles&lt;br&gt;1: four full-speed idle cycles" range="22" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="21:10" value="0xC70" property="RW"/>
				<Member name="ss_ena_incr16_i" description="AHB burst 16 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="9" value="0x0" property="RW"/>
				<Member name="ss_ena_incr8_i" description="AHB burst 8 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="8" value="0x1" property="RW"/>
				<Member name="ss_ena_incr4_i" description="AHB burst 4 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="7" value="0x1" property="RW"/>
				<Member name="ss_ena_incr_align_i" description="Burst alignment enable&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="ss_autoppd_on_overcur_en_i" description="Automatic port power shutdown enable during overcurrent&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="5" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="4" value="0x0" property="RW"/>
				<Member name="ulpi_bypass_en_i" description="ULPI bypass control. This bit must be set to 1.&lt;br&gt;0: ULPI mode&lt;br&gt;1: UTMI mode" range="3" value="0x1" property="RW"/>
				<Member name="app_start_clk_i" description="OHCI clock control signal&lt;br&gt;0: The OHCI works properly. (default)&lt;br&gt;1: The OHCI clock is enabled in suspend mode." range="2" value="0x0" property="RW"/>
				<Member name="ohci_susp_lgcy_i" description="Strap input signal when the OHCI is suspended. The default value is 0." range="1" value="0x0" property="RW"/>
				<Member name="ss_word_if_i" description="Data bit width select signal of the UTMI interface&lt;br&gt;0: 8 bits (default)&lt;br&gt;1: 16 bits" range="0" value="0x0" property="RW"/>
				<Register offset="0x0130"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB5" description="a USB 3.0 controller 0 configuration register." value="0x7E8F2040" startoffset="0x0134">
				<Member name="host_current_belt" description="Current BELT value" range="31:20" value="0x7E8" property="RO"/>
				<Member name="bus_filter_bypass" description="UTMI bus signal filter enable&lt;br&gt;Bit[19]: utmiotg_iddig signal filtering enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;Bit[18]: utmisrp_bvalid and utmisrp_sessend signal filtering enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;Bit[17]: U3 port pipe3_PowerPresent signal filtering enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;Bit[16]: U2 port utmiotg_vbusvalid signal filtering enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="19:16" value="0xF" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:14" value="0x0" property="RW"/>
				<Member name="fladj_30mhz_reg" description="High-speed signal jitter adjustment&lt;br&gt;The mac3_clock and utmi_clock are adjusted to 125 s." range="13:8" value="0x20" property="RW"/>
				<Member name="host_msi_enable" description="Pulse interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="host_port_power_control_present" description="Port power switch enable&lt;br&gt;0: The port has no power switch.&lt;br&gt;1: The port has a power switch." range="6" value="0x1" property="RW"/>
				<Member name="hub_u3_port_disable" description="USB 3.0 super-speed port enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="5" value="0x0" property="RW"/>
				<Member name="hub_u2_port_disable" description="USB 3.0 high-speed port enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="4" value="0x0" property="RW"/>
				<Member name="hub_port_perm_attach" description="Device permanent insertion&lt;br&gt;Bit[2]: U2 device permanent insertion&lt;br&gt;0: The device is not inserted permanently.&lt;br&gt;1: The device is inserted permanently.&lt;br&gt;Bit[3]: U3 device permanent insertion&lt;br&gt;0: The device is not inserted permanently.&lt;br&gt;1: The device is inserted permanently." range="3:2" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0134"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB6" description="a USB 3.0 controller 0 PCS configuration register." value="0x0000000D" startoffset="0x0138">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="RW"/>
				<Member name="usb_pwr_ctrl" description="Power control&lt;br&gt;Bit[0]: Power switch&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Bit[1]: overcurrent protection enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Bit[2]: power switch polarity&lt;br&gt;0: active low&lt;br&gt;1: active high&lt;br&gt;Bit[3]: current switch polarity&lt;br&gt;0: active low&lt;br&gt;1: active high" range="3:0" value="0xD" property="RW"/>
				<Register offset="0x0138"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB7" description="a USB 3.0 controller 1 configuration register." value="0x7E8F2040" startoffset="0x013c">
				<Member name="host_current_belt" description="Current BELT value" range="31:20" value="0x7E8" property="RO"/>
				<Member name="bus_filter_bypass" description="UTMI bus signal filtering enable&lt;br&gt;Bit[19]: utmiotg_iddig signal filtering enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;Bit[18]: utmisrp_bvalid and utmisrp_sessend signal filtering enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;Bit[17]: U3 port pipe3_PowerPresent signal filtering enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;Bit[16]: U2 port utmiotg_vbusvalid signal filtering enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="19:16" value="0xF" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:14" value="0x0" property="RW"/>
				<Member name="fladj_30mhz_reg" description="High-speed signal jitter adjustment&lt;br&gt;The mac3_clock and utmi_clock are adjusted to 125 s." range="13:8" value="0x20" property="RW"/>
				<Member name="host_msi_enable" description="Pulse interrupt enable" range="7" value="0x0" property="RW"/>
				<Member name="host_port_power_control_present" description="Port power switch enable&lt;br&gt;0: The port has no power switch.&lt;br&gt;1: The port has a power switch." range="6" value="0x1" property="RW"/>
				<Member name="hub_u3_port_disable" description="USB 3.0 super-speed port enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="5" value="0x0" property="RW"/>
				<Member name="hub_u2_port_disable" description="USB 3.0 high-speed port enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="4" value="0x0" property="RW"/>
				<Member name="hub_port_perm_attach" description="Device permanent insertion&lt;br&gt;Bit[2]: U2 device permanent insertion&lt;br&gt;0: The device is not inserted permanently.&lt;br&gt;1: The device is inserted permanently.&lt;br&gt;Bit[3]: U3 device permanent insertion&lt;br&gt;0: The device is not inserted permanently.&lt;br&gt;1: The device is inserted permanently." range="3:2" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x013c"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB8" description="a USB 3.0 controller 1 PCS configuration register." value="0x0000000D" startoffset="0x0140">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="RW"/>
				<Member name="usb_pwr_ctrl" description="Power control&lt;br&gt;Bit[0]: power switch&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Bit[1]: overcurrent protection enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Bit[2]: power switch polarity&lt;br&gt;0: active low&lt;br&gt;1: active high&lt;br&gt;Bit[3]: current switch polarity&lt;br&gt;0: active low&lt;br&gt;1: active high" range="3:0" value="0xD" property="RW"/>
				<Register offset="0x0140"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIANLA_ADAC2" description="ADAC configuration register 2." value="0x0110C5FC" startoffset="0x0160">
				<Member name="Chop_bps_ctcm" description="CTCM chopper bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed" range="31" value="0x0" property="RW"/>
				<Member name="Chop_bps_dacvref" description="DACVREF chopper bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed" range="30" value="0x0" property="RW"/>
				<Member name="Chop_ctcm_sel" description="CTCM buffer chopper clock select&lt;br&gt;00: 96 kHz, normal&lt;br&gt;01: 192 kHz&lt;br&gt;10: 384 kHz&lt;br&gt;11: 768 kHz" range="29:28" value="0x0" property="RW"/>
				<Member name="Chop_dacvref_sel" description="DACVREF chopper clock select&lt;br&gt;00: 96 kHz, normal&lt;br&gt;01: 192 kHz&lt;br&gt;10: 384 kHz&lt;br&gt;11: 768 kHz" range="27:26" value="0x0" property="RW"/>
				<Member name="clksel" description="Clock select&lt;br&gt;0: clock divided by 2&lt;br&gt;1: input clock" range="25" value="0x0" property="RW"/>
				<Member name="clkdgesel" description="Clock edge select&lt;br&gt;0: The rising edge is selected as the sampling clock of the analog part.&lt;br&gt;1: The falling edge is selected as the sampling clock of the analog part." range="24" value="0x1" property="RW"/>
				<Member name="popfreel" description="Pop-free enable for the DAC audio-left channel&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" value="0x0" property="RW"/>
				<Member name="popfreer" description="Pop-free enable for the DAC audio-right channel&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" value="0x0" property="RW"/>
				<Member name="fs" description="Fast startup enable for the reference voltage&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" value="0x0" property="RW"/>
				<Member name="Td_sel" description="Reference voltage power-on time select&lt;br&gt;00000: 0.383s&lt;br&gt;00001: 0.75s&lt;br&gt;00010: 1.108s&lt;br&gt;...&lt;br&gt;11101: 9.8s&lt;br&gt;11110: 10.2s&lt;br&gt;11111: 10.7s" range="20:16" value="0x10" property="RW"/>
				<Member name="mute_dacl" description="Mute control for the DAC audio-left channel&lt;br&gt;0: The audio-left channels of the digital and analog parts work properly. &lt;br&gt;1: The audio-left channels of the digital and analog parts are muted." range="15" value="0x1" property="RW"/>
				<Member name="mute_dacr" description="Mute control for the DAC audio-right channel&lt;br&gt;0: The audio-right channels of the digital and analog parts work properly. &lt;br&gt;1: The audio-right channels of the digital and analog parts are muted." range="14" value="0x1" property="RW"/>
				<Member name="RST" description="STB_DAC_ANA reset&lt;br&gt;0: working&lt;br&gt;1: reset" range="13" value="0x0" property="RW"/>
				<Member name="adj_ctcm" description="CTCM bias current&lt;br&gt;0: normal mode (recommended)&lt;br&gt;1: 2 times the current" range="12" value="0x0" property="RW"/>
				<Member name="adj_dac" description="DAC bias current&lt;br&gt;00: 0.6 times the current&lt;br&gt;01: normal mode (recommended)&lt;br&gt;10: 1.4 times the current&lt;br&gt;11: 2 times the current" range="11:10" value="0x1" property="RW"/>
				<Member name="adj_refbf" description="Reference buffer bias current&lt;br&gt;00: 0.6 times the current&lt;br&gt;01: normal mode (recommended)&lt;br&gt;10: 1.4 times the current&lt;br&gt;11: 2 times the current" range="9:8" value="0x1" property="RW"/>
				<Member name="pd_ctcm" description="CTCM buffer power-down control&lt;br&gt;0: working normally&lt;br&gt;1: power down" range="7" value="0x1" property="RW"/>
				<Member name="pd_dacl" description="Power-down control for the DAC audio-left channel&lt;br&gt;0: The digital and analog parts work properly.&lt;br&gt;1: The digital part outputs 0 and the analog part is powered down." range="6" value="0x1" property="RW"/>
				<Member name="pd_dacr" description="Power-down control for the DAC audio-right channel&lt;br&gt;0: The digital and analog parts work properly.&lt;br&gt;1: The digital part outputs 0 and the analog part is powered down." range="5" value="0x1" property="RW"/>
				<Member name="pd_ibias" description="Ibias power-down control&lt;br&gt;0: working normally&lt;br&gt;1: power down" range="4" value="0x1" property="RW"/>
				<Member name="Pd_ctcm_ibias" description="Ctcm_ibias mode control&lt;br&gt;0: The CTCM buffer works in normal mode.&lt;br&gt;1: The CTCM buffer works in micro-power consumption mode." range="3" value="0x1" property="RW"/>
				<Member name="pd_vref" description="Power-down control for the reference voltage&lt;br&gt;0: power up&lt;br&gt;1: power down" range="2" value="0x1" property="RW"/>
				<Member name="ctrl_dffl" description="DAC_DFFL leakproof control&lt;br&gt;0: default mode&lt;br&gt;1: leakproof mode" range="1" value="0x0" property="RW"/>
				<Member name="ctrl_dffr" description="DAC_DFFR leakproof control&lt;br&gt;0: default mode&lt;br&gt;1: leakproof mode" range="0" value="0x0" property="RW"/>
				<Register offset="0x0160"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_FEPHY_GP_I" description="an FE PHY configuration register." value="0x00000300" startoffset="0x0168">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="RW"/>
				<Member name="peri_fephy_gp_i" description="GPIO port, for performance evaluation and strap options" range="15:0" value="0x0300" property="RW"/>
				<Register offset="0x0168"/>
			</RegisterGroup>
			<RegisterGroup name="CHIPSET_INFO" description="a chip information register." value="0x00080000" startoffset="0x01E0">
				<Member name="peri_chipset_info" description="CA chip information" range="31:3" value="0x00010000" property="RO"/>
				<Member name="dts_flag" description="DTS flag&lt;br&gt;0: not supported&lt;br&gt;1: supported" range="2" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="1" value="0x0" property="RO"/>
				<Member name="dolby_flag" description="Dolby flag&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="0" value="0x0" property="RO"/>
				<Register offset="0x01E0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SW_SET" description="a software flag configuration register." value="0x00000000" startoffset="0x01F0">
				<Member name="peri_sw_set" description="This register can be written only once." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x01F0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SIM_OD_CTRL" description="an SCI pin output OD mode control register." value="0x00000000" startoffset="0x083C">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000" property="RW"/>
				<Member name="sim0_rst_od_sel" description="Whether SIM0_RST is OD output&lt;br&gt;0: non-OD output&lt;br&gt;1: OD output" range="2" value="0x0" property="RW"/>
				<Member name="sim0_pwren_od_sel" description="Whether SIM0_PWREN is OD output&lt;br&gt;0: non-OD output&lt;br&gt;1: OD output" range="1" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="0" value="0x0" property="RW"/>
				<Register offset="0x083C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SOC_FUSE_0" description="SOC_FUSE status register 0." value="0x00000000" startoffset="0x0840">
				<Member name="reserved" description="Reserved" range="31:27" value="0x00" property="RO"/>
				<Member name="vedu_chip_id" description="VEDU chip ID" range="26:25" value="0x0" property="RO"/>
				<Member name="mven" description="Macrovision enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="23:21" value="0x0" property="RO"/>
				<Member name="chip_id" description="Chip ID" range="20:16" value="0x00" property="RO"/>
				<Member name="otp_ctrl_vdac" description="Enable of four VDAC channels&lt;br&gt;Bits 15?12 correspond to channels 3?0 respectively.&lt;br&gt;When the OTP value is 0, channels are controlled by the VDP register by default.&lt;br&gt;When the OTP value is 1, the enable bit of the corresponding channel is forcibly set to 0, that is, the channel is forcibly powered off." range="15:12" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="11:9" value="0x0" property="RO"/>
				<Member name="otp_control_qam" description="QAM enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled." range="8" value="0x0" property="R0"/>
				<Member name="otp_vd_st" description="Video decoding capability&lt;br&gt;0: 1080p60&lt;br&gt;1: 1080p30" range="7" value="0x0" property="RO"/>
				<Member name="otp_ddr_st" description="DDR working frequency" range="6:5" value="0x0" property="RO"/>
				<Member name="otp_control_gpu" description="Number of GPU cores (transmitted to the PMC and CRG for control)&lt;br&gt;00: four cores&lt;br&gt;10: two cores&lt;br&gt;11: one core&lt;br&gt;01: reserved&lt;br&gt;soc_fuse[3] controls the clock of core 1, and resets and powers on or off core 1.&lt;br&gt;soc_fuse[4] controls the clocks of core 2 and core 3, and resets and powers on or off core 2 and core 3." range="4:3" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="2:1" value="0x0" property="RO"/>
				<Member name="otp_control_cpu" description="Number of CPU cores (transmitted to the PMC and CRG for control)&lt;br&gt;0: four cores&lt;br&gt;1: two cores" range="0" value="0x0" property="RO"/>
				<Register offset="0x0840"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_FEPHY_LDO_CTRL" description="an FE PHY LDO control register." value="0x00000018" startoffset="0x0844">
				<Member name="reserved" description="Reserved" range="31:6" value="0x0000000" property="RW"/>
				<Member name="fephy_ldo_enz" description="FE PHY LDO output high impedance enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x0" property="RW"/>
				<Member name="fephy_ldo_en" description="FE PHY LDO enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="fephy_ldo_vset" description="FE PHY LDO voltage configuration" range="3:0" value="0x8" property="RW"/>
				<Register offset="0x0844"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_COMBPHY0_CFG" description="a NANO COMBPHY0 configuration register." value="0x00000001" startoffset="0x0850">
				<Member name="nano_bypass_codec" description="8-bit/10-bit conversion enable&lt;br&gt;In PCIe/USB 3.0 mode:&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;In SATA mode:&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="30:29" value="0x0" property="RW"/>
				<Member name="nano_buffer_mode" description="Working mode of the elastic buffer&lt;br&gt;It is 0 in PCIe mode and a constant value in USB3/SATA mode.&lt;br&gt;0: half-full mode&lt;br&gt;1: empty mode" range="28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:25" value="0x0" property="RW"/>
				<Member name="nano_test_write" description="Write data strobe control for the test register" range="24" value="0x0" property="RW"/>
				<Member name="nano_test_data" description="Write data of the test register" range="23:20" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:17" value="0x0" property="RW"/>
				<Member name="nano_test_addr" description="Address for the test register or debugging observation" range="16:12" value="0x00" property="RW"/>
				<Member name="nano_rx_standby" description="Whether the PHY RX is valid when the PCIe PHY is in P0 or P0s mode or when the SATA PHY is in any power consumption mode&lt;br&gt;0: valid&lt;br&gt;1: standby" range="11" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="10:4" value="0x00" property="RW"/>
				<Member name="nano_tx_pattern" description="TX pattern of the OOB or initialization signal when the SATA rate is Gen1&lt;br&gt;00: align&lt;br&gt;01: D24.3&lt;br&gt;10: D10.2&lt;br&gt;11: reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="1:0" value="0x1" property="RW"/>
				<Register offset="0x0850"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_COMBPHY0_STATE" description="a NANO COMBPHY0 status register." value="0x00000000" startoffset="0x0854">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="nano_test_o" description="NANO PHY test output status" range="11:8" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="RO"/>
				<Member name="nano_data_bus_width" description="Data bus width of the PHY&lt;br&gt;00: 32-bit mode&lt;br&gt;01: 16-bit mode&lt;br&gt;Other values: reserved" range="5:4" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="RO"/>
				<Member name="nano_rx_data_valid" description="RxData and RxDataK symbol lock and valid data, active high" range="2" value="0x0" property="RO"/>
				<Member name="nano_rx_standby_status" description="RxStandby state of the PHY, valid only in PCIe/SATA mode&lt;br&gt;0: valid&lt;br&gt;1: standby" range="1" value="0x0" property="RO"/>
				<Member name="nano_align_detect" description="Whether the RX end detects the align pattern once when the elastic buffer works in empty mode&lt;br&gt;0: no&lt;br&gt;1: yes" range="0" value="0x0" property="RO"/>
				<Register offset="0x0854"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_COMBPHY1_CFG" description="a NANO COMBPHY1 configuration register." value="0x00000001" startoffset="0x0858">
				<Member name="nano_bypass_codec" description="8-bit/10-bit conversion enable&lt;br&gt;In PCIe/USB3 mode:&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;In SATA mode:&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="31" value="0x0" property="RW"/>
				<Member name="bypass_pciectrl_analog" description="Whether the configuration of NANO PHY margin/deemp/swing is from the PCIe controller or peripheral controller, valid only in PCIe mode&lt;br&gt;0: from the PCIe controller&lt;br&gt;1: from the peripheral controller" range="30" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="29" value="0x0" property="RW"/>
				<Member name="nano_buffer_mode" description="Working mode of the elastic buffer&lt;br&gt;It is 0 in PCIe mode and a constant value in USB3/SATA mode.&lt;br&gt;0: half-full mode&lt;br&gt;1: empty mode" range="28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:25" value="0x0" property="RW"/>
				<Member name="nano_test_write" description="Write data strobe control for the test register" range="24" value="0x0" property="RW"/>
				<Member name="nano_test_data" description="Write data of the test register" range="23:20" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:17" value="0x0" property="RW"/>
				<Member name="nano_test_addr" description="Address for the test register or debugging observation" range="16:12" value="0x00" property="RW"/>
				<Member name="nano_rx_standby" description="Whether the PHY RX is valid when the PCIe PHY is in P0 or P0s mode or when the SATA PHY is in any power consumption mode&lt;br&gt;0: valid&lt;br&gt;1: standby" range="11" value="0x0" property="RW"/>
				<Member name="nano_tx_margin" description="Voltage margin of the TX end in PCIe mode (the value is only half when TxSwing is 1)&lt;br&gt;0x0: normal working range (1000 mV)&lt;br&gt;0x1: 1100 mV&lt;br&gt;0x2: 900 mV&lt;br&gt;0x3: 700 mV&lt;br&gt;0x4: 600 mV&lt;br&gt;0x5: 500 mV&lt;br&gt;0x6: 400 mV&lt;br&gt;0x7: 300 mV&lt;br&gt;In PCIe mode, this register is valid only when bypass_pciectrl_analog is 1." range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="RW"/>
				<Member name="nano_tx_deemp" description="TX deemphasis in PCIe mode&lt;br&gt;00: ?6 dB&lt;br&gt;01: ?3.5 dB&lt;br&gt;10: 0 dB&lt;br&gt;11: reserved&lt;br&gt;In PCIe mode, this register is valid only when bypass_pciectrl_analog is 1." range="6:5" value="0x0" property="RW"/>
				<Member name="nano_tx_swing" description="TX voltage swing in PCIe mode&lt;br&gt;0: full swing&lt;br&gt;1: small swing&lt;br&gt;In PCIe mode, this register is valid only when bypass_pciectrl_analog is 1." range="4" value="0x0" property="RW"/>
				<Member name="nano_tx_pattern" description="TX pattern of the OOB or initialization signal when the SATA rate is Gen1&lt;br&gt;00: align&lt;br&gt;01: D24.3&lt;br&gt;10: D10.2&lt;br&gt;11: reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="clkref_out_ien" description="NANO PHY observation reference clock output enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="clkref_out_oen" description="NANO PHY reference clock output enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0858"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_COMBPHY1_STATE" description="a NANO COMBPHY1 status register." value="0x00000000" startoffset="0x085C">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="nano_test_o" description="NANO PHY test output status" range="11:8" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="RO"/>
				<Member name="nano_data_bus_width" description="Data bus width of the PHY&lt;br&gt;00: 32-bit mode&lt;br&gt;01: 16-bit mode&lt;br&gt;Other values: reserved" range="5:4" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="RO"/>
				<Member name="nano_rx_data_valid" description="RxData and RxDataK symbol lock and valid data, active high" range="2" value="0x0" property="RO"/>
				<Member name="nano_rx_standby_status" description="RxStandby state of the PHY, valid only in PCIe/SATA mode&lt;br&gt;0: valid&lt;br&gt;1: standby" range="1" value="0x0" property="RO"/>
				<Member name="nano_align_detect" description="Whether the RX end detects the align pattern once when the elastic buffer works in empty mode&lt;br&gt;0: no&lt;br&gt;1: yes" range="0" value="0x0" property="RO"/>
				<Register offset="0x085C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_COMBPHY2_CFG" description="a NANO COMBPHY2 configuration register." value="0x80000001" startoffset="0x0860">
				<Member name="nano_bypass_codec" description="8-bit/10-bit conversion enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="31" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="30:29" value="0x0" property="RW"/>
				<Member name="nano_buffer_mode" description="Working mode of the elastic buffer&lt;br&gt;It is 0 in PCIe mode and a constant value in USB3/SATA mode.&lt;br&gt;0: half-full mode&lt;br&gt;1: empty mode" range="28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:25" value="0x0" property="RW"/>
				<Member name="nano_test_write" description="Write data strobe control for the test register" range="24" value="0x0" property="RW"/>
				<Member name="nano_test_data" description="Write data of the test register" range="23:20" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:17" value="0x0" property="RW"/>
				<Member name="nano_test_addr" description="Address for the test register or debugging observation" range="16:12" value="0x00" property="RW"/>
				<Member name="nano_rx_standby" description="Whether the PHY RX is valid when the PCIe PHY is in P0 or P0s mode or when the SATA PHY is in any power consumption mode&lt;br&gt;0: valid&lt;br&gt;1: standby" range="11" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="10:4" value="0x00" property="RW"/>
				<Member name="nano_tx_pattern" description="TX pattern of the OOB or initialization signal when the SATA rate is Gen1&lt;br&gt;00: align&lt;br&gt;01: D24.3&lt;br&gt;10: D10.2&lt;br&gt;11: reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="1:0" value="0x1" property="RW"/>
				<Register offset="0x0860"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_COMBPHY2_STATE" description="a NANO COMBPHY2 status register." value="0x00000000" startoffset="0x0864">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="nano_test_o" description="NANO PHY test output status" range="11:8" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="RO"/>
				<Member name="nano_data_bus_width" description="Data bus width of the PHY&lt;br&gt;00: 32-bit mode&lt;br&gt;01: 16-bit mode&lt;br&gt;Other values: reserved" range="5:4" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="RO"/>
				<Member name="nano_rx_data_valid" description="RxData and RxDataK symbol lock and valid data, active high" range="2" value="0x0" property="RO"/>
				<Member name="nano_rx_standby_status" description="RxStandby state of the PHY, valid only in the PCIe/SATA mode&lt;br&gt;0: valid&lt;br&gt;1: standby" range="1" value="0x0" property="RO"/>
				<Member name="nano_align_detect" description="Whether the RX end detects the align pattern once when the elastic buffer works in empty mode&lt;br&gt;0: no&lt;br&gt;1: yes" range="0" value="0x0" property="RO"/>
				<Register offset="0x0864"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_COMBPHY3_CFG" description="a NANO COMBPHY3 configuration register." value="0x00000001" startoffset="0x0868">
				<Member name="nano_bypass_codec" description="8-bit/10-bit conversion enable&lt;br&gt;In PCIe/USB3 mode:&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;In SATA mode:&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="bypass_pciectrl_analog" description="Whether the configuration of NANO PHY margin/deemp/swing is from the PCIe controller or peripheral controller, valid only in PCIe mode&lt;br&gt;0: from the PCIe controller&lt;br&gt;1: from the peripheral controller" range="30" value="0x0" property="RW"/>
				<Member name="nano_buffer_mode" description="Working mode of the elastic buffer&lt;br&gt;It is always 0 in PCIe mode, 2'b01 in SATA mode, and a constant value in USB3/SATA mode.&lt;br&gt;00: half-full mode&lt;br&gt;01: empty mode (insert the SKP when it is empty)&lt;br&gt;10: reserved&lt;br&gt;11: empty mode (use RxDataValid)" range="29:28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:25" value="0x0" property="RW"/>
				<Member name="nano_test_write" description="Write data strobe control for the test register" range="24" value="0x0" property="RW"/>
				<Member name="nano_test_data" description="Write data of the test register" range="23:20" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:17" value="0x0" property="RW"/>
				<Member name="nano_test_addr" description="Address for the test register or debugging observation" range="16:12" value="0x00" property="RW"/>
				<Member name="nano_rx_standby" description="Whether the PHY RX is valid when the PCIe PHY is in P0 or P0s mode or when the SATA PHY is in any power consumption mode&lt;br&gt;0: valid&lt;br&gt;1: standby" range="11" value="0x0" property="RW"/>
				<Member name="nano_tx_margin" description="Voltage margin of the TX end in PCIe mode (the value is only half when TxSwing is 1)&lt;br&gt;0x0: normal working range (1000 mV)&lt;br&gt;0x1: 1100 mV&lt;br&gt;0x2: 900 mV&lt;br&gt;0x3: 700 mV&lt;br&gt;0x4: 600 mV&lt;br&gt;0x5: 500 mV&lt;br&gt;0x6: 400 mV&lt;br&gt;0x7: 300 mV&lt;br&gt;In PCIe mode, this register is valid only when bypass_pciectrl_analog is 1." range="10:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="RW"/>
				<Member name="nano_tx_deemp" description="TX deemphasis in PCIe mode&lt;br&gt;00: ?6 dB&lt;br&gt;01: ?3.5 dB&lt;br&gt;10: 0 dB&lt;br&gt;11: reserved&lt;br&gt;In PCIe mode, this register is valid only when bypass_pciectrl_analog is 1." range="6:5" value="0x0" property="RW"/>
				<Member name="nano_tx_swing" description="TX voltage swing in PCIe mode&lt;br&gt;0: full swing&lt;br&gt;1: small swing&lt;br&gt;In PCIe mode, this register is valid only when bypass_pciectrl_analog is 1." range="4" value="0x0" property="RW"/>
				<Member name="nano_tx_pattern" description="TX pattern of the OOB or initialization signal when the SATA rate is Gen1&lt;br&gt;00: align&lt;br&gt;01: D24.3&lt;br&gt;10: D10.2&lt;br&gt;11: reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="1:0" value="0x1" property="RW"/>
				<Register offset="0x0868"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_COMBPHY3_STATE" description="a NANO COMBPHY3 status register." value="0x00000000" startoffset="0x086c">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="nano_test_o" description="NANO PHY test output status" range="11:8" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="RO"/>
				<Member name="nano_data_bus_width" description="Data bus width of the PHY&lt;br&gt;00: 32-bit mode&lt;br&gt;01: 16-bit mode&lt;br&gt;Other values: reserved" range="5:4" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="RO"/>
				<Member name="nano_rx_data_valid" description="RxData and RxDataK symbol lock and valid data, active high&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="2" value="0x0" property="RO"/>
				<Member name="nano_rx_standby_status" description="RxStandby state of the PHY, valid only in PCIe/SATA mode&lt;br&gt;0: valid&lt;br&gt;1: standby" range="1" value="0x0" property="RO"/>
				<Member name="nano_align_detect" description="Whether the RX end detects the align pattern once when the elastic buffer works in empty mode&lt;br&gt;0: no&lt;br&gt;1: yes" range="0" value="0x0" property="RO"/>
				<Register offset="0x086c"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SOC_FUSE_1" description="SOC_FUSE status register 1." value="0x00000000" startoffset="0x0870">
				<Member name="reserved" description="Reserved" range="31:21" value="0x000" property="RO"/>
				<Member name="otp_ctrl_tsi" description="Whether the chip supports the TSI interface&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="20" value="0x0" property="RO"/>
				<Member name="otp_ctrl_usb_1p" description="Whether the chip supports the USB 2.0_1P interface&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="19" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="18:17" value="0x0" property="RO"/>
				<Member name="otp_vdh_avs" description="Whether the decoder supports the AVS protocol&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="16" value="0x0" property="RO"/>
				<Member name="otp_vdh_mpeg4" description="Whether the decoder supports the MPEG4 protocol&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="15" value="0x0" property="RO"/>
				<Member name="otp_vdh_h264" description="Whether the decoder supports the H.264 protocol&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="14" value="0x0" property="RO"/>
				<Member name="otp_vdh_vp8" description="Whether the decoder supports the VP8 protocol&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="13" value="0x0" property="RO"/>
				<Member name="otp_vdh_vp6" description="Whether the decoder supports the VP6 protocol&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="12" value="0x0" property="RO"/>
				<Member name="otp_vdh_vc1" description="Whether the decoder supports the VC1 protocol&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="11" value="0x0" property="RO"/>
				<Member name="otp_vdh_divx3" description="Whether the decoder supports the DivX3 protocol&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="10" value="0x0" property="RO"/>
				<Member name="otp_vdh_real" description="Whether the decoder supports the Real8/Real9 protocol&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="9" value="0x0" property="RO"/>
				<Member name="romboot_sel_lock" description="Whether the non-secure chip supports boot from the external memory&lt;br&gt;0: not supported&lt;br&gt;1: supported" range="8" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="RO"/>
				<Member name="otp_ctrl_uart_mcu" description="Whether UART1/UART2 in the always-on area is available (for the CRG to control)&lt;br&gt;0: available&lt;br&gt;1: unavailable" range="5" value="0x0" property="RO"/>
				<Member name="otp_ctrl_uart_core" description="Whether UART1/UART2 in the power-off area is available (for the CRG to control)&lt;br&gt;0: available&lt;br&gt;1: unavailable" range="4" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="RO"/>
				<Member name="otp_control0_usb3" description="Whether the USB3_0 is available (for the CRG to control)&lt;br&gt;0: available&lt;br&gt;1: unavailable" range="2" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="1:0" value="0x0" property="RO"/>
				<Register offset="0x0870"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SOC_FUSE_2" description="SOC_FUSE status register 2." value="0x00000000" startoffset="0x0874">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000" property="RO"/>
				<Member name="otp_vdh_4k_2k" description="Whether the decoder supports the 4K, 2K protocol&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="2" value="0x0" property="RO"/>
				<Member name="otp_vdh_h265" description="Whether the decoder supports the H.265 protocol&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="1" value="0x0" property="RO"/>
				<Member name="otp_vdh_mpg2" description="Whether the decoder supports the MPG2 protocol&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="0" value="0x0" property="RO"/>
				<Register offset="0x0874"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SPINAND_CTRL" description="an SPI NAND control register." value="0x00000017" startoffset="0x089C">
				<Member name="reserved" description="Reserved" range="31:7" value="0x0000000" property="RW"/>
				<Member name="dev_internal_ecc" description="NAND flash ECC select&lt;br&gt;0: The ECC managed by the controller is used.&lt;br&gt;1: The internal ECC of the component is used." range="6" value="0x0" property="RW"/>
				<Member name="ctrl_bus" description="Internal memory speed control&lt;br&gt;Bit[5:4]: EMW control&lt;br&gt;Bit[3:1]: EMA/EMB control&lt;br&gt;bit[0]: reserved" range="5:0" value="0x17" property="RW"/>
				<Register offset="0x089C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_HDMITX_CTRL0" description="an HDMI TX control register." value="0x00000000" startoffset="0x08b0">
				<Member name="reserved" description="Reserved" range="31:26" value="0x00" property="RW"/>
				<Member name="hdmitx_hdcp2tx_cchk_done" description="PRAM code update state&lt;br&gt;0: updating&lt;br&gt;1: updated" range="25" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="24:22" value="0x0" property="RO"/>
				<Member name="hdmitx_tclk2pclknx_ratio" description="Ratio of the TCLK_IN frequency to the PCLKNX_IN frequency&lt;br&gt;0: 1x&lt;br&gt;Other values: reserved" range="21:20" value="0x0" property="RO"/>
				<Member name="hdmitx_pclknx2pclk_ratio" description="Ratio of the PCLKNX_IN frequency to the PCLK_IN frequency&lt;br&gt;00: 1/2x&lt;br&gt;01: 1x&lt;br&gt;10: 2x&lt;br&gt;11: 4x" range="19:18" value="0x0" property="RO"/>
				<Member name="hdmitx_idck2pclk_ratio" description="Ratio of the IDCK_IN frequency to the PCLK_IN frequency&lt;br&gt;00: 1/2x&lt;br&gt;01: 1x&lt;br&gt;Other values: reserved" range="17:16" value="0x0" property="RO"/>
				<Member name="hdmitx_hdcp2tx_cupd_strart" description="PRAM CUPD update control&lt;br&gt;0: not updated&lt;br&gt;1: updated" range="15" value="0x0" property="RW"/>
				<Member name="hdmitx_hdcp2tx_cupd_hw" description="PRAM CUPD update external control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" value="0x0" property="RW"/>
				<Member name="hdmitx_hdcp2tx_cupd_done" description="PRAM CUPD update state&lt;br&gt;0: updating&lt;br&gt;1: updated" range="13" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="12:11" value="0x0" property="RW"/>
				<Member name="hdmitx_avcttpt" description="Bit[5]: HDCP2x video disable&lt;br&gt;0: normal output&lt;br&gt;1: disabled&lt;br&gt;Bit[7:6]: HDCP2x audio disable&lt;br&gt;00: normal output&lt;br&gt;01: muted&lt;br&gt;10: off beat&lt;br&gt;11: reserved&lt;br&gt;Bit[8]: HDCP1.4 video disable&lt;br&gt;0: normal output&lt;br&gt;1: disabled&lt;br&gt;Bit[10:9]: HDCP1.4 audio disable&lt;br&gt;00: normal output&lt;br&gt;01: muted&lt;br&gt;10: off beat&lt;br&gt;11: reserved" range="10:5" value="0x00" property="RW"/>
				<Member name="hdmitx_aud_id" description="Audio format&lt;br&gt;00001: S/PDIF&lt;br&gt;00010: I2S&lt;br&gt;00100: DSD&lt;br&gt;01000: HBRA&lt;br&gt;10000: parallel audio&lt;br&gt;Other values: reserved" range="4:0" value="0x00" property="RW"/>
				<Register offset="0x08b0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_HDMIRX_CTRL0" description="PERI_HDMITX_CTRL0 is HDMI RX control register 0." value="0x00000000" startoffset="0x08b8">
				<Member name="hdmirx_mhlpp_mode" description="Observation register, for observing the controller output mode&lt;br&gt;Bit[31:26] work together." range="31" value="0x0" property="RO"/>
				<Member name="hdmirx_mhl1x_mode" description="Observation register, for observing the controller output mode&lt;br&gt;Bit[31:26] work together." range="30" value="0x0" property="RO"/>
				<Member name="hdmirx_mhl_cd_sense" description="HDMI RX working mode&lt;br&gt;0: HDMI mode&lt;br&gt;1: MHL mode" range="29" value="0x0" property="RO"/>
				<Member name="hdmirx_phy_mhl3_mode" description="Observation register, for observing the controller output mode&lt;br&gt;Bit[31:26] work together." range="28" value="0x0" property="RO"/>
				<Member name="hdmirx_mhl3_mode" description="Observation register, for observing the controller output mode&lt;br&gt;Bit[31:26] work together." range="27" value="0x0" property="RO"/>
				<Member name="hdmirx_hdmin_mode" description="Observation register, for observing the controller output mode&lt;br&gt;Bit[31:26] work together." range="26" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="25:6" value="0x00000" property="RW"/>
				<Member name="hdmirx_pram_switch_spi2apb" description="HDMI RX control signal, indicating whether to access the PRAM through the APB interface or internal logic interface&lt;br&gt;0: internal logic interface&lt;br&gt;1: APB interface" range="5" value="0x0" property="RW"/>
				<Member name="hdmirx_2p0_rx_spi_spi_boot_start" description="HDMI RX BOOT_STARTE enable signal, 1'b1 by default" range="4" value="0x0" property="RW"/>
				<Member name="hdmirx_pwr_pctrl" description="Normal/Inverted signal from the HDMI RX PWR5V input pin&lt;br&gt;0: normal&lt;br&gt;1: inverted" range="3" value="0x0" property="RW"/>
				<Member name="hdmirx_hpd_pctrl" description="Normal/Inverted signal from the HDMI RX HPD output pin&lt;br&gt;0: normal&lt;br&gt;1: inverted" range="2" value="0x0" property="RW"/>
				<Member name="hdmirx_5v_det_reg" description="Detection signal of the corresponding register value input by the peripheral" range="1" value="0x0" property="RW"/>
				<Member name="hdmirx_5v_det_mux" description="HDMI RX 5 V detection control signal (each bit controls one-channel detection)&lt;br&gt;0: controllable normal/inverted HDMI TX detection signal&lt;br&gt;1: detection signal of the corresponding register value input by the peripheral (peri_hdmi_rx_5v_det_reg)" range="0" value="0x0" property="RW"/>
				<Register offset="0x08b8"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SYSCTRL" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8000000"/>
			<RegisterGroup name="SC_CTRL" description="a system control register. It is used to specify the operations to be performed by the system." value="0x00000200" startoffset="0x0000">
				<Member name="reserved" description="Reserved. Reading this bit returns 0 and writing to this bit has no effect." range="31:10" value="0x000000" property="RW"/>
				<Member name="remapstat" description="Address remap status&lt;br&gt;0: remap clear&lt;br&gt;1: remap" range="9" value="0x1" property="RO"/>
				<Member name="remapclear" description="Address remap clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved. Reading this bit returns 0 and writing to this bit has no effect." range="7:6" value="0x0" property="RW"/>
				<Member name="mcu_bus_clk_div" description="Frequency divider of the MCU bus clock mcu_bus_clk&lt;br&gt;00: divided by 1&lt;br&gt;01: divided by 2&lt;br&gt;10: divided by 3&lt;br&gt;11: divided by 4" range="5:4" value="0x0" property="RW"/>
				<Member name="mcu_bus_clk_sele_stat" description="MCU bus clock status&lt;br&gt;00: 24 MHz&lt;br&gt;01: 200 MHz&lt;br&gt;10: 100 kHz&lt;br&gt;11: reserved" range="3:2" value="0x0" property="RO"/>
				<Member name="mcu_bus_clk_sel" description="MCU zone bus clock select&lt;br&gt;00: 24 MHz&lt;br&gt;01: 200 MHz&lt;br&gt;10: 100 kHz&lt;br&gt;11: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSRES" description="a system status register. When a value is written to this register, the system controller sends a system soft reset request to the reset module. Then the reset module resets the system." value="0x00000000" startoffset="0x0004">
				<Member name="softresreq" description="Writing any value to this register soft-resets the system." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="SC_LOW_POWER_CTRL" description="a low-power control register." value="0x00000402" startoffset="0x0040">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="mcu_ldo_enz" description="MCU LDO ENZ interface control signal&lt;br&gt;0: normal output&lt;br&gt;1: high impedance output" range="11" value="0x0" property="RW"/>
				<Member name="rng_mcu_flag" description="Whether the random numbers of the random number generator (RNG) in the always-on area are latched&lt;br&gt;0: no&lt;br&gt;1: yes" range="10" value="0x1" property="RO"/>
				<Member name="core_pwr_active" description="Whether the MCU has accessed the powered-off core area&lt;br&gt;0: no&lt;br&gt;1: yes" range="9" value="0x0" property="RO"/>
				<Member name="bus_core_pd_idleack" description="Power-down acknowledgement" range="8" value="0x0" property="RO"/>
				<Member name="bus_core_pd_idle" description="Power-down completion" range="7" value="0x0" property="RO"/>
				<Member name="bus_core_pd_idlereq" description="Power-down request" range="6" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="5:4" value="0x0" property="RW"/>
				<Member name="mcu_lp_subsys_iso" description="Isolation area enable&lt;br&gt;0: disabled. That is, signals are not isolated.&lt;br&gt;1: enabled. That is, signals are isolated." range="3" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="2" value="0x0" property="RW"/>
				<Member name="stb_poweroff" description="Polarity of the STANDBY_PWROFF pin&lt;br&gt;0: low-level output&lt;br&gt;1: high-level output" range="1" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="0" value="0x0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="SC_IO_REUSE_SEL" description="an MCU subsystem pin multiplexing control register." value="0x00000000" startoffset="0x0044">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="ci_gpio_sel" description="Multiplexing control for the GPIO5_4 pin&lt;br&gt;0: GPIO5_4&lt;br&gt;1: CI_WAIT0" range="11:10" value="0x0" property="RW"/>
				<Member name="ir_gpio_sel" description="Multiplexing control for the IR_IN pin&lt;br&gt;0: IR_IN&lt;br&gt;1: GPIO5_6" range="9" value="0x0" property="RW"/>
				<Member name="rst_gpio_sel" description="Multiplexing control for the GPIO5_2 pin&lt;br&gt;00: GPIO5_2&lt;br&gt;01: reserved&lt;br&gt;10: CI_RESET0&lt;br&gt;11: reserved" range="8:7" value="0x0" property="RW"/>
				<Member name="por_gpio_sel" description="Multiplexing control for the GPIO5_3 pin&lt;br&gt;00: reserved&lt;br&gt;01: GPIO5_3&lt;br&gt;10: CI_RDY0&lt;br&gt;11: reserved" range="6:5" value="0x0" property="RW"/>
				<Member name="key0_gpio_sel" description="Multiplexing control for the LED_KEY pin&lt;br&gt;0: GPIO5_5&lt;br&gt;1: LED KEY" range="4" value="0x0" property="RW"/>
				<Member name="data_gpio_sel" description="Multiplexing control for the LED_DATA pin&lt;br&gt;0: GPIO5_1&lt;br&gt;1: LED DATA" range="3" value="0x0" property="RW"/>
				<Member name="clk_gpio_sel" description="Multiplexing control for the LED_CLK pin&lt;br&gt;0: GPIO5_0&lt;br&gt;1: LED CLK" range="2" value="0x0" property="RW"/>
				<Member name="uart_txd_gpio_sel" description="Multiplexing control for the UART0_TXD pin&lt;br&gt;0: UART0_TXD&lt;br&gt;1: UART1_TXD" range="1" value="0x0" property="RW"/>
				<Member name="uart_rxd_gpio_sel" description="Multiplexing control for the UART0_RXD pin&lt;br&gt;0: UART0_RXD&lt;br&gt;1: UART1_RXD" range="0" value="0x0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="SC_CLKGATE_SRST_CTRL" description="an MCU internal module clock gating and soft reset control register." value="0x00041151" startoffset="0x0048">
				<Member name="reserved" description="Reserved" range="31:29" value="0x0" property="RW"/>
				<Member name="pd_rst_req" description="Power-off reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:14" value="0x0010" property="RW"/>
				<Member name="uart_srst_req" description="UART software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" value="0x0" property="RW"/>
				<Member name="uart_cken" description="UART clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="RW"/>
				<Member name="led_srst_req" description="LED module software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="led_cken" description="LEDC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="timer01_srst_req" description="Timer01 software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="7" value="0x0" property="RW"/>
				<Member name="timer01_cken" description="Timer01 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x1" property="RW"/>
				<Member name="ir_srst_req" description="IR module software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="ir_cken" description="IR clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="mce_srst_req" description="MCE software reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="mce_cken" description="MCE clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="SC_WDG_RST_CTRL" description="a software-controlled WDG reset register." value="0x00000000" startoffset="0x0050">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RW"/>
				<Member name="wdg_rst_ctrl" description="WDG_RST software control reset signal&lt;br&gt;0: not reset&lt;br&gt;1: enable WDG_RST software control. When timer 0 or timer 1 generates an interrupt, a reset signal is sent through the WDG_RST pin." range="0" value="0x0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="SC_DDRPHY_LP_EN" description="a DDR PHY low-power control register." value="0x00000005" startoffset="0x0058">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="RW"/>
				<Member name="ddrphy1_lp_en" description="DDR PHY1 working mode&lt;br&gt;01: The DDR PHY is in normal mode.&lt;br&gt;Other values: The DDR PHY is in retention mode." range="3:2" value="0x1" property="RW"/>
				<Member name="ddrphy0_lp_en" description="DDR PHY0 working mode&lt;br&gt;01: The DDR PHY is in normal mode.&lt;br&gt;Other values: The DDR PHY is in retention mode." range="1:0" value="0x1" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="SC_MCU_HPM_CTRL" description="an HPM control register." value="0x00000000" startoffset="0x0060">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="RW"/>
				<Member name="mcu_hpm_rst_req" description="HPM reset request&lt;br&gt;0: no reset request&lt;br&gt;1: valid reset request" range="7" value="0x0" property="RW"/>
				<Member name="mcu_hpm_en" description="HPM enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="mcu_hpm_div" description="Clock divider of the HPM working clock" range="5:0" value="0x00" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="SC_MCU_HPM_STAT" description="an HPM status register." value="0x00000000" startoffset="0x0064">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RW"/>
				<Member name="mcu_hpm_valid" description="HPM data validity indicator&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="10" value="0x0" property="RO"/>
				<Member name="mcu_hpm_pc_org" description="HPM code pattern (AVS entry) for identifying the current process" range="9:0" value="0x000" property="RO"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="SC_MCU_LDO_CTRL" description="an LDO control register." value="0x00000008" startoffset="0x0068">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="RW"/>
				<Member name="mcu_ldo_fuse" description="mcu_ldo_fuse value" range="7:4" value="0x0" property="RW"/>
				<Member name="mcu_ldo_vset" description="mcu_ldo_vset value" range="3:0" value="0x8" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GENm" description="system general register m." value="0x00000000" startoffset="0x0080+m*0x4">
				<Member name="sc_genm" description="This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x80"/>
				<Register offset="0x84"/>
				<Register offset="0x88"/>
				<Register offset="0x8c"/>
				<Register offset="0x90"/>
				<Register offset="0x94"/>
				<Register offset="0x98"/>
				<Register offset="0x9c"/>
				<Register offset="0xa0"/>
				<Register offset="0xa4"/>
				<Register offset="0xa8"/>
				<Register offset="0xac"/>
				<Register offset="0xb0"/>
				<Register offset="0xb4"/>
				<Register offset="0xb8"/>
				<Register offset="0xbc"/>
				<Register offset="0xc0"/>
				<Register offset="0xc4"/>
				<Register offset="0xc8"/>
				<Register offset="0xcc"/>
				<Register offset="0xd0"/>
				<Register offset="0xd4"/>
				<Register offset="0xd8"/>
				<Register offset="0xdc"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GENx" description="system general register x. x ranges from 24 to 31." value="0x00000000" startoffset="0x00E0+i*0x4">
				<Member name="sc_genx" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0xe0"/>
				<Register offset="0xe4"/>
				<Register offset="0xe8"/>
				<Register offset="0xec"/>
				<Register offset="0xf0"/>
				<Register offset="0xf4"/>
				<Register offset="0xf8"/>
				<Register offset="0xfc"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GPIO_OD_CTRL" description="a GPIO OD control register." value="0x00000000" startoffset="0x0100">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="RW"/>
				<Member name="gpio5_7_od_sel" description="Whether GPIO5 bit[7] is OD&lt;br&gt;0: non-OD&lt;br&gt;1: OD" range="7" value="0x0" property="RW"/>
				<Member name="gpio5_6_od_sel" description="Whether GPIO5 bit[6] is OD&lt;br&gt;0: non-OD&lt;br&gt;1: OD" range="6" value="0x0" property="RW"/>
				<Member name="gpio5_5_od_sel" description="Whether GPIO5 bit[5] is OD&lt;br&gt;0: non-OD&lt;br&gt;1: OD" range="5" value="0x0" property="RW"/>
				<Member name="gpio5_4_od_sel" description="Whether GPIO5 bit[4] is OD&lt;br&gt;0: non-OD&lt;br&gt;1: OD" range="4" value="0x0" property="RW"/>
				<Member name="gpio5_3_od_sel" description="Whether GPIO5 bit[3] is OD&lt;br&gt;0: non-OD&lt;br&gt;1: OD" range="3" value="0x0" property="RW"/>
				<Member name="gpio5_2_od_sel" description="Whether GPIO5 bit[2] is OD&lt;br&gt;0: non-OD&lt;br&gt;1: OD" range="2" value="0x0" property="RW"/>
				<Member name="gpio5_1_od_sel" description="Whether GPIO5 bit[1] is OD&lt;br&gt;0: non-OD&lt;br&gt;1: OD" range="1" value="0x0" property="RW"/>
				<Member name="gpio5_0_od_sel" description="Whether GPIO5 bit[0] is OD&lt;br&gt;0: non-OD&lt;br&gt;1: OD" range="0" value="0x0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="SC_LOCKEN" description="a write protection control register. This register provides a write protection mechanism for the following key registers of the system controller:&lt;ul&gt;&lt;li&gt;SC_CTRLSC_SYSRES&lt;/li&gt;&lt;/ul&gt;" value="0x756E4C4F" startoffset="0x020C">
				<Member name="sc_locken" description="Write protection indicator for key system registers. The configuration is as follows:&lt;br&gt;When the value 0x4F50_454E is written to SC_LOCKEN, write protection for the preceding key registers is enabled. The attributes of the key registers are changed to writable, that is, these registers can be written.&lt;br&gt;When any value except 0x4F50_454E is written to SC_LOCKEN, the attributes of the key register are changed to read-only. In this case, writing to these registers has no effect.&lt;br&gt;You can check whether the key registers are write-protected by reading SC_LOCKEN. For example, if the value 0x756E_4C4F is returned, write protection is disabled, and you can write to the key registers; if the value 0x4C4F_434B is returned, write protection is enabled, and writing to these registers has no effect.&lt;br&gt;The reset value of SC_LOCKEN is 0x756E_4C4F, indicating that the key registers are not write-protected." range="31:0" value="0x756E4C4F" property="RW"/>
				<Register offset="0x020C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSID" description="a chip ID register." value="0x20281000" startoffset="0x0EE0">
				<Member name="sc_sysid" description="Major release of the chip" range="31:0" value="0x20281000" property="RO"/>
				<Register offset="0x0EE0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GENy" description="system general register y. y ranges from 32 to 63." value="0x00000000" startoffset="0x0F00+j*0x4">
				<Member name="sc_geny" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0xf00"/>
				<Register offset="0xf04"/>
				<Register offset="0xf08"/>
				<Register offset="0xf0c"/>
				<Register offset="0xf10"/>
				<Register offset="0xf14"/>
				<Register offset="0xf18"/>
				<Register offset="0xf1c"/>
				<Register offset="0xf20"/>
				<Register offset="0xf24"/>
				<Register offset="0xf28"/>
				<Register offset="0xf2c"/>
				<Register offset="0xf30"/>
				<Register offset="0xf34"/>
				<Register offset="0xf38"/>
				<Register offset="0xf3c"/>
				<Register offset="0xf40"/>
				<Register offset="0xf44"/>
				<Register offset="0xf48"/>
				<Register offset="0xf4c"/>
				<Register offset="0xf50"/>
				<Register offset="0xf54"/>
				<Register offset="0xf58"/>
				<Register offset="0xf5c"/>
				<Register offset="0xf60"/>
				<Register offset="0xf64"/>
				<Register offset="0xf68"/>
				<Register offset="0xf6c"/>
				<Register offset="0xf70"/>
				<Register offset="0xf74"/>
				<Register offset="0xf78"/>
				<Register offset="0xf7c"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="GPIO" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8B20000"/>
			<Module baseAddress="0xF8B21000"/>
			<Module baseAddress="0xF8B22000"/>
			<Module baseAddress="0xF8B23000"/>
			<Module baseAddress="0xF8B24000"/>
			<Module baseAddress="0xF8004000"/>
			<Module baseAddress="0xF8B26000"/>
			<Module baseAddress="0xF8B27000"/>
			<Module baseAddress="0xF8B28000"/>
			<Module baseAddress="0xF8B29000"/>
			<Module baseAddress="0xF8B2A000"/>
			<Module baseAddress="0xF8B2B000"/>
			<Module baseAddress="0xF8B2C000"/>
			<Module baseAddress="0xF8B2D000"/>
			<Module baseAddress="0xF8B2E000"/>
			<Module baseAddress="0xF8B2F000"/>
			<Module baseAddress="0xF8B30000"/>
			<RegisterGroup name="GPIO_DATA" description="a GPIO data register. It is used to buffer the input or output data.When the corresponding bit of GPIO_DIR is configured as output, the values written to GPIO_DATA are output to the corresponding pin (ensure that the configuration of pin multiplexing is correct). If the bit is configured as input, the value of the corresponding input pin is read.&lt;B&gt;CAUTION&lt;/B&gt;When the corresponding bits of GPIO_DIR are set to inputs, the pin values are returned if the read operation is valid. When the corresponding bits are set to outputs, the written values are returned if the read operation is valid.The GPIO_DATA register masks the read and write operations on bits by using PADDR[9:2]. This register corresponds to 256 address spaces. PADDR[9:2] correspond to GPIO_DATA[7:0]. When a PADDR bit is high, the corresponding bit in GPIO_DATA can be read or written; when the corresponding bit is low, the read or write operation is not allowed. For example:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;If the address is 0x3FC (0b11_1111_1100), operations on all the eight bits of GPIO_DATA[7:0] are valid.&lt;/li&gt;&lt;li&gt;If the address is 0x200 (0b10_0000_0000), only the operation on GPIO_DATA[7] is valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00" startoffset="0x000" endoffset="0x3FC">
				<Member name="gpio_data" description="GPIO input data when the GPIO is configured as input or GPIO output data when the GPIO is configured as output&lt;br&gt;Each bit can be separately controlled. This register works with GPIO_DIR." range="7:0" property="RW"/>
				<Register offset="0x0"/>
				<Register offset="0x4"/>
				<Register offset="0x8"/>
				<Register offset="0xc"/>
				<Register offset="0x10"/>
				<Register offset="0x14"/>
				<Register offset="0x18"/>
				<Register offset="0x1c"/>
				<Register offset="0x20"/>
				<Register offset="0x24"/>
				<Register offset="0x28"/>
				<Register offset="0x2c"/>
				<Register offset="0x30"/>
				<Register offset="0x34"/>
				<Register offset="0x38"/>
				<Register offset="0x3c"/>
				<Register offset="0x40"/>
				<Register offset="0x44"/>
				<Register offset="0x48"/>
				<Register offset="0x4c"/>
				<Register offset="0x50"/>
				<Register offset="0x54"/>
				<Register offset="0x58"/>
				<Register offset="0x5c"/>
				<Register offset="0x60"/>
				<Register offset="0x64"/>
				<Register offset="0x68"/>
				<Register offset="0x6c"/>
				<Register offset="0x70"/>
				<Register offset="0x74"/>
				<Register offset="0x78"/>
				<Register offset="0x7c"/>
				<Register offset="0x80"/>
				<Register offset="0x84"/>
				<Register offset="0x88"/>
				<Register offset="0x8c"/>
				<Register offset="0x90"/>
				<Register offset="0x94"/>
				<Register offset="0x98"/>
				<Register offset="0x9c"/>
				<Register offset="0xa0"/>
				<Register offset="0xa4"/>
				<Register offset="0xa8"/>
				<Register offset="0xac"/>
				<Register offset="0xb0"/>
				<Register offset="0xb4"/>
				<Register offset="0xb8"/>
				<Register offset="0xbc"/>
				<Register offset="0xc0"/>
				<Register offset="0xc4"/>
				<Register offset="0xc8"/>
				<Register offset="0xcc"/>
				<Register offset="0xd0"/>
				<Register offset="0xd4"/>
				<Register offset="0xd8"/>
				<Register offset="0xdc"/>
				<Register offset="0xe0"/>
				<Register offset="0xe4"/>
				<Register offset="0xe8"/>
				<Register offset="0xec"/>
				<Register offset="0xf0"/>
				<Register offset="0xf4"/>
				<Register offset="0xf8"/>
				<Register offset="0xfc"/>
				<Register offset="0x100"/>
				<Register offset="0x104"/>
				<Register offset="0x108"/>
				<Register offset="0x10c"/>
				<Register offset="0x110"/>
				<Register offset="0x114"/>
				<Register offset="0x118"/>
				<Register offset="0x11c"/>
				<Register offset="0x120"/>
				<Register offset="0x124"/>
				<Register offset="0x128"/>
				<Register offset="0x12c"/>
				<Register offset="0x130"/>
				<Register offset="0x134"/>
				<Register offset="0x138"/>
				<Register offset="0x13c"/>
				<Register offset="0x140"/>
				<Register offset="0x144"/>
				<Register offset="0x148"/>
				<Register offset="0x14c"/>
				<Register offset="0x150"/>
				<Register offset="0x154"/>
				<Register offset="0x158"/>
				<Register offset="0x15c"/>
				<Register offset="0x160"/>
				<Register offset="0x164"/>
				<Register offset="0x168"/>
				<Register offset="0x16c"/>
				<Register offset="0x170"/>
				<Register offset="0x174"/>
				<Register offset="0x178"/>
				<Register offset="0x17c"/>
				<Register offset="0x180"/>
				<Register offset="0x184"/>
				<Register offset="0x188"/>
				<Register offset="0x18c"/>
				<Register offset="0x190"/>
				<Register offset="0x194"/>
				<Register offset="0x198"/>
				<Register offset="0x19c"/>
				<Register offset="0x1a0"/>
				<Register offset="0x1a4"/>
				<Register offset="0x1a8"/>
				<Register offset="0x1ac"/>
				<Register offset="0x1b0"/>
				<Register offset="0x1b4"/>
				<Register offset="0x1b8"/>
				<Register offset="0x1bc"/>
				<Register offset="0x1c0"/>
				<Register offset="0x1c4"/>
				<Register offset="0x1c8"/>
				<Register offset="0x1cc"/>
				<Register offset="0x1d0"/>
				<Register offset="0x1d4"/>
				<Register offset="0x1d8"/>
				<Register offset="0x1dc"/>
				<Register offset="0x1e0"/>
				<Register offset="0x1e4"/>
				<Register offset="0x1e8"/>
				<Register offset="0x1ec"/>
				<Register offset="0x1f0"/>
				<Register offset="0x1f4"/>
				<Register offset="0x1f8"/>
				<Register offset="0x1fc"/>
				<Register offset="0x200"/>
				<Register offset="0x204"/>
				<Register offset="0x208"/>
				<Register offset="0x20c"/>
				<Register offset="0x210"/>
				<Register offset="0x214"/>
				<Register offset="0x218"/>
				<Register offset="0x21c"/>
				<Register offset="0x220"/>
				<Register offset="0x224"/>
				<Register offset="0x228"/>
				<Register offset="0x22c"/>
				<Register offset="0x230"/>
				<Register offset="0x234"/>
				<Register offset="0x238"/>
				<Register offset="0x23c"/>
				<Register offset="0x240"/>
				<Register offset="0x244"/>
				<Register offset="0x248"/>
				<Register offset="0x24c"/>
				<Register offset="0x250"/>
				<Register offset="0x254"/>
				<Register offset="0x258"/>
				<Register offset="0x25c"/>
				<Register offset="0x260"/>
				<Register offset="0x264"/>
				<Register offset="0x268"/>
				<Register offset="0x26c"/>
				<Register offset="0x270"/>
				<Register offset="0x274"/>
				<Register offset="0x278"/>
				<Register offset="0x27c"/>
				<Register offset="0x280"/>
				<Register offset="0x284"/>
				<Register offset="0x288"/>
				<Register offset="0x28c"/>
				<Register offset="0x290"/>
				<Register offset="0x294"/>
				<Register offset="0x298"/>
				<Register offset="0x29c"/>
				<Register offset="0x2a0"/>
				<Register offset="0x2a4"/>
				<Register offset="0x2a8"/>
				<Register offset="0x2ac"/>
				<Register offset="0x2b0"/>
				<Register offset="0x2b4"/>
				<Register offset="0x2b8"/>
				<Register offset="0x2bc"/>
				<Register offset="0x2c0"/>
				<Register offset="0x2c4"/>
				<Register offset="0x2c8"/>
				<Register offset="0x2cc"/>
				<Register offset="0x2d0"/>
				<Register offset="0x2d4"/>
				<Register offset="0x2d8"/>
				<Register offset="0x2dc"/>
				<Register offset="0x2e0"/>
				<Register offset="0x2e4"/>
				<Register offset="0x2e8"/>
				<Register offset="0x2ec"/>
				<Register offset="0x2f0"/>
				<Register offset="0x2f4"/>
				<Register offset="0x2f8"/>
				<Register offset="0x2fc"/>
				<Register offset="0x300"/>
				<Register offset="0x304"/>
				<Register offset="0x308"/>
				<Register offset="0x30c"/>
				<Register offset="0x310"/>
				<Register offset="0x314"/>
				<Register offset="0x318"/>
				<Register offset="0x31c"/>
				<Register offset="0x320"/>
				<Register offset="0x324"/>
				<Register offset="0x328"/>
				<Register offset="0x32c"/>
				<Register offset="0x330"/>
				<Register offset="0x334"/>
				<Register offset="0x338"/>
				<Register offset="0x33c"/>
				<Register offset="0x340"/>
				<Register offset="0x344"/>
				<Register offset="0x348"/>
				<Register offset="0x34c"/>
				<Register offset="0x350"/>
				<Register offset="0x354"/>
				<Register offset="0x358"/>
				<Register offset="0x35c"/>
				<Register offset="0x360"/>
				<Register offset="0x364"/>
				<Register offset="0x368"/>
				<Register offset="0x36c"/>
				<Register offset="0x370"/>
				<Register offset="0x374"/>
				<Register offset="0x378"/>
				<Register offset="0x37c"/>
				<Register offset="0x380"/>
				<Register offset="0x384"/>
				<Register offset="0x388"/>
				<Register offset="0x38c"/>
				<Register offset="0x390"/>
				<Register offset="0x394"/>
				<Register offset="0x398"/>
				<Register offset="0x39c"/>
				<Register offset="0x3a0"/>
				<Register offset="0x3a4"/>
				<Register offset="0x3a8"/>
				<Register offset="0x3ac"/>
				<Register offset="0x3b0"/>
				<Register offset="0x3b4"/>
				<Register offset="0x3b8"/>
				<Register offset="0x3bc"/>
				<Register offset="0x3c0"/>
				<Register offset="0x3c4"/>
				<Register offset="0x3c8"/>
				<Register offset="0x3cc"/>
				<Register offset="0x3d0"/>
				<Register offset="0x3d4"/>
				<Register offset="0x3d8"/>
				<Register offset="0x3dc"/>
				<Register offset="0x3e0"/>
				<Register offset="0x3e4"/>
				<Register offset="0x3e8"/>
				<Register offset="0x3ec"/>
				<Register offset="0x3f0"/>
				<Register offset="0x3f4"/>
				<Register offset="0x3f8"/>
				<Register offset="0x3fc"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_DIR" description="a GPIO direction control register. It is used to configure the direction of each GPIO pin." value="0x00" startoffset="0x400">
				<Member name="gpio_dir" description="GPIO direction control&lt;br&gt;Bit[7:0] correspond to GPIO_DATA[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: input&lt;br&gt;1: output" range="7:0" property="RW"/>
				<Register offset="0x400"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IS" description="a GPIO interrupt trigger mode register. It is used to configure the interrupt trigger mode." value="0x00" startoffset="0x404">
				<Member name="gpio_is" description="GPIO interrupt trigger mode. Bit[7:0] correspond to GPIO_DATA[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: edge-sensitive mode&lt;br&gt;1: level-sensitive mode" range="7:0" property="RW"/>
				<Register offset="0x404"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IBE" description="a GPIO interrupt edge trigger register. It is used to configure the edge trigger mode of each GPIO pin." value="0x00" startoffset="0x408">
				<Member name="gpio_ibe" description="GPIO interrupt edge control. Bit[7:0] correspond to GPIO_DATA[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: single-edge-sensitive mode. GPIO_IEV controls whether the interrupt is rising-edge-sensitive or falling-edge-sensitive.&lt;br&gt;1: dual-edge-sensitive mode" range="7:0" property="RW"/>
				<Register offset="0x408"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IEV" description="a GPIO interrupt trigger event register. It is used to configure the interrupt trigger event of a GPIO pin." value="0x00" startoffset="0x40C">
				<Member name="gpio_iev" description="GPIO interrupt trigger event. Bit[7:0] correspond to GPIO_DATA[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: The interrupt is triggered by the falling edge or low level.&lt;br&gt;1: The interrupt is triggered by the rising edge or high level." range="7:0" property="RW"/>
				<Register offset="0x40C"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IE" description="a GPIO interrupt mask register. It is used to mask GPIO interrupts." value="0x00" startoffset="0x410">
				<Member name="gpio_ie" description="GPIO interrupt mask. Bit[7:0] correspond to GPIO_DATA[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7:0" property="RW"/>
				<Register offset="0x410"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_RIS" description="a GPIO raw interrupt status register. It is used to query the raw interrupt status of each GPIO pin." value="0x00" startoffset="0x414">
				<Member name="gpio_ris" description="GPIO raw interrupt status. Bit[7:0] correspond to GPIO_DATA[7:0] respectively, indicating the unmasked interrupt status. This status is not under the mask control of the GPIO_IE register.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7:0" property="RO"/>
				<Register offset="0x414"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_MIS" description="a GPIO masked interrupt status register. It is used to query the masked interrupt status of each GPIO pin." value="0x00" startoffset="0x418">
				<Member name="gpio_mis" description="GPIO masked interrupt status. Bit[7:0] correspond to GPIO_DATA[7:0] respectively, indicating the masked interrupt status. This status can be masked and controlled by the GPIO_IE register.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="7:0" property="RO"/>
				<Register offset="0x418"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IC" description="a GPIO interrupt clear register. It is used to clear the GPIO_RIS and GPIO_MIS registers and interrupts generated by GPIO pins." value="0x00" startoffset="0x41C">
				<Member name="gpio_ic" description="GPIO interrupt clear. Bit[7:0] correspond to GPIO_DATA[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: no effect&lt;br&gt;1: cleared" range="7:0" property="WC"/>
				<Register offset="0x41C"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_RESERVED" description="a reserved GPIO register. It must be configured as required." value="0x00" startoffset="0x420">
				<Member name="reserved" description="This field must be set to 0x00." range="7:0" property="RW"/>
				<Register offset="0x420"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="GSF" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xf9840000"/>
			<Module baseAddress="0xf9841000"/>
			<Module baseAddress="0xf9842000"/>
			<Module baseAddress="0xf9c30000"/>
			<RegisterGroup name="STATION_ADDR_LOW" description="a local MAC address register." value="0x00000000" startoffset="0x0000">
				<Member name="station_addr_low" description="Lower 32 bits of the source MAC address of MAC_CORE. The default value can be used." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="STATION_ADDR_HIGH" description="a local MAC address register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="RO"/>
				<Member name="station_addr_high" description="Upper 16 bits of the source MAC address of MAC_CORE. The default value can be used." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="DUPLEX_SEL_RGMII" description="a half duplex select register." value="0x00000001" startoffset="0x0008">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RW"/>
				<Member name="duplex_sel_rgmii" description="Half duplex select signal&lt;br&gt;1: full duplex&lt;br&gt;0: half duplex&lt;br&gt;The full duplex mode is used by default." range="0" value="0x1" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="COL_DISTANCE" description="a single retransmission packet length threshold register." value="0x00000043" startoffset="0x0014">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RW"/>
				<Member name="col_distance" description="Threshold of the length of retransmitted packets in a single time" range="9:0" value="0x043" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="MAX_FRM_SIZE" description="a maximum frame length register." value="0x000005EE" startoffset="0x003C">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="RO"/>
				<Member name="max_frm_size" description="Maximum frame length allowed by the MAC&lt;br&gt;If the length of a received frame is greater than the configured maximum length, the frame is regarded as an oversized error frame.&lt;br&gt;If the length of a frame to be transmitted is greater than the maximum length, the frame is truncated and then transmitted as an error frame." range="13:0" value="0x05EE" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="PORT_MODE" description="an MAC port working rate register." value="0x00000001" startoffset="0x0040">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000" property="RO"/>
				<Member name="port_mode" description="Working rate of the current MAC port&lt;br&gt;000: 10 Mbit/s&lt;br&gt;001: 100 Mbit/s&lt;br&gt;101: 1000 Mbit/s&lt;br&gt;Other values: reserved&lt;br&gt;The default rate is 100 Mbit/s." range="2:0" value="0x1" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="PORT_EN" description="a channel enable register." value="0x00000006" startoffset="0x0044">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000" property="RO"/>
				<Member name="tx_en" description="TX channel enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="rx_en" description="RX channel enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="0" value="0x0" property="RO"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="TRANSMIT_CONTROL" description="a common configuration register." value="0x000000D0" startoffset="0x0060">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="RO"/>
				<Member name="pad_enable" description="TX PAD add enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x1" property="RW"/>
				<Member name="crc_add" description="TX FCS add enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="6" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="5:0" value="0x10" property="RO"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="REC_FILT_CONTROL" description="an RX frame filtering control register." value="0x00000000" startoffset="0x0064">
				<Member name="reserved" description="Reserved" range="31:6" value="0x0000000" property="RO"/>
				<Member name="crc_err_pass" description="CRC error frame filtering enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x0" property="RW"/>
				<Member name="pause_frm_pass" description="Flow control frame filtering enable&lt;br&gt;1: enabled &lt;br&gt;0: disabled" range="4" value="0x0" property="RW"/>
				<Member name="vlan_drop_en" description="VLAN frame filtering enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="bc_drop_en" description="Broadcast frame filtering enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="mc_match_en" description="Enable of filtering multicast frames with mismatched destination addresses (DAs)&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="uc_match_en" description="Enable of filtering unicast frames with mismatched DAs&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="LINE_LOOP_BACK" description="an MAC line-side loopback register." value="0x00000000" startoffset="0x01A8">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="line_loop_back" description="MAC line-side loopback enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x01A8"/>
			</RegisterGroup>
			<RegisterGroup name="MODE_CHANGE_EN" description="a port mode change enable register." value="0x00000000" startoffset="0x01B4">
				<Member name="reserved" description="Description information" range="31:1" value="0x00000000" property="-"/>
				<Member name="mode_change_en" description="Port mode change enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x01B4"/>
			</RegisterGroup>
			<RegisterGroup name="RECV_CONTROL" description="an RX control register." value="0x00000000" startoffset="0x01E0">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="-"/>
				<Member name="runt_pkt_en" description="Transparent transmission enable of the received runt frames&lt;br&gt;0: The received runt frames are discarded and not transmitted to the software.&lt;br&gt;1: The received runt frames are transmitted to the software." range="4" value="0x0" property="RW"/>
				<Member name="strip_pad_en" description="PAD strip enable of the receive frame&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="2:0" value="0x0" property="-"/>
				<Register offset="0x01E0"/>
			</RegisterGroup>
			<RegisterGroup name="CRF_MIN_PACKET" description="a minimum filtering packet length register." value="0x00000F2A" startoffset="0x0210">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="RO"/>
				<Member name="crf_tx_min_packet" description="Minimum length of the TX packet, 15 bytes by default" range="13:8" value="0x0F" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="RW"/>
				<Member name="crf_rx_min_packet" description="Minimum length of the RX packet, 42 bytes by default" range="5:0" value="0x2A" property="RW"/>
				<Register offset="0x0210"/>
			</RegisterGroup>
			<RegisterGroup name="MDIO_SINGLE_CMD" description="an MDIO single operation register." value="0x00000000" startoffset="0x03C0">
				<Member name="reserved" description="Reserved" range="31:21" value="0x000" property="RO"/>
				<Member name="mdio_cmd" description="MDIO operation completion indicator&lt;br&gt;0: The operation through the MDIO is complete.&lt;br&gt;1: The operation through the MDIO starts." range="20" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:18" value="0x0" property="RO"/>
				<Member name="op_code" description="MDIO operation type&lt;br&gt;00: reserved&lt;br&gt;01: write&lt;br&gt;10: read&lt;br&gt;11: reserved" range="17:16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:13" value="0x0" property="RO"/>
				<Member name="phy_addr" description="External PHY address" range="12:8" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RO"/>
				<Member name="reg_addr" description="Internal register address of the PHY" range="4:0" value="0x00" property="RW"/>
				<Register offset="0x03C0"/>
			</RegisterGroup>
			<RegisterGroup name="MDIO_SINGLE_DATA" description="an MDIO read/write data register." value="0x00000000" startoffset="0x03C4">
				<Member name="mdio_rd_data" description="Data that is read back from the external PHY through the MDIO" range="31:16" value="0x0000" property="RO"/>
				<Member name="mdio_wr_data" description="Data that is written through the MDIO" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x03C4"/>
			</RegisterGroup>
			<RegisterGroup name="STATUS_PMU_INT" description="a PMU module interrupt status register." value="0x00000000" startoffset="0x05C8">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RO"/>
				<Member name="status_mac_fifo_err_int" description="Error interrupt generated when the internal FIFO of the MAC is full and empty at the same time&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="30" value="0x0" property="RW"/>
				<Member name="status_tx_rq_in_timeout_int" description="TX RQ queue descriptor enqueue timeout interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="29" value="0x0" property="RW"/>
				<Member name="status_rx_bq_in_timeout_int" description="RX BQ queue descriptor enqueue timeout interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="28" value="0x0" property="RW"/>
				<Member name="status_txoutcff_full_int" description="TX DESC_OUTCFF full interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="27" value="0x0" property="RW"/>
				<Member name="status_txoutcff_empty_int" description="TX DESC_OUTCFF empty interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="26" value="0x0" property="RW"/>
				<Member name="status_txcff_full_int" description="TX DESC_FIFO full interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="25" value="0x0" property="RW"/>
				<Member name="status_txcff_empty_int" description="TX DESC_FIFO empty interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="24" value="0x0" property="RW"/>
				<Member name="status_rxoutcff_full_int" description="RX DESC_OUTCFF full interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="23" value="0x0" property="RW"/>
				<Member name="status_rxoutcff_empty_int" description="RX DESC_OUTCFF empty interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="22" value="0x0" property="RW"/>
				<Member name="status_rxcff_full_int" description="RX DESC_FIFO full interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="21" value="0x0" property="RW"/>
				<Member name="status_rxcff_empty_int" description="RX DESC_FIFO empty interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="20" value="0x0" property="RW"/>
				<Member name="status_tx_rq_in_int" description="TX RQ queue descriptor (one or multiple descriptors) enqueque interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="19" value="0x0" property="RW"/>
				<Member name="status_tx_bq_out_int" description="TX BQ queue descriptor (one or multiple descriptors) dequeque interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="18" value="0x0" property="RW"/>
				<Member name="status_rx_bq_in_int" description="RX BQ queue descriptor (one or multiple descriptors) enqueque interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="17" value="0x0" property="RW"/>
				<Member name="status_rx_fq_out_int" description="RX FQ queue descriptor (one or multiple descriptors) dequeque interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="16" value="0x0" property="RW"/>
				<Member name="status_tx_rq_empty_int" description="TX recycled descriptor queue empty interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="15" value="0x0" property="RW"/>
				<Member name="status_tx_rq_full_int" description="TX recycled descriptor queue full interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="14" value="0x0" property="RW"/>
				<Member name="status_tx_rq_alempty_int" description="TX recycled descriptor queue almost empty interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="13" value="0x0" property="RW"/>
				<Member name="status_tx_rq_alfull_int" description="TX recycled descriptor queue almost full interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="12" value="0x0" property="RW"/>
				<Member name="status_tx_bq_empty_int" description="TX buffer descriptor queue empty interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="11" value="0x0" property="RW"/>
				<Member name="status_tx_bq_full_int" description="TX buffer descriptor queue full interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="10" value="0x0" property="RW"/>
				<Member name="status_tx_bq_alempty_int" description="TX buffer descriptor queue almost empty interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="9" value="0x0" property="RW"/>
				<Member name="status_tx_bq_alfull_int" description="TX buffer descriptor queue almost full interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="8" value="0x0" property="RW"/>
				<Member name="status_rx_bq_empty_int" description="RX buffer descriptor queue empty interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="7" value="0x0" property="RW"/>
				<Member name="status_rx_bq_full_int" description="RX buffer descriptor queue full interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="6" value="0x0" property="RW"/>
				<Member name="status_rx_bq_alempty_int" description="RX buffer descriptor queue almost empty interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="5" value="0x0" property="RW"/>
				<Member name="status_rx_bq_alfull_int" description="RX buffer descriptor queue almost full interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="4" value="0x0" property="RW"/>
				<Member name="status_rx_fq_empty_int" description="RX idle descriptor queue empty interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="3" value="0x0" property="RW"/>
				<Member name="status_rx_fq_full_int" description="RX idle descriptor queue full interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="2" value="0x0" property="RW"/>
				<Member name="status_rx_fq_alempty_int" description="RX idle descriptor queue almost empty interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="1" value="0x0" property="RW"/>
				<Member name="status_rx_fq_alfull_int" description="RX idle descriptor queue almost full interrupt&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="0" value="0x0" property="RW"/>
				<Register offset="0x05C8"/>
			</RegisterGroup>
			<RegisterGroup name="U_EEE_INTR_SRC" description="an RX and TX LPI status register." value="0x00000000" startoffset="0x0800">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="RO"/>
				<Member name="tx_lpi_cond" description="TX LPI status&lt;br&gt;0: The TX FIFO and TX descriptor are not empty at the same time.&lt;br&gt;1: The TX FIFO and TX descriptor are empty at the same time." range="4" value="0x0" property="RW"/>
				<Member name="rx_leave_lpi" description="Whether to exit the LPI mode in the RX direction&lt;br&gt;0: no&lt;br&gt;1: yes" range="3" value="0x0" property="RW"/>
				<Member name="rx_entry_lpi" description="Whether to enter the LPI mode in the RX direction&lt;br&gt;0: no&lt;br&gt;1: yes" range="2" value="0x0" property="RW"/>
				<Member name="tx_leave_lpi" description="Whether to exit the LPI mode in the TX direction&lt;br&gt;0: no&lt;br&gt;1: yes" range="1" value="0x0" property="RW"/>
				<Member name="tx_entry_lpi" description="Whether to enter the LPI mode in the TX direction&lt;br&gt;0: no&lt;br&gt;1: yes" range="0" value="0x0" property="RW"/>
				<Register offset="0x0800"/>
			</RegisterGroup>
			<RegisterGroup name="U_EEE_INTR_EN" description="an RX and TX interrupt mask and enable register." value="0x00000000" startoffset="0x0804">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RO"/>
				<Member name="tx_lpi_cond_msk" description="TX LPI mode interrupt mask&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="9" value="0x0" property="RW"/>
				<Member name="rx_leave_lpi_msk" description="RX LPI mode exit interrupt mask&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="rx_entry_lpi_msk" description="RX LPI mode enter interrupt mask&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="tx_leave_lpi_msk" description="TX LPI mode exit interrupt mask&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="tx_entry_lpi_msk" description="TX LPI mode enter interrupt mask&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x0" property="RW"/>
				<Member name="tx_lpi_cond_en" description="TX LPI mode interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="rx_leave_lpi_en" description="RX LPI mode exit interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="rx_entry_lpi_en" description="RX LPI mode enter interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="tx_leave_lpi_en" description="TX LPI mode exit interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="tx_entry_lpi_en" description="TX LPI mode enter interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0804"/>
			</RegisterGroup>
			<RegisterGroup name="U_EEE_ENABLE" description="an EEE module enable register." value="0x00F42400" startoffset="0x0808">
				<Member name="eee_ls_timer" description="Buffer time for entering the LPI mode, 1s by default" range="31:4" value="0x00F4240" property="RW"/>
				<Member name="gmii_mode" description="GMII mode select&lt;br&gt;0: MII mode&lt;br&gt;1: GMII mode" range="3" value="0x0" property="RW"/>
				<Member name="cond_intr_keep" description="Interrupt signal TX frequency&lt;br&gt;1: In TX LPI mode, the interrupt signal is enabled once on each clock rising edge.&lt;br&gt;0: The hardware transmits the tx_lpi_cond interrupt only once." range="2" value="0x0" property="RW"/>
				<Member name="tx_lpi_assert" description="Whether the software configures the hardware to enter the LPI mode&lt;br&gt;0: no&lt;br&gt;1: yes" range="1" value="0x0" property="RW"/>
				<Member name="eee_enable" description="EEE module enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0808"/>
			</RegisterGroup>
			<RegisterGroup name="U_EEE_TIMER" description="an LPI timer register." value="0x001E000A" startoffset="0x080C">
				<Member name="lpi_tw_timer" description="Wakeup time from the LPI mode to normal mode, 30 s by default" range="31:16" value="0x001E" property="RW"/>
				<Member name="lpi_cond_timer" description="Time duration when both the TX FIFO and EX_DESC are empty. The system enters the LPI mode when the configured time duration is reached." range="15:0" value="0x000A" property="RW"/>
				<Register offset="0x080C"/>
			</RegisterGroup>
			<RegisterGroup name="U_EEE_LINK_STATUS" description="an EEE status register." value="0x00003F20" startoffset="0x0810">
				<Member name="intr_cnt" description="EEE interrupt counter" range="31:16" value="0x0000" property="RW"/>
				<Member name="eee_tx_lpi_stay" description="Whether TX is in LPI mode&lt;br&gt;0: no&lt;br&gt;1: yes" range="15" value="0x0" property="RO"/>
				<Member name="eee_rx_lpi_stay_ff3" description="Whether RX is in LPI mode&lt;br&gt;0: no&lt;br&gt;1: yes" range="14" value="0x0" property="RO"/>
				<Member name="version" description="Logic version" range="13:4" value="0x3F2" property="RO"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="RO"/>
				<Member name="eee_auto" description="1: The system enters and exits the EEE mode automatically, which does not involve the software.&lt;br&gt;0: The software and logic interrupt work together to enable the system to enter and exit the EEE mode." range="2" value="0x0" property="RW"/>
				<Member name="eee_hold_txdesc_read" description="Whether to read packets from the TX FIFO in LPI mode&lt;br&gt;0: The MAC is controlled to read packets from the TX FIFO in LPI mode.&lt;br&gt;1: The MAC is controlled not to read packets from the TX FIFO in LPI mode." range="1" value="0x0" property="RW"/>
				<Member name="phy_link_sts" description="PHY link status&lt;br&gt;0: link down&lt;br&gt;1: link up" range="0" value="0x0" property="RW"/>
				<Register offset="0x0810"/>
			</RegisterGroup>
			<RegisterGroup name="U_EEE_TIME_CLK_CNT" description="a timing pulse count register." value="0x0000007D" startoffset="0x0814">
				<Member name="clk_period_cnt" description="The counter is used to generate a 1 s timing pulse unit in the hardware. The clock cycle is 8 ns for the 125 MHz clock." range="31:0" value="0x0000007D" property="RW"/>
				<Register offset="0x0814"/>
			</RegisterGroup>
			<RegisterGroup name="PMT_CTRL_STAUTS" description="a PMT control and status register." value="0x00000000" startoffset="0x0A00">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RO"/>
				<Member name="scr_wkupfrm_glbucast" description="Whether the unicast frame with the matched MAC address is considered as a valid wakeup frame&lt;br&gt;0: no&lt;br&gt;1: yes" range="9" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="8:7" value="0x0" property="RO"/>
				<Member name="rcvd_wkup_frm" description="Whether a wakeup frame is received&lt;br&gt;0: no&lt;br&gt;1: yes" range="6" value="0x0" property="RW"/>
				<Member name="rcvd_mgk_pkt" description="Whether a magic packet is received&lt;br&gt;0: no&lt;br&gt;1: yes" range="5" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="4" value="0x0" property="RO"/>
				<Member name="scr_intr_en" description="PMT interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="scr_wkupfrm_en" description="Wakeup frame RX enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="scr_mgkpkt_en" description="Magic packet RX enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="scr_power_down" description="Power-down mode enable&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0A00"/>
			</RegisterGroup>
			<RegisterGroup name="FILTER_0_BYTE_MASK" description="a PMT filter 0 valid byte select register." value="0x00000000" startoffset="0x0A04">
				<Member name="wkupfrm_filter0bytemsk" description="Bit[31] must be set to low, indicating that the mask is valid. Bit[30:0] are byte masks. The byte corresponding to bit[1] is valid." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0A04"/>
			</RegisterGroup>
			<RegisterGroup name="FILTER_1_BYTE_MASK" description="a PMT filter 1 valid byte select register." value="0x00000000" startoffset="0x0A08">
				<Member name="wkupfrm_filter1bytemsk" description="Bit[31] must be set to low, indicating that the mask is valid. Bit[30:0] are byte masks." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0A08"/>
			</RegisterGroup>
			<RegisterGroup name="FILTER_2_BYTE_MASK" description="a PMT filter 2 valid byte select register." value="0x00000000" startoffset="0x0A0C">
				<Member name="wkupfrm_filter2bytemsk" description="Bit[31] must be set to low, indicating that the mask is valid. Bit[30:0] are byte masks." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0A0C"/>
			</RegisterGroup>
			<RegisterGroup name="FILTER_3_BYTE_MASK" description="a PMT filter 3 valid byte select register." value="0x00000000" startoffset="0x0A10">
				<Member name="wkupfrm_filter3bytemsk" description="Bit[31] must be set to low, indicating that the mask is valid. Bit[30:0] are byte masks." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0A10"/>
			</RegisterGroup>
			<RegisterGroup name="FILTER_COMMAND" description="a PMT template select and multicast enable register." value="0x00000000" startoffset="0x0A14">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="RO"/>
				<Member name="wkupfrm_filter3mcast" description="Filtering type of template 3&lt;br&gt;0: Packets are filtered based on the valid byte of the corresponding template and the CRC offset address.&lt;br&gt;1: Packets are filtered based on whether the destination address is a valid multicast address." range="27" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="26:25" value="0x0" property="RO"/>
				<Member name="wkupfrm_filter3en" description="Filter template 3 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="23:20" value="0x0" property="RO"/>
				<Member name="wkupfrm_filter2mcast" description="Filtering type of template 2&lt;br&gt;0: Packets are filtered based on the valid byte of the corresponding template and the CRC offset address.&lt;br&gt;1: Packets are filtered based on whether the destination address is a valid multicast address." range="19" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="18:17" value="0x0" property="RO"/>
				<Member name="wkupfrm_filter2en" description="Filter template 2 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="RO"/>
				<Member name="wkupfrm_filter1mcast" description="Filtering type of template 1&lt;br&gt;0: Packets are filtered based on the valid byte of the corresponding template and the CRC offset address.&lt;br&gt;1: Packets are filtered based on whether the destination address is a valid multicast address." range="11" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="10:9" value="0x0" property="RO"/>
				<Member name="wkupfrm_filter1en" description="Filter template 1 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:4" value="0x0" property="RO"/>
				<Member name="wkupfrm_filter0mcast" description="Filtering type of template 0&lt;br&gt;0: Packets are filtered based on the valid byte of the corresponding template and the CRC offset address.&lt;br&gt;1: Packets are filtered based on whether the destination address is a valid multicast address." range="3" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="2:1" value="0x0" property="RO"/>
				<Member name="wkupfrm_filter0en" description="Filter template 0 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0A14"/>
			</RegisterGroup>
			<RegisterGroup name="FILTER_OFFSET" description="a CRC offset calculation register." value="0x00000000" startoffset="0x0A18">
				<Member name="wkupfrm_filter3offset" description="Template 3, for calculating the CRC offset" range="31:24" value="0x00" property="RW"/>
				<Member name="wkupfrm_filter2offset" description="Template 2, for calculating the CRC offset" range="23:16" value="0x00" property="RW"/>
				<Member name="wkupfrm_filter1offset" description="Template 1, for calculating the CRC offset" range="15:8" value="0x00" property="RW"/>
				<Member name="wkupfrm_filter0offset" description="Template 0, for calculating the CRC offset" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0A18"/>
			</RegisterGroup>
			<RegisterGroup name="FILTER0_1_CRC" description="a software expected CRC value (filters 0 and 1) register." value="0x00000000" startoffset="0x0A1C">
				<Member name="wkupfrm_filter1crc" description="CRC value expected by software" range="31:16" value="0x0000" property="RW"/>
				<Member name="wkupfrm_filter0crc" description="CRC value expected by software" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0A1C"/>
			</RegisterGroup>
			<RegisterGroup name="FILTER2_3_CRC" description="a software expected CRC value (filters 2 and 3) register." value="0x00000000" startoffset="0x0A20">
				<Member name="wkupfrm_filter3crc" description="CRC value expected by software" range="31:16" value="0x0000" property="RW"/>
				<Member name="wkupfrm_filter2crc" description="CRC value expected by software" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0A20"/>
			</RegisterGroup>
			<RegisterGroup name="MACx_L32" description="a MAC filter register. This register does not support soft reset." value="0x00000000" startoffset="0x2000+x*0x8">
				<Member name="flt_mac" description="Lower 32 bits of the filtering table MAC (x). x ranges from 0 to 31." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x2000"/>
				<Register offset="0x2008"/>
				<Register offset="0x2010"/>
				<Register offset="0x2018"/>
				<Register offset="0x2020"/>
				<Register offset="0x2028"/>
				<Register offset="0x2030"/>
				<Register offset="0x2038"/>
				<Register offset="0x2040"/>
				<Register offset="0x2048"/>
				<Register offset="0x2050"/>
				<Register offset="0x2058"/>
				<Register offset="0x2060"/>
				<Register offset="0x2068"/>
				<Register offset="0x2070"/>
				<Register offset="0x2078"/>
				<Register offset="0x2080"/>
				<Register offset="0x2088"/>
				<Register offset="0x2090"/>
				<Register offset="0x2098"/>
				<Register offset="0x20a0"/>
				<Register offset="0x20a8"/>
				<Register offset="0x20b0"/>
				<Register offset="0x20b8"/>
				<Register offset="0x20c0"/>
				<Register offset="0x20c8"/>
				<Register offset="0x20d0"/>
				<Register offset="0x20d8"/>
				<Register offset="0x20e0"/>
				<Register offset="0x20e8"/>
				<Register offset="0x20f0"/>
				<Register offset="0x20f8"/>
			</RegisterGroup>
			<RegisterGroup name="MACm_H16" description="a MAC filter register. The register does not support soft reset." value="0x00000000" startoffset="0x2004+x*0x8">
				<Member name="reserved" description="Reserved" range="31:20" value="0x000" property="RO"/>
				<Member name="flt_mac_en" description="MAC filtering entry enable&lt;br&gt;0: The filtering entry is invalid.&lt;br&gt;1: The filtering entry is valid." range="19" value="0x0" property="RW"/>
				<Member name="mac_port_en" description="Port that uses this filter&lt;br&gt;0: port 0&lt;br&gt;1: port 1" range="18" value="0x0" property="RW"/>
				<Member name="fw2cpu" description="Whether to forward data to the CPU when this filter is enabled&lt;br&gt;0: no&lt;br&gt;1: yes" range="17" value="0x0" property="RW"/>
				<Member name="fw2other" description="Whether to forward data to another port when this filter is enabled&lt;br&gt;0: no&lt;br&gt;1: yes" range="16" value="0x0" property="RW"/>
				<Member name="flt_mac" description="Upper 16 bits of the filtering table MAC (x). x ranges from 0 to 31." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x2004"/>
				<Register offset="0x200c"/>
				<Register offset="0x2014"/>
				<Register offset="0x201c"/>
				<Register offset="0x2024"/>
				<Register offset="0x202c"/>
				<Register offset="0x2034"/>
				<Register offset="0x203c"/>
				<Register offset="0x2044"/>
				<Register offset="0x204c"/>
				<Register offset="0x2054"/>
				<Register offset="0x205c"/>
				<Register offset="0x2064"/>
				<Register offset="0x206c"/>
				<Register offset="0x2074"/>
				<Register offset="0x207c"/>
				<Register offset="0x2084"/>
				<Register offset="0x208c"/>
				<Register offset="0x2094"/>
				<Register offset="0x209c"/>
				<Register offset="0x20a4"/>
				<Register offset="0x20ac"/>
				<Register offset="0x20b4"/>
				<Register offset="0x20bc"/>
				<Register offset="0x20c4"/>
				<Register offset="0x20cc"/>
				<Register offset="0x20d4"/>
				<Register offset="0x20dc"/>
				<Register offset="0x20e4"/>
				<Register offset="0x20ec"/>
				<Register offset="0x20f4"/>
				<Register offset="0x20fc"/>
			</RegisterGroup>
			<RegisterGroup name="FW_CTRL" description="a forcible/allowable forward control register." value="0x00000330" startoffset="0x2100">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="-"/>
				<Member name="fwall2cpu_port0" description="Whether to forcibly forward all valid frames received by port 0 to the CPU port&lt;br&gt;Soft reset is not supported. This forwarding policy has the highest priority.&lt;br&gt;0: no&lt;br&gt;1: yes" range="11" value="0x0" property="RW"/>
				<Member name="fwall2other_port0" description="Whether to forcibly forward all valid frames received by port 0 to the upstream port&lt;br&gt;0: no&lt;br&gt;1: yes" range="10" value="0x0" property="RW"/>
				<Member name="fw2cpu_ena_prot0" description="Enable of forwarding frames received by port 0 to the CPU port&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x1" property="RW"/>
				<Member name="fw2other_ena_prot0" description="Enable of forwarding frames received by port 0 to another port&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="fwall2cpu_port1" description="Whether to forcibly forward all valid frames received by port 1 to the CPU port&lt;br&gt;0: no&lt;br&gt;1: yes" range="7" value="0x0" property="RW"/>
				<Member name="fwall2other_port1" description="Whether to forcibly forward all valid frames received by port 1 to another port&lt;br&gt;0: no&lt;br&gt;1: yes" range="6" value="0x0" property="RW"/>
				<Member name="fw2cpu_ena_prot1" description="Enable of forwarding frames received by port 1 to the CPU port&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="fw2other_ena_port1" description="Enable of forwarding frames received by port 1 to another port&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x0" property="RO"/>
				<Register offset="0x2100"/>
			</RegisterGroup>
			<RegisterGroup name="MAC_TCTRL" description="a non-MAC filter table control register." value="0x0000542A" startoffset="0x2104">
				<Member name="reserved" description="Reserved" range="31:18" value="0x0000" property="-"/>
				<Member name="multi_ena_port0" description="Enable of all multicast MAC filters of port 0. Soft reset is not supported. If the highest byte of a destination MAC address is even, the frame is a unicast frame. If the highest byte of a destination MAC address is odd, the frame is a multicast frame.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x0" property="RW"/>
				<Member name="uni_ena_port0" description="Enable of all unicast MAC filters of port 0&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" value="0x0" property="-"/>
				<Member name="broad2cpu_port0" description="Whether to forward the broadcast frames received by port 0 to the CPU port&lt;br&gt;0: no&lt;br&gt;1: yes" range="14" value="0x1" property="RW"/>
				<Member name="broad2other_port0" description="Whether to forward the broadcast frames received by port 0 to another port&lt;br&gt;0: no&lt;br&gt;1: yes" range="13" value="0x0" property="RW"/>
				<Member name="multi2cpu_port0" description="Whether to forward the multicast frames (not listed in the filter table) received by port 0 to the CPU port&lt;br&gt;0: no&lt;br&gt;1: yes" range="12" value="0x1" property="RW"/>
				<Member name="multi2other_port0" description="Whether to forward the multicast frames (not listed in the filter table) received by port 0 to another port&lt;br&gt;0: no&lt;br&gt;1: yes" range="11" value="0x0" property="RW"/>
				<Member name="uni2cpu_port0" description="Whether to forward the unicast frames (not listed in the filter table) received by port 0 to the CPU port&lt;br&gt;0: no&lt;br&gt;1: yes" range="10" value="0x1" property="RW"/>
				<Member name="uni2other_port0" description="Whether to forward the unicast frames (not listed in the filter table) received by port 0 to another port&lt;br&gt;0: no&lt;br&gt;1: yes" range="9" value="0x0" property="RW"/>
				<Member name="multi_ena_port1" description="Enable of all multicast MAC filters of port 1&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="uni_ena_port1" description="Enable of all unicast MAC filters of port 1&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="-"/>
				<Member name="broad2cpu_port1" description="Whether to forward the broadcast frames received by port 1 to the CPU port&lt;br&gt;0: no&lt;br&gt;1: yes" range="5" value="0x1" property="RW"/>
				<Member name="broad2other_port1" description="Whether to forward the broadcast frames received by port 1 to another port&lt;br&gt;0: no&lt;br&gt;1: yes" range="4" value="0x0" property="RW"/>
				<Member name="multi2cpu_port1" description="Whether to forward the multicast frames (not listed in the filter table) received by port 1 to the CPU port&lt;br&gt;0: no&lt;br&gt;1: yes" range="3" value="0x1" property="RW"/>
				<Member name="multi2other_port1" description="Whether to forward the multicast frames (not listed in the filter table) received by port 1 to another port&lt;br&gt;0: no&lt;br&gt;1: yes" range="2" value="0x0" property="RW"/>
				<Member name="uni2cpu_port1" description="Whether to forward the unicast frames (not listed in the filter table) received by port 1 to the CPU port&lt;br&gt;0: no&lt;br&gt;1: yes" range="1" value="0x1" property="RW"/>
				<Member name="uni2other_port1" description="Whether to forward the unicast frames (not listed in the filter table) received by port 1 to another port&lt;br&gt;0: no&lt;br&gt;1: yes" range="0" value="0x0" property="RW"/>
				<Register offset="0x2104"/>
			</RegisterGroup>
			<RegisterGroup name="CRF_TX_PRIORITY0" description="a priority configuration register for specifying whether output port 0 transmits the CPU data or data forwarded by another port first. The register does not support soft reset." value="0x00000000" startoffset="0x211C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="RO"/>
				<Member name="crf_tx_priority0" description="Port 0 output priority&lt;br&gt;00: CPU data has the highest priority.&lt;br&gt;01: Forwarded data has the highest priority.&lt;br&gt;10: The polling mode is used.&lt;br&gt;11: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x211C"/>
			</RegisterGroup>
			<RegisterGroup name="CRF_TX_PRIORITY1" description="a priority configuration register for specifying whether output port 1 transmits the CPU data or data forwarded by another port first. The register does not support soft reset." value="0x00000000" startoffset="0x2120">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="RO"/>
				<Member name="crf_tx_priority1" description="Port 1 output priority&lt;br&gt;00: CPU data has the highest priority.&lt;br&gt;01: Forwarded data has the highest priority.&lt;br&gt;10: The polling mode is used.&lt;br&gt;11: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x2120"/>
			</RegisterGroup>
			<RegisterGroup name="MAC_IF_STAT_CTRL_0" description="a MAC_IF status control register for Ethernet port 0." value="0x0000003F" startoffset="0x300C">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="RO"/>
				<Member name="debug_cnt_en" description="Debug counter enable&lt;br&gt;1: mac_if_stat0 outputs the debug count value.&lt;br&gt;0: mac_if_stat0 outputs the default signal." range="15" value="0x0" property="RW"/>
				<Member name="debug_cnt_sel" description="Debug counter output select&lt;br&gt;0000: cnt_phy_rx[15:0]&lt;br&gt;0010: cnt_phy_rx[31:16]&lt;br&gt;0100: cnt_phy_tx[15:0]&lt;br&gt;0110: cnt_phy_tx[31:16]&lt;br&gt;1000: cnt_mac_rx[15:0]&lt;br&gt;1010: cnt_mac_rx[31:16]&lt;br&gt;1100: cnt_mac_tx[15:0]&lt;br&gt;1110: cnt_mac_tx[31:16]&lt;br&gt;1001: cnt_vb_rx[15:0]&lt;br&gt;1011: cnt_vb_rx[31:16]&lt;br&gt;1101: cnt_vb_tx[15:0]&lt;br&gt;1111: cnt_vb_tx[31:16]&lt;br&gt;Other values: reserved" range="14:11" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="10:9" value="0x0" property="RO"/>
				<Member name="loopback_mode" description="Loopback mode enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="phy_select" description="PHY interface mode&lt;br&gt;000: GMII/MII mode&lt;br&gt;001: RGMII mode&lt;br&gt;100: RMII mode" range="7:5" value="0x1" property="RW"/>
				<Member name="duplex_mode" description="PHY duplex mode&lt;br&gt;0: half-duplex mode&lt;br&gt;1: full-duplex mode" range="4" value="0x1" property="RW"/>
				<Member name="tx_config" description="TX configuration enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="link_status" description="PHY link status&lt;br&gt;0: link down&lt;br&gt;1: link up" range="2" value="0x1" property="RW"/>
				<Member name="mac_speed" description="10/100 Mbit/s mode&lt;br&gt;0: 10 Mbit/s&lt;br&gt;1: 100 Mbit/s" range="1" value="0x1" property="RW"/>
				<Member name="port_select" description="Gigabit mode select&lt;br&gt;0: 1000 Mbit/s&lt;br&gt;1: 10/100 Mbit/s" range="0" value="0x1" property="RW"/>
				<Register offset="0x300C"/>
			</RegisterGroup>
			<RegisterGroup name="MAC_IF_STAT_CTRL_1" description="a MAC_IF status control register for Ethernet port 1." value="0x0000003F" startoffset="0x3010">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="RO"/>
				<Member name="debug_cnt_en" description="Debug counter enable&lt;br&gt;1: mac_if_stat1 outputs the debug count value.&lt;br&gt;0: mac_if_stat1 outputs the default signal." range="15" value="0x0" property="RW"/>
				<Member name="debug_cnt_sel" description="Debug counter output select&lt;br&gt;0000: cnt_phy_rx[15:0]&lt;br&gt;0010: cnt_phy_rx[31:16]&lt;br&gt;0100: cnt_phy_tx[15:0]&lt;br&gt;0110: cnt_phy_tx[31:16]&lt;br&gt;1000: cnt_mac_rx[15:0]&lt;br&gt;1010: cnt_mac_rx[31:16]&lt;br&gt;1100: cnt_mac_tx[15:0]&lt;br&gt;1110: cnt_mac_tx[31:16]&lt;br&gt;1001: cnt_vb_rx[15:0]&lt;br&gt;1011: cnt_vb_rx[31:16]&lt;br&gt;1101: cnt_vb_tx[15:0]&lt;br&gt;1111: cnt_vb_tx[31:16]&lt;br&gt;Other values: reserved" range="14:11" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="10:9" value="0x0" property="RO"/>
				<Member name="loopback_mode" description="Loopback mode enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="phy_select" description="PHY interface mode&lt;br&gt;000: GMII/MII mode&lt;br&gt;001: RGMII mode&lt;br&gt;100: RMII mode" range="7:5" value="0x1" property="RW"/>
				<Member name="duplex_mode" description="PHY duplex mode&lt;br&gt;0: half-duplex mode&lt;br&gt;1: full-duplex mode" range="4" value="0x1" property="RW"/>
				<Member name="tx_config" description="TX configuration enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x1" property="RW"/>
				<Member name="link_status" description="PHY link status&lt;br&gt;0: link down&lt;br&gt;1: link up" range="2" value="0x1" property="RW"/>
				<Member name="mac_speed" description="10/100 Mbit/s mode&lt;br&gt;0: 10 Mbit/s&lt;br&gt;1: 100 Mbit/s" range="1" value="0x1" property="RW"/>
				<Member name="port_select" description="Gigabit mode select&lt;br&gt;0: 1000 Mbit/s&lt;br&gt;1: 10/100 Mbit/s" range="0" value="0x1" property="RW"/>
				<Register offset="0x3010"/>
			</RegisterGroup>
			<RegisterGroup name="RX_OCTETS_OK_CNT" description="a byte count register for the received valid frames." value="0x00000000" startoffset="0x00000080">
				<Member name="rx_octets_ok_cnt" description="Count of the bytes of the received valid frames, ranging from DA to FCS" range="31:0" value="0x00000000" property="RC"/>
				<Register offset="0x00000080"/>
			</RegisterGroup>
			<RegisterGroup name="RX_OCTETS_BAD_CNT" description="a byte count register for the received error frames." value="0x00000000" startoffset="0x00000084">
				<Member name="rx_octets_bad_cnt" description="Count of the bytes of the fames with CRC errors and alignment errors" range="31:0" value="0x00000000" property="RC"/>
				<Register offset="0x00000084"/>
			</RegisterGroup>
			<RegisterGroup name="RX_UC_PKTS" description="a MAC RX unicast frame count register." value="0x00000000" startoffset="0x00000088">
				<Member name="rx_uc_pkts_cnt" description="Count of the received unicast frames, excluding bad frames" range="31:0" value="0x00000000" property="RC"/>
				<Register offset="0x00000088"/>
			</RegisterGroup>
			<RegisterGroup name="RX_MC_PKTS" description="an RX multicast frame count register." value="0x00000000" startoffset="0x0000008C">
				<Member name="rx_mc_pkts_cnt" description="Count of the received multicast frames, excluding bad frames" range="31:0" value="0x00000000" property="RC"/>
				<Register offset="0x0000008C"/>
			</RegisterGroup>
			<RegisterGroup name="RX_BC_PKTS" description="an RX broadcast frame count register." value="0x00000000" startoffset="0x00000090">
				<Member name="rx_bc_pkts_cnt" description="Count of the received broadcast frames, excluding bad frames" range="31:0" value="0x00000000" property="RC"/>
				<Register offset="0x00000090"/>
			</RegisterGroup>
			<RegisterGroup name="RX_FCS_ERRORS" description="a frame count register for the received frames with CRC errors." value="0x00000000" startoffset="0x000000B0">
				<Member name="rx_fcs_errors" description="Count of the received frames with CRC errors, excluding short frames" range="31:0" value="0x00000000" property="RC"/>
				<Register offset="0x000000B0"/>
			</RegisterGroup>
			<RegisterGroup name="OCTETS_TRANSMITTED_OK" description="a byte count register of the successfully transmitted normal packets." value="0x00000000" startoffset="0x00000100">
				<Member name="octets_transmitted_ok" description="Count of the bytes of the transmitted normal packets, excluding the lead code and SFD" range="31:0" value="0x00000000" property="RC"/>
				<Register offset="0x00000100"/>
			</RegisterGroup>
			<RegisterGroup name="OCTETS_TRANSMITTED_BAD" description="a byte count register of the transmitted bad packets." value="0x00000000" startoffset="0x00000104">
				<Member name="octets_transmitted_bad" description="Count of the bytes of the transmitted bad packets" range="31:0" value="0x00000000" property="RC"/>
				<Register offset="0x00000104"/>
			</RegisterGroup>
			<RegisterGroup name="TX_UC_PKTS" description="a TX unicast frame count register." value="0x00000000" startoffset="0x00000108">
				<Member name="tx_uc_pkts" description="Count of the transmitted unicast frames, excluding bad packets" range="31:0" value="0x00000000" property="RC"/>
				<Register offset="0x00000108"/>
			</RegisterGroup>
			<RegisterGroup name="TX_MC_PKTS" description="a TX multicast frame count register." value="0x00000000" startoffset="0x0000010C">
				<Member name="tx_mc_pkts" description="Count of the transmitted multicast frames, excluding bad packets" range="31:0" value="0x00000000" property="RC"/>
				<Register offset="0x0000010C"/>
			</RegisterGroup>
			<RegisterGroup name="TX_BC_PKTS" description="a TX broadcast frame count register." value="0x00000000" startoffset="0x00000110">
				<Member name="tx_bc_pkts" description="Count of the transmitted broadcast frames, excluding bad packets" range="31:0" value="0x00000000" property="RC"/>
				<Register offset="0x00000110"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="I2C" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8B10000"/>
			<Module baseAddress="0xF8B11000"/>
			<Module baseAddress="0xF8B12000"/>
			<Module baseAddress="0xF8B13000"/>
			<Module baseAddress="0xF8B35000"/>
			<Module baseAddress="0xF8B36000"/>
			<Module baseAddress="0xF8B16000"/>
			<Module baseAddress="0xF8B17000"/>
			<RegisterGroup name="I2C_CTRL" description="an I2C control register. It is used to enable I2C modules and mask interrupts." value="0x00000000" startoffset="0x00">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="-RO"/>
				<Member name="i2c_en" description="I2C enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="int_mask" description="Global I2C interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" value="0x0" property="RW"/>
				<Member name="int_start_mask" description="Master start condition TX completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="int_stop_mask" description="Master stop condition TX completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="int_tx_mask" description="Master TX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="int_rx_mask" description="Master RX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="int_ack_err_mask" description="Slave ACK error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="int_arb_loss_mask" description="Bus arbitration failure interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="int_done_mask" description="Bus transfer completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_COM" description="an I2C command register. It is used to configure the commands for the I2C module.&lt;B&gt;CAUTION&lt;/B&gt;During or before system initialization, the corresponding interrupts must be cleared. I2C_COM bit[3:0] are automatically cleared after operations are complete.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x04">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="-"/>
				<Member name="op_ack" description="Whether the master sends an ACK as a receiver&lt;br&gt;0: yes&lt;br&gt;1: no" range="4" value="0x0" property="RW"/>
				<Member name="op_start" description="Start condition operation&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="3" value="0x0" property="RW"/>
				<Member name="op_rd" description="Read operation&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="2" value="0x0" property="RW"/>
				<Member name="op_we" description="Write operation&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="1" value="0x0" property="RW"/>
				<Member name="op_stop" description="Stop condition operation&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="0" value="0x0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_ICR" description="an I2C interrupt clear register.&lt;B&gt;CAUTION&lt;/B&gt;When a new interrupt is generated, the I2C module automatically clears the corresponding bit of I2C_ICR.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x08">
				<Member name="reserved" description="Reserved" range="31:7" value="0x0000000" property="-"/>
				<Member name="clr_int_start" description="Master start condition TX completion interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="6" value="0x0" property="WC"/>
				<Member name="clr_int_stop" description="Master stop condition TX completion interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="5" value="0x0" property="WC"/>
				<Member name="clr_int_tx" description="Master TX interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="4" value="0x0" property="WC"/>
				<Member name="clr_int_rx" description="Master RX interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="3" value="0x0" property="WC"/>
				<Member name="clr_int_ack_err" description="Slave ACK error interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="2" value="0x0" property="WC"/>
				<Member name="clr_int_arb_loss" description="Bus arbitration failure interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="1" value="0x0" property="WC"/>
				<Member name="clr_int_done" description="Bus transfer completion interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="0" value="0x0" property="WC"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SR" description="an I2C module status register. It is used to read the operating status of the I2C module.&lt;B&gt;CAUTION&lt;/B&gt;I2C_SR bit[1] indicates the I2C bus arbitration failure. When I2C_SR bit[1] is valid, the current operation fails. Before clearing I2C_SR bit[1], you must clear other interrupts, and clear I2C_COM or write a new operation command to I2C_COM.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0C">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="bus_busy" description="Bus busy flag&lt;br&gt;0: ready&lt;br&gt;1: busy" range="7" value="0x0" property="RO"/>
				<Member name="int_start" description="Master start condition TX completion interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="int_stop" description="Master stop condition TX completion interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="int_tx" description="Master TX interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="int_rx" description="Master RX interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="RO"/>
				<Member name="int_ack_err" description="Slave ACK error interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RO"/>
				<Member name="int_arb_loss" description="Bus arbitration failure interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="RO"/>
				<Member name="int_done" description="Bus transfer completion interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SCL_H" description="an I2C SCL high-level cycle count register. It is used to configure the number of SCL high-level cycles when the I2C module is working.&lt;B&gt;CAUTION&lt;/B&gt;During or before system initialization, set I2C_CTRL bit[7] to 0.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x10">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="scl_h" description="Number of SCL high-level cycles. The actual number of SCL high-level cycles is the configured value plus 1 and then multiplied by 2." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SCL_L" description="an I2C SCL low-level cycle count register. It is used to configure the number of SCL low-level cycles when the I2C module is working.&lt;B&gt;CAUTION&lt;/B&gt;During or before system initialization, set I2C_CTRL bit[7] to 0.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x14">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="scl_l" description="Number of SCL low-level cycles. The actual number of SCL low-level cycles is the configured value plus 1 and then multiplied by 2." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_TXR" description="an I2C TX data register. It is used to configure the data to be transmitted.&lt;B&gt;CAUTION&lt;/B&gt;After data transmission is complete, the I2C module does not modify I2C_TXR.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x18">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="i2c_txr" description="Data to be transmitted from the master" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_RXR" description="an I2C RX data register. It is used to store data received by the master from the slave.&lt;B&gt;CAUTION&lt;/B&gt;Data in I2C_RXR is valid when I2C_SR bit[3] is 1. The data is retained until the next read operation starts.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x1C">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="i2c_rxr" description="Data received by the master" range="7:0" value="0x00" property="RO"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="LED" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8003000"/>
			<RegisterGroup name="LEDCONTROL" description="a 10-bit read/write register. It is used to control LED display, blinking enable, keypad scanning enable, and keypad interrupts.&lt;B&gt;CAUTION&lt;/B&gt;When the LED module works in CT1642 mode, you must disable the LED display by setting LEDCONTROL[led_dis_en] to 0 before disabling the LED module by setting LEDCONTROL[led_en] to 0. Otherwise, there may be residual characters on the LED.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x00">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="-"/>
				<Member name="led_en" description="LED module enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="led_dis_en" description="LED display enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="flash_en4" description="Blinking enable for the fourth LED&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="flash_en3" description="Blinking enable for the third LED&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="flash_en2" description="Blinking enable for the second LED&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x0" property="RW"/>
				<Member name="flash_en1" description="Blinking enable for the first LED&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="key_en" description="Keypad enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="2" value="0x0" property="-"/>
				<Member name="int_press_mask" description="Key press interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="int_release_mask" description="Key release interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="LEDCONFIG" description="a 7-bit read/write register. It is used to set the type of the chip connected to the LED module, CS level when the LED is on, LED type, keypad scanning mode, and level of the keypad scanning CS." value="0x00000000" startoffset="0x04">
				<Member name="reserved" description="Reserved" range="31:7" value="0x0000000" property="-"/>
				<Member name="leddata_dly_en" description="CT1642 output data delay enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="ledc_type" description="Type of the chip connected to the LED module. This bit must be set to 1 because only the CT1642 chip is supported.&lt;br&gt;0: reserved&lt;br&gt;1: CT1642" range="5" value="0x0" property="RW"/>
				<Member name="key8x1_cs" description="Level of the 8 x 1 matrix keypad scanning CS&lt;br&gt;0: low level&lt;br&gt;1: high level" range="4" value="0x0" property="RW"/>
				<Member name="led_num" description="Number of LED CSs. The CT1642 chip supports only four LED CSs.&lt;br&gt;0: four LED CSs&lt;br&gt;1: reserved" range="3" value="0x0" property="RW"/>
				<Member name="key_scan_mode" description="Keypad scanning mode. The CT1642 chip supports only the 8 x 1 scanning mode.&lt;br&gt;0: reserved&lt;br&gt;1: 8 x 1 scanning mode" range="2" value="0x0" property="RW"/>
				<Member name="led_ty_cs" description="LED type&lt;br&gt;0: common-cathode LED&lt;br&gt;1: common-anode LED" range="1" value="0x0" property="RW"/>
				<Member name="led_cs" description="LedCSx level when the LED is on. The level must be selected based on the board.&lt;br&gt;0: low level&lt;br&gt;1: high level" range="0" value="0x0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="LEDKEYINT" description="a 2-bit read/write register. It is a keypad sampling interrupt status register." value="0x00000000" startoffset="0x08">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="int_press" description="Key press interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Note: When a key press interrupt is generated, writing 1 to this bit clears the interrupt." range="1" value="0x0" property="RW"/>
				<Member name="int_release" description="Key release interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Note: When a key release interrupt is generated, writing 1 to this bit clears the interrupt." range="0" value="0x0" property="RW"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="LEDKEYDATA" description="an 8-bit read-only register. It is used to store the LED keypad sampling status.In 8 x 1 scanning mode:&lt;ul&gt;&lt;li&gt;For key 0, LedKey0 and CT1642 data signal 0 are valid.&lt;/li&gt;&lt;li&gt;For key 1, LedKey0 and CT1642 data signal 1 are valid.&lt;/li&gt;&lt;li&gt;For key 2, LedKey0 and CT1642 data signal 2 are valid.&lt;/li&gt;&lt;li&gt;For key 3, LedKey0 and CT1642 data signal 3 are valid.&lt;/li&gt;&lt;li&gt;For key 4, LedKey0 and CT1642 data signal 4 are valid.&lt;/li&gt;&lt;li&gt;For key 5, LedKey0 and CT1642 data signal 5 are valid.&lt;/li&gt;&lt;li&gt;For key 6, LedKey0 and CT1642 data signal 6 are valid.&lt;/li&gt;&lt;li&gt;For key 7, LedKey0 and CT1642 data signal 7 are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0C">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="status_key7" description="Status of key 7&lt;br&gt;0: released&lt;br&gt;1: pressed" range="7" value="0x0" property="RO"/>
				<Member name="status_key6" description="Status of key 6&lt;br&gt;0: released&lt;br&gt;1: pressed" range="6" value="0x0" property="RO"/>
				<Member name="status_key5" description="Status of key 5&lt;br&gt;0: released&lt;br&gt;1: pressed" range="5" value="0x0" property="RO"/>
				<Member name="status_key4" description="Status of key 4&lt;br&gt;0: released&lt;br&gt;1: pressed" range="4" value="0x0" property="RO"/>
				<Member name="status_key3" description="Status of key 3&lt;br&gt;0: released&lt;br&gt;1: pressed" range="3" value="0x0" property="RO"/>
				<Member name="status_key2" description="Status of key 2&lt;br&gt;0: released&lt;br&gt;1: pressed" range="2" value="0x0" property="RO"/>
				<Member name="status_key1" description="Status of key 1&lt;br&gt;0: released&lt;br&gt;1: pressed" range="1" value="0x0" property="RO"/>
				<Member name="status_key0" description="Status of key 0&lt;br&gt;0: released&lt;br&gt;1: pressed" range="0" value="0x0" property="RO"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="LEDCLKTIM" description="a 4-bit read/write register. It is used to define the frequency of the LED serial sync clock LedClk.Assume that the system clock is 24 MHz, the value of LEDClkTim is N, the frequency of the LED serial clock LedClk is F, and the LEDSysTim system time frequency divider is Q. The frequency of the LED serial clock LedClk is calculated as follows:F = 24/[(N + 1) x 2 x (Q + 1)] (unit: MHz)" value="0x00000000" startoffset="0x10">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="led_clk_tim" description="Frequency of the LED serial clock LedClk" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="LEDFRETIM" description="a 4-bit read/write register. It is used to define the LED refresh frequency and the keypad scanning frequency in 4 x 2 or 8 x 1 scanning mode.Assume that the system clock frequency is 24 MHz, the value of LEDClkTim is N, the value of LEDFreTim is M, the LED refresh frequency is F, the value of LEDSysTim is Q, and the number of LEDs is O, the refresh frequency of the CT1642 LED is calculated as follows:F = 24/[(N + 1) x (Q + 1) x 16 x 40 x (M + 1) x (O + 1)] (unit: MHz)" value="0x00000000" startoffset="0x14">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="led_fre_tim" description="LED refresh frequency" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="LEDFLASHTIM" description="an 8-bit read/write register. It is used to define the LED blinking frequency.Assume that the system clock frequency is 24 MHz, the value of LEDClkTim is N, the value of LEDFreTim is M, the value of LEDFlashTim is L, the LED blinking frequency is F, the value of LEDSysTim is Q, and the number of LEDs is O, the blinking frequency of the CT1642 LED is calculated as follows:F = 24/[(N + 1) x (Q + 1) x 16 x 40 x (M + 1) x (O + 1) x (L + 1)] (unit: MHz)" value="0x00000000" startoffset="0x18">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_flash_tim" description="LED blink frequency" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="LEDKEYTIM" description="a 4-bit read/write register. It is used to define the keypad scanning frequency.Assume that the system clock frequency is 24 MHz, the value of LEDClkTim is N, the value of LEDFreTim is M, the value of LEDKeyTim is P, the keypad scanning frequency is F, the value of LEDSysTim is Q, and the number of LEDs is O, the scanning frequency of the CT1642 keypad is calculated as follows:F = 24/[(N + 1) x (Q + 1) x 16 x 40 x (M + 1) x (O + 1) x 8 x (P + 1)] (unit: MHz)" value="0x00000000" startoffset="0x1C">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="led_key_tim" description="Keypad scanning frequency" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
			<RegisterGroup name="LEDDATA1" description="an 8-bit read/write register. It is used to configure the data displayed on the first LED." value="0x00000000" startoffset="0x20">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_data1" description="Data displayed on the first LED" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x20"/>
			</RegisterGroup>
			<RegisterGroup name="LEDDATA2" description="an 8-bit read/write register. It is used to configure the data displayed on the second LED." value="0x00000000" startoffset="0x24">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_data2" description="Data displayed on the second LED" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x24"/>
			</RegisterGroup>
			<RegisterGroup name="LEDDATA3" description="an 8-bit read/write register. It is used to configure the data displayed on the third LED." value="0x00000000" startoffset="0x28">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_data3" description="Data displayed on the third LED" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x28"/>
			</RegisterGroup>
			<RegisterGroup name="LEDDATA4" description="an 8-bit read/write register. It is used to configure the data displayed on the fourth LED." value="0x00000000" startoffset="0x2C">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_data4" description="Data displayed on the fourth LED" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x2C"/>
			</RegisterGroup>
			<RegisterGroup name="LEDSYSTIM" description="an LED system time frequency divider register. It is used to configure the global frequency divider for the LED clock." value="0x00000000" startoffset="0x34">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="led_sys_tim" description="LED system time frequency divider" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x34"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="PCIE" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF9860000"/>
			<Module baseAddress="0xF9861000"/>
			<RegisterGroup name="PCIE_PERICTRL0" description="PCIe control register 0." value="0x40000000" startoffset="0x000">
				<Member name="pcie_slv_device_type" description="Type of the PCIe (X1) controller&lt;br&gt;0000: PCIe endpoint device&lt;br&gt;0001: legacy PCIe endpoint device&lt;br&gt;0100: root port of PCIe root complex&lt;br&gt;Other values: reserved" range="31:28" value="0x4" property="RW"/>
				<Member name="pcie_slv_resp_err_map" description="PCIe0 (X1) controller&lt;br&gt;The slave device responds to the following errors:&lt;br&gt;bit[22]: CPL UR&lt;br&gt;bit[23]: not used&lt;br&gt;bit[24]: CPL CRS&lt;br&gt;bit[25]: CPL poisoned&lt;br&gt;bit[26]: CPL ECRC&lt;br&gt;bit[27]: CPL abort (MLF or UC)&lt;br&gt;-UR = unsupported request&lt;br&gt;-CRS = completion retry request&lt;br&gt;-UC = unexpected completion&lt;br&gt;-MLF = malformed" range="27:22" value="0x00" property="RW"/>
				<Member name="pcie_slv_awmisc_info" description="AXI slave write channel control information of the PCIe (X1) controller&lt;br&gt;bit[4:0]: AXI transaction's TYPE&lt;br&gt;bit[5]: AXI transaction's BCM&lt;br&gt;bit[6]: AXI transaction's EP&lt;br&gt;bit[7]: AXI transaction's TD&lt;br&gt;bit[9:8]: AXI transaction's ATTR&lt;br&gt;bit[12:10]: AXI transaction's TC&lt;br&gt;bit[20:13]: AXI transaction's MSG code&lt;br&gt;bit[21]: whether to select the configured transfer type&lt;br&gt;0: select the type that is calculated by using address mapping&lt;br&gt;1: select the type configured by using bit[4:0]" range="21:0" value="0x000000" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_PERICTRL1" description="PCIe control register 1." value="0x00000000" startoffset="0x004">
				<Member name="pcie_ven_msg_code" description="PCIe (X1) controller&lt;br&gt;Message core of the vendor-specific TLP" range="31:24" value="0x00" property="RW"/>
				<Member name="pcie_app_clk_req_n" description="PCIe (X1) controller&lt;br&gt;Whether the application layer requests a clock&lt;br&gt;0: A clock is requested.&lt;br&gt;1: No clock is requested." range="23" value="0x0" property="RW"/>
				<Member name="pcie_common_clocks" description="PCIe (X1) controller&lt;br&gt;Whether the component and the peer component of the link are operating with a common clock source&lt;br&gt;0: no&lt;br&gt;1: yes" range="22" value="0x0" property="RW"/>
				<Member name="pcie_slv_armisc_info" description="AXI slave read channel control information of the PCIe (X1) controller&lt;br&gt;[4:0]: AXI transaction's TYPE&lt;br&gt;bit[5]: AXI transaction's BCM&lt;br&gt;bit[6]: AXI transaction's EP&lt;br&gt;bit[7]: AXI transaction's TD&lt;br&gt;bit[9:8]: AXI transaction's ATTR&lt;br&gt;bit[12:10]: AXI transaction's TC&lt;br&gt;bit[20:13]: AXI transaction's MSG code&lt;br&gt;bit[21]: whether to select the configured transfer type&lt;br&gt;0: select the type that is calculated by using address mapping&lt;br&gt;1: select the type configured by using bit[4:0]" range="21:0" value="0x000000" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_PERICTRL2" description="PCIe control register 2." value="0x00000000" startoffset="0x008">
				<Member name="pcie_ven_msi_vector" description="PCIe (X1) controller&lt;br&gt;When the multi-message mode is enabled, this register is used to adjust the lower five bits in the MSI data register." range="31:27" value="0x00" property="RW"/>
				<Member name="pcie_ven_msi_req" description="PCIe (X1) controller&lt;br&gt;Whether the application layer requests to transmit MSIs&lt;br&gt;0: no&lt;br&gt;1: yes" range="26" value="0x0" property="RW"/>
				<Member name="pcie_mstr_rmisc_info" description="PCIe (X1) controller&lt;br&gt;The AXI master reads the responded MISC information.&lt;br&gt;bit[15:14]: AXI response's attributes&lt;br&gt;bit[16]: AXI response with bad EOT assigned to signal native PCIe core to drop this response&lt;br&gt;bit[19:17]: AXI response's TC&lt;br&gt;bit[20]: AXI response's BCM&lt;br&gt;bit[21]: AXI response's EP&lt;br&gt;bit[22]: AXI response's TD&lt;br&gt;bit[25:23]: AXI response's function number" range="25:14" value="0x000" property="RW"/>
				<Member name="pcie_mstr_bmisc_info" description="PCIe (X1) controller&lt;br&gt;The AXI master writes the responded MISC information.&lt;br&gt;bit[1:0]: AXI response's attributes&lt;br&gt;bit[2]: AXI response with bad EOT assigned to signal native PCIe core to drop this response&lt;br&gt;bit[5:3]: AXI response's TC&lt;br&gt;bit[6]: AXI response's BCM&lt;br&gt;bit[7]: AXI response's EP&lt;br&gt;bit[8]: AXI response's TD&lt;br&gt;bit[11:9]: AXI response's Function number&lt;br&gt;bit[13: 12]: master response error map" range="13:0" value="0x0000" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_PERICTRL3" description="PCIe control register 3." value="0x00000000" startoffset="0x00c">
				<Member name="reserved" description="Reserved" range="31:30" value="0x0" property="-"/>
				<Member name="pcie_ven_msg_tag" description="PCIe (X1) controller&lt;br&gt;Tag of the vendor-specific message TLP" range="29:22" value="0x00" property="RW"/>
				<Member name="pcie_ven_msg_len" description="PCIe (X1) controller&lt;br&gt;Length field of the vendor-specific message TLP" range="21:12" value="0x000" property="RW"/>
				<Member name="pcie_ven_msg_attr" description="PCIe (X1) controller&lt;br&gt;Attributes field of the vendor-specific message TLP" range="11:10" value="0x0" property="RW"/>
				<Member name="pcie_ven_msg_ep" description="PCIe (X1) controller&lt;br&gt;EP of the vendor-specific message TLP" range="9" value="0x0" property="RW"/>
				<Member name="pcie_ven_msg_td" description="PCIe (X1) controller&lt;br&gt;Digest bit field of the vendor-specific message TLP" range="8" value="0x0" property="RW"/>
				<Member name="pcie_ven_msg_type" description="PCIe (X1) controller&lt;br&gt;Type bit field of the vendor-specific message TLP" range="7:3" value="0x00" property="RW"/>
				<Member name="pcie_ven_msg_fmt" description="PCIe (X1) controller&lt;br&gt;Format bit field of the vendor-specific message TLP" range="2:1" value="0x0" property="RW"/>
				<Member name="pcie_ven_msg_req" description="PCIe (X1) controller&lt;br&gt;Whether the application layer requests to transmit a vendor-specific message. If pcie_ven_msg_req becomes valid, it must keep valid until ven_msg_grant is valid.&lt;br&gt;0: no&lt;br&gt;1: yes" range="0" value="0x0" property="RW"/>
				<Register offset="0x00c"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_PERICTRL4" description="PCIe control register 4." value="0x00000000" startoffset="0x010">
				<Member name="pice0_ven_msg_data_low" description="PCIe (X1) controller&lt;br&gt;Lower 32 bits of the message data in the vendor-specific message TLP" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_PERICTRL5" description="PCIe control register 5." value="0x00000000" startoffset="0x014">
				<Member name="pice0_ven_msg_data_high" description="PCIe (X1) controller&lt;br&gt;Upper 32 bits of the message data in the vendor-specific message TLP" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_PERICTRL6" description="PCIe control register 6." value="0x08000000" startoffset="0x018">
				<Member name="link_time_out_cnt" description="Initial value of the time_out counter" range="31:0" value="0x08000000" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_PERICTRL7" description="PCIe control register 7." value="0x00000000" startoffset="0x01c">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="-"/>
				<Member name="pcie_err_rresp_enable" description="PCIe (X1) controller&lt;br&gt;slv_err_bresp interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" value="0x0" property="RW"/>
				<Member name="pcie_err_bresp_enable" description="PCIe (X1) controller&lt;br&gt;slv_err_rresp interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x0" property="RW"/>
				<Member name="pcie_int_ctrl" description="PCIe (X1) controller interrupt mask, active high&lt;br&gt;The following four bits indicate the interrupt mask signals (0: masked; 1: not masked):&lt;br&gt;bit[0]: corresponding to cfg_aer_rc_err_int&lt;br&gt;bit[1]: corresponding to ven_msg_int&lt;br&gt;bit[2]: corresponding to misc_int&lt;br&gt;bit[3]: corresponding to cfg_pme_int&lt;br&gt;When a bit is set to 1, the corresponding interrupt is selected. Only one interrupt is not masked at the same time.&lt;br&gt;The following four bits indicate whether to report the preceding interrupts over a specific pin:&lt;br&gt;bit[4]:&lt;br&gt;1: The preceding interrupts are reported over the inta pin.&lt;br&gt;0: The preceding interrupts are not reported over the inta pin.&lt;br&gt;bit[5]:&lt;br&gt;1: The preceding interrupts are reported over the intb pin.&lt;br&gt;0: The preceding interrupts are not reported over the intb pin.&lt;br&gt;bit[6]:&lt;br&gt;1: The preceding interrupts are reported over the intc pin.&lt;br&gt;0: The preceding interrupts are not reported over the intc pin.&lt;br&gt;bit[7]:&lt;br&gt;1: The preceding interrupts are reported over the intd pin.&lt;br&gt;0: The preceding interrupts are not reported over the intd pin.&lt;br&gt;The interrupts can be reported over one of the preceding four pins at the same time." range="28:21" value="0x00" property="RW"/>
				<Member name="pcie_cfg_l1_clk_removal_en" description="PCIe (X1) controller&lt;br&gt;Whether to remove the reference clock in the L1 state&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" value="0x0" property="RW"/>
				<Member name="pcie_sys_eml_interlock_engaged" description="Hot plug control signal, not used by software. The default value is 0." range="19" value="0x0" property="RW"/>
				<Member name="pcie_sys_cmd_cpled_int" description="PCIe (X1) controller&lt;br&gt;Command completion interrupt, indicating that the hot-plug controller completes a command.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="18" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="17" value="0x0" property="RW"/>
				<Member name="pcie_sys_mrl_sensor_chged" description="PCIe (X1) controller&lt;br&gt;Whether the state of the MRL sensor is changed&lt;br&gt;0: not changed&lt;br&gt;1: changed" range="16" value="0x0" property="RW"/>
				<Member name="pcie_sys_pwr_fault_det" description="PCIe (X1) controller&lt;br&gt;Whether the power controller detects a power fault in the slot&lt;br&gt;0: not detected&lt;br&gt;1: detected" range="15" value="0x0" property="RW"/>
				<Member name="pcie_sys_mrl_sensor_state" description="PCIe (X1) controller&lt;br&gt;State of the MRL sensor if any&lt;br&gt;0: off&lt;br&gt;1: on" range="14" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="13" value="0x0" property="RW"/>
				<Member name="pcie_cfg_pwr_ctrler_ctrl_pol" description="PCIe (X1) controller&lt;br&gt;Polarity of the socket power&lt;br&gt;0: active low&lt;br&gt;1: active high" range="12" value="0x0" property="RW"/>
				<Member name="pcie_app_ltssm_enable" description="PCIe (X1) controller&lt;br&gt;The application layer needs to retain the LTSSM in the detection state after reset and drive the signal to 0 until the application layer is ready." range="11" value="0x0" property="RW"/>
				<Member name="pcie_sys_aux_pwr_det" description="PCIe (X1) controller&lt;br&gt;Auxiliary power supply detection, indicating whether an auxiliary power supply is present&lt;br&gt;0: no&lt;br&gt;1: yes" range="10" value="0x0" property="RW"/>
				<Member name="pcie_apps_pm_xmt_pme" description="PCIe (X1) controller&lt;br&gt;The application logic wakes the core from the low-power state.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="9" value="0x0" property="RW"/>
				<Member name="pcie_apps_pm_xmt_turnoff" description="PCIe (X1) controller&lt;br&gt;The application layer requests to generate a PM_Turm_off message. The request is valid within one cycle, and the core does not provide acknowledgment information.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="8" value="0x0" property="RW"/>
				<Member name="pcie_app_unlock_msg" description="PCIe (X1) controller&lt;br&gt;The application layer requests to generate an unlock message. The request is valid within one cycle, and the core does not provide acknowledgment information.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="7" value="0x0" property="RW"/>
				<Member name="pcie_outband_pwrup_cmd" description="PCIe (X1) controller&lt;br&gt;The application layer wakes the PMC state machine from the low-power state. This signal must be valid within a cycle.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="6" value="0x0" property="RW"/>
				<Member name="pcie_sys_int" description="PCIe (X1) controller&lt;br&gt;When sys_int changes from low to high, the core generates an Assert_INTx message. When sys_int changes from high to low, the core generates a Deassert_INTx message." range="5" value="0x0" property="RW"/>
				<Member name="pcie_app_req_retry_en" description="PCIe (X1) controller&lt;br&gt;When the signal is valid, the core handles the input configuration request.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="4" value="0x0" property="RW"/>
				<Member name="pcie_app_req_exit_l1" description="PCIe (X1) controller&lt;br&gt;The application layer requests to exit the L1 state.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="3" value="0x0" property="RW"/>
				<Member name="pcie_app_ready_entr_l23" description="PCIe (X1) controller&lt;br&gt;The application layer is ready to enter the L23 state.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="2" value="0x0" property="RW"/>
				<Member name="pcie_app_req_entr_l1" description="PCIe (X1) controller&lt;br&gt;The application layer requests to enter the L1 state.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="1" value="0x0" property="RW"/>
				<Member name="pcie_app_init_rst" description="PCIe (X1) controller&lt;br&gt;The application layer requests to transmit a hot reset signal to the device connected to the downstream port.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="0" value="0x0" property="RW"/>
				<Register offset="0x01c"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_PERICTRL8" description="PCIe control register 8." value="0x00000000" startoffset="0x020">
				<Member name="reserved" description="Reserved" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_PERICTRL9" description="PCIe control register 9." value="0x00000000" startoffset="0x024">
				<Member name="reserved" description="Reserved" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_PERICTRL10" description="PCIe control register 10." value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="31:17" value="0x0000" property="RW"/>
				<Member name="diag_ctrl_bus" description="x01: insert LCRC&lt;br&gt;x10: insert ECRC&lt;br&gt;1xx: fast link mode" range="16:14" value="0x0" property="RW"/>
				<Member name="pcie_p2_exit_reg_mask" description="PCIe exit from the P2 low-power mode interrupt mask&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="13" value="0x0" property="RW"/>
				<Member name="link_req_rst_not_mask" description="link_req_rst_not interrupt mask&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="12" value="0x0" property="RW"/>
				<Member name="bridge_flush_not_mask" description="bridge_flush_not interrupt mask&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="11" value="0x0" property="RW"/>
				<Member name="cfg_pme_msi_mask" description="cfg_pme_msi interrupt mask&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="10" value="0x0" property="RW"/>
				<Member name="radm_msg_unlock_mask" description="radm_msg_unlock interrupt mask&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="9" value="0x0" property="RW"/>
				<Member name="radm_cpl_timeout_mask" description="radm_cpl_timeout interrupt mask&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="8" value="0x0" property="RW"/>
				<Member name="ven_msg_int_mask" description="ven_msg_int interrupt mask&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="7" value="0x0" property="RW"/>
				<Member name="radm_pm_to_ack_mask" description="radm_pm_to_ack interrupt mask&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="6" value="0x0" property="RW"/>
				<Member name="radm_pm_pme_mask" description="radm_pm_pme interrupt mask&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="5" value="0x0" property="RW"/>
				<Member name="radm_fatal_err_mask" description="radm_fatal_err interrupt mask&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="4" value="0x0" property="RW"/>
				<Member name="radm_nonfatal_err_mask" description="radm_nonfatal_err interrupt mask&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="3" value="0x0" property="RW"/>
				<Member name="radm_correctable_err_mask" description="radm_correctable_err interrupt mask&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="2" value="0x0" property="RW"/>
				<Member name="cfg_sys_err_rc_mask" description="cfg_sys_err_rc interrupt mask&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="1" value="0x0" property="RW"/>
				<Member name="cfg_aer_rc_err_msi_mask" description="cfg_aer_rc_err_msi interrupt mask&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_PERICTRL11" description="PCIe control register 11." value="0x00004000" startoffset="0x02C">
				<Member name="reserved" description="Reserved" range="31:25" value="0x00" property="RW"/>
				<Member name="link_time_out_flush_not_clr" description="Link_time_out_flush_not interrupt clear, active high" range="24" value="0x0" property="RW"/>
				<Member name="link_time_out_flush_not_mask" description="Link_time_out_flush_not interrupt mask, active high" range="23" value="0x0" property="RW"/>
				<Member name="mac_phy_clk_req_n_ctrl_en" description="Software-configured mac_phy_clk_req_n enable, active high" range="22" value="0x0" property="RW"/>
				<Member name="mac_phy_clk_req_n_ctrl" description="Software-configured mac_phy_clk_req_n value, for replacing the value output from the controller to controller" range="21" value="0x0" property="RW"/>
				<Member name="phy_clk_req_n_ctrl_en" description="Software-configured phy_clk_req_n enable, active high" range="20" value="0x0" property="RW"/>
				<Member name="phy_clk_req_n_ctrl" description="Software-configured phy_clk_req_n value, for replacing the value output from the PHY to the controller" range="19" value="0x0" property="RW"/>
				<Member name="link_down_phy_rst_bypass" description="link_down PHY reset mask, valid when it is 1" range="18" value="0x0" property="RW"/>
				<Member name="pcie_slv_err_int_clr" description="slv_err_resp interrupt clear, valid when it is 1" range="17" value="0x0" property="RW"/>
				<Member name="phy_debug_rx_data_switch" description="phy_debug data enable&lt;br&gt;1: enabled. sys_state4[15:0] = phy_debug_data[15:0]&lt;br&gt;0: sys_state4[15:0] = pipe_rx_data[15:0]" range="16" value="0x0" property="RW"/>
				<Member name="link_time_out_lint_enable" description="link_time_out counter enable &lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="15" value="0x0" property="RW"/>
				<Member name="pcie_linkdown_auto_rstn_disable" description="PCIe link down automatic reset enable&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="14" value="0x1" property="RW"/>
				<Member name="pcie_p2_exit_reg_clr" description="PCIe exit from the P2 low-power mode interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="13" value="0x0" property="RW"/>
				<Member name="link_req_rst_not_clr" description="link_req_rst_not interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="12" value="0x0" property="RW"/>
				<Member name="bridge_flush_not_clr" description="bridge_flush_not interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="11" value="0x0" property="RW"/>
				<Member name="cfg_pme_msi_clr" description="cfg_pme_msi interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="10" value="0x0" property="RW"/>
				<Member name="radm_msg_unlock_clr" description="radm_msg_unlock interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="9" value="0x0" property="RW"/>
				<Member name="radm_cpl_timeout_clr" description="radm_cpl_timeout interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="8" value="0x0" property="RW"/>
				<Member name="ven_msg_int_clr" description="ven_msg_int interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="7" value="0x0" property="RW"/>
				<Member name="radm_pm_to_ack_clr" description="radm_pm_to_ack interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="6" value="0x0" property="RW"/>
				<Member name="radm_pm_pme_clr" description="radm_pm_pme interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="5" value="0x0" property="RW"/>
				<Member name="radm_fatal_err_clr" description="radm_fatal_err interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="4" value="0x0" property="RW"/>
				<Member name="radm_nonfatal_err_clr" description="radm_nonfatal_err interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="3" value="0x0" property="RW"/>
				<Member name="radm_correctable_err_clr" description="radm_correctable_err interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="2" value="0x0" property="RW"/>
				<Member name="cfg_sys_err_rc_clr" description="cfg_sys_err_rc interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="1" value="0x0" property="RW"/>
				<Member name="cfg_aer_rc_err_msi_clr" description="cfg_aer_rc_err_msi interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="0" value="0x0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_PERICTRL12" description="PCIe control register 12." value="0x00000010" startoffset="0x030">
				<Member name="reserved" description="Reserved" range="31:0" value="0x00000010" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_PERICTRL13" description="PCIe control register 13." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_PERICTRL14" description="PCIe control register 44." value="0x00000000" startoffset="0x038">
				<Member name="reserved" description="Reserved" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x038"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_STAT0" description="PCIe status register 0." value="0x00400000" startoffset="0x03C">
				<Member name="radm_msg_req_id_low" description="radm_msg_req_id[7:0]" range="31:24" value="0x00" property="RO"/>
				<Member name="pcie_p2_exit_reg" description="PCIe (X1) controller&lt;br&gt;PCIe exit from the P2 low-power mode state indicator&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="23" value="0x0" property="RO"/>
				<Member name="pcie_ref_clk_req_n" description="PCIe (X2) controller&lt;br&gt;Reference clock removal request&lt;br&gt;0: valid&lt;br&gt;1: invalid" range="22" value="0x1" property="RO"/>
				<Member name="pcie_pm_status" description="PCIe (X2) controller&lt;br&gt;PME status of PMCSR&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="21" value="0x0" property="RO"/>
				<Member name="pcie_hp_msi" description="PCIe (X1) controller&lt;br&gt;Hot plug MSI status&lt;br&gt;0: invalid&lt;br&gt;1: valid&lt;br&gt;When the following conditions are met, the signal is valid:&lt;br&gt;MSI or MSI-X is enabled.&lt;br&gt;Hot-plug interrupts are enabled in the slot control register.&lt;br&gt;Any bit in the slot status register transits from 0 to 1 and the associated event notification is enabled in the slot control register." range="20" value="0x0" property="RO"/>
				<Member name="pcie_hp_int" description="PCIe (X1) controller&lt;br&gt;Hot plug INTx status&lt;br&gt;0: invalid&lt;br&gt;1: valid&lt;br&gt;When the following conditions are met, the signal is valid:&lt;br&gt;The INTx assertion disable bit in the command register is 0.&lt;br&gt;Hot-Plug interrupts are enabled in the slot control register.&lt;br&gt;Any bit in the slot status register is 1, and the associated event notification is enabled in the slot control register." range="19" value="0x0" property="RO"/>
				<Member name="pcie_hp_pme" description="PCIe (X1) controller&lt;br&gt;Hot plug PME status&lt;br&gt;0: invalid&lt;br&gt;1: valid&lt;br&gt;When the following conditions are met, the core can make hp_pme take effect:&lt;br&gt;The PME enable bit in the power management control and status register is set to 1.&lt;br&gt;Any bit in the slot status register transits from 0 to 1 and the associated event notification is enabled in the slot control register." range="18" value="0x0" property="RO"/>
				<Member name="pcie_cfg_eml_control" description="PCIe (X1) controller&lt;br&gt;Electromechanical interlock control status&lt;br&gt;0: invalid&lt;br&gt;1: valid&lt;br&gt;State of the electromechanical interlock control bit in the slot control register" range="17" value="0x0" property="RO"/>
				<Member name="pcie_wake" description="PCIe (X1) controller&lt;br&gt;Wakeup signal. It is used to wake up the system from the low-power status.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="16" value="0x0" property="RO"/>
				<Member name="pcie_xmlh_link_up" description="PCIe (X1) controller&lt;br&gt;PHY link up/down indicator.&lt;br&gt;0: link down&lt;br&gt;1: link up" range="15" value="0x0" property="RO"/>
				<Member name="pcie_cfg_aer_int_msg_num" description="PCIe (X1) controller&lt;br&gt;Number of MSIs&lt;br&gt;This signal derives from bit[31:27] in the root error status register and is valid only when MSI or MSI-X is enabled." range="14:10" value="0x00" property="RO"/>
				<Member name="pcie_cfg_aer_rc_err_int" description="PCIe (X1) controller&lt;br&gt;Advanced error report int status&lt;br&gt;When a bit in the root error status register is set to 1 due to an error and the enable bit in the root error command register is valid, this signal is valid.&lt;br&gt;0: valid&lt;br&gt;1: invalid" range="9" value="0x0" property="RO"/>
				<Member name="pcie_pm_curnt_state" description="PCIe (X1) controller&lt;br&gt;Current power status&lt;br&gt;00: P0&lt;br&gt;01: Pos&lt;br&gt;10: P1&lt;br&gt;11: P2" range="8:6" value="0x0" property="RO"/>
				<Member name="pcie_rdlh_link_up" description="PCIe (X1) controller&lt;br&gt;Up/Down indicator of the data link layer&lt;br&gt;0: link down&lt;br&gt;1: link up" range="5" value="0x0" property="RO"/>
				<Member name="pcie_cfg_rcb" description="PCIe (X1) controller&lt;br&gt;RCB bit of the link control register&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="4" value="0x0" property="RO"/>
				<Member name="pcie_cfg_mem_space_en" description="PCIe (X1) controller&lt;br&gt;Status of the memory space enable bit in the PCI-compatible command register&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="3" value="0x0" property="RO"/>
				<Member name="pcie_pm_xtlh_block_tlp" description="PCIe (X1) controller&lt;br&gt;TLP packet block status&lt;br&gt;The application layer is asked to stop initiating TLP requests in lower-power status. However, the application layer can continue to generate completion TLPs.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="2" value="0x0" property="RO"/>
				<Member name="pcie_radmx_cmposer_lookup_err" description="PCIe (X1) controller&lt;br&gt;PCIe slave response composer lookup error, indicating that overflow that occurred in a lookup table of the inbound responses. This indicates that there was a violation for the number of outstanding non-posted requests issued for the outbound direction.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="1" value="0x0" property="RO"/>
				<Member name="pcie_gm_cmposer_lookup_err" description="PCIe (X1) controller&lt;br&gt;PCIe master response composer lookup error, indicating that an overflow that occurred in a lookup table of the outbound responses. This indicates that there was a violation for the number of outstanding non-posted requests issued for the inbound direction.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="0" value="0x0" property="RO"/>
				<Register offset="0x03C"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_STAT1" description="PCIe status register 1." value="0x00000000" startoffset="0x040">
				<Member name="radm_msg_req_id_high" description="radm_msg_req_id[15:8]" range="31:24" value="0x00" property="RO"/>
				<Member name="pcie_cfg_sys_err_rc" description="PCIe (X1) controller&lt;br&gt;It indicates that a system error is detected (pulses in a clock cycle).&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="23" value="0x0" property="RO"/>
				<Member name="pcie_cfg_aer_rc_err_msi" description="PCIe (X1) controller&lt;br&gt;Advanced error report MSI status&lt;br&gt;When the following conditions are met, the core can make the signal take effect within a clock cycle:&lt;br&gt;MSI or MSI-X is enabled.&lt;br&gt;A reported error condition causes a bit to be set in the root error status register.&lt;br&gt;The associated error message reporting enable bit is set in the root error command register." range="22" value="0x0" property="RO"/>
				<Member name="link_req_rst_not_reg" description="It indicates that the PCIe controller enters the link down status after detecting a link exception and requests for automatic reset.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="21" value="0x0" property="RO"/>
				<Member name="bridge_flush_not_reg" description="Whether the PCIe controller is in the graceful reset status (active low)&lt;br&gt;0: reset&lt;br&gt;1: not reset" range="20" value="0x0" property="RO"/>
				<Member name="cfg_pme_msi_reg" description="PME_MSI status&lt;br&gt;When the following conditions are met, MSI/MSI-X is valid:&lt;br&gt;The PME enable bit in the root control register is valid.&lt;br&gt;The PME bit in the root status register is valid.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="19" value="0x0" property="RO"/>
				<Member name="radm_msg_unlock_reg" description="Whether the PCIe controller receives an MSG_UNLOCK message&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="18" value="0x0" property="RO"/>
				<Member name="radm_cpl_timeout_reg" description="Whether the PCIe controller detects a cpl_timeout message&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="17" value="0x0" property="RO"/>
				<Member name="radm_pm_to_ack_reg" description="Whether the PCIe controller receives a PME_TO_ACK message&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="16" value="0x0" property="RO"/>
				<Member name="radm_pm_to_pme_reg" description="Whether the PCIe controller receives a PME_PM message&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="15" value="0x0" property="RO"/>
				<Member name="radm_fatal_err_reg" description="Whether the PCIe controller receives an ERR_FATAL message&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="14" value="0x0" property="RO"/>
				<Member name="radm_nonfatal_err_reg" description="Whether the PCIe controller receives an ERR_NONFATAL message&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="13" value="0x0" property="RO"/>
				<Member name="radm_correctabl_err_reg" description="Whether the PCIe controller receives an ERR_COR message&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="12" value="0x0" property="RO"/>
				<Member name="mac_phy_power_down" description="Current PM status of the PHY controlled by the PCIe controller&lt;br&gt;00: P0 (L0, normal status, full power consumption)&lt;br&gt;01: P0s (L0s, normal power-saving status, short time for switching this status to normal status)&lt;br&gt;10: P1 (L1, medium power-saving status, long time for switching this status to normal status)&lt;br&gt;11: P2 (L2, high power-saving status)" range="11:10" value="0x0" property="RO"/>
				<Member name="pm_linkst_l2_exit" description="Whether the PCIe PHY is exiting the L2 status&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="9" value="0x0" property="RO"/>
				<Member name="pm_linkst_in_l2" description="Whether the PCIe PHY is in the L2 status&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="8" value="0x0" property="RO"/>
				<Member name="pm_linkst_in_l1" description="Whether the PCIe PHY is in the L1 status&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="7" value="0x0" property="RO"/>
				<Member name="app_parity_errs_reg" description="Whether a parity error is detected in the current PCIe controller&lt;br&gt;bit[6]: whether a parity error is detected in the XTLH channel&lt;br&gt;bit[5]: whether a parity error is detected in the XADM channel&lt;br&gt;bit[4]: whether a parity error is detected in the RADM channel" range="6:4" value="0x0" property="RO"/>
				<Member name="axi_parity_errs_reg" description="Whether a parity error is detected on the AXI bridge address bus of the current PCIe controller&lt;br&gt;bit[3]: whether a parity error is detected in the client1_addr channel&lt;br&gt;bit[2]: whether a parity error is detected in the radmx_addr channel&lt;br&gt;bit[1]: whether a parity error is detected in the slv_req_addr channel&lt;br&gt;bit[0]: whether a parity error is detected in the mstr_req_addr channel" range="3:0" value="0x0" property="RO"/>
				<Register offset="0x040"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_STAT2" description="PCIe status register 2." value="0x00000000" startoffset="0x044">
				<Member name="radm_msg_payload_low" description="radm_msg_payload_low" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x044"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_STAT3" description="PCIe status register 3." value="0x00000000" startoffset="0x048">
				<Member name="radm_msg_payload_high" description="radm_msg_payload_high" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x048"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_STAT4" description="PCIe status register 4." value="0x00000000" startoffset="0x04C">
				<Member name="rx_data" description="DFX signal of the PIPE interface" range="31:16" value="0x0000" property="RO"/>
				<Member name="rx_datak" description="DFX signal of the PIPE interface" range="15:14" value="0x0" property="RO"/>
				<Member name="tx_valid" description="DFX signal of the PIPE interface" range="13" value="0x0" property="RO"/>
				<Member name="rx_valid" description="DFX signal of the PIPE interface" range="12" value="0x0" property="RO"/>
				<Member name="pipe_phystatus" description="DFX signal of the PIPE interface" range="11" value="0x0" property="RO"/>
				<Member name="pcie_rx_elecidle" description="DFX signal of the PIPE interface" range="10" value="0x0" property="RO"/>
				<Member name="pcie_rx_status" description="DFX signal of the PIPE interface" range="9:7" value="0x0" property="RO"/>
				<Member name="pipe_phy_rate" description="PHY rate indicator&lt;br&gt;0: GEN1&lt;br&gt;1: GEN2" range="6" value="0x0" property="RO"/>
				<Member name="pcie_ltssm_state" description="Link state machine indicator" range="5:0" value="0x00" property="RO"/>
				<Register offset="0x04C"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_STAT5" description="PCIe status register 5." value="0x00000000" startoffset="0x50">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="RO"/>
				<Member name="radm_timeout_tag" description="Tag of the RADM timeout TLP" range="27:20" value="0x00" property="RO"/>
				<Member name="radm_timeout_len" description="Payload length of the RADM timeout TLP" range="19:8" value="0x000" property="RO"/>
				<Member name="radm_timeout_attr" description="Attribute of the RADM timeout TLP" range="7:6" value="0x0" property="RO"/>
				<Member name="radm_timeout_tc" description="TC of the RADM timeout TLP" range="5:3" value="0x0" property="RO"/>
				<Member name="radm_timeout_func_num" description="Function number of the RADM timeout TLP" range="2:0" value="0x0" property="RO"/>
				<Register offset="0x50"/>
			</RegisterGroup>
			<RegisterGroup name="PCIE_STAT6" description="PCIe status register 6." value="0x00000000" startoffset="0x54">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RO"/>
				<Member name="link_time_out_flush_not" description="Link_time_out interrupt status" range="30" value="0x0" property="RO"/>
				<Member name="wake_ref_rst_n" description="Wakeup reference clock reset" range="29" value="0x0" property="RO"/>
				<Member name="trgt_timeout_lookup_id" description="TRGT timeout ID" range="28:21" value="0x00" property="RO"/>
				<Member name="trgt_timeout_cpl_len" description="TRGT timeout payload length" range="20:9" value="0x000" property="RO"/>
				<Member name="trgt_timeout_cpl_attr" description="TRGT timeout attribute" range="8:7" value="0x0" property="RO"/>
				<Member name="trgt_timeout_cpl_tc" description="TRGT timeout TC" range="6:4" value="0x0" property="RO"/>
				<Member name="trgt_timeout_cpl_func_num" description="TRGT timeout function number" range="3:1" value="0x0" property="RO"/>
				<Member name="trgt_cpl_timeout" description="TRGT timeout CPL indicator" range="0" value="0x0" property="RO"/>
				<Register offset="0x54"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SATACTRL" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF9900000"/>
			<RegisterGroup name="SATA_GHC_CAP1" description="feature support register 1." value="0x6F377FA1" startoffset="0x0000">
				<Member name="s64a" description="Fixed at 0, indicating that the 64-bit data structure cannot be accessed" range="31" property="RO"/>
				<Member name="sncq" description="Fixed at 1, indicating that NCQ is supported" range="30" property="RO"/>
				<Member name="ssntf" description="Fixed at 1, indicating that the port SNTF register is supported" range="29" property="RO"/>
				<Member name="smps" description="Fixed at 0, indicating that mechanical hot plugging is not supported" range="28" property="RO"/>
				<Member name="sss" description="Fixed at 1, indicating that staggered spin-up is supported" range="27" property="RO"/>
				<Member name="salp" description="Fixed at 1, indicating that power management is supported" range="26" property="RO"/>
				<Member name="sal" description="Fixed at 1, indicating that the LED pin is supported" range="25" property="RO"/>
				<Member name="sclo" description="Fixed at 1, indicating that command list can be overwritten" range="24" property="RO"/>
				<Member name="iss" description="Fixed at 0x3, indicating that the maximum rate is 6 Gbit/s" range="23:20" property="RO"/>
				<Member name="reserved" description="Reserved" range="19" property="RO"/>
				<Member name="sam" description="Fixed at 1, indicating that only the AHCI mode is supported" range="18" property="RO"/>
				<Member name="spm" description="Fixed at 1, indicating that the PM is supported" range="17" property="RO"/>
				<Member name="fbss" description="Fixed at 1, indicating that FIS-based switching is supported" range="16" property="RO"/>
				<Member name="pmd" description="Fixed at 0, indicating that multiple DRQ blocks cannot be transferred in PIO mode" range="15" property="RO"/>
				<Member name="ssc" description="Fixed at 1, indicating that the transition to the slumber state is supported" range="14" property="RO"/>
				<Member name="psc" description="Fixed at 1, indicating that the transition to the partial state is supported" range="13" property="RO"/>
				<Member name="ncs" description="Fixed at 0x1F, indicating that 32 command slots are supported" range="12:8" property="RO"/>
				<Member name="cccs" description="Fixed at 1, indicating that the CCC function is supported" range="7" property="RO"/>
				<Member name="ems" description="Fixed at 0, indicating that enclose management is not supported" range="6" property="RO"/>
				<Member name="sxs" description="Fixed at 1, indicating that the eSATA is supported" range="5" property="RO"/>
				<Member name="np" description="Fixed at 0x1, indicating that two SATA ports are supported" range="4:0" property="RO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_GHC" description="a global control register." value="0x80000000" startoffset="0x0004">
				<Member name="ahci_en" description="Fixed at 1, indicating that software can interact with the controller by using only the AHCI mechanism" range="31" property="RO"/>
				<Member name="reserved" description="Reserved" range="30:2" property="RO"/>
				<Member name="int_enable" description="Controller interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="hba_rst" description="Soft reset control for the controller&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;Writing 1 resets the controller and this bit is cleared after reset; writing 0 has no effect. In addition, reset has no effect on the registers SATA_GHC_BOHC, SATA_PORT_FB, and SATA_PORT_CLB." range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_IS" description="an interrupt status register." value="0x00000000" startoffset="0x0008">
				<Member name="ips_ccc" description="CCC interrupt status&lt;br&gt;0: No CCC interrupt is generated.&lt;br&gt;1: A CCC interrupt is generated." range="31" property="WC"/>
				<Member name="reserved" description="Reserved" range="30:4" property="RO"/>
				<Member name="ips_port3" description="Interrupt status of port 3&lt;br&gt;0: No interrupt is reported.&lt;br&gt;1: An interrupt is reported." range="3" property="WC"/>
				<Member name="ips_port2" description="Interrupt status of port 2&lt;br&gt;0: No interrupt is reported.&lt;br&gt;1: An interrupt is reported." range="2" property="WC"/>
				<Member name="ips_port1" description="Interrupt status of port 1&lt;br&gt;0: No interrupt is reported.&lt;br&gt;1: An interrupt is reported." range="1" property="WC"/>
				<Member name="ips_port0" description="Interrupt status of port 0&lt;br&gt;0: No interrupt is reported.&lt;br&gt;1: An interrupt is reported." range="0" property="WC"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_PI" description="a port implementation register." value="0x00000003" startoffset="0x000C">
				<Member name="reserved" description="Reserved" range="31:4" property="RO"/>
				<Member name="port_imp" description="Port validity indication. If the value is 0xF, the four ports, port 0 to port 3, are valid. Bit[3] to bit[0] map to port 3 to port 0 respectively.&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="3:0" property="RO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_VS" description="an AHCI version identifier register." value="0x00010300" startoffset="0x0010">
				<Member name="achi_vs" description="AHCI V1.3 is supported." range="31:0" property="RO"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_CCC_CTL" description="a CCC control register." value="0x000101F8" startoffset="0x0014">
				<Member name="ccc_tv" description="CCC timeout parameter (in ms)&lt;br&gt;When the CCC function is enabled, the timeout counter loads this parameter value. If a command is executed on a port involved in CCC counting, the counter decreases by 1 every 1 ms until a CCC interrupt is generated when the counter reaches 0. Then the counter reloads the parameter value for the next counting.&lt;br&gt;Note that this field cannot be set to 0." range="31:16" property="RW"/>
				<Member name="ccc_cc" description="CCC command completion upper threshold&lt;br&gt;When the CCC function is enabled, the counter is cleared after commands are executed. The counter starts to count the number of completed commands on the ports involved in CCC counting. If the count value is greater than or equal to the parameter value, a CCC interrupt is generated. Then the counter is cleared again for the next counting.&lt;br&gt;If value 0 is written to this field, the command completion interrupt is disabled, and the CCC interrupt is generated only when a timeout occurs." range="15:8" property="RW"/>
				<Member name="ccc_int" description="CCC interrupt vector ID. If the value is 0x1F (31), SATA_GHC_IS bit[31] indicates the CCC interrupt status." range="7:3" property="RO"/>
				<Member name="reserved" description="Reserved" range="2:1" property="RO"/>
				<Member name="ccc_en" description="CCC function enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When the CCC function is enabled, the values of ccc_tv and ccc_cc cannot be changed." range="0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_CCC_PORTS" description="a CCC port enable register." value="0x00000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved" range="31:4" property="RO"/>
				<Member name="ccc_prt" description="Ports involved in CCC counting. Bits 3?0 correspond to ports 3?0 respectively. If the related bit is 1, the port is involved in CCC counting. If the related bit is 0, the port is not involved in CCC counting.&lt;br&gt;The value of this register can be changed at any time and the changed value takes effect immediately." range="3:0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_CAP2" description="feature support register 2." value="0x00000001" startoffset="0x0024">
				<Member name="reserved" description="Reserved" range="31:1" property="RO"/>
				<Member name="cap_boh" description="Fixed at 1, indicating that BIOS/OS handoff control is supported" range="0" property="RO"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_GHC_BOHC" description="a BIOS/OS handoff control register." value="0x00000000" startoffset="0x0028">
				<Member name="reserved" description="Reserved" range="31:5" property="RO"/>
				<Member name="bohc_bb" description="BIOS status indicator&lt;br&gt;0: The BIOS is not busy.&lt;br&gt;1: The BIOS is busy in performing certain operations and is ready to hand the control rights off to the OS." range="4" property="RW"/>
				<Member name="bohc_ooc" description="When the value of bohc_oos is changed from 0 to 1, this bit is fixed at 1. Writing 1 clears this bit and writing 0 has no effect." range="3" property="WC"/>
				<Member name="bohc_sooe" description="Message interrupt enable&lt;br&gt;0: No message interrupt is generated.&lt;br&gt;1: When bohc_ooc is set to 1, a message interrupt is generated." range="2" property="RW"/>
				<Member name="bohc_oos" description="Request applied by the OS for controlling the controller&lt;br&gt;0: The OS does not apply for the control permission on the controller.&lt;br&gt;1: The OS applies for the control permission on the controller. If bohc_oos is 1 and bios_bos is 0, the OS has obtained the control permission on the SATA controller. Resetting the SATA controller by setting SATA_GHC_GHC[hab_rst] has no effect on this bit." range="1" property="RW"/>
				<Member name="bohc_bos" description="Indicator of the control permission on the controller for the BIOS&lt;br&gt;0: The BIOS does not have the control permission on the controller.&lt;br&gt;1: The BIOS has the control permission on the controller. If the OS applies for the permission on the controller, the BIOS clears this bit. Resetting the SATA controller by setting SATA_GHC_GHC[hab_rst] has no effect on this bit." range="0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PHY0_CTLL" description="a PHY 0 global control low register." value="0xC9802780" startoffset="0x00A0">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="data_sp_by_phy" description="Data bit extension enable&lt;br&gt;1: enabled&lt;br&gt;0: disabled&lt;br&gt;Note: When speed_sel_mux is 1'b1 and the OOB is generated by the controller, the 20-bit parallel data transmitted by the controller needs to be extended according to the negotiation rate to ensure that the maximum bit rate of a single UI is 1.5 Gbit/s in the OOB phase." range="30" property="RW"/>
				<Member name="oob_send_by_phy" description="Whether the OOB is generated by the PHY or the controller&lt;br&gt;1: PHY&lt;br&gt;0: controller" range="29" property="RW"/>
				<Member name="curr_st_cnt" description="Count value when the state machine current_state at the PHY layer retains 1&lt;br&gt;Note: If no timeout is detected during the rate negotiation, the status of the state machine at the PHY layer jumps from 8 to 1, and then the state machine immediately generates the comreset OOB because the NANO PHY has special clock frequency switching requirements. If the bit rate is also being switched, the time for a burst in the comreset sequence may be not 320 ns defined in the protocol. In this case, the count value increases by 1." range="28:24" property="RW"/>
				<Member name="speed_sel_mux" description="Bit rate switching mode for the NANO PLL&lt;br&gt;0: general mode. The rate is always 1.5 Gbit/s in the OOB phase, and the rate varies in the data phase.&lt;br&gt;1: dedicated mode for the NANO PLL. The rate indicator is the same in the OOB phase and the data phase.&lt;br&gt;This bit takes effect only for the NANO SATA mode." range="23" property="RW"/>
				<Member name="pcs_timeout_cnt" description="Timeout count control when the bit rate of SATA is being switched. This field is used to ensure that the phy_status signal provided by the NANO can be detected after the bit rate switching is complete.&lt;br&gt;Note: When speed_sel_mux is 0, this field needs to be set to 0x16 (about 220 ns) because the bit rate of NANO may be switched in different modes." range="22:1" property="RW"/>
				<Member name="reset" description="Reset signal, active high. This signal must be retained for 5 ns at least.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="0" property="RW"/>
				<Register offset="0x00A0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PHY0_CTLH" description="a PHY 0 global control high register." value="0x00000008" startoffset="0x00A4">
				<Member name="reserved" description="Reserved" range="31:4" property="RO"/>
				<Member name="data_invert" description="0: The endian modes of the PHY and parallel data interface connected to the SATA controller are the same. &lt;br&gt;1: The endian modes of the PHY and parallel data interface connected to the SATA controller are opposite." range="3" property="RW"/>
				<Member name="test_powerdown" description="Test control signal for controlling the power-down mode of all circuits. This field is used during the IDDQ test.&lt;br&gt;0: not powered off&lt;br&gt;1: powered off&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="2" property="RW"/>
				<Member name="test_bypass" description="Test control signal, connected to ground.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="1" property="RW"/>
				<Member name="test_burnin" description="Test control signal, connected to ground.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="0" property="RW"/>
				<Register offset="0x00A4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PHY0_STS" description="a PHY 0 global status register." value="0x00000000" startoffset="0x00A8">
				<Member name="phy0_sts" description="Status of the common part of SATA PHY 0&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="31:0" property="RO"/>
				<Register offset="0x00A8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PHY1_CTLL" description="a PHY 1 global control low register." value="0x4980003C" startoffset="0x00AC">
				<Member name="los_bias" description="Loss-of-signal detection voltage threshold. This field must be set to 0x2.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="31:29" property="RW"/>
				<Member name="los_level" description="Loss-of-signal detection voltage threshold. This field must be set to 0x9.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="28:24" property="RW"/>
				<Member name="ref_use_pad" description="Reference clock source select&lt;br&gt;0: chip CRG&lt;br&gt;1: external PAD&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="23" property="RW"/>
				<Member name="ssc_ref_clk_sel" description="Spread spectrum clocking shifting&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="22:14" property="RW"/>
				<Member name="ssc_range" description="Clock frequency offset when ssc_en is valid&lt;br&gt;000: ?4980&lt;br&gt;001: ?4492&lt;br&gt;010: ?4003&lt;br&gt;011: ?2000&lt;br&gt;100: 4980&lt;br&gt;101: 4492&lt;br&gt;110: 4003&lt;br&gt;111: 2000&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="13:11" property="RW"/>
				<Member name="ssc_en" description="Spread spectrum clocking enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="10" property="RW"/>
				<Member name="ref_ssp_en" description="Reference clock enable&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="9" property="RW"/>
				<Member name="ref_clkdiv2" description="Whether the frequency of the input reference clock is divided. If the input reference clock is higher than 100 MHz, this bit must be set to 1.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="8" property="RW"/>
				<Member name="mpll_multiplier" description="SerDes MPLL frequency output. The clock frequency is multiplied based on the MPLL frequency output to generate required high-frequency clocks.&lt;br&gt;If the reference clock is 100 MHz, the value is set to 7'b0011110.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="7:1" property="RW"/>
				<Member name="reset" description="Reset signal, active high. This signal must be retained for 5 ns at least.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="0" property="RW"/>
				<Register offset="0x00AC"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PHY1_CTLH" description="a PHY 1 global control high register." value="0x00000000" startoffset="0x00B0">
				<Member name="reserved" description="Reserved" range="31:3" property="RO"/>
				<Member name="test_powerdown" description="Test control signal for controlling the power-down mode of all circuits. This field is used during the IDDQ test.&lt;br&gt;0: not powered off&lt;br&gt;1: powered off&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="2" property="RW"/>
				<Member name="test_bypass" description="Test control signal, connected to ground&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="1" property="RW"/>
				<Member name="test_burnin" description="Test control signal, connected to ground&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="0" property="RW"/>
				<Register offset="0x00B0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PHY1_STS" description="a PHY 1 global status register." value="0x00000000" startoffset="0x00B4">
				<Member name="phy1_sts" description="Status of the common part of SATA PHY 1&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="31:0" property="RO"/>
				<Register offset="0x00B4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_OOB_CTL" description="a PHY OOB control register." value="0x84060C15" startoffset="0x00B8">
				<Member name="oob_ctrl_valid" description="OOB detection parameter. The parameter is selected for the high level.&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="31" property="RW"/>
				<Member name="min_comiwake" description="Minimum space required for the COMWAKE space detection&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="30:24" property="RW"/>
				<Member name="max_comwake" description="Maximum space required for the COMWAKE space detection&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="23:16" property="RW"/>
				<Member name="min_cominit" description="Minimum space required for the COMINIT space detection&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="15:8" property="RW"/>
				<Member name="max_cominit" description="Maximum space required for the COMINIT space detection&lt;br&gt;Note: This field is valid only for the Synopsys controller." range="7:0" property="RW"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX0" description="a SATA AXI bus control register." value="0x00000000" startoffset="0x00BC">
				<Member name="reserved" description="Reserved" range="31:20" property="RO"/>
				<Member name="cnt_wr7" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 3 RX DMAC) in the write direction, active high&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" property="RW"/>
				<Member name="cnt_wr6" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 3 TX DMAC) in the write direction, active high&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="cnt_wr5" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 2 RX DMAC) in the write direction, active high&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="cnt_wr4" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 2 TX DMAC) in the write direction, active high&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="16" property="RW"/>
				<Member name="cnt_wr3" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 1 RX DMAC) in the write direction, active high&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="cnt_wr2" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 1 TX DMAC) in the write direction, active high&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="cnt_wr1" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 0 RX DMAC) in the write direction, active high&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="cnt_wr0" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 0 TX DMAC) in the write direction, active high&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="cnt_rd7" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 3 RX DMAC) in the read direction, active high&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" property="RW"/>
				<Member name="cnt_rd6" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 3 TX DMAC) in the read direction, active high&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="cnt_rd5" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 2 RX DMAC) in the read direction, active high&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="cnt_rd4" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 2 TX DMAC) in the read direction, active high&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="cnt_rd3" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 1 RX DMAC) in the read direction, active high&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="cnt_rd2" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 1 TX DMAC) in the read direction, active high&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="cnt_rd1" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 0 RX DMAC) in the read direction, active high&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="cnt_rd0" description="Whether to enable the DFX function on internal AXI channel 7 (SATA port 0 TX DMAC) in the read direction, active high&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="cnt_wr_latency_clr" description="Clear of the latency debugging register of the current write channel, active high&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="3" property="RW"/>
				<Member name="cnt_wr_acc_clr" description="Clear of the total command number debugging register of the current write channel, active high&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="2" property="RW"/>
				<Member name="cnt_rd_latency_clr" description="Clear of the latency debugging register of the current read channel, active high&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="1" property="RW"/>
				<Member name="cnt_rd_acc_clr" description="Clear of the total command number debugging register of the current read channel, active high&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="0" property="RW"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX1" description="SATA AXI bus status register 1." value="0x00000000" startoffset="0x00C0">
				<Member name="reserved" description="Reserved" range="31:16" property="RO"/>
				<Member name="cnt_rd_latency_max" description="DFX signals, indicating the maximum latency (in cycle) of the current read channel" range="15:0" property="RO"/>
				<Register offset="0x00C0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX2" description="SATA AXI bus status register 2." value="0x0000001F" startoffset="0x00C4">
				<Member name="reserved" description="Reserved" range="31:16" property="RO"/>
				<Member name="cnt_rd_latency_avg" description="DFX signals, indicating the average latency (in cycle) of the current read channel" range="15:0" property="RO"/>
				<Register offset="0x00C4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX3" description="SATA AXI bus status register 3." value="0x00000000" startoffset="0x00C8">
				<Member name="reserved" description="Reserved" range="31:16" property="RO"/>
				<Member name="cnt_wr_latency_max" description="DFX signals, indicating the maximum latency (in cycle) of the current write channel" range="15:0" property="RO"/>
				<Register offset="0x00C8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX4" description="SATA AXI bus status register 4." value="0x0000001F" startoffset="0x00CC">
				<Member name="reserved" description="Reserved" range="31:16" property="RO"/>
				<Member name="cnt_wr_latency_avg" description="DFX signal, indicating the average latency (in cycle) of the current write channel" range="15:0" property="RO"/>
				<Register offset="0x00CC"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX5" description="SATA AXI bus status register 5." value="0x00000000" startoffset="0x00D0">
				<Member name="cnt_rd_acc3" description="DFX signal, indicating the total number of current read commands of AXI master port 3 (corresponding to the SATA port 1 RX DMAC)" range="31:24" property="RO"/>
				<Member name="cnt_rd_acc2" description="DFX signal, indicating the total number of current read commands of AXI master port 2 (corresponding to the SATA port 1 TX DMAC)" range="23:16" property="RO"/>
				<Member name="cnt_rd_acc1" description="DFX signal, indicating the total number of current read commands of AXI master port 1 (corresponding to the SATA port 0 RX DMAC)" range="15:8" property="RO"/>
				<Member name="cnt_rd_acc0" description="DFX signal, indicating the total number of current read commands of AXI master port 0 (corresponding to the SATA port 0 TX DMAC)" range="7:0" property="RO"/>
				<Register offset="0x00D0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX6" description="SATA AXI bus status register 6." value="0x00000000" startoffset="0x00D4">
				<Member name="cnt_rd_acc7" description="DFX signal, indicating the total number of current read commands of AXI master port 7 (corresponding to the SATA port 3 RX DMAC)" range="31:24" property="RO"/>
				<Member name="cnt_rd_acc6" description="DFX signal, indicating the total number of current read commands of AXI master port 6 (corresponding to the SATA port 3 TX DMAC)" range="23:16" property="RO"/>
				<Member name="cnt_rd_acc5" description="DFX signal, indicating the total number of current read commands of AXI master port 5 (corresponding to the SATA port 2 RX DMAC)" range="15:8" property="RO"/>
				<Member name="cnt_rd_acc4" description="DFX signal, indicating the total number of current read commands of AXI master port 4 (corresponding to the SATA port 2 TX DMAC)" range="7:0" property="RO"/>
				<Register offset="0x00D4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX7" description="SATA AXI bus status register 7." value="0x00000000" startoffset="0x00D8">
				<Member name="cnt_wr_acc3" description="DFX signal, indicating the total number of current write commands of AXI master port 3 (corresponding to the SATA port 1 RX DMAC)" range="31:24" property="RO"/>
				<Member name="cnt_wr_acc2" description="DFX signal, indicating the total number of current write commands of AXI master port 2 (corresponding to the SATA port 1 TX DMAC)" range="23:16" property="RO"/>
				<Member name="cnt_wr_acc1" description="DFX signal, indicating the total number of current write commands of AXI master port 1 (corresponding to the SATA port 0 RX DMAC)" range="15:8" property="RO"/>
				<Member name="cnt_wr_acc0" description="DFX signal, indicating the total number of current write commands of AXI master port 0 (corresponding to the SATA port 0 TX DMAC)" range="7:0" property="RO"/>
				<Register offset="0x00D8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX8" description="SATA AXI bus status register 8." value="0x00000000" startoffset="0x00DC">
				<Member name="cnt_wr_acc7" description="DFX signal, indicating the total number of current write commands of AXI master port 7 (corresponding to the SATA port 3 RX DMAC)" range="31:24" property="RO"/>
				<Member name="cnt_wr_acc6" description="DFX signal, indicating the total number of current write commands of AXI master port 6 (corresponding to the SATA port 3 TX DMAC)" range="23:16" property="RO"/>
				<Member name="cnt_wr_acc5" description="DFX signal, indicating the total number of current write commands of AXI master port 5 (corresponding to the SATA port 2 RX DMAC)" range="15:8" property="RO"/>
				<Member name="cnt_wr_acc4" description="DFX signal, indicating the total number of current write commands of AXI master port 4 (corresponding to the SATA port 2 TX DMAC)" range="7:0" property="RO"/>
				<Register offset="0x00DC"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX9" description="SATA AXI bus status register 9." value="0x00000000" startoffset="0x00E0">
				<Member name="cnt_rd_otd3" description="DFX signal, indicating the total number of current read outstanding commands of AXI master port 3 (corresponding to the SATA port 1 RX DMAC)" range="31:24" property="RO"/>
				<Member name="cnt_rd_otd2" description="DFX signal, indicating the total number of current read outstanding commands of AXI master port 2 (corresponding to the SATA port 1 TX DMAC)" range="23:16" property="RO"/>
				<Member name="cnt_rd_otd1" description="DFX signal, indicating the total number of current read outstanding commands of AXI master port 1 (corresponding to the SATA port 0 RX DMAC)" range="15:8" property="RO"/>
				<Member name="cnt_rd_otd0" description="DFX signal, indicating the total number of current read outstanding commands of AXI master port 0 (corresponding to the SATA port 0 TX DMAC)" range="7:0" property="RO"/>
				<Register offset="0x00E0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX10" description="SATA AXI bus status register 10." value="0x00000000" startoffset="0x00E4">
				<Member name="cnt_rd_otd7" description="DFX signal, indicating the total number of current read outstanding commands of AXI master port 7 (corresponding to the SATA port 3 RX DMAC)" range="31:24" property="RO"/>
				<Member name="cnt_rd_otd6" description="DFX signal, indicating the total number of current read outstanding commands of AXI master port 6 (corresponding to the SATA port 3 TX DMAC)" range="23:16" property="RO"/>
				<Member name="cnt_rd_otd5" description="DFX signal, indicating the total number of current read outstanding commands of AXI master port 5 (corresponding to the SATA port 2 RX DMAC)" range="15:8" property="RO"/>
				<Member name="cnt_rd_otd4" description="DFX signal, indicating the total number of current read outstanding commands of AXI master port 4 (corresponding to the SATA port 2 TX DMAC)" range="7:0" property="RO"/>
				<Register offset="0x00E4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX11" description="SATA AXI bus status register 11." value="0x00000000" startoffset="0x00E8">
				<Member name="cnt_wr_otd3" description="DFX signal, indicating the total number of current write outstanding commands of AXI master port 3 (corresponding to the SATA port 1 RX DMAC)" range="31:24" property="RO"/>
				<Member name="cnt_wr_otd2" description="DFX signal, indicating the total number of current write outstanding commands of AXI master port 2 (corresponding to the SATA port 1 TX DMAC)" range="23:16" property="RO"/>
				<Member name="cnt_wr_otd1" description="DFX signal, indicating the total number of current write outstanding commands of AXI master port 1 (corresponding to the SATA port 0 RX DMAC)" range="15:8" property="RO"/>
				<Member name="cnt_wr_otd0" description="DFX signal, indicating the total number of current write outstanding commands of AXI master port 0 (corresponding to the SATA port 0 TX DMAC)" range="7:0" property="RO"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_AXI_DFX12" description="SATA AXI bus status register 12." value="0x00000000" startoffset="0x00EC">
				<Member name="cnt_wr_otd7" description="DFX signal, indicating the total number of current write outstanding commands of AXI master port 7 (corresponding to the SATA port 3 RX DMAC)" range="31:24" property="RO"/>
				<Member name="cnt_wr_otd6" description="DFX signal, indicating the total number of current write outstanding commands of AXI master port 6 (corresponding to the SATA port 3 TX DMAC)" range="23:16" property="RO"/>
				<Member name="cnt_wr_otd5" description="DFX signal, indicating the total number of current write outstanding commands of AXI master port 5 (corresponding to the SATA port 2 RX DMAC)" range="15:8" property="RO"/>
				<Member name="cnt_wr_otd4" description="DFX signal, indicating the total number of current write outstanding commands of AXI master port 4 (corresponding to the SATA port 2 TX DMAC)" range="7:0" property="RO"/>
				<Register offset="0x00EC"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SATA" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF9900100"/>
			<RegisterGroup name="SATA_PORT_CLB" description="a command list base address register." value="0x00000000" startoffset="0x000+n*0x80">
				<Member name="port_clb" description="Base address for storing the port command list in the memory. Resetting the SATA controller by configuring SATA_GHC_GHC[hab_rst] has no effect on this field." range="31:10" value="0x000000" property="RW"/>
				<Member name="reserved" description="Reserved" range="9:0" value="0x000" property="RO"/>
				<Register offset="0x0"/>
				<Register offset="0x80"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_FB" description="an RX FIS base address register." value="0x00000000" startoffset="0x008+n*0x80">
				<Member name="port_fb" description="Base address in the memory for storing the frames received over the port&lt;br&gt;Resetting the SATA controller by configuring SATA_GHC_GHC[hab_rst] has no effect on this field." range="31:8" value="0x000000" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:0" value="0x00" property="RO"/>
				<Register offset="0x8"/>
				<Register offset="0x88"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_IS" description="a port interrupt status register." value="0x00000000" startoffset="0x010+n*0x80">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RO"/>
				<Member name="pxis_tfes" description="Task file data (TFD) error interrupt status&lt;br&gt;0: The ERR bit in SATA_PORT_TFD[tfd_sts] is not 1.&lt;br&gt;1: The ERR bit in SATA_PORT_TFD[tfd_sts] is 1." range="30" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved" range="29" value="0x0" property="RO"/>
				<Member name="pxis_hbds" description="Internal bus error interrupt&lt;br&gt;0: The DMAC accesses the memory properly.&lt;br&gt;1: An error occurs when the DMAC accesses the memory." range="28" value="0x0" property="WC"/>
				<Member name="pxis_ifs" description="Fatal error interrupt status&lt;br&gt;0: No error occurs during the data frame transfer.&lt;br&gt;1: An error occurs during the data frame transfer." range="27" value="0x0" property="WC"/>
				<Member name="pxis_infs" description="Non-fatal error interrupt status&lt;br&gt;0: No error occurs during the non-data frame transfer.&lt;br&gt;1: An error occurs during the non-data frame transfer." range="26" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved" range="25" value="0x0" property="RO"/>
				<Member name="pxis_ofs" description="Data transfer overflow interrupt status&lt;br&gt;0: No overflow is detected.&lt;br&gt;1: During the data frame transfer, if the size of the data memory occupied by commands is smaller than the actual data amount, an interrupt is reported at the end of the data transfer." range="24" value="0x0" property="WC"/>
				<Member name="pxis_ipms" description="PM port number error interrupt status&lt;br&gt;0: No PM port ID error is detected during data RX.&lt;br&gt;1: A PM port ID error is detected during data RX." range="23" value="0x0" property="WC"/>
				<Member name="pxis_prcs" description="PHY state change interrupt status&lt;br&gt;0: No changes of the phyrdy signals are detected.&lt;br&gt;1: The changes of the phyrdy signals are detected.&lt;br&gt;This bit directly reflects the value of SATA_PORT_SERR[diag_n]." range="22" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="21:7" value="0x0000" property="RO"/>
				<Member name="pxis_pcs" description="Port connection change interrupt status&lt;br&gt;0: No COMINIT signal transmitted from the device is detected.&lt;br&gt;1: A COMINIT signal transmitted from the device is detected.&lt;br&gt;This bit directly reflects the value of SATA_PORT_SERR[diag.x]." range="6" value="0x0" property="RO"/>
				<Member name="pxis_dps" description="Linked list transfer completion interrupt status&lt;br&gt;0: The transfer of the linked list data without PRD &quot;I = 1&quot; is complete.&lt;br&gt;1: The transfer of the linked list data with PRD &quot;I = 1&quot; is complete." range="5" value="0x0" property="WC"/>
				<Member name="pxis_ufs" description="Unknown FIS interrupt status&lt;br&gt;0: No unknown FIS is received.&lt;br&gt;1: An unknown FIS is received." range="4" value="0x0" property="RO"/>
				<Member name="pxis_sdbs" description="Set device bits FIS interrupt status&lt;br&gt;0: no effect&lt;br&gt;1: A set device bits FIS is received and the I bit is 1." range="3" value="0x0" property="WC"/>
				<Member name="pxis_dss" description="DMA setup FIS interrupt status&lt;br&gt;0: This bit is meaningless.&lt;br&gt;1: A DMA setup FIS is received and the I bit is 1." range="2" value="0x0" property="WC"/>
				<Member name="pxis_pss" description="PIO setup FIS interrupt status&lt;br&gt;0: This bit is meaningless.&lt;br&gt;1: A PIO setup FIS is received and the I bit is 1." range="1" value="0x0" property="WC"/>
				<Member name="pxis_dhrs" description="D2H register FIS interrupt status&lt;br&gt;0: This bit is meaningless.&lt;br&gt;1: A D2H register FIS is received and the I bit is 1." range="0" value="0x0" property="WC"/>
				<Register offset="0x10"/>
				<Register offset="0x90"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_IE" description="a port interrupt mask register." value="0x00000000" startoffset="0x014+n*0x80">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RO"/>
				<Member name="pxie_tfee" description="TFD error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="30" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="29" value="0x0" property="RO"/>
				<Member name="pxie_hbde" description="Internal bus error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="28" value="0x0" property="RW"/>
				<Member name="pxie_ife" description="Fatal error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="27" value="0x0" property="RW"/>
				<Member name="pxie_infe" description="Non-fatal error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="26" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="25" value="0x0" property="RO"/>
				<Member name="pxie_ofe" description="Data transfer overflow interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="24" value="0x0" property="RW"/>
				<Member name="pxie_ipme" description="PM port error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="23" value="0x0" property="RW"/>
				<Member name="pxie_prce" description="PHY state change interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="22" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="21:7" value="0x0000" property="RO"/>
				<Member name="pxie_pce" description="Port connection change interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="pxie_dpe" description="Linked list transfer completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="pxie_ufe" description="Unknown FIS interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="pxie_sdbe" description="Set device bits FIS interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="pxie_dse" description="DMA setup FIS interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="pxie_pse" description="PIO setup FIS interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="pxie_drhe" description="D2H register FIS interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x14"/>
				<Register offset="0x94"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_CMD" description="a port command and status register." value="0x00600000" startoffset="0x018+n*0x80">
				<Member name="cmd_icc" description="Port communications control signal&lt;br&gt;0x0: no operation. It indicates that the next port state request is allowed.&lt;br&gt;0x1: request for enabling the port to enter the active state&lt;br&gt;0x2: request for enabling the port to enter the partial state&lt;br&gt;0x6: request for enabling the port to enter in the slumber state&lt;br&gt;Other values: reserved&lt;br&gt;When software writes any of the preceding values rather than the reserved values, the controller clears the cmd_icc bit after performing related operations. When software requests the current state of the port, the controller clears the cmd_icc bit directly. If software requests the port state change from a low-power state to another lower-power state, for example, from the partial state to the slumber state, it needs to request the state change from the partial state to the active state, and then to the slumber state." range="31:28" value="0x0" property="RW"/>
				<Member name="cmd_asp" description="Slumber or partial state select for power management&lt;br&gt;0: If ALPes is set to 1, the HBA enters the partial state.&lt;br&gt;1: If ALPes is set to 1, the HBA enters the slumber state." range="27" value="0x0" property="RW"/>
				<Member name="cmd_alpe" description="Automatic power management enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If SATA_PORT_CI and SATA_PORT_SACT are cleared, the controller enters the power-management state automatically. To be specific, if cmd_asp is 1, the controller enters the slumber state; if cmd_asp is 0, the controller enters the partial state." range="26" value="0x0" property="RW"/>
				<Member name="cmd_dlae" description="LED drive enable in ATAPI mode&lt;br&gt;0: The LED pin can be driven when cmd_atapi is 0 and commands are being executed.&lt;br&gt;1: The LED pin can be driven when commands are being executed." range="25" value="0x0" property="RW"/>
				<Member name="cmd_atapi" description="ATAPI device indicator&lt;br&gt;0: The current device is not an ATAPI device.&lt;br&gt;1: The current device is an ATAPI device." range="24" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="23" value="0x0" property="RO"/>
				<Member name="fbscp" description="Whether the port supports FIS-based switching. When SATA_GHC_CAP1[spm] and SATA_GHC_CAP1[FBSS] are set to 1, this bit must be set to 1.&lt;br&gt;0: not supported&lt;br&gt;1: supported" range="22" value="0x1" property="RO"/>
				<Member name="cmd_esp" description="Fixed at 1, indicating that the eSATA device is supported" range="21" value="0x1" property="RO"/>
				<Member name="reserved" description="Reserved" range="20:18" value="0x0" property="RO"/>
				<Member name="cmd_pma" description="PM detection indicator&lt;br&gt;0: No PM connects to the port.&lt;br&gt;1: A PM connects to the port." range="17" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="16" value="0x0" property="RO"/>
				<Member name="cmd_cr" description="Command list processing indicator.&lt;br&gt;0: No command is being executed.&lt;br&gt;1: A command is being executed." range="15" value="0x0" property="RO"/>
				<Member name="cmd_fr" description="FIS RX processing indication&lt;br&gt;0: No FIS can be received.&lt;br&gt;1: FISs can be received." range="14" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="13" value="0x0" property="RO"/>
				<Member name="cmd_ccs" description="Slot number of the current command&lt;br&gt;This field is valid when cmd_st is 1 and is cleared when cmd_st is 0." range="12:8" value="0x00" property="RO"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RO"/>
				<Member name="cmd_fre" description="FIS RX enable control&lt;br&gt;0: The received FISs cannot be written to the system memory.&lt;br&gt;1: FISs can be received and written to the system memory.&lt;br&gt;Software needs to set the RX FIS base address register SATA_PORT_FB before enabling this bit to receive FISs. When cmd_st is 1, this bit must be set to 1." range="4" value="0x0" property="RW"/>
				<Member name="cmd_clo" description="BSY/DQR clear control. Software can forcibly clear the BSY and DRQ bits by configuring the cmd_clo bit and transmit commands to the device.&lt;br&gt;0: no effect&lt;br&gt;1: The BSY and DRQ bits in SATA_PORT_TFD[tfd_sts] are cleared. After the BSY and DRQ bits are 0, the cmd_clo bit is automatically cleared.&lt;br&gt;The cmd_clo bit can be set to 1 only before the value of cmd_st is changed from 0 to 1. Software must write 1 to cmd_st after the cmd_clo bit is cleared." range="3" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="2" value="0x0" property="RO"/>
				<Member name="cmd_sud" description="Spin-up device control&lt;br&gt;0: When SATA_PORT_SCTL[det] is 0, the controller enters the listen mode.&lt;br&gt;1: After the system is powered on or the HBA is reset, the controller is enabled to transmit a COMRESET sequence to initialize the hard disk." range="1" value="0x0" property="RW"/>
				<Member name="cmd_st" description="Command list processing enable&lt;br&gt;0: The controller becomes idle.&lt;br&gt;1: The controller processes the commands for all slots that are identified as valid by SATA_PORT_CI from slot 0.&lt;br&gt;Note: The cmd_st bit can be set to 1 only after cmd_fre is 1." range="0" value="0x0" property="RW"/>
				<Register offset="0x18"/>
				<Register offset="0x98"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_TFD" description="a port task file register." value="0x0000007F" startoffset="0x20+n*0x80">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="RO"/>
				<Member name="tfd_err" description="Task file error register value&lt;br&gt;The controller updates this field after receiving a D2H register FIS, a PIO setup FIS, or an SDB FIS." range="15:8" value="0x00" property="RO"/>
				<Member name="tfd_sts" description="Task file status&lt;br&gt;bit[7]: BSY bit. The device is busy.&lt;br&gt;bit[6:4]: The meaning of these bits varies according to commands.&lt;br&gt;bit[3]: DRQ bit. There is data to be transferred in the device.&lt;br&gt;bit[2:1]: The meaning of these bits varies according to commands.&lt;br&gt;bit[0]: ERR bit. An error occurs during the data transfer.&lt;br&gt;The controller updates this field after receiving a D2H register FIS, a PIO setup FIS, or an SDB FIS." range="7:0" value="0x7F" property="RO"/>
				<Register offset="0x20"/>
				<Register offset="0xa0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SIG" description="a port signature register." value="0xFFFFFFFF" startoffset="0x24+n*0x80">
				<Member name="signature" description="LBA address and sector addressing. The allocated addresses are as follows:&lt;br&gt;bit[31:24]: LBA upper-bit address&lt;br&gt;bit[23:16]: LBA middle-bit address&lt;br&gt;bit[15:8]: LBA lower-bit address&lt;br&gt;bit[7:0]: number of sectors&lt;br&gt;The controller updates this register when receiving the first D2H register FIS after the hard disk is reset." range="31:0" value="0xFFFFFFFF" property="RO"/>
				<Register offset="0x24"/>
				<Register offset="0xa4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SSTS" description="a port status register." value="0x00000000" startoffset="0x028+n*0x80">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="pxssts_ipm" description="Current port status&lt;br&gt;0x0: There is no device or no communication is set up.&lt;br&gt;0x1: active&lt;br&gt;0x2: partial&lt;br&gt;0x6: slumber&lt;br&gt;Other values: reserved" range="11:8" value="0x0" property="RO"/>
				<Member name="pxssts_spd" description="Port negotiation speed status&lt;br&gt;0x0: There is no device or no communication is set up.&lt;br&gt;0x1: Rate 1 is selected during negotiation for communication.&lt;br&gt;0x2: Rate 2 is selected during negotiation for communication.&lt;br&gt;0x3: Rate 3 is selected during negotiation for communication.&lt;br&gt;Other values: reserved" range="7:4" value="0x0" property="RO"/>
				<Member name="pxssts_det" description="Device detection and PHY status&lt;br&gt;0x0: No device is detected and no PHY communication is set up.&lt;br&gt;0x1: A device is detected but no PHY communication is set up.&lt;br&gt;0x3: A device is detected and the PHY communication is set up.&lt;br&gt;0x4: The PHY is offline or in the built in self test (BIST) state.&lt;br&gt;Other values: reserved" range="3:0" value="0x0" property="RO"/>
				<Register offset="0x28"/>
				<Register offset="0xa8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SCTL" description="a port control register." value="0x00000000" startoffset="0x02C+n*0x80">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="pxsctl_ipm" description="Port power management status control&lt;br&gt;0x0: There is no special requirement.&lt;br&gt;0x1: The port is not allowed to enter the partial state.&lt;br&gt;0x2: The port is not allowed to enter the slumber state.&lt;br&gt;0x3: The port is not allowed to enter the partial or slumber state.&lt;br&gt;Other values: reserved" range="11:8" value="0x0" property="RW"/>
				<Member name="pxsctl_spd" description="Port communications speed control&lt;br&gt;0x0: There is no special requirement.&lt;br&gt;0x1: The communication rate is limited to rate 1.&lt;br&gt;0x2: The communication rate is limited to rate 2.&lt;br&gt;0x3: The communication rate is limited to rate 3.&lt;br&gt;Other values: reserved" range="7:4" value="0x0" property="RW"/>
				<Member name="pxsctl_det" description="Device detection and port initialization control&lt;br&gt;0x0: There is no device detection or initialization request.&lt;br&gt;0x1: The port is requested to reset the initialization sequence COMRESET.&lt;br&gt;0x4: The port is forced to enter the offline state.&lt;br&gt;Other values: reserved&lt;br&gt;When pxsctl_det is set to 1, the controller transmits the COMRESET sequence to the device. In this case, software must retain the value of pxsctl_det for at least 1 ms, ensuring that the device receives the COMRESET sequence." range="3:0" value="0x0" property="RW"/>
				<Register offset="0x2c"/>
				<Register offset="0xac"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SERR" description="an error diagnosis status register." value="0x00000000" startoffset="0x30+n*0x80">
				<Member name="reserved" description="Reserved" range="31:27" value="0x00" property="RO"/>
				<Member name="diag_x" description="Device detection status&lt;br&gt;0: No COMINIT signal transmitted from the device is detected.&lt;br&gt;1: A COMINIT signal transmitted from the device is detected." range="26" value="0x0" property="WC"/>
				<Member name="diag_f" description="Detection status of the unknown FIS&lt;br&gt;0: No unknown FIS is received.&lt;br&gt;1: An unknown FIS is received and the cyclic redundancy check (CRC) is correct." range="25" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved" range="24" value="0x0" property="RO"/>
				<Member name="diag_s" description="Link layer error status&lt;br&gt;0: No state transition error occurs at the link layer.&lt;br&gt;1: A state transition error occurs at the link layer." range="23" value="0x0" property="WC"/>
				<Member name="diag_h" description="Handshake error status&lt;br&gt;0: No R_ERR primitive transmitted from the device is received.&lt;br&gt;1: One or more R_ERR primitives transmitted from the device are received." range="22" value="0x0" property="WC"/>
				<Member name="diag_c" description="CRC error status&lt;br&gt;0: No CRC error occurs during FIS reception.&lt;br&gt;1: A CRC error occurs during FIS reception." range="21" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved" range="20" value="0x0" property="RO"/>
				<Member name="diag_b" description="Decoding error status&lt;br&gt;0: No 8B/10B decoding error is detected.&lt;br&gt;1: An 8B/10B decoding error is detected." range="19" value="0x0" property="WC"/>
				<Member name="diag_w" description="COMWAKE status&lt;br&gt;0: No COMWAKE signal transmitted from the device is detected.&lt;br&gt;1: A COMWAKE signal transmitted from the device is detected." range="18" value="0x0" property="WC"/>
				<Member name="diag_i" description="PHY internal error status&lt;br&gt;0: No PHY internal error is detected.&lt;br&gt;1: A PHY internal error is detected." range="17" value="0x0" property="WC"/>
				<Member name="diag_n" description="PhyRdy signal change status&lt;br&gt;0: The PhyRdy signal is not changed.&lt;br&gt;1: The PhyRdy signal is changed.&lt;br&gt;This bit is set to 1 when the value of the PhyRdy signal is changed from 1 to 0 or from 0 to 1." range="16" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="RO"/>
				<Member name="err_p" description="SATA protocol non-compliance error status&lt;br&gt;0: The device behavior complies with the SATA protocol.&lt;br&gt;1: Certain device behavior does not comply with the SATA protocol." range="10" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved" range="9" value="0x0" property="RO"/>
				<Member name="err_t" description="Data integrity error status&lt;br&gt;0: No data integrity error is detected.&lt;br&gt;1: A data integrity error is detected." range="8" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved" range="7:0" value="0x00" property="RO"/>
				<Register offset="0x30"/>
				<Register offset="0xb0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SACT" description="an NCQ command identifier control register." value="0x00000000" startoffset="0x034+n*0x80">
				<Member name="port_sact" description="NCQ command identifier control&lt;br&gt;Each bit of this register corresponds to a tag ID and an NCQ command in the memory. To be specific, bit[31:0] correspond to the commands of slots 310 and tags 310 respectively. The following describes the meaning of each bit by taking bit 3 as an example:&lt;br&gt;0: The slot 3 command is a non-NCQ command.&lt;br&gt;1: The slot 3 command is an NCQ command. Before setting SATA_PORT_CI bit[3] to 1, software must set SATA_PORT_SACT bit[3] to 1. After the command data transfer, the device transmits an SDB FIS. Then the controller clears SATA_PORT_SACT bit[3] based on the SActive in the FIS.&lt;br&gt;Software can set SATA_PORT_SACT only when cmd_st is 1. When cmd_st is 0, all bits of SATA_PORT_SACT are cleared." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x34"/>
				<Register offset="0xb4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_CI" description="a command TX control register." value="0x00000000" startoffset="0x38+n*0x80">
				<Member name="port_ci" description="Control for the commands to be transmitted&lt;br&gt;Each bit of this register corresponds to a command in the memory. To be specific, bit[31:0] correspond to the commands of slots 310 respectively. The following describes the meaning of each bit by taking bit 3 as an example:&lt;br&gt;0: There is no command to be transmitted and executed in slot 3.&lt;br&gt;1: A slot 3 command is created in the memory. Then the controller can transmit this command. After running this command and receiving a corresponding FIS, the controller clears SATA_PORT_CI bit[3] and the BSY, DRQ, and ERR bits in SATA_PORT_TFD.&lt;br&gt;The bits in SATA_PORT_CI can be set to 1 only when cmd_st is 1, and all bits in SATA_PORT_CI are cleared when cmd_st is 0." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x38"/>
				<Register offset="0xb8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_SNTF" description="an async notification event indicator register." value="0x00000000" startoffset="0x3C+n*0x80">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="RO"/>
				<Member name="pxsntf_pmn" description="Async notification event status&lt;br&gt;If the controller receives an SDB FIS from the device on the PM port and the N bit in this FIS is 1, the controller sets the bit of this register corresponding to this port ID to 1.&lt;br&gt;The following describes the meaning of each bit by taking bit 3 as an example:&lt;br&gt;0: No async notification event occurs on the device whose PM port number is 3.&lt;br&gt;1: An async notification event occurs on the device whose PM port ID is 3." range="15:0" value="0x0000" property="WC"/>
				<Register offset="0x3c"/>
				<Register offset="0xbc"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_FBS" description="an FBS control register." value="0x0000F000" startoffset="0x40+n*0x80">
				<Member name="reserved" description="Reserved" range="31:20" value="0x000" property="RO"/>
				<Member name="fbs_dwe" description="A fatal error occurs on the device corresponding to the current PM port. This field is configured by hardware and is valid only when PxFBS.SDE is 1." range="19:16" value="0x0" property="RO"/>
				<Member name="fbs_ado" description="Maximum number of external devices mounted over the PM during the current FIS-based switching. This field is configured by hardware. The number of PM domains corresponding to the created command should be less than the value when a command is created for optimal performance." range="15:12" value="0xF" property="RO"/>
				<Member name="fbs_dev" description="ID of the PM port to which the next command is transmitted. This field is configured by software. Software cannot transmit commands to multiple PM ports. Therefore, when a CI is created, commands cannot be transmitted to multiple PM ports. The same PM port must be used for a CI." range="11:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RO"/>
				<Member name="fbs_sde" description="When this field is set to 1, a fatal error occurs, and hardware considers that software processes this error first. This field is cleared by setting PxCMD.ST to 0. When PxFBS.DEC is set to 1 or PxCMD.ST is set to 0, the fbs_sde bit needs to be cleared." range="2" value="0x0" property="RO"/>
				<Member name="fbs_dec" description="When software sets this bit to 1, the HBA needs to clear the error trigger conditions and clear the commands of the outstanding corresponding to the device including PxCI and PxSACT of the device. After hardware rectifies the error, the hardware must set this bit to 0. Writing 0 to this bit by using software has no effect. Software can set this bit to 1 only when PxFBS.EN and PxFBS.SDE are 1." range="1" value="0x0" property="RW"/>
				<Member name="fbs_en" description="When this bit is set to 1, a PM is connected, and the HBA needs to enable FIB-based switching to communicate with the PM. When this bit is cleared, FIS-based switching is unavailable. Software can modify this bit only when PxCMD.ST is 0." range="0" value="0x0" property="RW"/>
				<Register offset="0x40"/>
				<Register offset="0xc0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_FIFOTH" description="an RX FIFO threshold register." value="0x0F049F24" startoffset="0x044+n*0x80">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="RW"/>
				<Member name="sync_bug_en" description="The xrdy_sync_xrdy primitive sequence appears during the detection of the PM card. After that, no matter what primitives the PM transmits, the host returns only SYNC, and the host link layer state machine is suspended. The version can be rolled back to the earlier version when this bit is 0." range="27" value="0x1" property="RW"/>
				<Member name="overflow_bug_en" description="When overflow occurs, the DMAC layer state machine is suspended. Modifications are made in this version to resolve this issue. The version can be rolled back to the earlier version when this bit is 0." range="26" value="0x1" property="RW"/>
				<Member name="ncq_fbs_bug_en" description="When a port of the controller connects to the PM and the FBS is enabled, if multiple hard disks are mounted over the PM and the DMA command is executed, command timeout occurs. Modifications are made in this version to resolve this issue. The version can be rolled back to the earlier version when this bit is 0." range="25" value="0x1" property="RW"/>
				<Member name="cfg_contp_en" description="Whether to enable the contp logic (for resolving the EMI issue when the same primitive is transmitted in idle state)&lt;br&gt;1: enabled. The contp primitive is transmitted in idle state to reduce the EMI.&lt;br&gt;0: disabled. The contp primitive is not transmitted in idle state." range="24" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="23" value="0x0" property="RW"/>
				<Member name="cfg_px_cmd_st" description="px_cmd_st retain enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" value="0x0" property="RW"/>
				<Member name="sdb_bug_en_2" description="SDB bug enable signal 2&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" value="0x0" property="RW"/>
				<Member name="atapi_bug_en_2" description="ATAPI bug enable signal 2&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" value="0x0" property="RW"/>
				<Member name="atapi_bug_en" description="ATAPI bug enable signal&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" value="0x0" property="RW"/>
				<Member name="sdb_bug_en" description="SDB bug enable signal&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" value="0x1" property="RW"/>
				<Member name="mem_ctrl" description="Timing parameter for controlling the memory&lt;br&gt;bit[13:11]: EMAA in the corresponding memory&lt;br&gt;bit[14]: EMSA in the corresponding memory&lt;br&gt;bit[17:15]: EMAB in the corresponding memory" range="17:11" value="0x13" property="RW"/>
				<Member name="rflush_bug_en" description="TX FIFO flush bug enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x1" property="RW"/>
				<Member name="hold_seagate_bug_en" description="The test shows that some Seagate hard disks do not comply with the protocol. To be specific, CONTp is transmitted after primitives are transmitted once. This bug can be avoided by setting this bit to 1." range="9" value="0x1" property="RW"/>
				<Member name="dmac_rxfifo_th" description="Flow control threshold for the DMAC RX FIFO. During data reception, if the data amount in the DMAC FIFO is above the threshold, the controller starts to control the data flow." range="8:4" value="0x12" property="RW"/>
				<Member name="rxfifo_th_sel" description="Flow control FIFO select.&lt;br&gt;0: The flow control for the link RX FIFO is valid.&lt;br&gt;1: The flow control for the DMAC RX FIFO is valid." range="3" value="0x0" property="RW"/>
				<Member name="link_rxfifo_th" description="Flow control threshold for the link RX FIFO. During data reception, if the data amount in the DMAC FIFO is above the threshold, the controller starts to control the data flow." range="2:0" value="0x4" property="RW"/>
				<Register offset="0x44"/>
				<Register offset="0xc4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_PHYCTL1" description="PHY control register 1." value="0x002E5CB8" startoffset="0x048+n*0x80">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="RW"/>
				<Member name="px_tx_invert" description="Whether polarity reverse is allowed in the TX direction&lt;br&gt;0: not allowed&lt;br&gt;1: allowed" range="27" value="0x0" property="RW"/>
				<Member name="px_nearafelb" description="Loopback mode for the BIST test" range="26" value="0x0" property="RW"/>
				<Member name="px_bpr_reset" description="Reset in BIST mode" range="25" value="0x0" property="RW"/>
				<Member name="px_rx_eq" description="Equalization setting in the RX direction" range="24:22" value="0x0" property="RW"/>
				<Member name="px_tx_amplitude_gen3" description="Amplitude of the TX signal in Gen3 mode&lt;br&gt;The default value is 7'b1011100." range="21:15" value="0x5C" property="RW"/>
				<Member name="px_tx_amplitude_gen2" description="Amplitude of the TX signal in Gen2 mode&lt;br&gt;The default value is 7'b1011100." range="14:8" value="0x5C" property="RW"/>
				<Member name="nano_tx_eye_ctrl" description="NANO PHY TX end signal quality control&lt;br&gt;bit[6:4]: TX signal amplitude control signal tx_margin&lt;br&gt;bit[3:2]: TX signal preemphasis control signal tx_deemph&lt;br&gt;bit[1]: TX signal amplitude type control signal tx_swing&lt;br&gt;The default value is 7'b1011100." range="7:1" value="0x5C" property="RW"/>
				<Member name="px_rx_invert" description="Whether polarity reverse is allowed in the RX direction&lt;br&gt;0: not allowed&lt;br&gt;1: allowed" range="0" value="0x0" property="RW"/>
				<Register offset="0x48"/>
				<Register offset="0xc8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_PHYCTL2" description="PHY control register 2." value="0x00020555" startoffset="0x04C+n*0x80">
				<Member name="reserved" description="Reserved" range="31:19" value="0x0000" property="RO"/>
				<Member name="px_reset" description="Lane reset signal of the SerDes, async reset, active high" range="18" value="0x0" property="RW"/>
				<Member name="px_tx_preemph_gen3" description="TX preemphasis control in Gen3 mode&lt;br&gt;The default value is 6'b100000." range="17:12" value="0x20" property="RW"/>
				<Member name="px_tx_preemph_gen2" description="TX preemphasis control in Gen2 mode&lt;br&gt;The default value is 6'b10101." range="11:6" value="0x15" property="RW"/>
				<Member name="px_tx_preemph_gen1" description="TX preemphasis control in Gen1 mode&lt;br&gt;The default value is 6'b10101." range="5:0" value="0x15" property="RW"/>
				<Register offset="0x4c"/>
				<Register offset="0xcc"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_HBA" description="an HBA test status register." value="0x01000000" startoffset="0x050+n*0x80">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="RO"/>
				<Member name="p_curr_st" description="Current status of the HBA_PINIT_STATE state machine" range="27:24" value="0x1" property="RO"/>
				<Member name="reserved" description="Reserved" range="23:21" value="0x0" property="RO"/>
				<Member name="ndr_curr_st" description="Current status of the HBA_NDR_STATE state machine" range="20:16" value="0x00" property="RO"/>
				<Member name="cfis_curr_st" description="Current status of the HBA_CFIS_STATE state machine" range="15:12" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RO"/>
				<Member name="pio_curr_st" description="Current status of the HBA_PIO_STATE state machine" range="10:8" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="RO"/>
				<Member name="pm_curr_st" description="Current status of the HBA_PM_STATE state machine" range="6:4" value="0x0" property="RO"/>
				<Member name="err_curr_st" description="Current status of the HBA_ERR_STATE state machine" range="3:0" value="0x0" property="RO"/>
				<Register offset="0x50"/>
				<Register offset="0xd0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_LINK" description="a link test status register." value="0x00202020" startoffset="0x054+n*0x80">
				<Member name="reserved" description="Reserved" range="31:29" value="0x0" property="RO"/>
				<Member name="link_curr_st" description="Current status of the LINK_CTL_STATE state machine" range="28:24" value="0x00" property="RO"/>
				<Member name="reserved" description="Reserved" range="23" value="0x0" property="RO"/>
				<Member name="link_df_fifo_full" description="Full flag of the link frequency difference FIFO&lt;br&gt;0: not full&lt;br&gt;1: full" range="22" value="0x0" property="RO"/>
				<Member name="link_df_fifo_empty" description="Empty flag of the link frequency difference FIFO&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="21" value="0x1" property="RO"/>
				<Member name="link_df_fifo_count" description="Data amount in the link frequency difference FIFO" range="20:16" value="0x00" property="RO"/>
				<Member name="reserved" description="Reserved" range="15" value="0x0" property="RO"/>
				<Member name="link_rx_fifo_full" description="Full flag of the link RX FIFO&lt;br&gt;0: not full&lt;br&gt;1: full" range="14" value="0x0" property="RO"/>
				<Member name="link_rx_fifo_empty" description="Empty flag of the link RX FIFO&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="13" value="0x1" property="RO"/>
				<Member name="link_rx_fifo_count" description="Data amount in the link RX FIFO" range="12:8" value="0x00" property="RO"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="RO"/>
				<Member name="link_tx_fifo_full" description="Full flag of the link TX FIFO&lt;br&gt;0: not full&lt;br&gt;1: full" range="6" value="0x0" property="RO"/>
				<Member name="link_tx_fifo_empty" description="Empty flag of the link TX FIFO&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="5" value="0x1" property="RO"/>
				<Member name="link_tx_fifo_count" description="Data amount in the link TX FIFO" range="4:0" value="0x00" property="RO"/>
				<Register offset="0x54"/>
				<Register offset="0xd4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA1" description="DMAC test status register 1." value="0x00000000" startoffset="0x058+n*0x80">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="RO"/>
				<Member name="txdmac_cur_state" description="Current status of the SATA_TX_DMAC state machine" range="27:24" value="0x0" property="RO"/>
				<Member name="txdmac_prd_i" description="I bit in the entry of the PRD linked list of SATA_TX_DAMC" range="23" value="0x0" property="RO"/>
				<Member name="tx_entry_dbc_cnt" description="Down counter in SATA_TX_DMAC. It indicates the number of data bytes in the current entry." range="22:0" value="0x000000" property="RO"/>
				<Register offset="0x58"/>
				<Register offset="0xd8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA2" description="DMAC test status register 2." value="0x00200000" startoffset="0x05C+n*0x80">
				<Member name="reserved" description="Reserved" range="31:24" value="0x00" property="RO"/>
				<Member name="tx_data_fis_cnt" description="Down counter in SATA_TX_DMAC. It indicates the number of data FIS bytes during the operation of PIO, legacy DMA, or first party DMA. For the PIO operation, the initial value is the value of transcount in the PIO setup FIS; for the legacy DMA or first party DMA operation, the initial value is 16'h2000 (2048 DWORDs)." range="23:8" value="0x2000" property="RO"/>
				<Member name="tx_cmdh_prdtl" description="Down counter in SATA_TX_DMAC. The parameter in the command header indicates the number of entries in the PRDT." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x5c"/>
				<Register offset="0xdc"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA3" description="DMAC test status register 3." value="0x00000000" startoffset="0x060+n*0x80">
				<Member name="tx_fpdma_tran_cnt" description="Down counter in SATA_TX_DMAC. It indicates the number of data FIS bytes during the first party DMA operation. The initial value is the value of transcount in the DMA setup FIS." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x60"/>
				<Register offset="0xe0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA4" description="DMAC test status register 4." value="0x00000000" startoffset="0x064+n*0x80">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="RO"/>
				<Member name="rxdmac_cur_state" description="Current status of the SATA_RX_DMAC state machine" range="27:24" value="0x0" property="RO"/>
				<Member name="rxdmac_prd_i" description="I bit in the entry of the PRD linked list of SATA_RX_DAMC" range="23" value="0x0" property="RO"/>
				<Member name="rx_entry_dbc_cnt" description="Down counter in SATA_RX_DMAC. It indicates the number of data bytes in the current entry." range="22:0" value="0x000000" property="RO"/>
				<Register offset="0x64"/>
				<Register offset="0xe4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA5" description="DMAC test status register 5." value="0x00200000" startoffset="0x068+n*0x80">
				<Member name="reserved" description="Reserved" range="31:24" value="0x00" property="RO"/>
				<Member name="rx_data_fis_cnt" description="Down counter in SATA_RX_DMAC. It indicates the number of data FIS bytes during the operation of PIO, legacy DMA, or first party DMA. For the PIO operation, the initial value is the value of transcount in the PIO setup FIS; for the legacy DMA or first party DMA operation, the initial value is 0x2000 (2048 DWORDs)." range="23:8" value="0x2000" property="RO"/>
				<Member name="rx_cmdh_prdtl" description="Down counter in SATA_RX_DMAC. The parameter in the command header indicates the number of entries in the PRDT." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x68"/>
				<Register offset="0xe8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA6" description="DMAC test status register 6." value="0x00000000" startoffset="0x6C+n*0x80">
				<Member name="rx_fpdma_tran_cnt" description="Down counter in SATA_RX_DMAC. It indicates the number of data FIS bytes during the first party DMA operation. The initial value is the value of transcount in the DMA setup FIS." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x6c"/>
				<Register offset="0xec"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_DMA7" description="DMAC test status register 7." value="0x00050000" startoffset="0x070+n*0x80">
				<Member name="reserved" description="Reserved" range="31:22" value="0x000" property="RO"/>
				<Member name="pio_op" description="PIO operation indicator&lt;br&gt;0: The current command is not used for the PIO operation.&lt;br&gt;1: The current command is used for the PIO operation." range="21" value="0x0" property="RO"/>
				<Member name="fpdma_op" description="First party DMA operation indicator&lt;br&gt;0: The current command is not used for the first party DMA operation.&lt;br&gt;1: The current command is used for the first party DMA operation." range="20" value="0x0" property="RO"/>
				<Member name="dmac_rx_fifo_full" description="Full status of SATA_DMAC_RX_FIFO&lt;br&gt;0: not full&lt;br&gt;1: full" range="19" value="0x0" property="RO"/>
				<Member name="dmac_rx_fifo_empty" description="Empty status of SATA_DMAC_RX_FIFO&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="18" value="0x1" property="RO"/>
				<Member name="dmac_tx_fifo_full" description="Full status of SATA_DMAC_TX_FIFO&lt;br&gt;0: not full&lt;br&gt;1: full" range="17" value="0x0" property="RO"/>
				<Member name="dmac_tx_fifo_empty" description="Empty status of SATA_DMAC_TX_FIFO&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="16" value="0x1" property="RO"/>
				<Member name="dmac_rx_fifo_cnt" description="Number of data segments in SATA_DMAC_RX_FIFO (in DWORD)" range="15:8" value="0x00" property="RO"/>
				<Member name="dmac_tx_fifo_cnt" description="Number of data segments in SATA_DMAC_TX_FIFO (in DWORD)" range="7:0" value="0x00" property="RO"/>
				<Register offset="0x70"/>
				<Register offset="0xf0"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_PHYCTL" description="a PHY control register." value="0x0E200000" startoffset="0x074+n*0x80">
				<Member name="test_seq_sel" description="Test mode. Parameters are set to transmit various test sequence to test eye patterns.&lt;br&gt;001: The HFTP sequence is transmitted.&lt;br&gt;010: The MFTP sequence is transmitted.&lt;br&gt;100: The LFTP sequence is transmitted.&lt;br&gt;011: The LBP sequence is transmitted." range="31:29" value="0x0" property="RW"/>
				<Member name="phy_disable" description="PHY enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="28" value="0x0" property="RW"/>
				<Member name="phy_calibrated" description="Whether to calibrate the PHY&lt;br&gt;0: not calibrated&lt;br&gt;1: calibrated" range="27" value="0x1" property="RW"/>
				<Member name="spd_change_ack" description="Whether the rate can be switched&lt;br&gt;0: no&lt;br&gt;1: yes" range="26" value="0x1" property="RW"/>
				<Member name="dp_rdy" description="Whether the PHY is ready to transmit data&lt;br&gt;0: no&lt;br&gt;1: yes" range="25" value="0x1" property="RW"/>
				<Member name="bist_tx_fspd" description="Whether the clock frequency is forcibly transmitted in BIST mode&lt;br&gt;0: no&lt;br&gt;1: yes" range="24" value="0x0" property="RW"/>
				<Member name="neg_mode_b" description="Negotiation mode B select&lt;br&gt;0: not supported&lt;br&gt;1: supported" range="23" value="0x0" property="RW"/>
				<Member name="gen2_en" description="3 Gbit/s mode for the TX control signal&lt;br&gt;00: 1.5 Gbit/s mode&lt;br&gt;01: 3 Gbit/s mode&lt;br&gt;10: 6 Gbit/s mode&lt;br&gt;11: reserved" range="22:21" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="20:02" value="0x00000" property="RW"/>
				<Member name="port_phy_ctrl[1]" description="This bit is valid only when the bit rate mode is controlled by software (port_phy_ctrl[0] is 1).&lt;br&gt;1: 1.5 Gbit/s mode&lt;br&gt;0: 3 Gbit/s mode" range="1" value="0x0" property="RW"/>
				<Member name="port_phy_ctrl[0]" description="Speed control mode&lt;br&gt;0: hardware automatic negotiation&lt;br&gt;1: software control" range="0" value="0x0" property="RW"/>
				<Register offset="0x74"/>
				<Register offset="0xf4"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_PHYSTS" description="a PHY test status register." value="0x00000002" startoffset="0x078+n*0x80">
				<Member name="reserved" description="Reserved" range="31:21" value="0x000" property="RO"/>
				<Member name="current_state" description="Current status of the state machine at the PHY layer" range="20:17" value="0x0" property="RO"/>
				<Member name="spd_change" description="Rate change request" range="16" value="0x0" property="RO"/>
				<Member name="link_rdy" description="Sufficient D10.2 is transmitted when this bit is 1." range="15" value="0x0" property="RO"/>
				<Member name="init_compl" description="Non-align primitive is received and initialization is complete when this bit is 1." range="14" value="0x0" property="RO"/>
				<Member name="pwr_state" description="Whether the controller is in low-power (slumber or partial) status&lt;br&gt;1: yes&lt;br&gt;0: no" range="13" value="0x0" property="RO"/>
				<Member name="rx_pll_pwron" description="PHY RX PLL power-on indicator, valid only for the Synopsys PHY" range="12" value="0x0" property="RO"/>
				<Member name="rx_en" description="RX enable indicator, valid only for the Synopsys PHY&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" value="0x0" property="RO"/>
				<Member name="tx_en" description="Required status of the PHY TX&lt;br&gt;000: idle&lt;br&gt;001: low-power slumber&lt;br&gt;010: low-power partial&lt;br&gt;011: normal mode&lt;br&gt;Other values: reserved" range="10:8" value="0x0" property="RO"/>
				<Member name="mpll_pwron" description="MPLL power-on indicator, valid only for the Synopsys PHY" range="7" value="0x0" property="RO"/>
				<Member name="phy_comwake" description="The PHY detects COMWAKE PHY when this bit is 1." range="6" value="0x0" property="RO"/>
				<Member name="phy_cominit" description="The PHY detects COMINIT when this bit is 1." range="5" value="0x0" property="RO"/>
				<Member name="half_rate" description="Rate mode of the PHY&lt;br&gt;0: 1.5 Gbit/s mode&lt;br&gt;1: 3 Gbit/s mode&lt;br&gt;2: 6 Gbit/s mode" range="4:3" value="0x0" property="RO"/>
				<Member name="phyrdy" description="The OOB phase and the rate negotiation are complete at the link layer, and the data can be transmitted normally when this bit is 1." range="2" value="0x0" property="RO"/>
				<Member name="los" description="Status of the RX differential line&lt;br&gt;0: Data is received on the RX differential line, which is in normal operating status.&lt;br&gt;1: The RX differential line is in static idle status." range="1" value="0x1" property="RO"/>
				<Member name="op_done" description="The PHY PLL is powered on when this bit is 1. This bit is valid only for the Synopsys PHY." range="0" value="0x0" property="RO"/>
				<Register offset="0x78"/>
				<Register offset="0xf8"/>
			</RegisterGroup>
			<RegisterGroup name="SATA_PORT_CTRL" description="a PHY test status register." value="0x00000000" startoffset="0x07C+n*0x80">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RO"/>
				<Member name="px_clkmux_en" description="Whether to enable the gating of the PHY output clock when the rate of the NANO PHY is being switched. This field is used to protect the logic accuracy from being affected by the glitches of the clock during the switching.&lt;br&gt;1: disabled&lt;br&gt;0: enabled" range="11" value="0x0" property="RW"/>
				<Member name="px_comreset_en" description="Whether to transmit comreset OOB immediately after the status of the state machine at the PHY layer changes from PHY_wait to PHY_comreset, or to transmit comreset OOB after the PHY clock becomes stable. The NANO PHY clock switching is slow, and comreset OOB needs to be transmitted a period after the clock switching; otherwise, the transmitted comreset OOB may be incorrect.&lt;br&gt;1: Transmit comreset OOB immediately.&lt;br&gt;0: Transmit comreset OOB after the PHY clock becomes stable." range="10" value="0x0" property="RW"/>
				<Member name="px_wr_otd_ctrl" description="Maximum outstanding capability during the write operation performed by the AXI master of each port&lt;br&gt;1111: outstanding of 16&lt;br&gt;0111: outstanding of 8&lt;br&gt;0011: outstanding of 4&lt;br&gt;0001: outstanding of 2&lt;br&gt;0000: outstanding of 1&lt;br&gt;Other values: reserved" range="9:6" value="0x0" property="RW"/>
				<Member name="px_rd_otd_ctrl" description="Maximum outstanding capability during the read operation performed by the AXI master of each port&lt;br&gt;1111: outstanding of 16&lt;br&gt;0111: outstanding of 8&lt;br&gt;0011: outstanding of 4&lt;br&gt;0001: outstanding of 2&lt;br&gt;0000: outstanding of 1&lt;br&gt;Other values: reserved" range="5:2" value="0x0" property="RW"/>
				<Member name="px_wr_otd_en" description="Whether to control the maximum outstanding capability during the write operation performed by the AXI master of each port&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="px_rd_otd_en" description="Whether to control the maximum outstanding capability during the read operation performed by the AXI master of each port&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x7c"/>
				<Register offset="0xfc"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SCI" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8B18000"/>
			<RegisterGroup name="SCI_DATA" description="an SCI data register. It is used to transmit or receive characters and serves as the data interface between the SCI and software.The software can write to this register only after SCI_CR1[mode] is set to 1. If SCI_CR1[mode] is set to 0, writing to this register has no effect." value="0x0000" startoffset="0x0000">
				<Member name="reserved" description="Reserved" range="15:9" property="-"/>
				<Member name="parity" description="Parity check error flag&lt;br&gt;This bit is transmitted with data during data transmission. During data reception, software checks whether parity check is correct based on the value of this bit.&lt;br&gt;0: correct&lt;br&gt;1: incorrect" range="8" property="RO"/>
				<Member name="scidata" description="8-bit data to be read or written" range="7:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CR0" description="SCI control register 0. It is used to control the information such as clock enable, parity check, transfer handshake, and transfer bit definition.&lt;B&gt;CAUTION&lt;/B&gt;SCI_CR0[paritybit] determines whether to enable the parity check function during data transmission or reception. When this bit is set to 0, the received or transmitted frame does not contain the parity bit. According to the T0 or T1 protocol, this bit must be set to 1.&lt;ul&gt;&lt;li&gt;SCI_CR0[clkdis] and SCI_CR0[clkval] determine whether to enable the smart card clock and configure the state of the clock pin after the clock is disabled.&lt;/li&gt;&lt;li&gt;SCI_CR0[rxnak] and SCI_CR0[txnak] determine whether to enable the handshake mechanisms between the SCI and the smart card. A handshake is implemented when the RX end pulls down the data line (I/O) to request the TX end to retransmit characters after detecting a parity check error in the data sent from the TX end. The handshake mechanisms for data transmission and reception are separately enabled. The maximum retry count during data transmission or reception is defined by SCI_RETRY. During ATR reception, character retransmission is not allowed; therefore, the handshake mechanism must be disabled by setting the corresponding TX or RX control bit to 0. SCI_CR0[rxparity] and SCI_CR0[txparity] control the parity check mode during data reception and transmission respectively.According to the direct convention, the low level of the data line (I/O) indicates logic 0 and the LSB of data is after the start bit of a frame. If SCI_CR0 bit[1:0] are set to 0b00, the direct convention is selected.According to the inverse convention, the low level of the data line (I/O) indicates logic 1 and the MSB of data is after the start bit of a frame. If SCI_CR0 bit[1:0] are set to 0b11, the inverse convention is selected.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;The character bit sequence and inversion of the data and parity bits can be separately configured. These features enable the SCI to support non-standard protocols (non-direct convention or non-inverse convention).&lt;/li&gt;&lt;li&gt;Before the start TS character of the ATR is received, SCI_CR0 bit[1:0] must be set to 0b00.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0004">
				<Member name="reserved" description="Reserved" range="15:11" property="-"/>
				<Member name="detect_inv" description="Valid level for the detected input signal&lt;br&gt;0: active high&lt;br&gt;1: active low" range="10" property="RW"/>
				<Member name="vccen_inv" description="Valid level for the vccen output signal&lt;br&gt;0: active high&lt;br&gt;1: active low" range="9" property="RW"/>
				<Member name="paritybit" description="Parity bit transfer enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="clkval" description="Status of the smart card clock when the clock stops&lt;br&gt;0: The smart card clock retains low level.&lt;br&gt;1: The smart card clock retains high level." range="7" property="RW"/>
				<Member name="clkdis" description="Clock start/stop control&lt;br&gt;0: The clock starts.&lt;br&gt;1: The clock stops." range="6" property="RW"/>
				<Member name="rxnak" description="Behavior control in RX mode&lt;br&gt;0: The SCI does not pull down the I/O line when detecting a parity error.&lt;br&gt;1: The SCI pulls down the I/O line when detecting a parity error." range="5" property="RW"/>
				<Member name="rxparity" description="Parity check mode control in RX mode&lt;br&gt;0: even parity check&lt;br&gt;1: odd parity check" range="4" property="RW"/>
				<Member name="txnak" description="Behavior control in TX mode&lt;br&gt;0: The SCI does not detect whether the receiver pulls down the I/O line.&lt;br&gt;1: The SCI detects whether the receiver pulls down the I/O line." range="3" property="RW"/>
				<Member name="txparity" description="Parity check mode control in TX mode&lt;br&gt;0: even parity check&lt;br&gt;1: odd parity check" range="2" property="RW"/>
				<Member name="order" description="Character bit sequence&lt;br&gt;0: The LSB is transmitted or received after the start bit.&lt;br&gt;1: The MSB is transmitted or received after the start bit." range="1" property="RW"/>
				<Member name="sense" description="Whether to detect the data and parity bits on the I/O line after inversion&lt;br&gt;0: The SCI directly detects data and parity bits on the I/O line.&lt;br&gt;1: The SCI detects data and parity bits on the I/O line after inversion." range="0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CR1" description="SCI control register 1. It is used to control the transfer mode, TX/RX mode, block timeout, and ATR timeout of synchronous and asynchronous cards." value="0x0000" startoffset="0x0008">
				<Member name="reserved" description="Reserved" range="15:7" property="-"/>
				<Member name="synccard" description="Operation mode of the smart card&lt;br&gt;0: async mode&lt;br&gt;1: sync mode" range="6" property="RW"/>
				<Member name="exdbnce" description="Debounce wait counter select after the card is inserted and stable. For details, see the description of SCI_STABLE.&lt;br&gt;0: The entire internal debounce counter is used.&lt;br&gt;1: The non-programmable part of the internal counter is bypassed." range="5" property="RW"/>
				<Member name="bgten" description="Block guard counter enable for the block guard mechanism&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="clkz1" description="SCI_CLK pin output configuration&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output" range="3" property="RW"/>
				<Member name="mode" description="TX/RX mode&lt;br&gt;0: RX mode&lt;br&gt;1: TX mode" range="2" property="RW"/>
				<Member name="blken" description="Block timeout count mechanism enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="atrden" description="ATR timeout count mechanism enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CR2" description="SCI control register 2. After a value is written to a specific bit of SCI_CR2, the SCI activates, releases, or soft-resets the smart card. When the SCI is releasing the smart card, write operations on this register are ignored. In other cases, writing 1 to SCI_CR2[finish] enables the SCI to immediately send a card release timing.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;The software writes to SCI_CR2 only in appropriate card operation phases. An inappropriate write may result in an unexpected result.&lt;/li&gt;&lt;li&gt;The smart card can be soft-reset by software only after the card is activated.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x000C">
				<Member name="reserved" description="Reserved" range="15:3" property="-"/>
				<Member name="wreset" description="Soft reset on the smart card&lt;br&gt;0: invalid&lt;br&gt;1: soft-reset&lt;br&gt;Note: This bit can be written only after the activation timing is transmitted. Otherwise, writing to this bit has no effect." range="2" property="WO"/>
				<Member name="finish" description="Release operation on the smart card&lt;br&gt;0: invalid&lt;br&gt;1: released&lt;br&gt;Note: This bit can be written only after the card reader detects a smart card. Otherwise, writing to this bit has no effect." range="1" property="WO"/>
				<Member name="startup" description="Activation operation on the smart card&lt;br&gt;0: invalid&lt;br&gt;1: activated&lt;br&gt;Note: This bit can be written only after the card reader detects a smart card. Otherwise, writing to this bit has no effect." range="0" property="WO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CLKICC" description="a smart card clock frequency register. It defines the clock divider of the external smart card. The frequency of the smart card clock is calculated as follows: FSCI_CLK = FREFCLK/[2 x (clkicc + 1)]. FSCI_CLK indicates the clock frequency, FREFCLK indicates the frequency of the reference clock, and clkicc is the value configured in SCI_CLKICC[clkicc]." value="0x0000" startoffset="0x0010">
				<Member name="reserved" description="Reserved" range="15:8" property="-"/>
				<Member name="clkicc" description="Divider of the smart card clock (obtained by dividing the reference clock frequency). Its value range is 0?255." range="7:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_VALUE" description="an SCI_BAUD cycle count register in an ETU. Its value range is 5?255 and is used to calculate the ETU as follows: ETU = (1 + baud) x value/FREFCLK. FREFCLK is the frequency of the reference clock, baud is the value configured in SCI_BAUD[baud], and value is the value configured in SCI_VALUE[value]." value="0x0000" startoffset="0x0014">
				<Member name="reserved" description="Reserved" range="15:8" property="-"/>
				<Member name="value" description="Number of SCI_BAUD cycles in an ETU" range="7:0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BAUD" description="a baud rate clock divider register. It is used to calculate the ETU and its value range is 0x1?0xFFFF. For details about how to calculate the ETU, see the description of SCI_VALUE." value="0x0000" startoffset="0x0018">
				<Member name="baud" description="Clock divider of the baud rate" range="15:0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_TIDE" description="a TX/RX FIFO overflow threshold register.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;The characters in the TX FIFO are removed only after data is successfully transmitted." value="0x0000" startoffset="0x001C">
				<Member name="reserved" description="Reserved" range="15:12" property="-"/>
				<Member name="rxtide" description="Value for triggering the SCI RX TIDEINTR interrupt&lt;br&gt;When the number of characters in the RX FIFO is greater than or equal to SCI_TIDE[rxtide], the RX FIFO overflow interrupt is triggered." range="11:6" property="RW"/>
				<Member name="txtide" description="Value for triggering the SCI TXTIDEINTR interrupt&lt;br&gt;When the number of characters in the TX FIFO is less than or equal to SCI_TIDE[txtide], the TX FIFO overflow interrupt is triggered." range="5:0" property="RW"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_STABLE" description="a smart card insertion stable time register. After the SCI detects that the SCI_DETECT signal is valid, the signal must retain valid for the period (in second) specified by TSTABLE that corresponds to the value defined in the SCI_STABLE register. After the period specified by TSTABLE has elapsed, an interrupt is triggered, indicating that the smart card has been properly inserted. The value of TSTABLE varies according to counter:&lt;ul&gt;&lt;li&gt;When the entire internal debounce counter is selected (that is, SCI_CR1[exdbnce] is set to 0), TSTABLE is calculated as follows: TSTABLE = (1 + Stable) x 65535 x TREFCLK. TREFCLK indicates the SCI reference clock cycle (1/48 MHz), and stable is the value configured in SCI_STABLE[stable].&lt;/li&gt;&lt;li&gt;When the non-programmable part of the internal debounce counter is bypassed (that is, SCI_CR1[exdbnce] is set to 1), TSTABLE is calculated as follows: TSTABLE = Stable x TREFCLK.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0024">
				<Member name="reserved" description="Reserved" range="15:10" property="-"/>
				<Member name="stable" description="Duration during which the card detection signal is held high" range="9:0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ATIME" description="a smart card activation time register.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;SCI_ATIME[atime] must be at least 40,000 smart card clock (SCI_CLK) cycles to ensure card reset. SCI_ATIME[atime] must also ensure power stability for the smart card." value="0x0000" startoffset="0x0028">
				<Member name="atime" description="Duration (SCI_CLK cycle count) of each of the three phases involved in the card activation timing" range="15:0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_DTIME" description="a smart card release time register." value="0x0000" startoffset="0x002C">
				<Member name="dtime" description="Duration (SCI reference clock cycle) of each of the three phases involved in the card release timing" range="15:0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ATRSTIME" description="an ATR RX start time threshold register. Based on the smart card clock, the register defines the time threshold from finishing smart card reset to starting to receive the first ATR character. If waiting for the ATR RX start signal times out, an interrupt is triggered and SCI_RIS[atrstoutim] is set to 1.SCI_ATRSTIME[atrstime] must be set to 40,000 SCI_CLK cycles by software." value="0x0000" startoffset="0x0030">
				<Member name="atrstime" description="Timeout threshold (SCI_CLK cycle) for starting ATR reception" range="15:0" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ATRDTIME" description="an ATR RX time threshold register. If the duration from receiving the first ATR character to receiving the last one exceeds the duration (in ETU) defined in this register, an interrupt is triggered and SCI_RIS[atrdtoutris] is set to 1.&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;Before using this register, set SCI_CR1[atrden] to 1 to enable the timeout count mechanism.&lt;/li&gt;&lt;li&gt;According to the protocol, it is recommended that this register be set to 19,200 ETUs (0x4B00).&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0034">
				<Member name="atrdtime" description="ATR RX timeout threshold (in ETU), counting from the start bit of the first ATR character" range="15:0" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_STOPTIME" description="a clock stop time register. When the smart card clock stops, it becomes invalid after the time defined in SCI_STOPTIME (SCI_CLK cycles) has elapsed. Then an interrupt is triggered, and SCI_RIS[clkstpris] is set to 1.According to the protocol, the minimum clock stop time is 1860 SCI_CLK cycles, that is, when SCI_STOPTIME[stoptime] is set to 0x744." value="0x0000" startoffset="0x0038">
				<Member name="reserved" description="Reserved" range="15:12" property="-"/>
				<Member name="stoptime" description="Time (SCI_CLK cycles) for stopping the smart card clock" range="11:0" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_STARTTIME" description="a smart card clock recovery time register. If clock recovery is enabled, data can be transferred between the smart card and the SCI after the time (SCI_CLK cycles) defined in SCI_STARTTIME has elapsed. Then, an interrupt is triggered, and SCI_RIS[clkactris] is set to 1.According to the protocol, the minimum clock recovery time is 700 SCI_CLK cycles, that is, when SCI_STARTTIME[starttimr] is set to 0x2BC." value="0x0000" startoffset="0x003C">
				<Member name="reserved" description="Reserved" range="15:12" property="-"/>
				<Member name="starttime" description="Duration (SCI_CLK cycles) from starting the card clock to activating data transfer between the SCI and the smart card" range="11:0" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RETRY" description="an RX/TX retry times register. It defines the allowed number of TX or RX retry times. The details are as follows:&lt;ul&gt;&lt;li&gt;If SCI_CR0[txnak] is enabled, the SCI checks whether the RX end identifies a parity error. SCI_RETRY[rxretry] defines the maximum number of retry times after a parity error occurs. If the maximum number of retry times is exceeded, an interrupt is triggered and SCI_RIS[txerrris] is set to 1.&lt;/li&gt;&lt;li&gt;If SCI_CR0[rxnak] is enabled, the SCI checks whether a parity error occurs in the received data. SCI_RETRY[txretry] defines the maximum number of retry times allowed after a parity error occurs. If the number is exceeded but the RX error still persists, SCI_DATA[parity] is set to 1.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0040">
				<Member name="reserved" description="Reserved" range="15:6" property="-"/>
				<Member name="rxretry" description="Maximum number of RX retry times after a parity error occurs during reception" range="5:3" property="RW"/>
				<Member name="txretry" description="Maximum number of TX retry times after a parity error occurs during transmission" range="2:0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CHTIMELS" description="a character RX interval timeout threshold lower 16-bit register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;The SCI_CHTIME register consists of the lower 16-bit SCI_CHTIMELS register and the upper 16-bit SCI_CHTIMEMS register. SCI_CHTIME does not immediately take effect after software writes to SCI_CHTIMEMS. It takes effect only after software writes to SCI_CHTIMELS. Therefore, you need to configure the upper 16 bits and then the lower 16 bits of SCI_CHTIME in sequence.&lt;/li&gt;&lt;li&gt;SCI_CHTIMELS is a character RX interval timeout threshold lower 16-bit register.&lt;/li&gt;&lt;li&gt;SCI_CHTIME defines the maximum time interval (in ETU) between the start edges of two consecutive characters received from the smart card. If the character RX interval times out, an interrupt is triggered and SCI_RIS[chtoutris] is set to 1.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0044">
				<Member name="chtimels" description="Lower 16 bits of the character RX interval timeout threshold register SCICHTIME" range="15:0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CHTIMEMS" description="a character RX interval timeout threshold upper 16-bit register." value="0x0000" startoffset="0x0048">
				<Member name="chtimems" description="Upper 16 bits of the character RX interval timeout threshold register SCICHTIME" range="15:0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BLKTIMELS" description="a block RX interval timeout threshold lower 16-bit register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;The SCI_BLKTIME register consists of the lower 16-bit SCI_BLKTIMELS register and the upper 16-bit SCI_BLKTIMEMS register. SCI_BLKTIME does not immediately take effect after software writes to SCI_BLKTIMEMS. It takes effect only after software writes to SCI_BLKTIMELS. Therefore, you need to configure the upper 16 bits and then the lower 16 bits of SCI_BLKTIME in sequence.&lt;/li&gt;&lt;li&gt;SCI_BLKTIMELS is a block RX interval timeout threshold lower 16-bit register.&lt;/li&gt;&lt;li&gt;SCI_BLKTIME defines the maximum block RX interval (in ETU). The interval is counted from the start edge of the last character that is transmitted to the smart card to the time when the first character returned from the smart card is received.&lt;/li&gt;&lt;li&gt;If the interval times out, an interrupt is triggered and SCI_RIS[blkoutim] is set to 1.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x004C">
				<Member name="blktimels" description="Lower 16 bits of the block RX interval timeout threshold register SCIBLKTIME" range="15:0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BLKTIMEMS" description="SCI_BLKTIMES is a block RX interval timeout threshold upper 16-bit register." value="0x0000" startoffset="0x0050">
				<Member name="blktimems" description="Upper 16 bits of the block RX interval timeout threshold register SCIBLKTIME" range="15:0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CHGUARD" description="a character guard interval register. It defines the minimum extra guard interval (in ETU) between the start edges of two consecutive characters when the SCI is transmitting characters to the smart card. The character guard interval depends on the global interface byte TC1 (obtained from the ATR timing) defined in the protocol." value="0x0000" startoffset="0x0054">
				<Member name="reserved" description="Reserved" range="15:8" property="-"/>
				<Member name="scichguard" description="Character guard interval (in ETU)" range="7:0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BLKGUARD" description="a block guard interval register. When the transfer directions of two consecutive characters are opposite, the interval between their start edges is the value defined in SCI_BLKGUARD." value="0x0000" startoffset="0x0058">
				<Member name="reserved" description="Reserved" range="15:8" property="-"/>
				<Member name="sciblkguard" description="Minimum interval (unit: ETU) between two consecutive characters with opposite transfer directions" range="7:0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RXTIME" description="an RX FIFO read timeout threshold register. When there are characters in the RX FIFO and the characters are not read within the period defined in SCI_RXTIME, the RX read timeout interrupt is triggered and SCI_RIS[rtoutris] is set to 1.&lt;B&gt;CAUTION&lt;/B&gt;Never set SCI_RXTIME[rxtime] to 0x0000 when you use the read timeout interrupt function of the RX FIFO.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x005C">
				<Member name="rxtime" description="RX read timeout threshold (unit: SCI_CLK cycle)" range="15:0" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_FIFOSTATUS" description="a FIFO status register." value="0x000A" startoffset="0x0060">
				<Member name="reserved" description="Reserved" range="15:4" property="-"/>
				<Member name="rxfe" description="RX FIFO empty status&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="3" property="RO"/>
				<Member name="rxff" description="RX FIFO full status&lt;br&gt;0: not full&lt;br&gt;1: full" range="2" property="RO"/>
				<Member name="txfe" description="TX FIFO empty status&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="1" property="RO"/>
				<Member name="txff" description="TX FIFO full status&lt;br&gt;0: not full&lt;br&gt;1: full" range="0" property="RO"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_TXCOUNT" description="a TX FIFO data count register.&lt;B&gt;CAUTION&lt;/B&gt;If an error defined in the T0 protocol occurs when characters are transmitted to the smart card, and the number of retransmission times exceeds the allowed value defined in SCI_RETRY, an interrupt is triggered and SCI_RIS[txerrris] is set to 1. Before the next transmission, the TX FIFO must be cleared by writing to SCI_TXCOUNT.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0064">
				<Member name="reserved" description="Reserved" range="15:6" property="-"/>
				<Member name="txcount" description="Reading this register returns the number of characters in the TX FIFO. Writing any value to this register clears the TX FIFO." range="5:0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RXCOUNT" description="an RX FIFO data count register." value="0x0000" startoffset="0x0068">
				<Member name="reserved" description="Reserved" range="15:6" property="-"/>
				<Member name="rxcount" description="Reading this register returns the number of characters in the RX FIFO. Writing any value to this register clears the RX FIFO." range="5:0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_IMSC" description="an interrupt mask register." value="0x0000" startoffset="0x006C">
				<Member name="reserved" description="Reserved" range="15" property="-"/>
				<Member name="txtideim" description="TX FIFO overflow interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="14" property="RW"/>
				<Member name="rxtideim" description="RX FIFO overflow interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="13" property="RW"/>
				<Member name="clkactim" description="Smart card clock recovery interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="12" property="RW"/>
				<Member name="clkstpim" description="Smart card clock stop interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="11" property="RW"/>
				<Member name="rorim" description="RX overload interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="10" property="RW"/>
				<Member name="rtoutim" description="Read timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" property="RW"/>
				<Member name="chtoutim" description="Character interval timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" property="RW"/>
				<Member name="blktoutim" description="Block interval timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" property="RW"/>
				<Member name="atrdtoutim" description="ATR RX timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" property="RW"/>
				<Member name="atrstoutim" description="ATR wait timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" property="RW"/>
				<Member name="txerrim" description="TX error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" property="RW"/>
				<Member name="carddnim" description="Smart card release interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" property="RW"/>
				<Member name="cardupim" description="Smart card activate interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" property="RW"/>
				<Member name="cardoutim" description="Smart card remove interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" property="RW"/>
				<Member name="cardinim" description="Smart card insert interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RIS" description="a raw interrupt register. This register defines the raw interrupts that are not masked." value="0x400A" startoffset="0x0070">
				<Member name="reserved" description="Reserved" range="15" property="-"/>
				<Member name="txtideris" description="Raw TX FIFO overflow interrupt. This bit is set to 1 if the number of characters in the TX FIFO is less than or equal to the threshold.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="14" property="RO"/>
				<Member name="rxtideris" description="Raw RX FIFO overflow interrupt. This bit is set to 1 if the number of characters in the RX FIFO is greater than or equal to the threshold.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="13" property="RO"/>
				<Member name="clkactris" description="Raw smart card clock recovery interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="12" property="RO"/>
				<Member name="clkstpris" description="Raw smart card clock stop interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="11" property="RO"/>
				<Member name="rorris" description="Raw RX overload interrupt. This bit is set to 1 if the RX FIFO is full and new characters are received.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="RO"/>
				<Member name="rtoutris" description="Raw read timeout interrupt. This bit is set to 1 if the CPU does not fetch data in the RX FIFO within the specified period.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="RO"/>
				<Member name="chtoutris" description="Raw character interval timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="blktoutris" description="Raw block interval timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="atrdtoutris" description="Raw ATR RX timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="atrstoutris" description="Raw ATR wait timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="txerrris" description="Raw TX error interrupt. This bit is set to1 if an error occurs in the transmitted characters and the error still persists after a specified number of retries.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="carddnris" description="Raw smart card release interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="cardupris" description="Raw smart card activate interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="cardoutris" description="Raw smart card remove interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="cardinris" description="Raw smart card insert interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_MIS" description="a masked interrupt register. This register defines the results obtained after raw interrupts are masked." value="0x0000" startoffset="0x0074">
				<Member name="reserved" description="Reserved" range="15" property="-"/>
				<Member name="txtidemis" description="Masked TX FIFO overflow interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="14" property="RO"/>
				<Member name="rxtidemis" description="Masked RX FIFO overflow interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="13" property="RO"/>
				<Member name="clkactmis" description="Masked smart card clock recovery interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="12" property="RO"/>
				<Member name="clkstpmis" description="Masked smart card clock stop interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="11" property="RO"/>
				<Member name="rormis" description="Masked RX overload interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" property="RO"/>
				<Member name="rtoutmis" description="Masked read timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" property="RO"/>
				<Member name="chtoutmis" description="Masked character interval timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" property="RO"/>
				<Member name="blktoutmis" description="Masked block interval timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" property="RO"/>
				<Member name="atrdtoutmis" description="Masked ATR RX timeout interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" property="RO"/>
				<Member name="atrstoutim" description="Masked ATR wait timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" property="RO"/>
				<Member name="txerrmis" description="Masked TX error interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" property="RO"/>
				<Member name="carddnmis" description="Masked smart card release interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" property="RO"/>
				<Member name="cardupmis" description="Masked smart card activate interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" property="RO"/>
				<Member name="cardoutmis" description="Masked smart card remove interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" property="RO"/>
				<Member name="cardinmis" description="Masked smart card insert interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" property="RO"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ICR" description="an interrupt clear register." value="0x0000" startoffset="0x0078">
				<Member name="reserved" description="Reserved" range="15:13" property="-"/>
				<Member name="clkactic" description="Smart card clock recovery interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="12" property="WO"/>
				<Member name="clkstpic" description="Smart card clock stop interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="11" property="WO"/>
				<Member name="roric" description="RX overload interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="10" property="WO"/>
				<Member name="rtoutic" description="Read timeout interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="9" property="WO"/>
				<Member name="chtoutic" description="Character interval timeout interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="8" property="WO"/>
				<Member name="blktoutic" description="Block interval timeout interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="7" property="WO"/>
				<Member name="atrdtoutic" description="ATR RX timeout interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="6" property="WO"/>
				<Member name="atrstoutic" description="ATR wait timeout interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="5" property="WO"/>
				<Member name="txerric" description="TX error interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="4" property="WO"/>
				<Member name="carddnic" description="Smart card release interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="3" property="WO"/>
				<Member name="cardupic" description="Smart card activate interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="2" property="WO"/>
				<Member name="cardoutic" description="Smart card remove interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="1" property="WO"/>
				<Member name="cardinic" description="Smart card insert interrupt clear&lt;br&gt;0: not clear&lt;br&gt;1: clear" range="0" property="WO"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_SYNCACT" description="an activation register in sync mode. The register is used to enable data and clocks, implement reset, and control power supply in sync mode. The register also provides status information. The corresponding status bits are automatically updated during activation, release, or warm reset." value="0x0000" startoffset="0x007C">
				<Member name="reserved" description="Reserved" range="15:11" property="-"/>
				<Member name="cardpresent" description="Smart card presence&lt;br&gt;0: No smart card is detected.&lt;br&gt;1: A smart card is detected." range="10" property="RO"/>
				<Member name="nscidataen" description="Tristate control enable for the off-chip buffer of data&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="9" property="RO"/>
				<Member name="nscidataouten" description="Tristate control enable for the data buffer&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="8" property="RO"/>
				<Member name="sciclkout" description="SCI clock output enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="7" property="RO"/>
				<Member name="nsciclken" description="Tristate control enable for the off-chip buffer of the clock&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="6" property="RO"/>
				<Member name="nsciclkouten" description="Tristate control enable for the data buffer&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="5" property="RO"/>
				<Member name="fcb" description="Functional code. This bit works with the creset bit to indicate the type of a command to be executed." range="4" property="RW"/>
				<Member name="dataen" description="SCI data output enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="clken" description="SCI clock output enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="creset" description="Smart card reset signal control enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="1" property="RW"/>
				<Member name="power" description="Card power (VCC) enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_SYNCTX" description="a TX clock and data stream register in sync mode. It is used to determine whether to transmit clocks and data in sync mode." value="0x0000" startoffset="0x0080">
				<Member name="reserved" description="Reserved" range="15:6" property="-"/>
				<Member name="wfcb" description="Functional code in sync mode. The bit works with the wrst bit to indicate the type of a command to be executed." range="5" property="RW"/>
				<Member name="wrst" description="Card reset signal enable in sync mode&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="wclken" description="Tristate control enable for the off-chip buffer of the clock in sync mode&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="3" property="RW"/>
				<Member name="wdataen" description="Card data output enable in sync mode&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="wclk" description="SCI clock enable in sync mode&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="1" property="RW"/>
				<Member name="wdata" description="SCI data enable in sync mode&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_SYNCRX" description="SCI_SYNCTX is an RX clock and data stream register in sync mode. It is used to determine whether to receive clocks and data in sync mode." value="0x0000" startoffset="0x0084">
				<Member name="reserved" description="Reserved" range="15:2" property="-"/>
				<Member name="rclk" description="Raw clock" range="1" property="RO"/>
				<Member name="rdata" description="Raw data" range="0" property="RO"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="UART" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8B00000"/>
			<Module baseAddress="0xF8006000"/>
			<Module baseAddress="0xF8B02000"/>
			<Module baseAddress="0xF8B03000"/>
			<RegisterGroup name="UART_DR" description="a UART data register that stores the received data and data to be transmitted. The RX status can be queried by reading this register." value="0x0000" startoffset="0x000">
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="-"/>
				<Member name="oe" description="Overflow error&lt;br&gt;0: No overflow error occurs.&lt;br&gt;1: An overflow error occurs. That is, a data segment is received when the RX FIFO is full." range="11" value="0x0" property="RO"/>
				<Member name="be" description="Break error&lt;br&gt;0: No break error occurs.&lt;br&gt;1: A break error occurs. That is, the RX data input signal retains low longer than a full word transfer. A full word consists of a start bit, data bits, a parity bit, and a stop bit." range="10" value="0x0" property="RO"/>
				<Member name="pe" description="Parity error&lt;br&gt;0: No parity error occurs.&lt;br&gt;1: A parity error occurs." range="9" value="0x0" property="RO"/>
				<Member name="fe" description="Frame error&lt;br&gt;0: No frame error occurs.&lt;br&gt;1: A frame error (namely, stop bit error) occurs." range="8" value="0x0" property="RO"/>
				<Member name="data" description="Data to be transmitted and received" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="UART_RSR" description="an RX status register or error clear register.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;It acts as the RX status register when being read.&lt;/li&gt;&lt;li&gt;It acts as the error clear register when being written.You can obtain the RX status by reading UART_DR. The break, frame, and parity status information read from UART_DR takes priority over that read from UART_RSR. That is, the status information in UART_DR updates faster than that in UART_RSR.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;CAUTION&lt;/B&gt;Writing any value to UART_RSR resets it." value="0x00" startoffset="0x004">
				<Member name="reserved" description="Reserved" range="7:4" value="0x0" property="-"/>
				<Member name="oe" description="Overflow error&lt;br&gt;0: No overflow error occurs.&lt;br&gt;1: An overflow error occurs.&lt;br&gt;When the FIFO is full, the contents in the FIFO remain valid. No data will be written to the FIFO and the shift register overflows. In this case, the CPU must read data immediately to spare the FIFO." range="3" value="0x0" property="RW"/>
				<Member name="be" description="Break error&lt;br&gt;0: No break error occurs.&lt;br&gt;1: A break error occurs.&lt;br&gt;If the RX data input signal remains low longer than a full word transfer, a break error is considered. A full word consists of a start bit, data bits, a parity bit, and a stop bit." range="2" value="0x0" property="RW"/>
				<Member name="pe" description="Parity error&lt;br&gt;0: No parity error occurs.&lt;br&gt;1: A parity error occurs in the received data.&lt;br&gt;In FIFO mode, the error is associated with the data at the top of the FIFO." range="1" value="0x0" property="RW"/>
				<Member name="fe" description="Frame error&lt;br&gt;0: No frame error occurs.&lt;br&gt;1: An error occurs in the stop bit of the received data. The valid stop bit is 1." range="0" value="0x0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="UART_FR" description="a UART flag register." value="0x0197" startoffset="0x018">
				<Member name="reserved" description="Reserved" range="15:8" value="0x01" property="-"/>
				<Member name="txfe" description="This bit is defined by the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the TX holding register is empty. If UART_LCR_H[fen] is 1, this bit is set to 1 when the TX FIFO is empty." range="7" value="0x1" property="RO"/>
				<Member name="rxff" description="This bit is defined by the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the RX holding register is full. If UART_LCR_H[fen] is 1, this bit is set to 1 when the RX FIFO is full." range="6" value="0x0" property="RO"/>
				<Member name="txff" description="This bit is defined by the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the TX holding register is full. If UART_LCR_H[fen] is 1, this bit is set to 1 when the TX FIFO is full." range="5" value="0x0" property="RO"/>
				<Member name="rxfe" description="This bit is defined by the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the RX holding register is empty. If UART_LCR_H[fen] is 1, this bit is set to 1 when the RX FIFO is empty." range="4" value="0x1" property="RO"/>
				<Member name="busy" description="UART busy/idle status&lt;br&gt;0: The UART is idle or data transmission is complete.&lt;br&gt;1: The UART is busy transmitting data.&lt;br&gt;If this bit is set to 1, the status is retained until the entire byte (including all stop bits) is transmitted from the shift register.&lt;br&gt;No matter whether the UART is enabled, this bit is set to 1 when the TX FIFO is not empty." range="3" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="2:0" value="0x7" property="-"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IBRD" description="an integral baud rate register." value="0x0000" startoffset="0x024">
				<Member name="bauddivint" description="Clock divider corresponding to the integral part of the baud rate. All bits are cleared during reset." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="UART_FBRD" description="a decimal baud rate register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;The values of UART_IBRD and UART_FBRD are updated only after the current data transmission or reception is complete.&lt;/li&gt;&lt;li&gt;The minimum clock divider is 1, and the maximum clock divider is 65,535 (216 ? 1). That is, UART_IBRD cannot be 0, and UART_FBRD is ignored if UART_IBRD is 0. If UART_FBRD is 65535 (0xFFFF), UARTFBRD cannot be greater than 0; otherwise, RX and TX failures occur. If UART_FBRD is set to 0x1E and UART_IBRD is set to 0x01, the integral part of the clock divider is 30 and the decimal part of the clock divider is 0.015625. Therefore, the clock divider is 30.015625.&lt;/li&gt;&lt;li&gt;UART baud rate = Internal bus frequency/(16 x Clock divider) = Internal bus frequency/(16 x 30.015625)&lt;/li&gt;&lt;/ul&gt;" value="0x00" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="-"/>
				<Member name="banddivfrac" description="Clock divider corresponding to the decimal part of the baud rate All bits are cleared during reset." range="5:0" value="0x00" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="UART_LCR_H" description="a transfer mode control register. The registers UART_LCR_H, UART_IBRD, and UART_FBRD constitute a 30-bit register. If UART_IBRD and UART_FBRD are updated, UART_LCR_H must also be updated." value="0x0000" startoffset="0x02C">
				<Member name="reserved" description="Reserved" range="15:8" value="0x00" property="-"/>
				<Member name="sps" description="Parity select&lt;br&gt;When bit 1, bit 2, and bit 7 of this register are set to 1, the parity bit is 0 during transmission and detection.&lt;br&gt;When bit 1 and bit 7 are set to 1 and bit 2 is set to 0, the parity bit is 1 during transmission and detection.&lt;br&gt;When bit 1, bit 2, and bit 7 are cleared, the stick parity bit is disabled." range="7" value="0x0" property="RW"/>
				<Member name="wlen" description="Count of bits in a transmitted or received frame&lt;br&gt;00: 5 bits&lt;br&gt;01: 6 bits&lt;br&gt;10: 7 bits&lt;br&gt;11: 8 bits" range="6:5" value="0x0" property="RW"/>
				<Member name="fen" description="TX/RX FIFO enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="stp2" description="Whether a 2-bit stop bit exists at the end of a transmitted frame&lt;br&gt;0: There is no 2-bit stop bit at the end of the transmitted frame.&lt;br&gt;1: There is a 2-bit stop bit at the end of the transmitted frame.&lt;br&gt;The RX logic does not check for the 2-bit stop bit during data reception." range="3" value="0x0" property="RW"/>
				<Member name="eps" description="Parity bit select during data transmission and reception&lt;br&gt;0: The odd parity bit is generated or checked during data transmission and reception.&lt;br&gt;1: The even parity bit is generated or checked during data transmission and reception.&lt;br&gt;This bit is invalid when UART_LCR_H[fen] is 0." range="2" value="0x0" property="RW"/>
				<Member name="pen" description="Parity check enable&lt;br&gt;0: The parity check is disabled.&lt;br&gt;1: The parity bit is generated at the TX end and checked at the RX end." range="1" value="0x0" property="RW"/>
				<Member name="brk" description="TX break&lt;br&gt;0: invalid&lt;br&gt;1: After the current data transmission is complete, the UTXD outputs low level continuously.&lt;br&gt;Note: This bit must retain 1 for at least two full frames to ensure that the break command is executed properly. In normal cases, this bit must be set to 0." range="0" value="0x0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="UART_CR" description="a UART control register.To configure UART_CR, perform the following steps:Write 0 to UART_CR[uarten] to disable the UART.Wait until the current data transmission or reception is complete.Set UART_LCR_H[fen] to 0.Configure UART_CR.Write 1 to UART_CR[uarten] to enable the UART.----End" value="0x0300" startoffset="0x030">
				<Member name="ctsen" description="CTS hardware flow control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled. Data can be transmitted only when the nUARTCTS signal is valid." range="15" value="0x0" property="RW"/>
				<Member name="rtsen" description="RTS hardware flow control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled. The data RX request can be sent only when the RX FIFO has free space." range="14" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="13:12" value="0x0" property="-"/>
				<Member name="rts" description="Request TX&lt;br&gt;This bit is the inversion of the status output signal nUARTRTS of the UART modem.&lt;br&gt;0: The output signal is retained.&lt;br&gt;1: The output signal is 0." range="11" value="0x0" property="RW"/>
				<Member name="dtr" description="Data TX ready&lt;br&gt;This bit is the inversion of the status output signal nUARTDTR of the UART modem.&lt;br&gt;0: The output signal is retained.&lt;br&gt;1: The output signal is 0." range="10" value="0x0" property="RW"/>
				<Member name="rxe" description="UART RX enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data reception, the current data reception is stopped abnormally." range="9" value="0x1" property="RW"/>
				<Member name="txe" description="UART TX enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data transmission, the current data transmission is stopped abnormally." range="8" value="0x1" property="RW"/>
				<Member name="lbe" description="Loopback enable&lt;br&gt;0: disabled&lt;br&gt;1: The UARTTXD output is looped back to UARTRXD." range="7" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="6:1" value="0x00" property="-"/>
				<Member name="uarten" description="UART enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data reception and transmission, the current data transfer ends before data is transmitted and received completely." range="0" value="0x0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IFLS" description="an interrupt FIFO threshold selection register. It is used to set the threshold for triggering the FIFO interrupt (UART_TXINTR or UART_RXINTR)." value="0x0012" startoffset="0x034">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="-"/>
				<Member name="rxiflsel" description="RX interrupt FIFO threshold. An RX interrupt is triggered when any of the following conditions is met:&lt;br&gt;000: RX FIFO  1/8 full&lt;br&gt;001: RX FIFO  1/4 full&lt;br&gt;010: RX FIFO  1/2 full&lt;br&gt;011: RX FIFO  3/4 full&lt;br&gt;100: RX FIFO  7/8 full&lt;br&gt;101?111: reserved" range="5:3" value="0x2" property="RW"/>
				<Member name="txiflsel" description="TX interrupt FIFO threshold. A TX interrupt is triggered when any of the following conditions is met:&lt;br&gt;000: TX FIFO  1/8 full&lt;br&gt;001: TX FIFO  1/4 full&lt;br&gt;011: TX FIFO  3/4 full&lt;br&gt;010: TX FIFO  1/2 full&lt;br&gt;100: TX FIFO  7/8 full&lt;br&gt;101?111: reserved" range="2:0" value="0x2" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IMSC" description="an interrupt mask register." value="0x0000" startoffset="0x038">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="oeim" description="Overflow error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="10" value="0x0" property="RW"/>
				<Member name="beim" description="Break error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" value="0x0" property="RW"/>
				<Member name="peim" description="Parity check interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" value="0x0" property="RW"/>
				<Member name="feim" description="Frame error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" value="0x0" property="RW"/>
				<Member name="rtim" description="RX timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="txim" description="TX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="rxim" description="RX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x0" property="-"/>
				<Register offset="0x038"/>
			</RegisterGroup>
			<RegisterGroup name="UART_RIS" description="a raw interrupt status register. The contents of this register are not affected by the UART_IMSC register." value="0x0000" startoffset="0x03C">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="oeris" description="Raw overflow error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="beris" description="Raw break error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="peris" description="Raw parity check interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="feris" description="Raw error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="rtris" description="Raw RX timeout interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="txris" description="Raw TX interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="rxris" description="Raw RX interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x0" property="-"/>
				<Register offset="0x03C"/>
			</RegisterGroup>
			<RegisterGroup name="UART_MIS" description="a masked interrupt status register. The values of this register are the results obtained after UART_RIS is ANDed with UART_IMSC." value="0x0000" startoffset="0x040">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="oemis" description="Masked overflow error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="bemis" description="Masked break error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="pemis" description="Masked parity check interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="femis" description="Masked error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="rtmis" description="Masked RX timeout interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="txmis" description="Masked TX interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="rxmis" description="Masked RX interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x0" property="-"/>
				<Register offset="0x040"/>
			</RegisterGroup>
			<RegisterGroup name="UART_ICR" description="an interrupt clear register. Writing 1 clears the corresponding interrupt, and writing 0 has no effect." value="0x0000" startoffset="0x044">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="oeic" description="Overflow error interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: clear" range="10" value="0x0" property="WO"/>
				<Member name="beic" description="Break error interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: clear" range="9" value="0x0" property="WO"/>
				<Member name="peic" description="Parity check interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: clear" range="8" value="0x0" property="WO"/>
				<Member name="feic" description="Error interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: clear" range="7" value="0x0" property="WO"/>
				<Member name="rtic" description="RX timeout interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: clear" range="6" value="0x0" property="WO"/>
				<Member name="txic" description="TX interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: clear" range="5" value="0x0" property="WO"/>
				<Member name="rxic" description="RX interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: clear" range="4" value="0x0" property="WO"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x0" property="-"/>
				<Register offset="0x044"/>
			</RegisterGroup>
			<RegisterGroup name="UART_DMACR" description="a DMA control register. It is used to enable or disable the DMAs of the TX and RX FIFOs." value="0x0000" startoffset="0x048">
				<Member name="reserved" description="Reserved" range="15:3" value="0x0000" property="-"/>
				<Member name="dmaonerr" description="DMA enable for the RX channel when the UART error interrupt (UARTEINTR) is generated&lt;br&gt;0: When UARTEINTR is valid, the DMA output request (UARTRXDMASREQ or UARRTXDMABREQ) of the RX channel is valid.&lt;br&gt;1: When UARTEINTR is valid, the DMA output request (UARTRXDMASREQ or UARRTXDMABREQ) of the RX channel is invalid." range="2" value="0x0" property="RW"/>
				<Member name="txdmae" description="TX FIFO DMA enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="rxdmae" description="RX FIFO DMA enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x048"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
</Chip>
