Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 10a454fbc45f4d35a19d09f0729d7481 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg8_sim_behav xil_defaultlib.reg8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffe
Compiling module xil_defaultlib.reg8
Compiling module xil_defaultlib.reg8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg8_sim_behav
