{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os \n",
    "import json \n",
    "\n",
    "def load_json_data(json_file):\n",
    "    \"\"\"加载JSON数据\"\"\"\n",
    "    try:\n",
    "        with open(json_file, 'r', encoding='utf-8') as f:\n",
    "            return json.load(f)\n",
    "    except Exception as e:\n",
    "        print(f\"加载JSON文件时出错: {e}\")\n",
    "        return {}\n",
    "\n",
    "json_file=\"/data/home/libo/work/DataFactory/results/4o_pk_o4_mini_1_stage_merge/component_consistency_results.json\"\n",
    "json_data = load_json_data(json_file)\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "处理组件 N2 bit counter 时出错: 'NoneType' object has no attribute 'get':None\n",
      "处理组件 TDL_f 时出错: 'NoneType' object has no attribute 'get':None\n",
      "处理组件 SC doubler 时出错: 'NoneType' object has no attribute 'get':None\n",
      "处理组件 Transient Accelerator 时出错: 'NoneType' object has no attribute 'get':None\n",
      "处理组件 C1RP 时出错: 'NoneType' object has no attribute 'get':None\n",
      "处理组件 RF hybrid 时出错: 'NoneType' object has no attribute 'get':None\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "[['block_circuit_train_15k_0321_003773.jpg',\n",
       "  6,\n",
       "  'PFD/CP',\n",
       "  'none',\n",
       "  100,\n",
       "  [3, 3, 3, 100]],\n",
       " ['block_circuit_train_15k_0321_003773.jpg',\n",
       "  6,\n",
       "  'OFF-CHIP LF',\n",
       "  'none',\n",
       "  100,\n",
       "  [2, 2, 2, 100]],\n",
       " ['block_circuit_train_15k_0321_003773.jpg', 6, 'VCO', 'none', 50, []],\n",
       " ['block_circuit_train_15k_0321_003773.jpg',\n",
       "  6,\n",
       "  'PROGRAMMABLE M EVEN DIVIDER',\n",
       "  'none',\n",
       "  100,\n",
       "  [3, 3, 3, 100]],\n",
       " ['block_circuit_train_15k_0321_003773.jpg',\n",
       "  6,\n",
       "  'PROGRAMMABLE N DIVIDER',\n",
       "  'none',\n",
       "  50,\n",
       "  []]]"
      ]
     },
     "execution_count": 25,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "all_data = []\n",
    "for image_name, data in json_data.items():\n",
    "    component_details=data[\"component_details\"]\n",
    "    components = data[\"components\"]\n",
    "    for component_name, component_data in component_details.items():\n",
    "        eval_result = component_data[\"eval_result\"]\n",
    "        try:\n",
    "            better_model = eval_result.get(\"right_model\", \"none\")\n",
    "            score_details= eval_result[\"score_details\"]\n",
    "            consistency_score= eval_result[\"consistency_score\"]\n",
    "            all_data.append([image_name,len(components),component_name,better_model,consistency_score,score_details])\n",
    "        except Exception as e:\n",
    "            print(f\"处理组件 {component_name} 时出错: {e}:{eval_result}\")\n",
    "            continue\n",
    "all_data[0:5]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['block_circuit_train_15k_0321_003773.jpg', 6, 'PFD/CP', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_003773.jpg', 6, 'OFF-CHIP LF', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003773.jpg', 6, 'VCO', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_003773.jpg', 6, 'PROGRAMMABLE M EVEN DIVIDER', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_003773.jpg', 6, 'PROGRAMMABLE N DIVIDER', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_003773.jpg', 6, '3rd ORDER MASH DEMODULATOR', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001050.jpg', 7, 'In', 'none', 50, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001050.jpg', 7, 'Static logic', 'none', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_001050.jpg', 7, 'CLKA', 'none', 50, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_001050.jpg', 7, 'M1', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_001050.jpg', 7, 'Out', 'none', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001050.jpg', 7, 'VDD', 'none', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_001050.jpg', 7, 'Ground_1', 'none', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_010673.jpg', 5, 'Adjustable LDO', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_010673.jpg', 5, 'DCO', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_010673.jpg', 5, 'Frequency-Locked Loop', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_010673.jpg', 5, '/2, /4 TSPC Divider', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_010673.jpg', 5, 'SDM', 'none', 60, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_013245.jpg', 16, 'FM OSC', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_013245.jpg', 16, '+edge counter', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013245.jpg', 16, 'gag', 'none', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_013245.jpg', 16, 'del_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013245.jpg', 16, 'del_2', 'none', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013245.jpg', 16, 'del_3', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013245.jpg', 16, 'del_4', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013245.jpg', 16, 'DAC', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013245.jpg', 16, 'φn detect', 'none', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_013245.jpg', 16, 'quantizer', 'none', 29, [1, 4, 3, 28.571428571428573]]\n",
      "['block_circuit_train_15k_0321_013245.jpg', 16, 'Adder_1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013245.jpg', 16, 'Adder_2', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013245.jpg', 16, 'Adder_3', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013245.jpg', 16, 'Adder_4', 'none', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013245.jpg', 16, 'Adder_5', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013245.jpg', 16, 'Adder_6', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_003132.jpg', 15, 'VoltageSource_1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003132.jpg', 15, 'VoltageSource_2', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_003132.jpg', 15, 'VoltageSource_3', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003132.jpg', 15, 'Inductor_1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003132.jpg', 15, 'Inductor_2', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003132.jpg', 15, 'Inductor_3', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003132.jpg', 15, 'abc to qd0 qd0 to abc', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_003132.jpg', 15, 'AC Network in qd Rotating Reference Frame', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_003132.jpg', 15, 'Rectifier AVM', 'none', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_003132.jpg', 15, 'Multiplier_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_003132.jpg', 15, 'Multiplier_2', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003132.jpg', 15, 'CurrentSource_1', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003132.jpg', 15, 'VoltageSource_4', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003132.jpg', 15, 'Rectangle_1', 'none', 40, [2, 4, 6, 40]]\n",
      "['block_circuit_train_15k_0321_003132.jpg', 15, 'DC System', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004658.jpg', 9, 'Adder_1', 'none', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004658.jpg', 9, 'COMPENSATOR', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004658.jpg', 9, 'G_c(s)', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004658.jpg', 9, 'PWM', 'none', 75, [2, 2, 3, 80.0]]\n",
      "['block_circuit_train_15k_0321_004658.jpg', 9, 'G_id(s)', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_004658.jpg', 9, 'Q', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004658.jpg', 9, 'ICF', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_004658.jpg', 9, 'Adder_2', 'none', 10, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004658.jpg', 9, 'G_od(s)', 'none', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_015000.jpg', 15, 'v_in', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015000.jpg', 15, 'BridgeRectifier_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_015000.jpg', 15, 'L', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_015000.jpg', 15, 'Diode_1', 'none', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015000.jpg', 15, 'S', 'none', 80, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_015000.jpg', 15, 'C0', 'none', 30, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_015000.jpg', 15, 'Load', 'none', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_015000.jpg', 15, 'CurrentSensor_1', 'none', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_015000.jpg', 15, 'Adder_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_015000.jpg', 15, 'Hc(s)', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015000.jpg', 15, 'PWM', 'none', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015000.jpg', 15, 'Abs_1', 'none', 0, [0, 6, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015000.jpg', 15, 'Hv(s)', 'none', 75, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_015000.jpg', 15, 'Trapezoid_1', 'none', 29, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_015000.jpg', 15, 'Adder_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_008141.jpg', 6, 'PD', 'none', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_008141.jpg', 6, 'TIA', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008141.jpg', 6, 'LA', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_008141.jpg', 6, 'Data Decision', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008141.jpg', 6, 'Clock Recovery', 'none', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_008141.jpg', 6, 'DEMUX', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_008348.jpg', 6, 'Vin', 'none', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_008348.jpg', 6, 'Switch_1', 'none', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008348.jpg', 6, 'C', 'none', 67, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_008348.jpg', 6, 'Gm', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_008348.jpg', 6, 'Voff', 'none', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008348.jpg', 6, 'β current multiplier', 'none', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012140.jpg', 8, 'CH_in', 'none', 25, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_012140.jpg', 8, 'Gm1', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012140.jpg', 8, 'Adder_1', 'none', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012140.jpg', 8, 'TIA', 'none', 29, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_012140.jpg', 8, 'CH_out', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012140.jpg', 8, 'Gm2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012140.jpg', 8, 'CH_DSL', 'none', 0, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_012140.jpg', 8, 'Integrator_1', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003082.jpg', 16, 'SCRAMBLER', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003082.jpg', 16, 'ENCODER', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003082.jpg', 16, 'TRANSMIT FILTER', 'none', 60, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003082.jpg', 16, 'LINE DRIVER', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_003082.jpg', 16, 'Transformer_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_003082.jpg', 16, 'BALANCE FILTER', 'none', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_003082.jpg', 16, 'Adder_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_003082.jpg', 16, 'ECHO CANCEL', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_003082.jpg', 16, 'ANTIALIAS FILTER', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_003082.jpg', 16, 'A/D CONVERTER', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003082.jpg', 16, 'FIXED EQUALIZER', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_003082.jpg', 16, 'RECEIVE FILTER', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_003082.jpg', 16, 'ADAPTIVE EQUALIZER', 'none', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_003082.jpg', 16, 'DETECTOR', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003082.jpg', 16, 'DESCRAMBLER', 'none', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_003082.jpg', 16, 'TIMING RECOVERY', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_004328.jpg', 7, 'Adder_1', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004328.jpg', 7, 'Loop-filter', 'none', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004328.jpg', 7, 'LC compensation & loop-filter', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004328.jpg', 7, 'Pulse-width modulator', 'none', 85, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_004328.jpg', 7, 'Power stage', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004328.jpg', 7, 'LC filter and load', 'none', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004328.jpg', 7, 'Feedback network', 'none', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014955.jpg', 6, 'abc/dq', 'none', 30, [2, 6, 5, 36.36]]\n",
      "['block_circuit_train_15k_0321_014955.jpg', 6, 'Current Command Calculator', 'none', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_014955.jpg', 6, 'Adder_1', 'none', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014955.jpg', 6, 'Adder_2', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014955.jpg', 6, 'Current controller with decoupling', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014955.jpg', 6, 'dq/abc', 'none', 100, [6, 6, 6, 100]]\n",
      "['block_circuit_train_15k_0321_010684.jpg', 4, 'T/H', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010684.jpg', 4, '3b Coarse Flash ADC', 'none', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010684.jpg', 4, 'Analog Folding Preprocessing', 'none', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010684.jpg', 4, '5b Fine Flash ADC', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006717.jpg', 10, 'Rin_1', 'none', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006717.jpg', 10, 'Rin_2', 'none', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_006717.jpg', 10, 'Loop-filter', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_006717.jpg', 10, 'R1_1', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006717.jpg', 10, 'R1_2', 'none', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006717.jpg', 10, 'Triangle generator', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006717.jpg', 10, 'Comparator_1', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006717.jpg', 10, 'Comparator_2', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006717.jpg', 10, 'Gate driver + Full-Bridge Power stage', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_006717.jpg', 10, '8Ω', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012567.jpg', 16, 'Summer_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012567.jpg', 16, 'H(s)', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012567.jpg', 16, 'Summer_2', 'none', 60, [2, 3, 3, 66.667]]\n",
      "['block_circuit_train_15k_0321_012567.jpg', 16, 'ELDC', 'none', 0, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012567.jpg', 16, 'DAC', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012567.jpg', 16, 'C_SAR1', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012567.jpg', 16, 'C_SAR2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012567.jpg', 16, 'C_res1', 'none', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012567.jpg', 16, 'C_res2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012567.jpg', 16, 'I(z)', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012567.jpg', 16, 'Summer_3', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012567.jpg', 16, 'z^{-1}_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012567.jpg', 16, 'z^{-1}_2', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012567.jpg', 16, 'C_CS1', 'none', 78, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012567.jpg', 16, 'C_CS2', 'none', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012567.jpg', 16, 'Comparator', 'none', 40, [2, 3, 5, 50]]\n",
      "['block_circuit_train_15k_0321_014398.jpg', 14, 'Delay 5ms', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014398.jpg', 14, 'C', 'none', 25, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_014398.jpg', 14, 'LPF_1', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014398.jpg', 14, 'LPF_2', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014398.jpg', 14, 'C^{-1}', 'none', 85, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_014398.jpg', 14, 'Adder_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014398.jpg', 14, 'δ Control', 'none', 0, [0, 6, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014398.jpg', 14, 'Mixer_1', 'none', 0, [0, 7, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014398.jpg', 14, 'Adder_2', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014398.jpg', 14, 'Adder_3', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014398.jpg', 14, 'Adder_4', 'none', 0, ['评估出错']]\n",
      "['block_circuit_train_15k_0321_014398.jpg', 14, 'Adder_5', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014398.jpg', 14, 'Amplifier_1', 'none', 0, [0, 0, 4, 0]]\n",
      "['block_circuit_train_15k_0321_014398.jpg', 14, 'Amplifier_2', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'ΔΣ', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'Adder_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'Calibration_1', 'none', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'DTC_1', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'BB TDC_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'Digital Filter_1', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'Frequency Divider_1', 'none', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'DCO_1', 'none', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'SignalSource_1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'Calibration_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'Adder_2', 'none', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'DTC_2', 'none', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'BB TDC_2', 'none', 15, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'Digital Filter_2', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'Frequency Divider_2', 'none', 35, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'DCO_2', 'none', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'Digital Filter_3', 'none', 0, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'BB TDC_3', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'Adder_3', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'Multiplier_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'Multiplier_2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'Divider_3', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'Divider_4', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'Adder_4', 'none', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_006252.jpg', 25, 'Divider_5', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012517.jpg', 8, 'H1(s)', 'none', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012517.jpg', 8, 'Summer_1', 'none', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012517.jpg', 8, 'UVD', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012517.jpg', 8, 'OVD', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012517.jpg', 8, 'H2(s)', 'none', 35, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_012517.jpg', 8, 'M_P', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012517.jpg', 8, 'C_L', 'none', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012517.jpg', 8, 'I_L', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'DSP', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'D/A', 'none', 100, []]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'RC_1', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'LPF_1', 'none', 35, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'ATT', 'none', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'Cable_EQL_1', 'none', 50, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'RC_2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'Amplifier_1', 'none', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'Transformer_OUT', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'Zero_Crossing_Detector', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'Carrier_Detector', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'A/D', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'RC_3', 'none', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'HPF', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'LPF_2', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'Delay_EQL', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'Cable_EQL_2', 'none', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'RC_4', 'none', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'Programmable_Amplifier', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'Level_Detector', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'AGC', 'none', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'Clock_Generator', 'none', 60, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_000553.jpg', 23, 'Transformer_IN', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_000919.jpg', 4, 'Analog Mux', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_000919.jpg', 4, 'Time Multiplexed Integrator', 'none', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000919.jpg', 4, 'Sample and Hold', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_000919.jpg', 4, 'C_out', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006408.jpg', 6, 'Bootstrap_1', 'none', 40, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006408.jpg', 6, 'Bootstrap_2', 'none', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_006408.jpg', 6, 'Capacitive DAC', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_006408.jpg', 6, 'Comparator_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_006408.jpg', 6, 'CML Clk Gen.', 'none', 0, ['评估出错']]\n",
      "['block_circuit_train_15k_0321_006408.jpg', 6, 'Comp Clk & Phase Gen. SAR Logic State Machine', 'none', 17, [1, 6, 6, 16.7]]\n",
      "['block_circuit_train_15k_0321_002443.jpg', 11, 'ATT', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_002443.jpg', 11, 'AMP_1', 'none', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_002443.jpg', 11, 'FGC', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_002443.jpg', 11, 'AMP_2', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002443.jpg', 11, 'PRE AMP', 'none', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_002443.jpg', 11, 'PGA', 'none', 83, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_002443.jpg', 11, 'Equalizer', 'none', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002443.jpg', 11, 'Sampler & FIR', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002443.jpg', 11, 'ADC', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002443.jpg', 11, 'Detector', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002443.jpg', 11, 'AGC', 'none', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_001767.jpg', 16, 'Vg', 'none', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001767.jpg', 16, 'L', 'none', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001767.jpg', 16, 'Mf', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_001767.jpg', 16, 'Mp', 'none', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001767.jpg', 16, 'Logic & Buffers', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_001767.jpg', 16, 'Reference Frequency Generator', 'none', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_001767.jpg', 16, 'Adaptive On-time Generator', 'none', 30, [3, 6, 4, 60]]\n",
      "['block_circuit_train_15k_0321_001767.jpg', 16, 'Zero Current Detection(ZCD)&Current Sensor', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_001767.jpg', 16, 'Current Sensor', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_001767.jpg', 16, 'Current Slope Extraction', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_001767.jpg', 16, 'Amplifier_1', 'none', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001767.jpg', 16, 'EA', 'none', 30, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001767.jpg', 16, 'Resistor_1', 'none', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001767.jpg', 16, 'Resistor_2', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001767.jpg', 16, 'Capacitor_1', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001767.jpg', 16, 'CurrentLoad_1', 'none', 0, [0, 6, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013062.jpg', 7, 'Boosted', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013062.jpg', 7, 'Switch_1', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013062.jpg', 7, 'Switch_2', 'none', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013062.jpg', 7, 'CapacitorDAC_1', 'none', 75, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_013062.jpg', 7, 'CapacitorDAC_2', 'none', 72, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_013062.jpg', 7, 'OperationalAmplifier_1', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013062.jpg', 7, 'Successive Approximation Register', 'none', 85, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_000636.jpg', 18, 'Input Buffer_1', 'none', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_000636.jpg', 18, 'T&H Switch_1', 'none', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_000636.jpg', 18, 'T&H Switch_2', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000636.jpg', 18, 'Capacitor_1', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000636.jpg', 18, 'Capacitor_2', 'none', 65, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000636.jpg', 18, 'V_om', 'none', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_000636.jpg', 18, 'Output Buffer_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_000636.jpg', 18, 'Input Buffer_2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000636.jpg', 18, 'T&H Switch_3', 'none', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_000636.jpg', 18, 'T&H Switch_4', 'none', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_000636.jpg', 18, 'Capacitor_3', 'none', 60, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_000636.jpg', 18, 'Capacitor_4', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000636.jpg', 18, 'V_os', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000636.jpg', 18, 'Output Buffer_2', 'none', 40, [1, 3, 0, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_000636.jpg', 18, 'Output Driver', 'none', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000636.jpg', 18, 'Clock Network_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_000636.jpg', 18, 'Clock Network_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_000636.jpg', 18, 'Single to Diff. converter_1', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009234.jpg', 13, 'Off-Time Controller', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009234.jpg', 13, 'Current-Limited Control', 'none', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_009234.jpg', 13, 'Driving Buffer', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009234.jpg', 13, 'SRLatch_1', 'none', 25, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_009234.jpg', 13, 'Comparator', 'none', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009234.jpg', 13, 'L1', 'none', 65, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_009234.jpg', 13, 'MP1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009234.jpg', 13, 'MN1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009234.jpg', 13, 'C_o1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009234.jpg', 13, 'R_esr1', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009234.jpg', 13, 'R1', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009234.jpg', 13, 'R2', 'none', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009234.jpg', 13, 'I_load', 'none', 10, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000261.jpg', 6, 'Switched Capacitor Regulator', 'none', 92, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000261.jpg', 6, 'Low Dropout Regulator', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_000261.jpg', 6, 'Current Controlled Oscillator', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000261.jpg', 6, 'Product', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000261.jpg', 6, 'Cp', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000261.jpg', 6, 'Iload', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_004907.jpg', 11, 'Pulse Generator', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004907.jpg', 11, 'Delay (Td)', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004907.jpg', 11, 'Edge Combiner', 'none', 85, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_004907.jpg', 11, 'Pulse Shaping Ckt.', 'none', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004907.jpg', 11, 'Antenna_1', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004907.jpg', 11, 'Antenna_2', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004907.jpg', 11, 'LNA+Gain Stage', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004907.jpg', 11, 'Non-coherent Detector', 'none', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004907.jpg', 11, 'Pulse-stretcher', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_004907.jpg', 11, 'Delay (Td - Tmargin)', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004907.jpg', 11, 'AND_Gate_1', 'none', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011183.jpg', 7, 'Stage 1', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011183.jpg', 7, 'Stage 2', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011183.jpg', 7, 'Ideal Back End', 'none', 40, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011183.jpg', 7, 'Adder_1', 'none', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011183.jpg', 7, 'Adder_2', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011183.jpg', 7, 'η1,1', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011183.jpg', 7, 'η1,2', 'none', 40, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003924.jpg', 5, 'Subtractor_1', 'none', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_003924.jpg', 5, 'Frame-by-Frame Backlight Scaling', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_003924.jpg', 5, 'Temporal Model of HVS_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_003924.jpg', 5, 'Temporal Model of HVS_2', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003924.jpg', 5, 'Amplitude Sensitivity Comparator', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011244.jpg', 8, 'PLL', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011244.jpg', 8, 'harmonic detector', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011244.jpg', 8, 'Adder_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011244.jpg', 8, 'current regulator', 'none', 33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011244.jpg', 8, 'PWM controller', 'none', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011244.jpg', 8, 'Adder_2', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011244.jpg', 8, 'PI', 'none', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011244.jpg', 8, 'Multiplier_1', 'none', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'Switch_1', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'M1', 'none', 25, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'M2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'Switch_2', 'none', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'Switch_3', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'L', 'none', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'Switch_4', 'none', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'M3', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'R_A1', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'R_A2', 'none', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'R_ERA', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'C_OA', 'none', 0, [0, 14, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'Switch_5', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'LDO_Regulator_(N-LDR_A)', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'R_A3', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'R_A4', 'none', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'Supplied_circuit_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'Energy_Delivery_Controller', 'none', 90, [8, 9, 8, 94.11764705882354]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'Bandgap', 'none', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'Adaptive_Bus_Voltage_(ABV)_Modulator', 'none', 70, [5, 7, 7, 71.43]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'M4', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'R_B1', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'R_B2', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'R_ERB', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'C_OB', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'Switch_6', 'none', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'LDO_Regulator_(N-LDR_B)', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'R_B3', 'none', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'R_B4', 'none', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011403.jpg', 30, 'Supplied_circuit_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011121.jpg', 8, 'Adder_1', 'none', 30, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_011121.jpg', 8, '0.5 z^{-1}/(1 - z^{-1})', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011121.jpg', 8, 'Adder_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011121.jpg', 8, 'Gain_1', 'none', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011121.jpg', 8, 'z^{-1}/(1 - z^{-1})', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011121.jpg', 8, '3-bit Flash ADC', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011121.jpg', 8, '3-bit DAC', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011121.jpg', 8, 'Digital Control', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_010244.jpg', 12, 'Quasi-Square Wave Voltage Generator', 'none', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_010244.jpg', 12, 'SSOC Modulator', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010244.jpg', 12, 'Ls', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_010244.jpg', 12, 'Transformer_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_010244.jpg', 12, 'D1', 'none', 40, [2, 2, 1, 133.33]]\n",
      "['block_circuit_train_15k_0321_010244.jpg', 12, 'D2', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010244.jpg', 12, 'D3', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010244.jpg', 12, 'D4', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010244.jpg', 12, 'Lf', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010244.jpg', 12, 'Cp', 'none', 50, [3, 7, 4, 54.55]]\n",
      "['block_circuit_train_15k_0321_010244.jpg', 12, 'Cf', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_010244.jpg', 12, 'RL', 'none', 86, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_013102.jpg', 17, 'Adder Array', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013102.jpg', 17, 'Pixel Array 16×32 SPADs', 'none', 25, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_013102.jpg', 17, 'AQAR & FD-PR_1', 'none', 20, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_013102.jpg', 17, 'AQAR & FD-PR_2', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013102.jpg', 17, 'Diode_SPAD', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013102.jpg', 17, 'AQAR', 'none', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_013102.jpg', 17, 'Pulse Compression', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013102.jpg', 17, 'FD-PR', 'none', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_013102.jpg', 17, 'OpAmp_1', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013102.jpg', 17, 'Resistor_RF_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013102.jpg', 17, 'Resistor_RF_2', 'none', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013102.jpg', 17, 'V_CM', 'none', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_013102.jpg', 17, 'Capacitor_1', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013102.jpg', 17, 'Capacitor_2', 'none', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013102.jpg', 17, 'Resistor_3', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013102.jpg', 17, 'A2', 'none', 57, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_013102.jpg', 17, 'Timing Discriminator', 'none', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_015017.jpg', 8, 'Power stage (Gvd)', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_015017.jpg', 8, 'Inductor_L', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015017.jpg', 8, 'k', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015017.jpg', 8, 'APRI(s)', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_015017.jpg', 8, 'Adder_1', 'none', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015017.jpg', 8, 'Fm1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_015017.jpg', 8, 'C_EA', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_015017.jpg', 8, 'BSEC(s)', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011757.jpg', 9, 'EA', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011757.jpg', 9, 'SUM', 'none', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_011757.jpg', 9, 'AUX', 'none', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011757.jpg', 9, 'BUF', 'none', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011757.jpg', 9, 'N_P', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011757.jpg', 9, 'R_L', 'none', 40, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011757.jpg', 9, 'C_out', 'none', 40, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011757.jpg', 9, 'V_REF', 'none', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011757.jpg', 9, 'V_out', 'none', 0, [0, 1, 4, 0]]\n",
      "['block_circuit_train_15k_0321_007460.jpg', 5, 'f_ref', 'none', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_007460.jpg', 5, 'Mixer_1', 'none', 10, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_007460.jpg', 5, 'C1', 'none', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007460.jpg', 5, 'QVCO', 'none', 85, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_007460.jpg', 5, 'Upconverter', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014689.jpg', 5, 'Photodiode_1', 'none', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_014689.jpg', 5, 'TIA', 'none', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014689.jpg', 5, 'AGC', 'none', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014689.jpg', 5, 'LA', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014689.jpg', 5, 'CDR', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001092.jpg', 13, 'Adder_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001092.jpg', 13, 'Adder_2', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_001092.jpg', 13, 'Tri-state PFD/CP', 'none', 82, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_001092.jpg', 13, 'K_PD,PFD', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001092.jpg', 13, 'Adder_3', 'none', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001092.jpg', 13, 'Sub-sampling PD', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_001092.jpg', 13, 'K_PD,SSPD', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_001092.jpg', 13, 'Adder_4', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_001092.jpg', 13, 'Adder_5', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001092.jpg', 13, 'H_LF(jf)', 'none', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001092.jpg', 13, 'K_VCO/jf', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_001092.jpg', 13, 'Adder_6', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001092.jpg', 13, '1/N', 'none', 45, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012540.jpg', 13, 'COMP', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012540.jpg', 13, 'ADDER', 'none', 40, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_012540.jpg', 13, '1_OF_4_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012540.jpg', 13, 'SUBTRACTOR', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012540.jpg', 13, 'COMPARATOR_DECAY', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012540.jpg', 13, 'MUX', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012540.jpg', 13, '2_BIT_LATCHES_PER_CHANNEL', 'none', 25, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_012540.jpg', 13, 'COMPARATOR_ATTACK', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012540.jpg', 13, '1_OF_4_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012540.jpg', 13, 'D_TO_A_INTERFERENCE_FLOORS_REFERENCE', 'none', 45, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_012540.jpg', 13, 'Capacitor_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012540.jpg', 13, 'Capacitor_2', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012540.jpg', 13, 'Capacitor_3', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011256.jpg', 12, 'S/H', 'none', 95, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_011256.jpg', 12, 'CDAC1', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011256.jpg', 12, 'SAR Logic1', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011256.jpg', 12, 'Comparator_1', 'none', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011256.jpg', 12, 'S1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011256.jpg', 12, 'CDAC2_1', 'none', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011256.jpg', 12, 'SAR Logic2_1', 'none', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011256.jpg', 12, 'Comparator_2', 'none', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011256.jpg', 12, 'S2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011256.jpg', 12, 'CDAC2_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011256.jpg', 12, 'SAR Logic2_2', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011256.jpg', 12, 'Comparator_3', 'none', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014312.jpg', 12, 'Voltage Reference', 'none', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_014312.jpg', 12, 'Voltage to Current Converter_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014312.jpg', 12, 'Multiplier_1', 'none', 67, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014312.jpg', 12, 'Multiplier_2', 'none', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014312.jpg', 12, 'Multiplier_3', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014312.jpg', 12, 'Multiplier_4', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014312.jpg', 12, 'Summer_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014312.jpg', 12, 'Current Comparator', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014312.jpg', 12, 'High-Efficiency Charge Pump', 'none', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014312.jpg', 12, 'External Coil', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014312.jpg', 12, 'Voltage to Current Converter_2', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014312.jpg', 12, 'Supply Voltage', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004037.jpg', 7, 'Sine Generator', 'none', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_004037.jpg', 7, 'SH', 'none', 45, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_004037.jpg', 7, 'ADC', 'none', 82, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_004037.jpg', 7, 'CC', 'none', 33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_004037.jpg', 7, 'Voltage Regulators', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004037.jpg', 7, 'Logic Analyzer', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004037.jpg', 7, 'Calibration Logic', 'none', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'K_ffv', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'Adder_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'SAT', 'none', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'K_v', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'H_d', 'none', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'Adder_2', 'none', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'K_ffl', 'none', 78, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'Adder_3', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'z^-1_1', 'none', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'K_i', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'G1', 'none', 25, [1, 4, 2, 33.33333333333333]]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'Adder_4', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'z^-1_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'F1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'H_v', 'none', 33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'H_i', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'z^-1_3', 'none', 10, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'G3', 'none', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'F3', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'z^-1_4', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'Adder_5', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'H3', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'K_kv', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011172.jpg', 24, 'Adder_6', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013019.jpg', 15, 'Audio input', 'none', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013019.jpg', 15, 'Voltage Spectrum Analysis', 'none', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_013019.jpg', 15, 'Dynamic loading impedance', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013019.jpg', 15, 'Speaker Power Predictor', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013019.jpg', 15, 'Real-time Speaker Power Measurement', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013019.jpg', 15, 'Adaptive Power Control', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013019.jpg', 15, 'Psychoacoustic curve', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013019.jpg', 15, 'Voltage Spectrum Synthesis', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013019.jpg', 15, 'DAC', 'none', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013019.jpg', 15, 'SIBO DVS', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013019.jpg', 15, 'Class D Amp.', 'none', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_013019.jpg', 15, 'LOAD', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013019.jpg', 15, 'ADC1', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013019.jpg', 15, 'ADC2', 'none', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013019.jpg', 15, 'ADC3', 'none', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_001445.jpg', 8, 'C', 'none', 100, [7, 7, 7, 100]]\n",
      "['block_circuit_train_15k_0321_001445.jpg', 8, 'Inverter_1', 'none', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001445.jpg', 8, 'L', 'none', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_001445.jpg', 8, 'Capacitor_1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001445.jpg', 8, 'Grid', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001445.jpg', 8, 'PWM Generator', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001445.jpg', 8, 'Current Controller', 'none', 100, [7, 7, 7, 100]]\n",
      "['block_circuit_train_15k_0321_001445.jpg', 8, 'PLL', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011181.jpg', 11, 'VoltageSource_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011181.jpg', 11, 'Processor', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011181.jpg', 11, 'Memory', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011181.jpg', 11, 'Voltage Sensor', 'none', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011181.jpg', 11, 'Current Sensor', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011181.jpg', 11, 'Mux_1', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011181.jpg', 11, 'ADC', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011181.jpg', 11, 'R_S', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011181.jpg', 11, 'Switch_phi', 'none', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011181.jpg', 11, 'I_B Modulator', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011181.jpg', 11, 'I_L', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_010342.jpg', 9, 'RF Signal', 'none', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_010342.jpg', 9, 'LNA', 'none', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_010342.jpg', 9, 'MIXER_1', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010342.jpg', 9, 'MIXER_2', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010342.jpg', 9, 'LO', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010342.jpg', 9, 'LPF_1', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010342.jpg', 9, 'LPF_2', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010342.jpg', 9, 'ADC_1', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010342.jpg', 9, 'ADC_2', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'High Current Bias Circuit', 'none', 80, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'Low Current Bias Circuit', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'Dynamic Biasing_1', 'none', 40, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'Dynamic Biasing_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'Switch_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'Switch_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'Switch_3', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'Switch_4', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'I1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'I2', 'none', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'I3', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'M1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'M2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'M3', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'M4', 'none', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'M5', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'M6', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'M7', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'M8', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'M9', 'none', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'OP1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'OP2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_013215.jpg', 23, 'CMFB', 'none', 95, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_003868.jpg', 5, 'CLK DIVIDER', 'none', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003868.jpg', 5, 'Single to Differential', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_003868.jpg', 5, 'AC Level Shifter and Deskew', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_003868.jpg', 5, 'BUFFER CHAIN_1', 'none', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003868.jpg', 5, 'BUFFER CHAIN_2', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007493.jpg', 9, 'V-to-T Converter', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007493.jpg', 9, 'Phase Polarity Detector', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007493.jpg', 9, 'Transient Mode Detector', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007493.jpg', 9, 'Cyclic TDC', 'none', 72, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_007493.jpg', 9, 'UP/DN Counter', 'none', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_007493.jpg', 9, 'Switched Capacitor Network', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007493.jpg', 9, 'R_ESR', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007493.jpg', 9, 'C0', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007493.jpg', 9, 'Load', 'none', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_014563.jpg', 16, 'DATA INTERFACE BLOCK', 'none', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014563.jpg', 16, 'MODULATOR', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_014563.jpg', 16, 'SINEWAVE GENERATOR', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014563.jpg', 16, 'TRANSMIT BANDPASS FILTER', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014563.jpg', 16, 'SMOOTHING FILTER & POWER AMPLIFIER', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_014563.jpg', 16, 'ATTENUATOR', 'none', 98, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014563.jpg', 16, 'TIMING AND CONTROL', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014563.jpg', 16, 'RECEIVE BANDPASS FILTER', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014563.jpg', 16, 'ZERO CROSSING & CARRIER DETECTOR', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014563.jpg', 16, 'CARRIER DETECTOR COUNTER', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014563.jpg', 16, 'DIFFERENTIATOR AND RECTIFIER', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014563.jpg', 16, 'MONOSTABLE', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014563.jpg', 16, 'LOWPASS FILTER', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014563.jpg', 16, 'COMP', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014563.jpg', 16, 'Adder_1', 'none', 100, [0, 0, 0, 100]]\n",
      "['block_circuit_train_15k_0321_014563.jpg', 16, 'Switch_1', 'none', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007929.jpg', 9, 'Adder_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007929.jpg', 9, 'Adder_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007929.jpg', 9, 'Adder_3', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007929.jpg', 9, 'z^{-1}/(1-z^{-1})', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007929.jpg', 9, 'K_e', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007929.jpg', 9, 'ADC', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007929.jpg', 9, 'DAC', 'none', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_007929.jpg', 9, 'Exponential Accumulator', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_007929.jpg', 9, 'OSR', 'none', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001721.jpg', 9, 'Adder_1', 'none', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001721.jpg', 9, 'K_vco/s', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001721.jpg', 9, 'K_PFD', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001721.jpg', 9, 'Adder_2', 'none', 55, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_001721.jpg', 9, 'Switch_1', 'none', 0, [0, 0, 4, 0]]\n",
      "['block_circuit_train_15k_0321_001721.jpg', 9, 'z^-1/4', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_001721.jpg', 9, 'B', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001721.jpg', 9, 'D-V', 'none', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001721.jpg', 9, 'K_DAC', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009783.jpg', 11, 'ACSource_1', 'none', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_009783.jpg', 11, 'In-phase circuit', 'none', 15, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_009783.jpg', 11, 'Multiplier_1', 'none', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009783.jpg', 11, 'Summer_1', 'none', 55, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_009783.jpg', 11, 'Summer_2', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009783.jpg', 11, 'Comparator_1', 'none', 29, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_009783.jpg', 11, 'Inverter_1', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009783.jpg', 11, 'Lr', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009783.jpg', 11, 'Nonlinear load', 'none', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_009783.jpg', 11, 'A = A + ΔA', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_009783.jpg', 11, 'least compensated current operation', 'none', 25, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'Switch_1', 'none', 83, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'Switch_2', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'Cin_1', 'none', 44, [2, 3, 6, 44.44]]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'Cin_2', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'Rb_1', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'Rb_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'Cdsl', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'Cpfb', 'none', 20, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'Cfb', 'none', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'DSL', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'PFB', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'FB', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'Av1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'Av2', 'none', 50, [2, 5, 0, 80]]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'Cc_1', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'Cc_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'OTA', 'none', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'Cint_1', 'none', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'Cint_2', 'none', 70, [2, 3, 0, 100]]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'RPR_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'RPR_2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011407.jpg', 22, 'Digital Offset Calibration', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_009052.jpg', 9, 'Analog MUX', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009052.jpg', 9, 'MDAC1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009052.jpg', 9, 'MDAC2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009052.jpg', 9, 'Shared AMP', 'none', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_009052.jpg', 9, '1.5-b SADC_1', 'none', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009052.jpg', 9, '1.5-b SADC_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009052.jpg', 9, 'Digital Correction Logic', 'none', 85, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_009052.jpg', 9, 'DLL', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009052.jpg', 9, 'CLK & Timing Gen.', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'Modulated Laser', 'none', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'PD', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'C_ac', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'TIA', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'Rect.', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'C_dd', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'Switch_1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'Resistor_Ri_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'Resistor_Ri_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'Resistor_Rshift_1', 'none', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'Resistor_Rshift_2', 'none', 20, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'C_int_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'C_int_2', 'none', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'OpAmp_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'Resistor_Rf_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'Resistor_Rf_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'Comparator_1', 'none', 0, [0, 6, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'Dead time_1', 'none', 12, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'Dead time_2', 'none', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'Half-Bridge Driver_1', 'none', 30, []]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'Half-Bridge Driver_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007400.jpg', 22, 'Actuator', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009248.jpg', 19, 'Up Slow', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009248.jpg', 19, 'Up Fast', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009248.jpg', 19, 'D/A_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009248.jpg', 19, 'Counter_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009248.jpg', 19, 'Registers & Filters_1', 'none', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009248.jpg', 19, 'Down Slow', 'none', 0, ['评估出错']]\n",
      "['block_circuit_train_15k_0321_009248.jpg', 19, 'Down Fast', 'none', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_009248.jpg', 19, 'D/A_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009248.jpg', 19, 'Counter_2', 'none', 0, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_009248.jpg', 19, 'Registers & Filters_2', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009248.jpg', 19, 'Avg', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009248.jpg', 19, 'D/A_3', 'none', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009248.jpg', 19, 'g_m', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009248.jpg', 19, 'Differential Variable Gain Amplifier', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009248.jpg', 19, 'Capacitor_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009248.jpg', 19, 'Capacitor_2', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009248.jpg', 19, 'Resistor_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009248.jpg', 19, 'Mid range Vref for VGA', 'none', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009248.jpg', 19, 'Ground_1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004688.jpg', 4, 'TDD Switch', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004688.jpg', 4, 'Circulator', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_004688.jpg', 4, 'Input Cavity filter', 'none', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004688.jpg', 4, 'Antenna', 'none', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_010529.jpg', 6, 'Sampling Monitor Circuit_1', 'none', 92, [6, 7, 6, 92.3076923076923]]\n",
      "['block_circuit_train_15k_0321_010529.jpg', 6, 'Sampling Monitor Circuit_2', 'none', 100, [6, 6, 6, 100]]\n",
      "['block_circuit_train_15k_0321_010529.jpg', 6, 'Pin driver_1', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010529.jpg', 6, 'Pin driver_2', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010529.jpg', 6, 'Low Pass Filter_1', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010529.jpg', 6, 'Low Pass Filter_2', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011646.jpg', 3, 'Level Shifter', 'none', 80, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_011646.jpg', 3, 'Tapered Buffers', 'none', 67, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_011646.jpg', 3, 'Power Switch', 'none', 95, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'R-S latched Level Shifter', 'none', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'DRV_C', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'DRV_B', 'none', 88, [6, 6, 7, 92.31]]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'DRV_A', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'H_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'L_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'H_2', 'none', 60, [3, 6, 4, 60]]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'L_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'H_3', 'none', 60, [3, 6, 4, 60]]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'L_3', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'Level Shifter_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'Level Shifter_2', 'none', 66.67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'D1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'D2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'D3', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'C_H', 'none', 30, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'C_B', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'CBOOT(a)', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'CBOOT(b)', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'SW_A1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'SW_A2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'SW_A3', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_014637.jpg', 23, 'SW_A4', 'none', 85, [3, 5, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011943.jpg', 11, 'Analog Front End', 'none', 60, [3, 3, 6, 66.67]]\n",
      "['block_circuit_train_15k_0321_011943.jpg', 11, 'Bulk Chromatic Dispersion Equalizer', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011943.jpg', 11, '4-D Feed Forward Equalizer', 'none', 57.14, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_011943.jpg', 11, 'Carrier and Polarization Recovery', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011943.jpg', 11, 'Forward Error Correction', 'none', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011943.jpg', 11, 'AGC', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011943.jpg', 11, 'Timing Recovery', 'none', 15, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011943.jpg', 11, 'Sampling-Time Error & I/Q Skew Calibration', 'none', 33.33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011943.jpg', 11, 'MSE Estimation', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011943.jpg', 11, 'BER Estimation', 'none', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011943.jpg', 11, '4-D Slicer', 'none', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_006878.jpg', 5, 'IADC1', 'none', 78, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006878.jpg', 5, 'Digital Filter1', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006878.jpg', 5, '2-C SAR', 'none', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006878.jpg', 5, 'Digital Filter2', 'none', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006878.jpg', 5, 'Adder_1', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011804.jpg', 14, 'Transformer_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011804.jpg', 14, 'PDU', 'none', 40, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011804.jpg', 14, 'AC/DC_Converter_1', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011804.jpg', 14, 'DC/DC_1', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011804.jpg', 14, 'Hot Swap', 'none', 75, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_011804.jpg', 14, 'UPS', 'none', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011804.jpg', 14, 'IBC_1', 'none', 50, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_011804.jpg', 14, 'POL_1', 'none', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011804.jpg', 14, 'IBC_2', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011804.jpg', 14, 'POL_2', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011804.jpg', 14, 'DC/DC_2', 'none', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_011804.jpg', 14, 'CPU Non-Core Rails', 'none', 80, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_011804.jpg', 14, 'Chip Set Rails', 'none', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011804.jpg', 14, 'Others', 'none', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_009990.jpg', 13, 'abc/αβ', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009990.jpg', 13, 'αβ/dq', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009990.jpg', 13, 'Pre-filter_1', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009990.jpg', 13, 'Pre-filter_2', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009990.jpg', 13, 'AN', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009990.jpg', 13, 'dq/αβ', 'none', 20, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_009990.jpg', 13, 'Frequency Estimation', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009990.jpg', 13, 'LPFo', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_009990.jpg', 13, '1/s', 'none', 30, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_009990.jpg', 13, 'sqrt(vd^2+vq^2)', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009990.jpg', 13, 'ε', 'none', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_009990.jpg', 13, 'Multiplier_Divider_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009990.jpg', 13, 'Divider_Multiplier_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_008193.jpg', 7, 'Gate drive', 'none', 60, [4, 7, 4, 72.73]]\n",
      "['block_circuit_train_15k_0321_008193.jpg', 7, 'RS-FF', 'none', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008193.jpg', 7, 'Time base', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008193.jpg', 7, 'Amplifier_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_008193.jpg', 7, 'Adder_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_008193.jpg', 7, 'Controller', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008193.jpg', 7, 'Adder_2', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'Decoder', 'none', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'TransmissionGate_0', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'TransmissionGate_1', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'TransmissionGate_2', 'none', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'TransmissionGate_3', 'none', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'TransmissionGate_4', 'none', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'TransmissionGate_5', 'none', 20, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'TransmissionGate_6', 'none', 0, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'TransmissionGate_7', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'TransmissionGate_8', 'none', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'TransmissionGate_9', 'none', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'TransmissionGate_10', 'none', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'TransmissionGate_11', 'none', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'TransmissionGate_12', 'none', 25, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'TransmissionGate_13', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'TransmissionGate_14', 'none', 40, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'TransmissionGate_15', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'R0', 'none', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'Resistor_1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'Resistor_2', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'Resistor_3', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'Resistor_4', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'Resistor_5', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'Resistor_6', 'none', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'Resistor_7', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'Resistor_8', 'none', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'Resistor_9', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'Resistor_10', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'Resistor_11', 'none', 0, [0, 2, 4, 0]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'Resistor_12', 'none', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'Resistor_13', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'Resistor_14', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'R15', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'VDD', 'none', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011982.jpg', 35, 'GND', 'none', 95, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_008776.jpg', 7, 'Slave Biquad', 'none', 86, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_008776.jpg', 7, 'Master Biquad', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_008776.jpg', 7, '1/Qd Scaling Block', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_008776.jpg', 7, 'Adder_1', 'none', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008776.jpg', 7, 'Dummy Summer', 'none', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_008776.jpg', 7, 'Multiplier_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_008776.jpg', 7, 'μ/s', 'none', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_005215.jpg', 13, 'Cc', 'none', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_005215.jpg', 13, 'Error Amp', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005215.jpg', 13, 'Adder_1', 'none', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_005215.jpg', 13, 'Current Follower', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_005215.jpg', 13, 'R_PD', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_005215.jpg', 13, 'C_PD', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005215.jpg', 13, 'R_PF', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005215.jpg', 13, 'C_PF', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005215.jpg', 13, 'M_S2', 'none', 10, [1, 4, 0, 50]]\n",
      "['block_circuit_train_15k_0321_005215.jpg', 13, 'Cs', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_005215.jpg', 13, 'M_TFT', 'none', 20, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_005215.jpg', 13, 'M_S1', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_005215.jpg', 13, 'OLED', 'none', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_009529.jpg', 11, 'Antenna', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009529.jpg', 11, 'LNA', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009529.jpg', 11, 'down mixer', 'none', 70, [4, 6, 5, 72.72727272727273]]\n",
      "['block_circuit_train_15k_0321_009529.jpg', 11, 'LPF_1', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009529.jpg', 11, 'LPF_2', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009529.jpg', 11, 'PGA_1', 'none', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_009529.jpg', 11, 'PGA_2', 'none', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_009529.jpg', 11, 'DCOC_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009529.jpg', 11, 'DCOC_2', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009529.jpg', 11, 'ADC_1', 'none', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_009529.jpg', 11, 'ADC_2', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013686.jpg', 4, 'Temp Sensor', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013686.jpg', 4, 'Signal Conditioner', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013686.jpg', 4, 'ADC', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013686.jpg', 4, 'Reference Generator', 'none', 95, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_007127.jpg', 17, 'Output Current Reference Generation', 'none', 22, [1, 8, 1, 22.22]]\n",
      "['block_circuit_train_15k_0321_007127.jpg', 17, 'Adder_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007127.jpg', 17, 'G_io', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007127.jpg', 17, 'G_Ave', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007127.jpg', 17, 'G_Diff', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007127.jpg', 17, 'Adder_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007127.jpg', 17, 'Adder_3', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007127.jpg', 17, 'G_idiff', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007127.jpg', 17, 'Nonlinear Feedback Transform Eq. (24)', 'none', 75, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_007127.jpg', 17, 'Digital Control Delay_1', 'none', 33.33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_007127.jpg', 17, 'Digital Control Delay_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007127.jpg', 17, 'Gain_0.5_1', 'none', 40, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_007127.jpg', 17, 'Gain_0.5_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007127.jpg', 17, 'Adder_4', 'none', 95, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_007127.jpg', 17, 'Adder_5', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007127.jpg', 17, 'Adder_6', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007127.jpg', 17, 'MMC Nonlinear Model (Fig. 2)', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_000487.jpg', 18, 'PFD/CP', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000487.jpg', 18, 'Divider ÷ 32~63', 'none', 30, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_000487.jpg', 18, 'VCO', 'none', 66.67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000487.jpg', 18, 'R_s', 'none', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000487.jpg', 18, 'C_s', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000487.jpg', 18, 'C_p', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000487.jpg', 18, 'Main switched-capacitor array', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_000487.jpg', 18, 'C_m1', 'none', 0, [0, 2, 0, 0.0]]\n",
      "['block_circuit_train_15k_0321_000487.jpg', 18, 'C_m2', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000487.jpg', 18, 'C_m10', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_000487.jpg', 18, 'Buffer', 'none', 60, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000487.jpg', 18, 'Fine tuning circuit', 'none', 50, [3, 5, 5, 60]]\n",
      "['block_circuit_train_15k_0321_000487.jpg', 18, 'Coarse tuning circuit', 'none', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_000487.jpg', 18, 'Leakage Compensation Circuit', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_000487.jpg', 18, 'M_g1', 'none', 66.67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_000487.jpg', 18, 'M_g2', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000487.jpg', 18, 'M_g3', 'none', 80, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_000487.jpg', 18, 'C_S_rep_1', 'none', 82, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Summer_1', 'none', 15, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Delay_1', 'none', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Delay_2', 'none', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Summer_2', 'none', 22, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Quantizer_1', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Divider_1', 'none', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Delay_3', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'TFF_1', 'none', 55, [3, 6, 5, 54.55]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Folded_EFM_1', 'none', 50, [3, 5, 5, 60]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Folded_EFM_2', 'none', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Folded_EFM_l', 'none', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Summer_3', 'none', 0, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Summer_4', 'none', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Noise_Cancellation_Logic_1', 'none', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Summer_5', 'none', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Delay_4', 'none', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Delay_5', 'none', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Summer_6', 'none', 0, [0, 6, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Quantizer_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Divider_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Delay_6', 'none', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'TFF_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Folded_SPEFM_1', 'none', 80, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Folded_SPEFM_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Folded_SPEFM_l', 'none', 88, [5, 6, 5, 90.91]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Summer_7', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Summer_8', 'none', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012296.jpg', 28, 'Noise_Cancellation_Logic_2', 'none', 15, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_000265.jpg', 5, 'Photodiode', 'none', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_000265.jpg', 5, 'Ground', 'none', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_000265.jpg', 5, 'Transimpedance Amplifier', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000265.jpg', 5, 'Bias Circuit', 'none', 25, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000265.jpg', 5, 'Voltage Amplifier', 'none', 83, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_012855.jpg', 5, 'V TO F CONVERTER', 'none', 35, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012855.jpg', 5, 'REFERENCE', 'none', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012855.jpg', 5, 'ONE-SHOT MULTIVIBRATOR', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012855.jpg', 5, 'SWITCH', 'none', 75, []]\n",
      "['block_circuit_train_15k_0321_012855.jpg', 5, 'TRANSFORMER, DIODES, FILTERS', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012898.jpg', 7, 'Host controllers', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012898.jpg', 7, 'DSP', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012898.jpg', 7, 'FPGA (Master)', 'none', 40, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_012898.jpg', 7, 'Main Circuit', 'none', 40, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_012898.jpg', 7, 'Slave controllers', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012898.jpg', 7, 'FPGA (Slave)', 'none', 15, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_012898.jpg', 7, 'Submodules', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012062.jpg', 15, 'vs', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012062.jpg', 15, 'Ls', 'none', 82, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_012062.jpg', 15, 'Cf', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012062.jpg', 15, 'PLL', 'none', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_012062.jpg', 15, 'Adder_1', 'none', 0, ['评估出错']]\n",
      "['block_circuit_train_15k_0321_012062.jpg', 15, 'CSR', 'none', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012062.jpg', 15, 'SHE Modulator', 'none', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012062.jpg', 15, 'Proposed CSR Controller', 'none', 86, [6, 7, 7, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_012062.jpg', 15, 'Ldc', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012062.jpg', 15, 'LPF', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012062.jpg', 15, 'CSI', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012062.jpg', 15, 'SHE & SVM Modulator', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012062.jpg', 15, 'CSI FOC Controller', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012062.jpg', 15, 'Co', 'none', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012062.jpg', 15, 'M', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_004591.jpg', 5, 'Node[i]', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004591.jpg', 5, 'Inv[i]', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004591.jpg', 5, 'Level-1 Signature Flip-Flop[i]', 'none', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_004591.jpg', 5, 'AND_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004591.jpg', 5, 'Level-2 Signature Flip-Flop[i]', 'none', 75, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, 'b1', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, 'Adder_1', 'none', 30, [4, 7, 6, 61.54]]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, 'C1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, 'DAC1 (FSCR)', 'none', 30, [2, 8, 1, 44.44]]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, '1/s_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, 'c2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, 'Adder_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, '1/s_2', 'none', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, 'c3', 'none', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, '1/s_3', 'none', 10, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, 'g1', 'none', 15, [1, 6, 2, 25]]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, 'a0', 'none', 65, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, 'a1', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, 'a2', 'none', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, 'a3', 'none', 57, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, 'Adder_3', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, 'C4', 'none', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, 'DAC2 (NRZ)', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, '4-bit Quantizer', 'none', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, 'DWA', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_005556.jpg', 21, 'D-FF', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006904.jpg', 8, 'F_ref', 'none', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_006904.jpg', 8, 'BBPD', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006904.jpg', 8, 'DLF', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006904.jpg', 8, 'VCO', 'none', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_006904.jpg', 8, 'Multi-Modulus Divider', 'none', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_006904.jpg', 8, 'DTC', 'none', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_006904.jpg', 8, 'ΔΣ Modulator and Regulator', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_006904.jpg', 8, 'Linear TDC', 'none', 30, [2, 5, 5, 40]]\n",
      "['block_circuit_train_15k_0321_005065.jpg', 7, 'Sine->Square_1', 'none', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_005065.jpg', 7, 'Comparator_1', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005065.jpg', 7, 'Comparator_2', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005065.jpg', 7, 'PFD', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_005065.jpg', 7, 'LPF', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005065.jpg', 7, 'VCO by master filter', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005065.jpg', 7, 'Sine->Square_2', 'none', 15, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001930.jpg', 5, 'Coarse ADC', 'none', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001930.jpg', 5, 'Fine ADC', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001930.jpg', 5, 'MUX', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_001930.jpg', 5, 'Encoder', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_001930.jpg', 5, 'ResistorLadder_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_008418.jpg', 17, 'AC power regulator', 'none', 30, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_008418.jpg', 17, 'CL energy balancing', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_008418.jpg', 17, 'Summer_1', 'none', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008418.jpg', 17, 'PI_1', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008418.jpg', 17, 'PLL', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008418.jpg', 17, 'CL Current Synthesis', 'none', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_008418.jpg', 17, 'Current loop & PWM', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_008418.jpg', 17, 'SM_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_008418.jpg', 17, 'SM_2', 'none', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_008418.jpg', 17, 'SM_3', 'none', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_008418.jpg', 17, '1/6N Σ', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008418.jpg', 17, 'Summer_2', 'none', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008418.jpg', 17, 'PI_2', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008418.jpg', 17, 'abc/dq', 'none', 10, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_008418.jpg', 17, 'PWR', 'none', 20, [2, 6, 6, 33.33]]\n",
      "['block_circuit_train_15k_0321_008418.jpg', 17, 'Summer_3', 'none', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008418.jpg', 17, 'dq/abc', 'none', 44, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_008082.jpg', 12, 'Driver', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_008082.jpg', 12, 'DC/DC Boost Converter', 'none', 60, [4, 7, 4, 72.73]]\n",
      "['block_circuit_train_15k_0321_008082.jpg', 12, 'Signal conditioning', 'none', 20, [1, 4, 5, 22.22]]\n",
      "['block_circuit_train_15k_0321_008082.jpg', 12, 'ADC module', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_008082.jpg', 12, 'PI controller', 'none', 40, [4, 8, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_008082.jpg', 12, 'DPWM', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008082.jpg', 12, 'Capacitor health monitoring module', 'none', 30, [3, 7, 4, 54.55]]\n",
      "['block_circuit_train_15k_0321_008082.jpg', 12, 'Transient detection', 'none', 25, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_008082.jpg', 12, 'LCD display', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_008082.jpg', 12, 'Data to PC', 'none', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_008082.jpg', 12, 'Ambient temp. Ta', 'none', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_008082.jpg', 12, 'MCU', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'Ca1_1', 'none', 19, [2, 19, 2, 19.05]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'Cbus', 'none', 22.22, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'Ca1_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'Laux', 'none', 30, [2, 7, 2, 44.44]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'S1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'S2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'S3', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'S4', 'none', 80, [2, 2, 1, 133.33]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'Ls', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'Transformer_1', 'none', 50, [4, 10, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'D1', 'none', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'D3', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'D2', 'none', 0, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'D4', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'Cp', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'Cf', 'none', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'Lf', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'HV-Battery', 'none', 65, [2, 4, 2, 66.6667]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'ABS', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'Gain_neg_xi', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'Summer_1', 'none', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'DAC', 'none', 14, [1, 12, 2, 14.29]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'OpAmp_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'ZCD', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'ADC_1', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'ADC_2', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'Charging Profile', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'Summer_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'k1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'k2', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'z', 'none', 0, [1, 6, 2, 25.0]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'Summer_3', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'QD_FlipFlop_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'Dead-Time Generator_1', 'none', 60, [3, 7, 3, 60]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'QD_FlipFlop_2', 'none', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_007404.jpg', 36, 'Dead-Time Generator_2', 'none', 66, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002262.jpg', 6, '2.5-b stage_1', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002262.jpg', 6, '2.5-b stage_2', 'none', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_002262.jpg', 6, '2.5-b stage_3', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_002262.jpg', 6, '2.5-b stage_4', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002262.jpg', 6, '3-b flash ADC', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002262.jpg', 6, 'Back-end digital correction (simple adder)', 'none', 100, [6, 6, 6, 100]]\n",
      "['block_circuit_train_15k_0321_006602.jpg', 12, 'Ref 100MHz', 'none', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_006602.jpg', 12, 'DTC', 'none', 50, [3, 6, 4, 60]]\n",
      "['block_circuit_train_15k_0321_006602.jpg', 12, 'Digital Quantizer', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006602.jpg', 12, 'Multiplier_1', 'none', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006602.jpg', 12, 'LMS', 'none', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_006602.jpg', 12, 'BBPD', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_006602.jpg', 12, 'Digital Filter', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006602.jpg', 12, 'DCO', 'none', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006602.jpg', 12, 'Frequency Aid', 'none', 0, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_006602.jpg', 12, 'ILFD_div2', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006602.jpg', 12, 'ILFD_div3', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006602.jpg', 12, 'Amplifier_1', 'none', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008131.jpg', 7, 'SOGI PLL', 'none', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_008131.jpg', 7, 'Notch filter', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_008131.jpg', 7, 'Adder_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_008131.jpg', 7, 'PI', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008131.jpg', 7, 'Synchronous Rectifier', 'none', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008131.jpg', 7, 'Flow chart in Fig.4', 'none', 91, [5, 5, 6, 90.91]]\n",
      "['block_circuit_train_15k_0321_008131.jpg', 7, 'PWM', 'none', 92, [10, 10, 11, 95.24]]\n",
      "['block_circuit_train_15k_0321_004692.jpg', 10, 'SwitchNetwork_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_004692.jpg', 10, 'Cps', 'none', 50, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_004692.jpg', 10, 'Cs', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004692.jpg', 10, 'CPF', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_004692.jpg', 10, 'CF', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004692.jpg', 10, 'VAMP', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_004692.jpg', 10, 'Comparator_1', 'none', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_004692.jpg', 10, 'Upper 4-bit counter', 'none', 40, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_004692.jpg', 10, 'Lower 9-bit counter', 'none', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004692.jpg', 10, 'Adder_1', 'none', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008354.jpg', 5, 'Adder_1', 'none', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008354.jpg', 5, 'Analog Loop Filter', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008354.jpg', 5, 'fosc', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008354.jpg', 5, 'Comparator_1', 'none', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008354.jpg', 5, 'Switching Driver', 'none', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_003218.jpg', 13, 'Udc', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003218.jpg', 13, 'Inverter_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_003218.jpg', 13, 'PWM', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003218.jpg', 13, 'dq/abc', 'none', 25, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_003218.jpg', 13, 'Current Control', 'none', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_003218.jpg', 13, 'abc/dq', 'none', 29, []]\n",
      "['block_circuit_train_15k_0321_003218.jpg', 13, 'PLL', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_003218.jpg', 13, 'AC-Bus Voltage Control', 'none', 10, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_003218.jpg', 13, 'L', 'none', 50, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_003218.jpg', 13, 'Capacitor_1', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003218.jpg', 13, 'Z_dq', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003218.jpg', 13, 'Z_g', 'none', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003218.jpg', 13, 'Ug', 'none', 50, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_015238.jpg', 12, 'Vrefp_1', 'none', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_015238.jpg', 12, 'Vrefn_1', 'none', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_015238.jpg', 12, 'Vip', 'none', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_015238.jpg', 12, 'Vin', 'none', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_015238.jpg', 12, 'Vrefn_2', 'none', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_015238.jpg', 12, 'Vrefp_2', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015238.jpg', 12, 'S/H', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_015238.jpg', 12, 'DAC', 'none', 85, [6, 7, 6, 92.3076923076923]]\n",
      "['block_circuit_train_15k_0321_015238.jpg', 12, 'Comparator_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_015238.jpg', 12, 'SAR & Shuffle', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_015238.jpg', 12, 'Fine ADC', 'none', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_015238.jpg', 12, 'Decoder', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012850.jpg', 15, 'X(z)', 'none', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012850.jpg', 15, 'Switch_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012850.jpg', 15, 'C3', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012850.jpg', 15, 'C11', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012850.jpg', 15, 'C12', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012850.jpg', 15, 'OpAmp_Integrator_1', 'none', 82, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_012850.jpg', 15, 'Comp', 'none', 65, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_012850.jpg', 15, 'Delay', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012850.jpg', 15, 'Differentiator', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012850.jpg', 15, 'Adder_1', 'none', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012850.jpg', 15, 'C1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012850.jpg', 15, 'S1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012850.jpg', 15, 'S2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_012850.jpg', 15, 'Sw Ctrl', 'none', 30, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_012850.jpg', 15, 'Vref', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_009510.jpg', 17, '17-Level Pipeline stage', 'none', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_009510.jpg', 17, '15-Level Pipeline stage_1', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009510.jpg', 17, '15-Level Pipeline stage_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009510.jpg', 17, '15-Level Flash', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009510.jpg', 17, 'Dithered Requantizer', 'none', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_009510.jpg', 17, 'DNC', 'none', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_009510.jpg', 17, 'GEC', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009510.jpg', 17, 'Adder_1', 'none', 0, [0, 3, 3, 0.0]]\n",
      "['block_circuit_train_15k_0321_009510.jpg', 17, 'Adder_2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009510.jpg', 17, 'Adder_3', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009510.jpg', 17, 'Adder_4', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009510.jpg', 17, '17-level Flash ADC', 'none', 50, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_009510.jpg', 17, 'Adder_5', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009510.jpg', 17, 'DEM Encoder', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009510.jpg', 17, '20 1-b DACs', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_009510.jpg', 17, 'PN-Generator', 'none', 33.33, [1, 1, 5, 33.33]]\n",
      "['block_circuit_train_15k_0321_009510.jpg', 17, 'Residue Amplifier', 'none', 10, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'Vdc', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'MOSFET_1', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'MOSFET_2', 'none', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'MOSFET_3', 'none', 0, [0, 6, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'MOSFET_4', 'none', 60, [3, 7, 1, 75]]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'CurrentSource_1', 'none', 85, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'R_L2', 'none', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'L2', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'C1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'R_C1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'L1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'R_L1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'R_g', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'L_g', 'none', 35, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'Vg', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'PWM', 'none', 86, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'ZOH', 'none', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'Delay_1', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'Adder_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'PI_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'Adder_2', 'none', 0, []]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'Multiplier_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'Cosine_1', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'Integrator_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'PI_2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'DqTransform_1', 'none', 50, []]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'D(s)', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010999.jpg', 28, 'Gain_1', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008805.jpg', 4, 'S^(1,g,N)', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008805.jpg', 4, 'DAC^(g+1,N)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008805.jpg', 4, 'DAC^(1,g)', 'model1', 65, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_008805.jpg', 4, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010249.jpg', 6, 'Adder_1', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010249.jpg', 6, 'Proposed loop filter', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010249.jpg', 6, 'Adder_2', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010249.jpg', 6, 'Quantizer', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_010249.jpg', 6, 'A_q', 'model2', 40, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010249.jpg', 6, 'Adder_3', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006870.jpg', 9, 'Ctrl/Switch', 'none', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_006870.jpg', 9, 'DAC_1', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006870.jpg', 9, 'DAC_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006870.jpg', 9, 'Sampling Circuit_1', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006870.jpg', 9, 'Sampling Circuit_2', 'model2', 28, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_006870.jpg', 9, 'Comparator_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_006870.jpg', 9, 'Comparator_2', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_006870.jpg', 9, 'Bit Register', 'model2', 28, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_006870.jpg', 9, 'Offset Calibration', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011977.jpg', 8, 'Thermoelectric generator (TEG)', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011977.jpg', 8, 'V_G', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011977.jpg', 8, 'R_G', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011977.jpg', 8, 'C_in', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011977.jpg', 8, 'Harvester chip', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011977.jpg', 8, 'DC-DC converter', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011977.jpg', 8, 'Start-up oscillator', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011977.jpg', 8, 'C_out', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_007759.jpg', 12, 'Udc', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_007759.jpg', 12, 'Converter Under Test', 'model2', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_007759.jpg', 12, 'L', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007759.jpg', 12, 'R', 'model1', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_007759.jpg', 12, 'CurrentSensor_1', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007759.jpg', 12, 'abc/dq_1', 'model2', 35, [3, 14, 3, 35.29]]\n",
      "['block_circuit_train_15k_0321_007759.jpg', 12, 'abc/dq_2', 'model2', 0, [3, 10, 3, 46.15384615384615]]\n",
      "['block_circuit_train_15k_0321_007759.jpg', 12, 'VoltageSensor_1', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007759.jpg', 12, 'Impedance Calculation Algorithm', 'both', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_007759.jpg', 12, 'dq/abc', 'model2', 0, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_007759.jpg', 12, 'Excitation Generation', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007759.jpg', 12, 'Grid-Emulator', 'none', 0, [0, 8, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006293.jpg', 10, 'Quadrature Modulator', 'model1', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006293.jpg', 10, 'Mixer_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006293.jpg', 10, 'RF Front-End_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006293.jpg', 10, 'Antenna_1', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006293.jpg', 10, 'Antenna_2', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006293.jpg', 10, 'RF Front-End_2', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006293.jpg', 10, 'Quadrature Demodulator', 'model2', 50, [3, 5, 4, 66.6667]]\n",
      "['block_circuit_train_15k_0321_006293.jpg', 10, 'MF (Synch.)', 'model2', 83, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_006293.jpg', 10, 'DLL (Tracking, Despreading)', 'none', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_006293.jpg', 10, 'Coherent Rake Reciever', 'model2', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013903.jpg', 8, 'System Description', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013903.jpg', 8, 'Subblock Detection', 'model2', 85, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_013903.jpg', 8, 'Stochastic Circuit Reliability Simulation', 'model2', 85, [4, 4, 6, 80]]\n",
      "['block_circuit_train_15k_0321_013903.jpg', 8, 'Regression Model (FFX)', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013903.jpg', 8, 'test_nmse < threshold OR i > i_max', 'model2', 20, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_013903.jpg', 8, 'Sample Selection', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013903.jpg', 8, 'Transistor Model', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013903.jpg', 8, 'System Level Reliability Analysis', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014407.jpg', 14, 'Switch_1', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014407.jpg', 14, 'C-DAC', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014407.jpg', 14, 'Dynamic_comparator', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014407.jpg', 14, 'Switch_2', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014407.jpg', 14, 'Statistical_estimation', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014407.jpg', 14, 'Strong_arm_latch', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014407.jpg', 14, 'Clock_booster', 'model1', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014407.jpg', 14, 'Clock_generator', 'none', 30, [2, 3, 5, 50]]\n",
      "['block_circuit_train_15k_0321_014407.jpg', 14, 'Shared_DFF_chain_1', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_014407.jpg', 14, 'Common_gate_stage_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014407.jpg', 14, 'Inverter_CMOS_input_stage_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014407.jpg', 14, 'Switch_Load_switching_1', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014407.jpg', 14, 'Capacitor_Cin_1', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014407.jpg', 14, 'Regeneration_stage_1', 'model2', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011886.jpg', 9, 'Filter_f1f2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011886.jpg', 9, 'simplified transistor based analog predistorter(APD)', 'none', 30, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011886.jpg', 9, 'directional coupler_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011886.jpg', 9, 'directional coupler_2', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011886.jpg', 9, 'Linear PA', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011886.jpg', 9, 'error PA', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011886.jpg', 9, 'Resistor_1', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011886.jpg', 9, 'Combiner_1', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011886.jpg', 9, 'Main PA', 'both', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011270.jpg', 5, 'FREQUENCY DETECTOR', 'model2', 78, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011270.jpg', 5, 'C2', 'model2', 50, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011270.jpg', 5, 'CurrentSource_1', 'model2', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011270.jpg', 5, 'A', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011270.jpg', 5, 'RING OSCILLATOR VCO', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_003379.jpg', 2, 'Phase Accumulator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003379.jpg', 2, 'Phase to Amplitude Converter', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013367.jpg', 9, 'Switch_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013367.jpg', 9, 'Crystal-derived Clock', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013367.jpg', 9, 'ADC', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013367.jpg', 9, 'AGC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013367.jpg', 9, 'Equalizer', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013367.jpg', 9, 'Interpolated Timing Recovery (ITR)', 'model1', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_013367.jpg', 9, 'Slicer', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013367.jpg', 9, 'Summer_1', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013367.jpg', 9, 'ITR^{-1}', 'none', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012753.jpg', 15, 'PipelineLatch_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012753.jpg', 15, 'ABS', 'model1', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012753.jpg', 15, 'PipelineLatch_2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012753.jpg', 15, 'LOG', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012753.jpg', 15, 'PipelineLatch_3', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012753.jpg', 15, 'Adder_1', 'model2', 45, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_012753.jpg', 15, 'Multiplier_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012753.jpg', 15, 'PipelineLatch_4', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012753.jpg', 15, 'MUX_1', 'model1', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012753.jpg', 15, 'PipelineLatch_5', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012753.jpg', 15, 'ALOG', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012753.jpg', 15, 'PipelineLatch_6', 'none', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012753.jpg', 15, 'Adder_2', 'model2', 15, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012753.jpg', 15, 'PipelineLatch_7', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012753.jpg', 15, 'MUX_2', 'model1', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'Serial I/F', 'model2', 20, [2, 4, 8, 33.33]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'Burst Store', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'Digital GMSK modulator', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'DAC_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'DAC_2', 'model2', 35, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'ReconstructionFilter_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'ReconstructionFilter_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'PGA_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'PGA_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'Offset adjustment', 'model2', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'ADC_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'ADC_2', 'model1', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'AntiAliasFilter_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'AntiAliasFilter_2', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'VGA_1', 'model2', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'VGA_2', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'Coarse DC offset compensation', 'model2', 57, [2, 3, 4, 57.14285714285714]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'FIR_1', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'FIR_2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'Digital DC offset compensation_1', 'model2', 60, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_001797.jpg', 21, 'Digital DC offset compensation_2', 'model2', 15, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_002901.jpg', 6, 'First-Order Reference Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002901.jpg', 6, 'Master Biquad', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_002901.jpg', 6, 'Envelope Detector_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_002901.jpg', 6, 'Envelope Detector_2', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002901.jpg', 6, 'Adder_1', 'model2', 35, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002901.jpg', 6, 'k/s', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008947.jpg', 16, 'VDD', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008947.jpg', 16, 'Switch_φ1_1', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_008947.jpg', 16, 'Switch_φ1_2', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008947.jpg', 16, 'Capacitor_CL_1', 'model2', 10, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008947.jpg', 16, 'Capacitor_CL_2', 'model2', 80, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_008947.jpg', 16, 'Vcm Detector', 'model2', 30, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008947.jpg', 16, 'MOSFET_Input_1', 'none', 10, [1, 4, 5, 22.22]]\n",
      "['block_circuit_train_15k_0321_008947.jpg', 16, 'MOSFET_Input_2', 'model2', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008947.jpg', 16, 'Vip', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_008947.jpg', 16, 'Vin', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_008947.jpg', 16, 'ControlSignal_φclk', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008947.jpg', 16, 'ControlSignal_φstop', 'model2', 60, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_008947.jpg', 16, 'ANDGate_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008947.jpg', 16, 'Switch_φstop_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008947.jpg', 16, 'CurrentSource_IB', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008947.jpg', 16, 'Ground', 'model2', 50, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_001824.jpg', 19, 'Adder_1', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_001824.jpg', 19, 'Bandpass CT Filter', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001824.jpg', 19, 'BP TINS SAR_1', 'model2', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_001824.jpg', 19, 'DAC', 'model2', 0, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001824.jpg', 19, 'LF_CT1_1', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001824.jpg', 19, 'LF_CT1_2', 'none', 0, [0, 3, 2, 0.0]]\n",
      "['block_circuit_train_15k_0321_001824.jpg', 19, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001824.jpg', 19, 'G', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001824.jpg', 19, 'LF_CT2_1', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001824.jpg', 19, 'Mixer_0deg_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_001824.jpg', 19, 'Mixer_90deg_1', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001824.jpg', 19, 'Adder_3', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001824.jpg', 19, 'BP TINS SAR_2', 'none', 50, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_001824.jpg', 19, 'Mixer_0deg_2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001824.jpg', 19, 'Mixer_90deg_2', 'model1', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001824.jpg', 19, 'CDAC_1', 'model1', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001824.jpg', 19, 'LF_SC_1', 'model2', 30, [2, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001824.jpg', 19, 'CDAC_2', 'model2', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001824.jpg', 19, 'LF_SC_2', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_003522.jpg', 9, 'PGA', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_003522.jpg', 9, 'Volume Control', 'model2', 30, [1, 2, 1, 66.7]]\n",
      "['block_circuit_train_15k_0321_003522.jpg', 9, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_003522.jpg', 9, 'Loop Filter', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003522.jpg', 9, 'Adaptive Triangular Wave Generator', 'model2', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_003522.jpg', 9, 'Adder_2', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003522.jpg', 9, 'Real Time Comparator', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003522.jpg', 9, 'Output Stage', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003522.jpg', 9, 'Distortion Shaping Path', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001464.jpg', 6, 'EA', 'model2', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001464.jpg', 6, 'Resistor_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001464.jpg', 6, 'Ground_1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001464.jpg', 6, 'S&H', 'model1', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001464.jpg', 6, 'Subtractor', 'model2', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001464.jpg', 6, 'Summer_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, 'Multiplier_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, 'Multiplier_2', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, 'Multiplier_3', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, 'Multiplier_4', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, 'Low-pass filter', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, 'Rate Limiter', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, '1/(2π)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, 'PID', 'model1', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, '1/s', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, 'Mod', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, 'Integrated Variable Transport Delay', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, 'Correction polynomial', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, 'Adder_3', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, 'Variable Frequency Image Mean Value', 'model2', 33.33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, 'Variable Frequency Real Mean Value', 'model2', 0, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, '(x,y)->(r,θ)', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, '1/u', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, 'Sin', 'model2', 0, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006421.jpg', 21, 'Cos', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007740.jpg', 18, 'EH (rectifier out)', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007740.jpg', 18, 'Capacitor_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007740.jpg', 18, 'Capacitor_2', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007740.jpg', 18, 'C_1n', 'model1', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007740.jpg', 18, 'C_Nn', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007740.jpg', 18, 'C_1p', 'both', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007740.jpg', 18, 'C_Np', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007740.jpg', 18, 'CP Core', 'model2', 75, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_007740.jpg', 18, 'Control Logic', 'none', 40, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_007740.jpg', 18, 'DB Core 1', 'model1', 40, [1, 3, 0, 66.7]]\n",
      "['block_circuit_train_15k_0321_007740.jpg', 18, 'DB Core 2', 'none', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_007740.jpg', 18, 'Driver Booster', 'none', 10, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_007740.jpg', 18, 'Comp', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007740.jpg', 18, 'Voltage Reference', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007740.jpg', 18, 'Voltage Divider', 'model2', 30, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_007740.jpg', 18, 'Clock Generator', 'model1', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_007740.jpg', 18, 'Oscillator', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_007740.jpg', 18, 'Load', 'model1', 85, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_014537.jpg', 9, 'PV', 'model2', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014537.jpg', 9, 'TEG', 'model1', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014537.jpg', 9, 'PZT', 'model2', 66.67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014537.jpg', 9, 'Power Management Integrated Circuit', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014537.jpg', 9, 'N-stages Charge Pump', 'model2', 55, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_014537.jpg', 9, 'Aux. circuitry', 'model2', 50, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_014537.jpg', 9, 'OpAmp_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014537.jpg', 9, 'Storage Buffer', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014537.jpg', 9, 'Power System', 'model1', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011879.jpg', 10, 'Power divider', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_011879.jpg', 10, 'Filter_1', 'model2', 20, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011879.jpg', 10, 'G_M', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011879.jpg', 10, 'Filter_2', 'model1', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011879.jpg', 10, 'G_A1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011879.jpg', 10, 'τ_A1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011879.jpg', 10, 'Filter_3', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011879.jpg', 10, 'G_A2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011879.jpg', 10, 'τ_A2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011879.jpg', 10, 'Power combiner', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_004676.jpg', 6, 'Adder_1', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004676.jpg', 6, 'Kp + Ki/s', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004676.jpg', 6, 'e^{-T_d s}', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004676.jpg', 6, 'H(s)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004676.jpg', 6, 'Open Loop Plant', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004676.jpg', 6, 'G_D2(s)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007726.jpg', 9, 'PD', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_007726.jpg', 9, 'Resistor_M1_1', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007726.jpg', 9, 'Capacitor_1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007726.jpg', 9, 'VCO', 'none', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_007726.jpg', 9, 'Resistor_M1_2', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_007726.jpg', 9, '3n3', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007726.jpg', 9, 'Capacitor_2', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007726.jpg', 9, 'Capacitor_3', 'model2', 0, [0, 2, 1, 0.0]]\n",
      "['block_circuit_train_15k_0321_007726.jpg', 9, 'Resistor_M1_3', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002870.jpg', 17, 'EA', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_002870.jpg', 17, 'A2', 'model2', 83, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_002870.jpg', 17, 'C_C', 'model2', 0, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002870.jpg', 17, 'M_P', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002870.jpg', 17, 'M_N', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002870.jpg', 17, 'R1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002870.jpg', 17, 'R2', 'model1', 20, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_002870.jpg', 17, 'R_L', 'model2', 20, [1, 1, 0, 200]]\n",
      "['block_circuit_train_15k_0321_002870.jpg', 17, 'C_L', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002870.jpg', 17, 'C_N', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002870.jpg', 17, 'Charge Pump', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002870.jpg', 17, 'Level Shifter', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002870.jpg', 17, 'M14', 'model2', 50, [2, 3, 3, 66.667]]\n",
      "['block_circuit_train_15k_0321_002870.jpg', 17, 'M13', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002870.jpg', 17, 'I_B', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002870.jpg', 17, 'V_REF', 'none', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002870.jpg', 17, 'V_DD', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014295.jpg', 9, 'abc/αβ', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014295.jpg', 9, 'αβ/dq', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014295.jpg', 9, 'FILTER', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014295.jpg', 9, 'Controller', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014295.jpg', 9, 'k_i/s', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014295.jpg', 9, 'k_p', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014295.jpg', 9, 'Adder_1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014295.jpg', 9, 'Adder_2', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014295.jpg', 9, 'Integrator_1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014187.jpg', 9, 'PV', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014187.jpg', 9, 'Wind turbine', 'both', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014187.jpg', 9, 'Inverter', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014187.jpg', 9, 'VSC', 'model2', 75, [4, 4, 6, 80]]\n",
      "['block_circuit_train_15k_0321_014187.jpg', 9, 'PWM', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014187.jpg', 9, 'Controller', 'model2', 80, [5, 6, 6, 83.33]]\n",
      "['block_circuit_train_15k_0321_014187.jpg', 9, 'LCL Filter', 'model2', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014187.jpg', 9, 'Zg', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014187.jpg', 9, 'Grid', 'model1', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_000887.jpg', 8, 'ANALOG MULT_1', 'model2', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000887.jpg', 8, 'LOW-PASS FILTER_1', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000887.jpg', 8, 'ANALOG MULT_2', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000887.jpg', 8, 'ANALOG MULT_3', 'model2', 80, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000887.jpg', 8, 'LOW-PASS FILTER_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000887.jpg', 8, 'ANALOG MULT_4', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000887.jpg', 8, 'LOCAL OSCILLATOR', 'model2', 70, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_000887.jpg', 8, 'Adder_1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005018.jpg', 14, 'Sp', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_005018.jpg', 14, 'Cp', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005018.jpg', 14, 'Sn', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005018.jpg', 14, 'Cn', 'model1', 20, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005018.jpg', 14, 'C7', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005018.jpg', 14, 'C6', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005018.jpg', 14, 'C1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005018.jpg', 14, 'Successive Approximation Controller', 'model2', 59, [5, 8, 9, 58.82]]\n",
      "['block_circuit_train_15k_0321_005018.jpg', 14, 'Comparison Trigger', 'model1', 75, [3, 3, 4, 85.7]]\n",
      "['block_circuit_train_15k_0321_005018.jpg', 14, 'S_short', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005018.jpg', 14, '1-bit Random Generator', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_005018.jpg', 14, 'Self-calibrated Comparator', 'none', 50, [3, 4, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_005018.jpg', 14, 'Comparator Amplifier_1', 'model1', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_005018.jpg', 14, 'Comparator Calibration', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'vac', 'model1', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'Diode_1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'Diode_2', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'Diode_3', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'Diode_4', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'L1', 'model2', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'C1', 'model2', 20, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'L2', 'model2', 20, [2, 3, 5, 50]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'D0', 'model2', 33.33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'Lr', 'model2', 83, [3, 5, 2, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'D1', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'Cs', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'Q', 'model2', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'Ds', 'both', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'Rznz', 'model1', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'Co', 'model2', 0, [0, 15, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'Ro', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'H', 'model2', 65, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'Summer_1', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'Gv(s)', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'Summer_2', 'model1', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'g_DC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'LPF1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'Summer_3', 'model2', 0, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'Multiplier_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'R.I', 'model2', 30, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'Comparator_1', 'model2', 25, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'RS_Latch', 'model2', 45, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'CLK', 'model1', 0, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'g_DC*G', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013298.jpg', 31, 'LPF2', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005963.jpg', 4, 'LOW NOISE INPUT STAGE', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_005963.jpg', 4, 'EIGHT VARIABLE GAIN STAGES', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005963.jpg', 4, 'OUTPUT STAGE', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_005963.jpg', 4, 'TEN STAGE FEEDBACK', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005296.jpg', 8, 'Sine Wave', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005296.jpg', 8, 'Fref', 'model1', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_005296.jpg', 8, 'Product', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_005296.jpg', 8, 'Analog Filter Design', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_005296.jpg', 8, 'Gain', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005296.jpg', 8, 'Control Voltage', 'model1', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_005296.jpg', 8, 'Continuous-Time VCO', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005296.jpg', 8, 'Fout', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012009.jpg', 10, '(m+1) bit Sub-ADC', 'model2', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012009.jpg', 10, '(m+1) bit Sub-DAC', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012009.jpg', 10, 'Adder_1', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012009.jpg', 10, 'Residue Amplifier', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012009.jpg', 10, 'Multiplying DAC (MDAC)', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012009.jpg', 10, 'STAGE 1', 'model2', 66.67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012009.jpg', 10, 'STAGE 2', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012009.jpg', 10, 'STAGE N-1', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012009.jpg', 10, 'Flash ADC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012009.jpg', 10, 'ERROR CORRECTION', 'model2', 75, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_003292.jpg', 10, 'SELECTOR', 'model2', 30, [4, 10, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_003292.jpg', 10, 'MAIN DAC', 'model1', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003292.jpg', 10, 'SUB DAC', 'model1', 30, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_003292.jpg', 10, 'Vref', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_003292.jpg', 10, 'RAM 256b', 'none', 25, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_003292.jpg', 10, 'COUNTER 1', 'model2', 0, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_003292.jpg', 10, 'SR_FF_1', 'model2', 15, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_003292.jpg', 10, 'Comparator_1', 'model2', 40, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_003292.jpg', 10, 'RAMP FUNC. GENERATOR', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003292.jpg', 10, 'COUNTER 2', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012392.jpg', 7, 'CLK_ref', 'model1', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012392.jpg', 7, 'Counter', 'model1', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012392.jpg', 7, 'Register1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012392.jpg', 7, 'Register2', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_012392.jpg', 7, 'Subtractor_1', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012392.jpg', 7, 'Divider_1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012392.jpg', 7, 'CIC', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002864.jpg', 8, 'Sine-Wave Source', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002864.jpg', 8, 'ADC', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002864.jpg', 8, 'Clock', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002864.jpg', 8, 'Logic Analyzer', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002864.jpg', 8, 'Register B', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002864.jpg', 8, 'One Cycle Delay', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002864.jpg', 8, 'Register A', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002864.jpg', 8, 'Compute |A-B|, if greater than X increment bin.', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008967.jpg', 11, 'REF', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_008967.jpg', 11, 'PFD', 'model2', 33, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008967.jpg', 11, 'CP', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008967.jpg', 11, 'LPF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008967.jpg', 11, '20 GHz VCO', 'model2', 78, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_008967.jpg', 11, '60 GHz QILO', 'model2', 20, [1, 1, 5, 33.33]]\n",
      "['block_circuit_train_15k_0321_008967.jpg', 11, 'single-stage ILFD', 'model2', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008967.jpg', 11, 'Divider_÷2_1', 'model2', 65, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008967.jpg', 11, 'Divider_÷2_2', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_008967.jpg', 11, 'Divider_÷4_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008967.jpg', 11, 'Digital divider', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011796.jpg', 12, 'Adder_1', 'model2', 0, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_011796.jpg', 12, 'DAC1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011796.jpg', 12, '44 MHz', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011796.jpg', 12, '40.5 MHz', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011796.jpg', 12, '47.5 MHz', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011796.jpg', 12, 'Adder_2', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011796.jpg', 12, '-44 MHz', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011796.jpg', 12, 'SUM', 'model2', 20, [1, 4, 5, 22.22]]\n",
      "['block_circuit_train_15k_0321_011796.jpg', 12, '4-b ADC', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011796.jpg', 12, 'ESL', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_011796.jpg', 12, 'DAC2', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011796.jpg', 12, 'DAC3', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005048.jpg', 13, 'Wide-Swing Voltage Buffer', 'model2', 20, [1, 3, 5, 25]]\n",
      "['block_circuit_train_15k_0321_005048.jpg', 13, 'PAB', 'model2', 20, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_005048.jpg', 13, 'IQ1', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005048.jpg', 13, 'EA1', 'model1', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_005048.jpg', 13, 'EA2', 'model2', 0, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_005048.jpg', 13, 'MP', 'none', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_005048.jpg', 13, 'MBUF', 'model2', 65, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_005048.jpg', 13, 'MN1', 'model1', 25, [1, 3, 5, 25]]\n",
      "['block_circuit_train_15k_0321_005048.jpg', 13, 'RF1', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005048.jpg', 13, 'RF2', 'model2', 0, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_005048.jpg', 13, 'COUT', 'none', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005048.jpg', 13, 'RESR', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005048.jpg', 13, 'ILOAD', 'model2', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_015609.jpg', 6, 'Phase Frequency Detector', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_015609.jpg', 6, 'Charge Pump', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015609.jpg', 6, 'Low Pass Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015609.jpg', 6, 'VCO', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015609.jpg', 6, 'Frequency divider', 'both', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015609.jpg', 6, 'SPI/I2C', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002897.jpg', 6, 'B', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_002897.jpg', 6, 'Comparator', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_002897.jpg', 6, 'Power Transistor', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002897.jpg', 6, 'A', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002897.jpg', 6, 'Speaker', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_002897.jpg', 6, 'K_P', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008478.jpg', 2, 'Coarse ADC & control circuit', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008478.jpg', 2, 'S/H', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001980.jpg', 8, 'Antenna', 'model2', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001980.jpg', 8, 'Analog Front-end', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001980.jpg', 8, 'ΣΔ ADC_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001980.jpg', 8, 'ΣΔ ADC_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001980.jpg', 8, 'FFT', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001980.jpg', 8, 'EQ', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001980.jpg', 8, 'Rectangle_1', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_001980.jpg', 8, 'P2S', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001995.jpg', 11, 'Antenna_1', 'model2', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001995.jpg', 11, 'Band-select filter', 'model1', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001995.jpg', 11, 'LNA', 'model2', 70, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_001995.jpg', 11, 'Mixer_1', 'model1', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_001995.jpg', 11, 'LO_1', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001995.jpg', 11, 'PhaseShifter_1', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001995.jpg', 11, 'Mixer_2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001995.jpg', 11, 'CT ΣΔ ADC_1', 'model2', 85, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_001995.jpg', 11, 'CT ΣΔ ADC_2', 'model1', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001995.jpg', 11, 'Blocker Detector', 'model2', 40, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001995.jpg', 11, 'DSP', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011600.jpg', 12, 'VREF', 'model1', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011600.jpg', 12, 'OpAmp_1', 'model2', 60, [3, 4, 3, 85.7]]\n",
      "['block_circuit_train_15k_0321_011600.jpg', 12, 'Rsens', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011600.jpg', 12, 'p-MOS Mirror', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011600.jpg', 12, 'n-MOS Mirror', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011600.jpg', 12, 'Switch_1', 'model2', 80, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011600.jpg', 12, 'Switch_2', 'model2', 15, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011600.jpg', 12, 'VarCapacitor_1', 'model2', 0, [0, 1, 0, 0.0]]\n",
      "['block_circuit_train_15k_0321_011600.jpg', 12, 'Generator_Triangle_1', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011600.jpg', 12, 'Quantizer_1', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011600.jpg', 12, 'Generator_Square_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011600.jpg', 12, 'Buffer_1', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009147.jpg', 17, 'MPC', 'none', 43, [3, 7, 7, 42.86]]\n",
      "['block_circuit_train_15k_0321_009147.jpg', 17, 'Reference Design', 'model2', 40, [3, 5, 6, 54.54545454545454]]\n",
      "['block_circuit_train_15k_0321_009147.jpg', 17, 'Minimization of J(s(k))', 'model2', 60, [5, 7, 7, 71.43]]\n",
      "['block_circuit_train_15k_0321_009147.jpg', 17, 'AFE', 'model2', 20, [1, 3, 5, 25]]\n",
      "['block_circuit_train_15k_0321_009147.jpg', 17, 'Voltage Source_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009147.jpg', 17, 'Inductor_1', 'model2', 40, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_009147.jpg', 17, 'Resistor_1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009147.jpg', 17, 'Voltage Source_2', 'model2', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_009147.jpg', 17, 'Inductor_2', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009147.jpg', 17, 'Resistor_2', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009147.jpg', 17, 'Voltage Source_3', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_009147.jpg', 17, 'Inductor_3', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009147.jpg', 17, 'Resistor_3', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009147.jpg', 17, 'Transistor_1', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009147.jpg', 17, 'Diode_1', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009147.jpg', 17, 'Capacitor_1', 'model2', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_009147.jpg', 17, 'Resistor_4', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012712.jpg', 5, 'Comparator', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012712.jpg', 5, 'Controller', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012712.jpg', 5, 'Power Switch Array', 'model2', 70, [2, 2, 4, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_012712.jpg', 5, 'C_load', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012712.jpg', 5, 'I_load', 'model2', 30, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_010221.jpg', 7, 'm', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010221.jpg', 7, 'Multiplier', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_010221.jpg', 7, 'Low-Pass Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010221.jpg', 7, 'Error Amplifier_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010221.jpg', 7, 'Error Amplifier_2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010221.jpg', 7, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010221.jpg', 7, 'n', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'Switching State', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'Circuit Topology', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'Branch Data', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'Calculate Netlist (1)', 'both', 75, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'Reorder Netlist', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'Calculate Ãa(4), Ãa(5), Â(5), Â(8)', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'Calculate B_b (12)', 'model2', 68, [5, 7, 7, 71.43]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'Calculate B̂ (17)', 'model2', 25, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'Calculate i_cap (24)', 'model2', 45, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'Calculate KCL eqs. (23)', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'Calculate N̂ (1)', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'Calculate Ê (23)', 'none', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'Calculate E matrix (23)', 'model2', 50, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'Calculate F̂ (17)', 'model2', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'Calculate F matrix (19)', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'Calculate Ĝ (17)', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'Calculate G matrix (20)', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'Duty Ratio', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'Static Gain', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'SCC Model [1]', 'model2', 60, [3, 3, 6, 66.67]]\n",
      "['block_circuit_train_15k_0321_010227.jpg', 21, 'R_eq', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'u_sa', 'model2', 60, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'u_sb', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'u_sc', 'model2', 80, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'C_f', 'model2', 0, [0, 5, 1, 0]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'PLL', 'model1', 25, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'Polygon_1', 'none', 0, [0, 8, 5, 0]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'Cal_P_iq', 'model1', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'Summer_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'PI', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'Inv_U_pn', 'model2', 0, [0, 13, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'Gain_k', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'PWM', 'model2', 25, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'Y-bridge', 'model2', 30, [3, 13, 3, 37.5]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'IVS', 'model2', 60, [7, 17, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'L_x', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'C_pn', 'none', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'L_z', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'VSI', 'model2', 26, [6, 40, 6, 26.09]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'SVPWM', 'model2', 36.36, [2, 8, 3, 36.36]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'L_Lu', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'R_Lu', 'model2', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'L_Lv', 'model2', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'R_Lv', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'L_Lw', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'R_Lw', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001974.jpg', 26, 'Cal_DC_voltage_compensation', 'model2', 20, [2, 11, 4, 26.67]]\n",
      "['block_circuit_train_15k_0321_012152.jpg', 9, 'Charge Pump', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012152.jpg', 9, 'Bias Circuit', 'model2', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_012152.jpg', 9, 'Rf', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012152.jpg', 9, 'Cf', 'none', 30, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_012152.jpg', 9, 'Power MOS', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012152.jpg', 9, 'Tail-Current-Control', 'model1', 90, [7, 7, 8, 93.33]]\n",
      "['block_circuit_train_15k_0321_012152.jpg', 9, 'LDO Regulator', 'model2', 85, [5, 7, 4, 90.91]]\n",
      "['block_circuit_train_15k_0321_012152.jpg', 9, 'C_L', 'model2', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012152.jpg', 9, 'I_L', 'model2', 65, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012480.jpg', 9, 'R_filter', 'none', 20, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012480.jpg', 9, 'D_filter', 'model2', 12, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_012480.jpg', 9, 'C_filter', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012480.jpg', 9, 'L_trace', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012480.jpg', 9, 'R_DS_on', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012480.jpg', 9, 'C_oss', 'model2', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012480.jpg', 9, 'Diode_1', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012480.jpg', 9, 'MOSFET_1', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012480.jpg', 9, 'SR Driving IC', 'model2', 40, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012156.jpg', 11, 'g_m Z_PR1/(Z_PR1 + 1/(sC_HP)) · 1/(sC_LP)_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012156.jpg', 11, 'Adder_1', 'model2', 50, [2, 3, 3, 66.6667]]\n",
      "['block_circuit_train_15k_0321_012156.jpg', 11, 'g_m/sC_LP_1', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_012156.jpg', 11, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012156.jpg', 11, 'g_m Z_PR1/(Z_PR1 + 1/(sC_HP)) · 1/(sC_LP)_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012156.jpg', 11, 'Adder_3', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012156.jpg', 11, 'g_m/sC_LP_2', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012156.jpg', 11, 'Adder_4', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012156.jpg', 11, '1+g_m Z_PR1/(Z_PR1 + 1/(sC_HP)) · 1/(sC_LP)', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012156.jpg', 11, 'Adder_5', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012156.jpg', 11, '1/(s Z_PR2 C_LP)', 'model2', 0, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_005821.jpg', 6, 'PV Cells', 'model2', 66.67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_005821.jpg', 6, 'Power Management Circuit', 'model2', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_005821.jpg', 6, 'Charge Pump', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_005821.jpg', 6, 'Control Unit', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_005821.jpg', 6, 'Computation Circuit', 'model2', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_005821.jpg', 6, 'Rechargeable Battery', 'model1', 50, [1, 2, 1, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_015521.jpg', 15, 'DAC modulator', 'model2', 35, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_015521.jpg', 15, 'MOD3 DEM', 'model2', 15, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_015521.jpg', 15, 'IDAC', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015521.jpg', 15, 'Loop Filter (5th-order)', 'model2', 0, [0, 6, 6, 0]]\n",
      "['block_circuit_train_15k_0321_015521.jpg', 15, 'INT1', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_015521.jpg', 15, 'INT2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015521.jpg', 15, 'INT3', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015521.jpg', 15, 'INT45', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015521.jpg', 15, 'Quantizer', 'model2', 25, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_015521.jpg', 15, 'Sub-DAC', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015521.jpg', 15, 'comparator', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_015521.jpg', 15, 'control', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_015521.jpg', 15, 'Power Stage', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_015521.jpg', 15, 'CMFB', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015521.jpg', 15, 'Speaker_1', 'model1', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011872.jpg', 18, 'DC-DC (off-chip)', 'model2', 72, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_011872.jpg', 18, 'Feed-back network', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011872.jpg', 18, 'Capacitor_1', 'model1', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011872.jpg', 18, 'VCSEL', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011872.jpg', 18, 'Laser-diode driver (LDD) chip', 'model1', 40, [6, 13, 8, 57.14]]\n",
      "['block_circuit_train_15k_0321_011872.jpg', 18, 'Ctrl sig. gen.', 'model1', 55, [3, 8, 3, 54.55]]\n",
      "['block_circuit_train_15k_0321_011872.jpg', 18, 'Digital storage & algorithm', 'model2', 33, [2, 9, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011872.jpg', 18, 'DLL', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011872.jpg', 18, 'ADC', 'model2', 25, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011872.jpg', 18, 'A', 'model2', 0, [0, 3, 5, 0]]\n",
      "['block_circuit_train_15k_0321_011872.jpg', 18, 'Multi-phase gen.', 'model1', 33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011872.jpg', 18, 'LVDS Rx', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011872.jpg', 18, 'Pulse gen.', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011872.jpg', 18, 'Low-to-high convert', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011872.jpg', 18, 'Regulator', 'none', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011872.jpg', 18, 'Vth-tracking bias gen.', 'model2', 82, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_011872.jpg', 18, 'Replica driver', 'model1', 55, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_011872.jpg', 18, 'R0', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000489.jpg', 7, 'Adder_1', 'none', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000489.jpg', 7, 'K_d', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000489.jpg', 7, 'Adder_2', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_000489.jpg', 7, 'Loop Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000489.jpg', 7, 'K0', 'model2', 60, [1, 1, 2, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_000489.jpg', 7, 'Delay', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000489.jpg', 7, 'Integrator', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011994.jpg', 18, 'V_DC_main', 'model2', 95, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011994.jpg', 18, 'RF_Choke_Main', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011994.jpg', 18, 'PulseGenerator_1', 'model2', 20, [1, 6, 1, 28.57]]\n",
      "['block_circuit_train_15k_0321_011994.jpg', 18, 'IRFZ24N_Main', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011994.jpg', 18, 'Coss_Main', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011994.jpg', 18, 'Cext_Main', 'none', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011994.jpg', 18, 'Cinf_Main', 'model2', 0, [0, 0, 4, 0]]\n",
      "['block_circuit_train_15k_0321_011994.jpg', 18, 'Cser', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011994.jpg', 18, 'Lser', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011994.jpg', 18, 'RL', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011994.jpg', 18, 'V_DC_inj', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011994.jpg', 18, 'RF_Choke_Inj', 'model2', 57, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_011994.jpg', 18, 'PulseGenerator_2', 'model2', 0, [0, 0, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011994.jpg', 18, 'IRFZ24N_Inj', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011994.jpg', 18, 'Coss_Inj', 'model2', 10, [1, 4, 3, 28.571428571428573]]\n",
      "['block_circuit_train_15k_0321_011994.jpg', 18, 'Cext_Inj', 'model1', 30, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_011994.jpg', 18, 'Cinj', 'model2', 25, [1, 6, 2, 25]]\n",
      "['block_circuit_train_15k_0321_011994.jpg', 18, 'Linj', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014027.jpg', 8, 'Ultrasound imaging system', 'model2', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014027.jpg', 8, 'Ultrasound probe', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014027.jpg', 8, 'Arbitrary function generator', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_014027.jpg', 8, 'Oscilloscope', 'model1', 85, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_014027.jpg', 8, 'LNA', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014027.jpg', 8, 'Balun', 'model2', 72, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_014027.jpg', 8, 'Ground_1', 'model2', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_014027.jpg', 8, 'Ground_2', 'model2', 40, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014927.jpg', 14, 'T/H', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014927.jpg', 14, '5-bit Flash', 'none', 15, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_014927.jpg', 14, 'Pre-Amps', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_014927.jpg', 14, 'Dyn. Latches', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014927.jpg', 14, '5-bit Encoder', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014927.jpg', 14, 'Subtractor', 'model2', 25, [2, 6, 4, 40]]\n",
      "['block_circuit_train_15k_0321_014927.jpg', 14, 'Summer_1', 'model2', 50, [3, 6, 4, 60]]\n",
      "['block_circuit_train_15k_0321_014927.jpg', 14, '5-bit 1st Cap DAC', 'model2', 72, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_014927.jpg', 14, '5-bit SAR', 'model1', 55, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_014927.jpg', 14, 'Comparator_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014927.jpg', 14, '5-bit 2nd Cap DAC', 'model2', 50, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_014927.jpg', 14, 'SAR Logic', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014927.jpg', 14, 'Digital Error Correction', 'none', 70, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014927.jpg', 14, 'On-chip Reference Ladder', 'model1', 50, [4, 7, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_013823.jpg', 14, 'REF', 'model1', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013823.jpg', 14, 'Switch_1', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013823.jpg', 14, 'Capacitor_1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013823.jpg', 14, 'Pulse Generator', 'model2', 0, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013823.jpg', 14, 'PFET_1', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013823.jpg', 14, 'CurrentSource_ISSPD', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013823.jpg', 14, 'Switch_2', 'model2', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_013823.jpg', 14, 'Resistor_1', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013823.jpg', 14, 'Capacitor_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013823.jpg', 14, 'VCO', 'model1', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013823.jpg', 14, '/N', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013823.jpg', 14, 'PFD', 'model1', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_013823.jpg', 14, 'NMOS_1', 'model2', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013823.jpg', 14, 'CurrentSource_IPFD', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009173.jpg', 16, 'Antenna_1', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009173.jpg', 16, 'BandpassFilter_1', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009173.jpg', 16, 'Amplifier_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009173.jpg', 16, 'Mixer_1', 'model1', 86, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_009173.jpg', 16, 'Oscillator_Fixed_1', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_009173.jpg', 16, 'Shape_1', 'model2', 20, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_009173.jpg', 16, 'Mixer_2', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009173.jpg', 16, 'Oscillator_Fixed_2', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_009173.jpg', 16, 'BandpassFilter_2', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009173.jpg', 16, 'Amplifier_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009173.jpg', 16, 'Programmable bandpass ADC', 'model2', 25, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_009173.jpg', 16, 'Mixer_3', 'model1', 85, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_009173.jpg', 16, 'Oscillator_sinωIFt', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_009173.jpg', 16, 'Mixer_4', 'model1', 82, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_009173.jpg', 16, 'Oscillator_cosωIFt', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_009173.jpg', 16, 'DSP', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002066.jpg', 10, 'VCO', 'model2', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_002066.jpg', 10, 'Triangle To Sine', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002066.jpg', 10, 'Triangle To Square', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_002066.jpg', 10, 'Differential Amplifier Programmable Gain', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_002066.jpg', 10, 'System Under Test', 'model1', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_002066.jpg', 10, 'Current Measurement Front-End Electronics', 'model2', 50, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_002066.jpg', 10, 'Sinusoidal Current Source', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002066.jpg', 10, 'Voltage Measurement Front-End Electronics', 'model2', 30, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_002066.jpg', 10, 'Phase Shifter', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002066.jpg', 10, '90° Phase Shifter', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007207.jpg', 9, 'Digitized Envelope', 'none', 0, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007207.jpg', 9, 'φm Clock', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_007207.jpg', 9, 'Polar Modulator', 'model1', 75, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_007207.jpg', 9, 'SCPA', 'none', 45, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007207.jpg', 9, 'Digital Frequency Control', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007207.jpg', 9, 'Tunable Capacitor Array', 'model2', 90, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_007207.jpg', 9, 'L1', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007207.jpg', 9, 'Match NW', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007207.jpg', 9, 'Antenna_1', 'both', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_008019.jpg', 15, 'Sensor A', 'model1', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_008019.jpg', 15, 'Sensor B', 'none', 45, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_008019.jpg', 15, 'Sensor C', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008019.jpg', 15, 'Sensor N', 'none', 50, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_008019.jpg', 15, 'Analog MUX', 'model1', 20, [1, 6, 1, 28.57]]\n",
      "['block_circuit_train_15k_0321_008019.jpg', 15, 'ADC Input', 'model2', 30, [2, 6, 4, 40]]\n",
      "['block_circuit_train_15k_0321_008019.jpg', 15, 'ADC', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008019.jpg', 15, 'ADC Controller', 'model2', 50, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008019.jpg', 15, 'Register', 'model1', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_008019.jpg', 15, 'Bus', 'model2', 91, [5, 5, 6, 90.91]]\n",
      "['block_circuit_train_15k_0321_008019.jpg', 15, 'CPU', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_008019.jpg', 15, 'RAM', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008019.jpg', 15, 'Flash ROM', 'model2', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_008019.jpg', 15, 'I/O Port', 'model2', 30, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_008019.jpg', 15, 'Other Peripherals', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002984.jpg', 10, '53.125-MHz Ref. CLK', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002984.jpg', 10, 'Phase Detector', 'model1', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002984.jpg', 10, 'Loop-Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002984.jpg', 10, 'ECL - CMOS Converter', 'model2', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_002984.jpg', 10, 'VCO', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_002984.jpg', 10, '1/40 Prescaler', 'model1', 85, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_002984.jpg', 10, '2.125-GHz CLK', 'none', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_002984.jpg', 10, '1.0625-GHz CLK', 'model1', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_002984.jpg', 10, 'Select Signal', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_002984.jpg', 10, '212.5-MHz CLK', 'model1', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013839.jpg', 7, 'Time-to-Digital Converter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013839.jpg', 7, 'Phase Detector', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013839.jpg', 7, 'Decoder', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013839.jpg', 7, 'Digital Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013839.jpg', 7, 'Control', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013839.jpg', 7, 'Digital Controlled Oscillator', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013839.jpg', 7, 'Devider', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'Transducer_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'Resistor_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'OpAmp_1', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'Capacitor_1', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'Transducer_2', 'none', 0, [0, 0, 2, 0.0]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'Resistor_2', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'OpAmp_2', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'Capacitor_2', 'none', 0, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'Resistor_3', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'Resistor_4', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'OpAmp_3', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'Resistor_5', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'Resistor_6', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'Resistor_7', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'OpAmp_4', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'Buffer', 'none', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'Power Amplifier_2', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'Speaker 2', 'model1', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'Signal Source', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'Power Amplifier_1', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'Speaker 1', 'model1', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_015495.jpg', 22, 'Transducer_3', 'model2', 0, [0, 0, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011440.jpg', 10, 'Loop Filter', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011440.jpg', 10, 'Adder', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011440.jpg', 10, 'VCO', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011440.jpg', 10, 'Splitter_1', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011440.jpg', 10, 'Splitter_2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011440.jpg', 10, 'Frequency Discriminator', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011440.jpg', 10, 'Delay Line', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011440.jpg', 10, 'Phase Shifter', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011440.jpg', 10, 'Phase Detector', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011440.jpg', 10, 'High-gain Amplifier', 'model2', 25, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015497.jpg', 8, 'Source', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_015497.jpg', 8, 'PWM Modulator', 'model1', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015497.jpg', 8, 'Red LD', 'model1', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015497.jpg', 8, 'Red PD Array', 'model2', 60, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_015497.jpg', 8, 'Cac', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_015497.jpg', 8, 'Rec.', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015497.jpg', 8, 'Optical Receiver & Audio Driver', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_015497.jpg', 8, 'Actuator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009463.jpg', 8, 'ADC', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009463.jpg', 8, 'Clock_1', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_009463.jpg', 8, 'Triangle_1', 'model1', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009463.jpg', 8, 'Sample Rearrange', 'none', 30, [1, 2, 2, 50.0]]\n",
      "['block_circuit_train_15k_0321_009463.jpg', 8, 'Linear PD', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009463.jpg', 8, 'Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009463.jpg', 8, 'Slicer', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009463.jpg', 8, 'Sample Selection', 'model2', 75, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_010975.jpg', 10, 'Nonlinear Load Y', 'model2', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010975.jpg', 10, 'DSP Controller', 'model2', 88, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_010975.jpg', 10, 'PWM', 'model2', 10, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_010975.jpg', 10, 'CurrentSensor_1', 'model2', 90, [2, 2, 1, 133.33]]\n",
      "['block_circuit_train_15k_0321_010975.jpg', 10, 'Transformer_1', 'model2', 45, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_010975.jpg', 10, 'L1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010975.jpg', 10, 'Lf', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010975.jpg', 10, 'Cf', 'model2', 0, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_010975.jpg', 10, 'Rectifier_1', 'model2', 28, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_010975.jpg', 10, 'Cc', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_005001.jpg', 19, 'Adder_1', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005001.jpg', 19, 'PI_1', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005001.jpg', 19, 'Adder_2', 'model1', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005001.jpg', 19, 'PI_2', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_005001.jpg', 19, 'SYN', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_005001.jpg', 19, 'PLL', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005001.jpg', 19, 'Gpig', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005001.jpg', 19, 'Adder_3', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005001.jpg', 19, 'Adder_4', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005001.jpg', 19, 'Rg', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_005001.jpg', 19, 'PWM', 'model2', 30, [2, 3, 8, 36.36]]\n",
      "['block_circuit_train_15k_0321_005001.jpg', 19, 'Rectifiers A and B', 'model2', 75, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_005001.jpg', 19, 'Adder_5', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005001.jpg', 19, 'Gpio', 'model2', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_005001.jpg', 19, 'Ro', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_005001.jpg', 19, 'Inverter', 'model2', 80, [4, 7, 3, 80]]\n",
      "['block_circuit_train_15k_0321_005001.jpg', 19, 'Induction Machine Control', 'both', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_005001.jpg', 19, 'Induction Machine', 'model2', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005001.jpg', 19, 'Encoder', 'model2', 10, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_010820.jpg', 6, 'ADC_1', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010820.jpg', 6, 'DAC_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010820.jpg', 6, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010820.jpg', 6, 'G_A1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010820.jpg', 6, 'DT Backend ADC', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010820.jpg', 6, 'ADC_2', 'both', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008239.jpg', 10, 'BATTERY+', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008239.jpg', 10, 'ESR', 'model2', 70, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_008239.jpg', 10, 'RF PA', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008239.jpg', 10, 'Power Management Buck / LDOs', 'model2', 30, [5, 10, 6, 62.5]]\n",
      "['block_circuit_train_15k_0321_008239.jpg', 10, 'RF TRX+SX', 'model2', 75, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_008239.jpg', 10, 'Audio Codec', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_008239.jpg', 10, 'Analog Baseband + Modem + AP', 'none', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008239.jpg', 10, 'ClassD', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_008239.jpg', 10, 'ClassAB', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_008239.jpg', 10, 'High PSRR LDO', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012013.jpg', 4, 'DUT', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012013.jpg', 4, 'FILTER AND COLLIMATOR', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012013.jpg', 4, 'PULSED RED LASER', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012013.jpg', 4, 'OSCILLOSCOPE', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_003942.jpg', 11, 'Sample/Hold_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003942.jpg', 11, 'Stage 1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003942.jpg', 11, 'Stage 2', 'model2', 75, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_003942.jpg', 11, 'Stage 9', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003942.jpg', 11, 'Digital Correction', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_003942.jpg', 11, 'Stage N', 'none', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_003942.jpg', 11, 'Sample/Hold_2', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003942.jpg', 11, 'ADC', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003942.jpg', 11, 'DAC', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003942.jpg', 11, 'Adder_1', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003942.jpg', 11, 'Amplifier_1', 'both', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011772.jpg', 17, 'PFDCP LDO', 'model2', 50, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_011772.jpg', 17, 'Dual-edge PFD', 'model1', 88, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_011772.jpg', 17, 'Transistor_ChargePump_1', 'model2', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_011772.jpg', 17, 'Loop filter', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011772.jpg', 17, 'R2', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011772.jpg', 17, 'R3', 'model2', 75, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011772.jpg', 17, 'R4', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011772.jpg', 17, 'C1', 'model2', 0, [0, 3, 0, 0.0]]\n",
      "['block_circuit_train_15k_0321_011772.jpg', 17, 'C2', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011772.jpg', 17, 'C3', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011772.jpg', 17, 'C4', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011772.jpg', 17, 'VCOL', 'none', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011772.jpg', 17, 'VCOH', 'model2', 33, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_011772.jpg', 17, 'Calibration Logic', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011772.jpg', 17, 'DIV_LDO', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011772.jpg', 17, '/N Divider', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011772.jpg', 17, '3rd-ORDER ΣΔ', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_001366.jpg', 14, 'CLK IN', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001366.jpg', 14, 'Lock Detect', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001366.jpg', 14, 'PFD-Charge Pumps', 'model2', 70, [4, 5, 6, 72.73]]\n",
      "['block_circuit_train_15k_0321_001366.jpg', 14, 'Loop Filter', 'model2', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001366.jpg', 14, 'Add’l R-C', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001366.jpg', 14, 'VCO', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_001366.jpg', 14, 'PVA', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001366.jpg', 14, 'Start-up', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001366.jpg', 14, 'IrefGen', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001366.jpg', 14, 'MUX_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001366.jpg', 14, 'MUX_2', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001366.jpg', 14, 'Divider_M', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001366.jpg', 14, 'Divider_N', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001366.jpg', 14, 'DSM', 'model1', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001622.jpg', 9, 'Adder_1', 'model2', 0, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_001622.jpg', 9, 'z^{-1}/(1 - z^{-1})_1', 'model2', 30, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_001622.jpg', 9, 'z^{-1}/(1 - z^{-1})_2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001622.jpg', 9, 'Gain_1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001622.jpg', 9, 'Gain_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001622.jpg', 9, 'Adder_2', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_001622.jpg', 9, 'ADC', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_001622.jpg', 9, 'DAC', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001622.jpg', 9, 'Smart-DEM', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, 'PFD', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, 'CurrentSource_1', 'model2', 0, [0, 1, 2, 0.0]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, 'CurrentSource_2', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, 'Resistor_1', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, 'Capacitor_1', 'none', 0, [0, 2, 2, 0.0]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, 'Capacitor_2', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, 'VCO_1', 'both', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, '÷2', 'model2', 0, [0, 6, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, 'DSM', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, 'Phase Code', 'model2', 20, [1, 2, 6, 25]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, 'DirectionalCoupler_1', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, 'DirectionalCoupler_2', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, 'QPLL_1', 'model1', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, 'QPLL_2', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, 'V->I', 'model1', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, 'LF', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, 'Pulse Generator', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, 'Capacitor_3', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, 'Capacitor_4', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011030.jpg', 20, 'SineWaveGenerator_1', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014994.jpg', 15, 'Vdc', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014994.jpg', 15, 'Capacitor_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014994.jpg', 15, 'Capacitor_2', 'model2', 20, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_014994.jpg', 15, 'IGBT_Module_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014994.jpg', 15, 'Inductor_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014994.jpg', 15, 'Capacitor_3', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014994.jpg', 15, 'Inductor_2', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_014994.jpg', 15, 'Grid_Source_1', 'model2', 25, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_014994.jpg', 15, 'PWM', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014994.jpg', 15, 'abc/αβ_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014994.jpg', 15, 'K±e±jθ', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014994.jpg', 15, 'Grid-side current controller', 'model2', 30, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_014994.jpg', 15, 'abc/αβ_2', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_014994.jpg', 15, 'PLL', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014994.jpg', 15, 'e^{∓jθ}', 'none', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'IDSW1', 'model2', 75, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'IDSW2', 'model2', 85, [5, 5, 6, 90.91]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'IDSW6', 'model2', 88, [5, 5, 6, 90.91]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'IDSW6C', 'model2', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'IDSW7', 'model2', 0, [0, 3, 5, 0]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'IDSW8', 'none', 0, [0, 2, 6, 0]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'IDSW9', 'model2', 50, [2, 2, 6, 50]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'IDSW10', 'model2', 20, [2, 3, 6, 44.44]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'ASW1', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'ASW2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'ASW3', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'ASW4', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'ASW5', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'C1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'C2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'C6', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'C6C', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'C7', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'C8', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'C9', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'C10', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'C11', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'C12C', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'C13', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'C14', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'C15', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'LN-CMP', 'both', 85, [5, 6, 5, 90.9090909090909]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'Self-timed Logic', 'model2', 35, [3, 6, 4, 60]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'BW Controller', 'model2', 60, [3, 4, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'SAR Controller', 'model2', 30, [2, 4, 6, 40]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'Encoder', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009720.jpg', 32, 'ck_s', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006874.jpg', 14, 'C(Large)_1', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006874.jpg', 14, 'IMN', 'model2', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_006874.jpg', 14, 'Rg=15Ω', 'both', 100, [3, 2, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006874.jpg', 14, '180pF', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006874.jpg', 14, '47nH_1', 'model2', 75, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_006874.jpg', 14, 'MESFET', 'model2', 80, [3, 5, 1, 100]]\n",
      "['block_circuit_train_15k_0321_006874.jpg', 14, 'OMN', 'model2', 57.14, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_006874.jpg', 14, '47nH_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006874.jpg', 14, '25nH', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006874.jpg', 14, '100pF', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006874.jpg', 14, 'C(Large)_2', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_006874.jpg', 14, 'DAC', 'model2', 15, [1, 2, 5, 28.57]]\n",
      "['block_circuit_train_15k_0321_006874.jpg', 14, 'Bond_wire_1', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006874.jpg', 14, 'Cac', 'none', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002377.jpg', 4, 'GMS', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002377.jpg', 4, 'Low-Frequency LPF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002377.jpg', 4, 'E-cell', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002377.jpg', 4, 'OTA', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004050.jpg', 8, 'S/H Circuit_1', 'model1', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004050.jpg', 8, 'S/H Circuit_2', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004050.jpg', 8, 'Low-Pass Filter', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004050.jpg', 8, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004050.jpg', 8, 'Error Amplifier_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004050.jpg', 8, 'Error Amplifier_2', 'model1', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004050.jpg', 8, 'Adder_2', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004050.jpg', 8, 'n', 'model2', 75, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010366.jpg', 10, 'Loop Filter', 'model2', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_010366.jpg', 10, 'ADC1', 'model2', 40, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_010366.jpg', 10, 'DAC', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010366.jpg', 10, 'Adder_1', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010366.jpg', 10, '2^(m-1)', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010366.jpg', 10, 'ADC2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010366.jpg', 10, 'MSB DAC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010366.jpg', 10, 'LSB DAC', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010366.jpg', 10, 'Delay', 'model1', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010366.jpg', 10, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001918.jpg', 10, 'Comparator_1', 'model2', 25, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_001918.jpg', 10, 'Comparator_2', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_001918.jpg', 10, 'Comparator_3', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_001918.jpg', 10, 'Comparator_4', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001918.jpg', 10, 'OR_Gate_1', 'none', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_001918.jpg', 10, 'SR_Latch_1', 'none', 28, [1, 3, 4, 28.57142857142857]]\n",
      "['block_circuit_train_15k_0321_001918.jpg', 10, 'N1 bit counter', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001918.jpg', 10, 'Average Filter', 'model2', 20, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_001918.jpg', 10, 'Digital Compensator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010045.jpg', 3, '10-bit 30MHz Pipelined ADC', 'model1', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010045.jpg', 3, '10-bit 30MHz Pipelined ADC_1', 'none', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010045.jpg', 3, 'Digital MUX', 'model2', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_010967.jpg', 8, 'V1', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_010967.jpg', 8, 'V2', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010967.jpg', 8, 'OpAmp_1', 'none', 55, [3, 6, 5, 54.54545454545454]]\n",
      "['block_circuit_train_15k_0321_010967.jpg', 8, 'C_L', 'model1', 40, [2, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_010967.jpg', 8, 'MRC1', 'model1', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_010967.jpg', 8, 'MRC2', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010967.jpg', 8, 'V3', 'model2', 20, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010967.jpg', 8, 'V4', 'none', 30, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_000524.jpg', 12, 'R1', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000524.jpg', 12, 'M3', 'model2', 44.44, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_000524.jpg', 12, 'R2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000524.jpg', 12, 'M4', 'model1', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_000524.jpg', 12, 'M1', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_000524.jpg', 12, 'M2', 'model2', 70, [2, 4, 1, 80]]\n",
      "['block_circuit_train_15k_0321_000524.jpg', 12, 'C', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000524.jpg', 12, 'Current-controlled Current divider_1', 'model1', 60, [2, 5, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_000524.jpg', 12, 'Current-controlled Current divider_2', 'model2', 0, [0, 7, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000524.jpg', 12, 'CM (Sink)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000524.jpg', 12, 'CM (Source)', 'model2', 20, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_000524.jpg', 12, 'Information signal i_m(t)', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010758.jpg', 6, 'DFE', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010758.jpg', 6, 'Filter_1', 'model1', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010758.jpg', 6, 'Adder_1', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010758.jpg', 6, 'D_FF_1', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010758.jpg', 6, 'Multiplier_1', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010758.jpg', 6, 'Integrator_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001983.jpg', 11, 'SENSOR ELEMENT MODELS', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001983.jpg', 11, 'C_S', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001983.jpg', 11, 'COPPER SENSOR ELEMENTS', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_001983.jpg', 11, 'CCROs', 'model1', 50, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001983.jpg', 11, 'RO', 'model2', 10, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_001983.jpg', 11, 'Reference RO', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_001983.jpg', 11, 'FREQUENCY DIVISION', 'model2', 78, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001983.jpg', 11, 'FREQ-TO-DIGITAL CONVERTERS', 'model1', 80, [3, 4, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001983.jpg', 11, 'MODIFIED CIC FILTER', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_001983.jpg', 11, 'MEM', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001983.jpg', 11, 'SPI', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000344.jpg', 7, 'Replica of M0', 'model2', 85, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_000344.jpg', 7, '7-bit IDAC', 'model1', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_000344.jpg', 7, 'Replica Load Current Generator', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000344.jpg', 7, 'Comparator', 'both', 40, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_000344.jpg', 7, 'FSM', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_000344.jpg', 7, 'Synchronization block', 'model2', 0, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_000344.jpg', 7, 'M0', 'model2', 60, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_001688.jpg', 5, '3 Phase Utility', 'model1', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001688.jpg', 5, 'Injection Network', 'model1', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001688.jpg', 5, 'Diode-Bridge Rectifier', 'model2', 33.33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_001688.jpg', 5, 'DC-DC converter_1', 'model2', 80, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001688.jpg', 5, 'DC-DC converter_2', 'model1', 40, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006885.jpg', 8, 'CLK Generator (¼ divider)', 'model2', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_006885.jpg', 8, 'DCDL', 'model2', 78, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_006885.jpg', 8, 'CDAC', 'model2', 85, [5, 5, 6, 90.91]]\n",
      "['block_circuit_train_15k_0321_006885.jpg', 8, '5b FADC', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_006885.jpg', 8, '2.5b CADC', 'none', 33.33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_006885.jpg', 8, 'Encoder', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006885.jpg', 8, 'MUX', 'none', 75, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_006885.jpg', 8, 'Timing Skew Detection (Off chip)', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014827.jpg', 5, 'RC Lowpass filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014827.jpg', 5, 'CCD Input (f_s = 4.7 MHz)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014827.jpg', 5, 'Clock-generation and biasing circuitry (on chip)', 'model2', 80, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014827.jpg', 5, 'Transversal + Recursive CCD', 'model1', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014827.jpg', 5, 'Main-filter', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002953.jpg', 5, 'RC LPF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002953.jpg', 5, 'SC BPF', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_002953.jpg', 5, 'A/D', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002953.jpg', 5, 'DSP', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002953.jpg', 5, 'Clock Generator', 'model2', 81, [3, 3, 4, 85.714]]\n",
      "['block_circuit_train_15k_0321_010487.jpg', 7, 'Test Control Circuit', 'model2', 30, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_010487.jpg', 7, 'Fuse or Non-Volatile Memory', 'model1', 50, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010487.jpg', 7, 'Interface Circuit', 'model1', 72, [3, 6, 2, 75]]\n",
      "['block_circuit_train_15k_0321_010487.jpg', 7, 'Temperature Dependent Circuit', 'model1', 44, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_010487.jpg', 7, 'Voltage Reference Circuit', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010487.jpg', 7, 'Sense Temperature Adjust Circuit', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010487.jpg', 7, 'Comparator', 'model1', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_010917.jpg', 6, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010917.jpg', 6, 'Compensator Hc(s)', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010917.jpg', 6, 'One-Cycle Controller Gc(s)', 'both', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010917.jpg', 6, 'Power Stage Gp(s)', 'both', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010917.jpg', 6, 'Output Filter Gf(s)', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010917.jpg', 6, 'Feedback Network Hf(s)', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014543.jpg', 4, 'SSPD', 'model2', 86, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_014543.jpg', 4, 'G_M', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014543.jpg', 4, 'Rectangle_1', 'model2', 86, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_014543.jpg', 4, 'VCO', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014862.jpg', 17, 'Adder_1', 'model1', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014862.jpg', 17, '1st Integrator', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014862.jpg', 17, 'Adder_2', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_014862.jpg', 17, '1-z^{-1}_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014862.jpg', 17, 'Adder_3', 'model2', 20, [1, 4, 4, 25.0]]\n",
      "['block_circuit_train_15k_0321_014862.jpg', 17, '2nd Integrator', 'model2', 25, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_014862.jpg', 17, 'Gain_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014862.jpg', 17, 'ADC', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014862.jpg', 17, 'Adder_4', 'model2', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014862.jpg', 17, 'Delay_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014862.jpg', 17, 'DAC1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014862.jpg', 17, 'E(z)', 'model2', 0, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_014862.jpg', 17, 'Gain_1/2', 'model1', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014862.jpg', 17, 'DAC2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014862.jpg', 17, 'Delay_2', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014862.jpg', 17, '1-z^{-1}_2', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014862.jpg', 17, 'DAC3', 'model2', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_013933.jpg', 7, 'feed-forward', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013933.jpg', 7, 'Adder_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013933.jpg', 7, 'PI', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013933.jpg', 7, 'Adder_2', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013933.jpg', 7, 'sliding mode current controller', 'model2', 25, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_013933.jpg', 7, 'Cuk converter', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013933.jpg', 7, 'E', 'model2', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_006383.jpg', 3, 'I2S', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006383.jpg', 3, 'Oversampling stage', 'model1', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006383.jpg', 3, '3rd order noise shaping', 'model2', 33, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, 'Switch_1', 'model2', 20, [1, 3, 7, 20]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, '12-bit 60MHz Pipeline ADC_1', 'model1', 44.44, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, '12-bit 60MHz Pipeline ADC_2', 'model2', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, 'MC CAL_1', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, 'MC CAL_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, 'Adder_1', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, 'Adder_2', 'model2', 50, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, 'DIGITAL MUX', 'model2', 20, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, 'MID-CODE AVERAGE', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, 'Adder_3', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, 'Amp Bias Generator', 'model2', 80, [5, 6, 6, 83.33]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, 'Current Reference', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, 'Clock Generator', 'model1', 60, [5, 6, 8, 71.43]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, 'Digital Correction Logic', 'none', 80, [6, 7, 7, 85.71]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, 'MDAC1', 'model1', 82, [4, 5, 4, 88.88888888888889]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, 'MDAC2', 'model2', 87, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, 'MDAC3', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, 'MDAC4', 'model1', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, 'MDAC5', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, '2.0b FLASH ADC1', 'model1', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, '2.5b FLASH ADC2', 'model1', 35, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, '2.5b FLASH ADC3', 'model2', 30, [1, 4, 0, 50]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, '2.5b FLASH ADC4', 'model1', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, '2.5b FLASH ADC5', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_007279.jpg', 25, '2.5b FLASH ADC6', 'model1', 33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_012772.jpg', 14, 'V_DDH', 'model1', 25, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012772.jpg', 14, 'I_PU', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_012772.jpg', 14, 'I_PD', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012772.jpg', 14, 'UP', 'model2', 45, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012772.jpg', 14, 'DN', 'model2', 55, [3, 4, 7, 54.54545454545454]]\n",
      "['block_circuit_train_15k_0321_012772.jpg', 14, 'END', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012772.jpg', 14, 'Switch_1', 'none', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_012772.jpg', 14, 'Switch_2', 'none', 20, [1, 4, 0, 50]]\n",
      "['block_circuit_train_15k_0321_012772.jpg', 14, 'Switch_3', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012772.jpg', 14, 'R_E', 'model2', 85, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012772.jpg', 14, 'C_E', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012772.jpg', 14, 'LTC S/H', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_012772.jpg', 14, 'M1', 'model2', 0, [0, 3, 5, 0]]\n",
      "['block_circuit_train_15k_0321_012772.jpg', 14, 'V_E Meas.', 'model2', 0, [0, 7, 4, 0]]\n",
      "['block_circuit_train_15k_0321_004600.jpg', 4, 'Optional HPF/FIR', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004600.jpg', 4, 'Amplifier_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004600.jpg', 4, 'A/D', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004600.jpg', 4, 'Digital Equalizer / Sequence Detector / CDR', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009169.jpg', 6, 'ADC_1', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009169.jpg', 6, 'DAC', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009169.jpg', 6, 'Adder_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009169.jpg', 6, '1/(z-1)', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009169.jpg', 6, 'ADC_2', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009169.jpg', 6, 'Decimation Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006612.jpg', 6, 'REF C-DAC', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_006612.jpg', 6, 'SIG C-DAC', 'model2', 75, [5, 6, 6, 83.33]]\n",
      "['block_circuit_train_15k_0321_006612.jpg', 6, 'COMP1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006612.jpg', 6, 'COMP2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006612.jpg', 6, 'COMP3', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006612.jpg', 6, 'SAR Logic', 'both', 100, [6, 6, 6, 100]]\n",
      "['block_circuit_train_15k_0321_002859.jpg', 9, 'interstage matching & biasing_1', 'model1', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_002859.jpg', 9, 'Stage1', 'model2', 40, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_002859.jpg', 9, 'interstage matching & biasing_2', 'model1', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_002859.jpg', 9, 'Stage2', 'model1', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_002859.jpg', 9, 'Balun', 'model2', 70, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002859.jpg', 9, 'Rload', 'model2', 40, [1, 1, 2, 67]]\n",
      "['block_circuit_train_15k_0321_002859.jpg', 9, 'voltage detection', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002859.jpg', 9, 'bias control_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_002859.jpg', 9, 'bias control_2', 'none', 40, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_015003.jpg', 7, 'Integrated OTA [10]', 'none', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015003.jpg', 7, 'Starting Point', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015003.jpg', 7, 'Output Stage [9]', 'none', 0, [1, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015003.jpg', 7, 'OTA', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015003.jpg', 7, 'Output Stage', 'model1', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_015003.jpg', 7, 'New OP-AMP', 'model2', 80, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015003.jpg', 7, 'COMPENSATION', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000640.jpg', 11, 'non-overlap circuit', 'model1', 95, [6, 4, 5, 133.33]]\n",
      "['block_circuit_train_15k_0321_000640.jpg', 11, 'Current buffer', 'both', 100, [7, 7, 7, 100]]\n",
      "['block_circuit_train_15k_0321_000640.jpg', 11, 'Switching capacitor bandgap reference circuit', 'model1', 75, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_000640.jpg', 11, '1st Charge Pump Module', 'model2', 75, [4, 4, 6, 80]]\n",
      "['block_circuit_train_15k_0321_000640.jpg', 11, '2nd Charge Pump Module', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_000640.jpg', 11, 'Nth Charge Pump Module', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000640.jpg', 11, 'Automatic Body Switch', 'model2', 25, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000640.jpg', 11, 'R1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000640.jpg', 11, 'R2', 'model2', 30, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_000640.jpg', 11, 'COUT', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000640.jpg', 11, 'RLOAD', 'model2', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'V_off1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'S3', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'C_off1', 'model2', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'S2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'S1', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'S4', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'V_off2', 'model1', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'S7', 'model2', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'C_off2', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'S5', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'S6', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'S8', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'Vx', 'model2', 45, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'S24', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'C4', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'S25', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'V_DD', 'model2', 0, [0, 5, 1, 0]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'I_int', 'model2', 30, [2, 5, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'C_int', 'model2', 75, [6, 6, 9, 80]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'OpAmp_Integrator_1', 'model2', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'Comp._1', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'N-bit counter', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'switch control', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'phase selection', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'µC', 'model2', 33, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'S27', 'model1', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'S23', 'none', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'V_PTAT', 'model2', 30, [2, 7, 3, 40]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'S17', 'model1', 40, [1, 5, 0, 40]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'S21', 'model2', 0, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, '+α_d', 'model1', 45, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'V_BE', 'model1', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_001958.jpg', 33, 'S26', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011397.jpg', 8, 'Adder_1', 'model2', 22, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_011397.jpg', 8, 'Integrator_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011397.jpg', 8, 'Adder_2', 'model2', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_011397.jpg', 8, 'Integrator_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011397.jpg', 8, 'GPWM', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011397.jpg', 8, 'Adder_3', 'none', 20, [1, 4, 5, 22.22]]\n",
      "['block_circuit_train_15k_0321_011397.jpg', 8, 'β_fb1', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011397.jpg', 8, 'β_fb2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009321.jpg', 15, 'Sensor bias circuit', 'model1', 0, [0, 6, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009321.jpg', 15, 'M1', 'model2', 70, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_009321.jpg', 15, 'R_SENS', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009321.jpg', 15, 'p-MOS mirror', 'model1', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_009321.jpg', 15, 'n-MOS mirror', 'model1', 0, [0, 6, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009321.jpg', 15, 'Commutation path switches', 'model2', 75, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_009321.jpg', 15, 'M2', 'model2', 40, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_009321.jpg', 15, 'M3', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009321.jpg', 15, 'M4', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_009321.jpg', 15, 'M5', 'model2', 25, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_009321.jpg', 15, 'M6', 'model2', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_009321.jpg', 15, 'M7', 'model2', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_009321.jpg', 15, 'Switch phase generator', 'model2', 0, [0, 4, 6, 0]]\n",
      "['block_circuit_train_15k_0321_009321.jpg', 15, 'Array of capacitors', 'model2', 40, [2, 7, 2, 44.44]]\n",
      "['block_circuit_train_15k_0321_009321.jpg', 15, 'Schmitt Trigger', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_013541.jpg', 14, 'Adder_1', 'model1', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013541.jpg', 14, 'FLL', 'model2', 40, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013541.jpg', 14, 'PFD with UMD2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013541.jpg', 14, 'K_FLL', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013541.jpg', 14, 'SSL', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013541.jpg', 14, 'SSPD', 'none', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013541.jpg', 14, 'K_SS', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013541.jpg', 14, 'Adder_2', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013541.jpg', 14, 'Loop filter', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013541.jpg', 14, 'R1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013541.jpg', 14, 'C1', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013541.jpg', 14, 'C2', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013541.jpg', 14, 'K_VCO/S', 'model1', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_013541.jpg', 14, '÷N', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005688.jpg', 13, '2+δ', 'model2', 25, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005688.jpg', 13, 'Summer_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005688.jpg', 13, 'sub-ADC', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005688.jpg', 13, 'Multiplier_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_005688.jpg', 13, '1+δ', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005688.jpg', 13, 'a3(...)^3', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005688.jpg', 13, 'a1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005688.jpg', 13, 'Adder_2', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005688.jpg', 13, 'Backend ADC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005688.jpg', 13, 'A3(...)^3', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005688.jpg', 13, 'A1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005688.jpg', 13, 'Adder_3', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_005688.jpg', 13, '1/2', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010769.jpg', 5, 'VoltageSource', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010769.jpg', 5, 'Buffer Converter', 'model2', 60, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_010769.jpg', 5, 'Buffering Capacitor Bank', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010769.jpg', 5, 'DC/AC Converter', 'model2', 85, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_010769.jpg', 5, 'AC Load', 'model2', 30, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011412.jpg', 16, 'Solenoid Driver_1', 'model2', 72, [5, 8, 5, 76.92]]\n",
      "['block_circuit_train_15k_0321_011412.jpg', 16, 'HS gate control_1', 'model2', 60, [3, 4, 5, 66.7]]\n",
      "['block_circuit_train_15k_0321_011412.jpg', 16, 'LS gate control_1', 'model1', 70, [4, 7, 4, 72.72727272727273]]\n",
      "['block_circuit_train_15k_0321_011412.jpg', 16, 'HS FET_1', 'model2', 30, [2, 7, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011412.jpg', 16, 'LS FET_1', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011412.jpg', 16, 'Capacitor_C_1', 'model1', 0, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_011412.jpg', 16, 'Capacitor_C_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011412.jpg', 16, 'Diode_Schottky_1', 'none', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011412.jpg', 16, 'Solenoid_1', 'model2', 20, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_011412.jpg', 16, 'Solenoid Driver_2', 'none', 65, [7, 12, 8, 70]]\n",
      "['block_circuit_train_15k_0321_011412.jpg', 16, 'HS gate control_2', 'model1', 33, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_011412.jpg', 16, 'LS gate control_2', 'model1', 83, [5, 7, 5, 83.33]]\n",
      "['block_circuit_train_15k_0321_011412.jpg', 16, 'HS FET_2', 'model2', 30, [2, 7, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011412.jpg', 16, 'LS FET_2', 'model2', 20, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011412.jpg', 16, 'Capacitor_C_3', 'both', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011412.jpg', 16, 'Solenoid_2', 'model1', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013971.jpg', 14, 'ADC1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013971.jpg', 14, 'ADC2', 'model1', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013971.jpg', 14, 'CLK DELAY', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013971.jpg', 14, 'P2S', 'none', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013971.jpg', 14, 'Multiplier_1', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013971.jpg', 14, 'H_hil(z)', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013971.jpg', 14, 'Calculate the coefficients', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013971.jpg', 14, 'Multiplier_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013971.jpg', 14, 'MP1', 'model2', 40, [3, 7, 3, 60]]\n",
      "['block_circuit_train_15k_0321_013971.jpg', 14, 'MP2', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013971.jpg', 14, 'MN1', 'none', 30, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_013971.jpg', 14, 'MN2', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_013971.jpg', 14, 'MD1', 'model2', 57, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_013971.jpg', 14, 'MD2', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000502.jpg', 10, 'APD', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000502.jpg', 10, 'Switch_1', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000502.jpg', 10, 'TIA_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000502.jpg', 10, 'EventTrigger_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000502.jpg', 10, 'TDC & ADC', 'model1', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000502.jpg', 10, 'Analog SiPM Array', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000502.jpg', 10, 'TIA_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000502.jpg', 10, 'EventTrigger_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000502.jpg', 10, 'TDC', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000502.jpg', 10, 'Adder_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004946.jpg', 14, '4-b DAC', 'none', 20, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004946.jpg', 14, 'Iref1', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004946.jpg', 14, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004946.jpg', 14, 'AIN from scanner', 'model2', 50, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_004946.jpg', 14, 'Video 8 BITS MDAC', 'model2', 75, [4, 6, 4, 80]]\n",
      "['block_circuit_train_15k_0321_004946.jpg', 14, '3-b DAC_1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004946.jpg', 14, 'Iref2_1', 'model1', 0, [1, 1, 0, 200]]\n",
      "['block_circuit_train_15k_0321_004946.jpg', 14, 'Threshold 8 BITS MDAC', 'model1', 72, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_004946.jpg', 14, '3-b DAC_2', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004946.jpg', 14, 'Iref2_2', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_004946.jpg', 14, 'AIREf from Peak Detec.', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_004946.jpg', 14, 'Current Mirror', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004946.jpg', 14, 'Current Conveyor', 'model2', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_004946.jpg', 14, 'comparator/I-V convert', 'model2', 80, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'Source_Sine_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'Diode_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'Diode_2', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'Diode_3', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'Diode_4', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'L_B1', 'model2', 10, [1, 4, 0, 50]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'D1p', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'N_1p', 'model2', 80, [3, 5, 2, 85.71]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'D2p', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'L_B2', 'model2', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'D1n', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'N_1n', 'model2', 66, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'D2n', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'SW', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'C_B1', 'none', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'C_B2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'TR', 'model1', 50, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'N_p', 'model1', 20, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'N_s', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'Flyback or Forward Output', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001251.jpg', 21, 'R_L', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015372.jpg', 16, 'PFD', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_015372.jpg', 16, '1/N', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015372.jpg', 16, 'LOCK?', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_015372.jpg', 16, 'BB-PD', 'model1', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_015372.jpg', 16, 'Calibration State Machine', 'model2', 75, [5, 5, 7, 83.33]]\n",
      "['block_circuit_train_15k_0321_015372.jpg', 16, 'Serial Interface', 'model2', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_015372.jpg', 16, '1/16', 'model1', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_015372.jpg', 16, 'I_pp', 'model1', 78, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015372.jpg', 16, 'CurrentSource_1', 'model2', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_015372.jpg', 16, 'I_i', 'model2', 65, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_015372.jpg', 16, 'CurrentSource_2', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015372.jpg', 16, 'R_p', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015372.jpg', 16, 'C_r', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015372.jpg', 16, 'C_i', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015372.jpg', 16, 'VCO_1', 'model2', 75, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_015372.jpg', 16, 'Amplifier_1', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011605.jpg', 10, 'g_m', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011605.jpg', 10, 'Adder_1', 'model2', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011605.jpg', 10, 'P_nf', 'model2', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011605.jpg', 10, 'g_q', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011605.jpg', 10, 'Adder_2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011605.jpg', 10, 'g_d', 'model2', 33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011605.jpg', 10, 'P_df', 'none', 40, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_011605.jpg', 10, 'SLEW', 'model2', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_011605.jpg', 10, 'Limiter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011605.jpg', 10, '1/z', 'model2', 20, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_010746.jpg', 18, 'Ref. BUF', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_010746.jpg', 18, 'SSPD', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010746.jpg', 18, 'PG', 'none', 30, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010746.jpg', 18, 'VIC', 'model2', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_010746.jpg', 18, 'VCO BUF', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010746.jpg', 18, 'VCO', 'model1', 86, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_010746.jpg', 18, 'R1', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_010746.jpg', 18, 'C1', 'model2', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010746.jpg', 18, 'C2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010746.jpg', 18, 'Divider (N)', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010746.jpg', 18, 'DLL', 'model2', 14, [1, 7, 7, 14.29]]\n",
      "['block_circuit_train_15k_0321_010746.jpg', 18, 'TDC', 'none', 20, [4, 7, 8, 53.33]]\n",
      "['block_circuit_train_15k_0321_010746.jpg', 18, 'Divider_2_1', 'model1', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_010746.jpg', 18, 'Divider_2_2', 'none', 0, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_010746.jpg', 18, 'DFF', 'model2', 15, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010746.jpg', 18, '±1 FCW LSB D2', 'model2', 0, [0, 2, 4, 0]]\n",
      "['block_circuit_train_15k_0321_010746.jpg', 18, 'IDAC Controller', 'none', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_010746.jpg', 18, 'IDAC', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, '0.5', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'PI_1', 'model1', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'Comparator_1', 'model1', 0, [0, 9, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'Triangle_wave_generator_1', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'Gate Drive Circuit', 'model1', 11.11, [1, 9, 9, 11.11]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'Multilevel CSI', 'model2', 66.67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'PI_2', 'model1', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'Carrier_wave_generator_1', 'model2', 0, [0, 1, 5, 0]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'Comparator_2', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'Switching mode table', 'model2', 85, [13, 17, 13, 86.67]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'Reference', 'model2', 60, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'C1', 'none', 0, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'C2', 'model2', 30, [1, 4, 0, 50]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'C3', 'model2', 33, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'C4', 'model2', 0, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'P1', 'model1', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'N1', 'model2', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'P2', 'model2', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_009275.jpg', 21, 'N2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012303.jpg', 15, 'DAC_1', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012303.jpg', 15, 'DAC_2', 'model2', 20, [1, 2, 3, 40.0]]\n",
      "['block_circuit_train_15k_0321_012303.jpg', 15, 'OpAmp_1', 'model2', 25, [2, 3, 5, 50]]\n",
      "['block_circuit_train_15k_0321_012303.jpg', 15, 'OpAmp_2', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012303.jpg', 15, '16 levels ADC', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012303.jpg', 15, 'DWA', 'model1', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_012303.jpg', 15, 'DAC_3', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012303.jpg', 15, 'DAC_4', 'none', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_012303.jpg', 15, 'DAC_5', 'both', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_012303.jpg', 15, 'OpAmp_3', 'model1', 30, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_012303.jpg', 15, 'OpAmp_4', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012303.jpg', 15, '12 levels ADC', 'model2', 30, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_012303.jpg', 15, 'Noise cancellation', 'model1', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012303.jpg', 15, 'Decimation', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012303.jpg', 15, 'Serial interface', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'Adder_1', 'model2', 10, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'Amplifier_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'ADC_1', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'DAC_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'Adder_2', 'model2', 15, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'Amplifier_2', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'ADC_2', 'none', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'DAC_2', 'model1', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'Adder_14', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'Amplifier_14', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'ADC_14', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'DAC_14', 'model1', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'Adder_15', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'Amplifier_15', 'model1', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'ADC_15', 'model2', 25, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'DAC_15', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'ADC_16', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'Adder_16', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'f1^{-1}(x)', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'Adder_17', 'model1', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'f2^{-1}(x)', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'Adder_18', 'model1', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, '1/G14', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'Adder_19', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, '1/G15', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012493.jpg', 26, 'LMS Machine', 'model2', 40, [5, 5, 20, 40]]\n",
      "['block_circuit_train_15k_0321_008197.jpg', 6, 'Master Osc On chip or external reference', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_008197.jpg', 6, 'N Bit Digital Ring Counter', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008197.jpg', 6, 'Output Decode', 'model2', 35, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_008197.jpg', 6, 'MUX', 'model2', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008197.jpg', 6, 'PLL Input Mux', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008197.jpg', 6, 'Mux Switching Control', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014216.jpg', 9, 'Adder_1', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014216.jpg', 9, 'Comparator', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014216.jpg', 9, 'Switch_1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014216.jpg', 9, 'Delay_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014216.jpg', 9, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014216.jpg', 9, 'Delay_2', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014216.jpg', 9, 'Shift Register', 'none', 35, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014216.jpg', 9, 'Power MOS Array & Load', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014216.jpg', 9, 'ZOH', 'none', 30, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012675.jpg', 8, 'Reference Block', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012675.jpg', 8, 'Adder_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012675.jpg', 8, 'Feedback Block', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012675.jpg', 8, 'Frequency Detector', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012675.jpg', 8, 'RC Oscillator', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012675.jpg', 8, 'Comparator_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012675.jpg', 8, 'delay', 'model1', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012675.jpg', 8, 'RC Network', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004331.jpg', 9, 'Loop Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004331.jpg', 9, 'Adder', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004331.jpg', 9, 'Core VCO', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004331.jpg', 9, 'Splitter_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004331.jpg', 9, 'Phase Detector', 'model1', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004331.jpg', 9, 'Delay Line', 'model2', 40, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004331.jpg', 9, 'Circulator', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004331.jpg', 9, 'ILO', 'model2', 60, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_004331.jpg', 9, 'Splitter_2', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015608.jpg', 11, 'Source Follower Input Pairs', 'model1', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015608.jpg', 11, 'Fully Complementary Differential Pair with Low-Voltage Folded Cascode Load', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015608.jpg', 11, 'P-Type Low-Voltage Folded Cascode Load', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_015608.jpg', 11, 'N-Type Low-Voltage Folded Cascode Load', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015608.jpg', 11, 'CurrentSource_1', 'model2', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015608.jpg', 11, 'CurrentSource_2', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015608.jpg', 11, 'Transistor_NMOS_DifferentialPair_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015608.jpg', 11, 'Transistor_NMOS_DifferentialPair_2', 'both', 85, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015608.jpg', 11, 'Cross-Coupled Class-AB', 'model1', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_015608.jpg', 11, 'Transistor_PMOS_Output_1', 'none', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_015608.jpg', 11, 'Transistor_NMOS_Output_1', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_000473.jpg', 15, 'ADC1', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_000473.jpg', 15, 'ADC2', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000473.jpg', 15, 'ADCk', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000473.jpg', 15, 'ADCm', 'none', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000473.jpg', 15, 'MUX', 'model1', 20, [1, 5, 5, 20]]\n",
      "['block_circuit_train_15k_0321_000473.jpg', 15, 'Sinefit', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000473.jpg', 15, 'Deri.', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000473.jpg', 15, 'NN Cali._1', 'none', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_000473.jpg', 15, 'NN Cali._2', 'model2', 25, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_000473.jpg', 15, 'NN Cali._3', 'model2', 20, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_000473.jpg', 15, 'NN Cali._4', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000473.jpg', 15, 'NN Engine', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000473.jpg', 15, 'IWC', 'model2', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_000473.jpg', 15, 'Static Branch', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000473.jpg', 15, 'Dynamic Branch', 'model2', 0, [0, 5, 1, 0]]\n",
      "['block_circuit_train_15k_0321_006683.jpg', 6, 'CurrentSource_1', 'none', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006683.jpg', 6, 'BGR', 'model1', 40, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_006683.jpg', 6, 'T1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006683.jpg', 6, 'Comparator with Hysteresis', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006683.jpg', 6, 'Switch_1', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006683.jpg', 6, 'Heat generating block', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'Adder_1', 'model2', 30, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'Adder_2', 'none', 0, [1, 5, 5, 20]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, '1/2z^-_1', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'Adder_3', 'none', 20, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'Adder_4', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'Gain_1/2', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'Adder_5', 'model2', 20, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, '1/2z^-_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'g_c2', 'model2', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'g_c', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'g_c1', 'none', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'Adder_6', 'model2', 30, [3, 6, 6, 50]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'g_a2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'g_a', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'g_a1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'Adder_7', 'none', 0, [0, 5, 5, 0]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'n_AMP', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'Adder_8', 'model1', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'Adder_9', 'model2', 0, [0, 6, 6, 0]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'NTF/G_d', 'model2', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'Adder_10', 'model2', 0, [0, 7, 4, 0]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'Gain_1_1', 'model1', 29, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'Gain_1_2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'Gain_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'Adder_11', 'model2', 0, [0, 3, 6, 0]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'Amplifier_1', 'model1', 36, [2, 8, 3, 36.36]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'n_t2', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'n_res1', 'model2', 60, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'n_t1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010161.jpg', 30, 'Adder_12', 'model2', 0, [0, 4, 7, 0]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'Voltage Source Converter', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'DC link', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'IGBTBridge_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'LCL Filter', 'model2', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'L', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'Cf', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'Lg', 'model2', 75, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'Z_line', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'abc_to_αβ_1', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'abc_to_αβ_2', 'none', 20, [1, 4, 3, 28.571428571428573]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'abc_to_αβ_3', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'Control System', 'model1', 40, [5, 16, 5, 47.62]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'BPF_1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'G_p^{-1}(s)', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'Multiplier_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'G_i(s)', 'model1', 65, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'Adder_1', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'PWM', 'model1', 65, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'Z_v(s)', 'none', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'G_v(s)', 'model2', 10, [1, 5, 4, 22.22]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'Adder_2', 'model2', 50, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'Multiplier_2', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'Adder_3', 'model2', 0, [0, 0, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'BPF_2', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'P&Q_cal', 'none', 55, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'P&Q_control', 'model2', 30, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, '1/R', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'Conductance_Droop', 'none', 0, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'Isolation Transformer', 'none', 40, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'Zg', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'Grid', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'Nonlinear Load', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012441.jpg', 33, 'Diode_1', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013595.jpg', 12, 'Signal Gen.', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013595.jpg', 12, 'Filter_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013595.jpg', 12, 'Clock Gen.', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013595.jpg', 12, 'Filter_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013595.jpg', 12, 'TC1-DESIQ-SBB', 'model2', 40, [3, 5, 5, 60]]\n",
      "['block_circuit_train_15k_0321_013595.jpg', 12, 'Balun', 'none', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_013595.jpg', 12, 'Power Splitter', 'model2', 20, [1, 3, 5, 25]]\n",
      "['block_circuit_train_15k_0321_013595.jpg', 12, 'ADC12D1800RF Board', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013595.jpg', 12, 'ADC 0', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013595.jpg', 12, 'ADC 1', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_013595.jpg', 12, 'MUX', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013595.jpg', 12, '180°', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015220.jpg', 11, 'VCO_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015220.jpg', 11, 'UP DOWN COUNTER', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015220.jpg', 11, 'Zero Detector', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015220.jpg', 11, 'Logic', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015220.jpg', 11, 'COUNTER_1', 'model1', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015220.jpg', 11, 'VCO_2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015220.jpg', 11, 'COUNTER_2', 'none', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_015220.jpg', 11, 'REGISTER_1', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_015220.jpg', 11, 'VCO_3', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015220.jpg', 11, 'COUNTER_3', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015220.jpg', 11, 'REGISTER_2', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004613.jpg', 11, 'D/A', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004613.jpg', 11, 'Tx LPF/EQL', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004613.jpg', 11, 'ATT', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004613.jpg', 11, 'RC_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004613.jpg', 11, 'SYSTEM CONTROLLER', 'none', 55, [4, 8, 5, 61.54]]\n",
      "['block_circuit_train_15k_0321_004613.jpg', 11, 'CLOCK GENERATOR', 'both', 75, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004613.jpg', 11, 'A/D', 'model1', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004613.jpg', 11, 'PGA', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_004613.jpg', 11, 'RC_2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004613.jpg', 11, 'Rx BPF/EQL', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004613.jpg', 11, 'RC_3', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004690.jpg', 6, 'Voltage Reference', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_004690.jpg', 6, 'OPAMP', 'both', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004690.jpg', 6, 'M1', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004690.jpg', 6, 'M2', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004690.jpg', 6, 'M3', 'model2', 50, [1, 3, 1, 50.0]]\n",
      "['block_circuit_train_15k_0321_004690.jpg', 6, 'R1', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_006712.jpg', 6, 'Adder_1', 'model2', 0, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_006712.jpg', 6, 'G', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006712.jpg', 6, 'transducer', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006712.jpg', 6, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006712.jpg', 6, 'RMS-DC', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006712.jpg', 6, 'H', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006793.jpg', 5, 'PLL', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006793.jpg', 5, 'Polarity Detection', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006793.jpg', 5, 'Adder_1', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_006793.jpg', 5, 'Kp + Ki/s', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006793.jpg', 5, 'DMS Modulator', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Capacitor_1', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Capacitor_2', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'IGBT_1', 'model2', 75, [2, 3, 2, 80.0]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Diode_1', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'IGBT_2', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Diode_2', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'IGBT_3', 'model2', 55, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Diode_3', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'IGBT_4', 'model2', 40, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Diode_4', 'model2', 15, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'IGBT_5', 'model2', 30, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Diode_5', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'IGBT_6', 'model2', 25, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Diode_6', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'L1_1', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'L1_2', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'L1_3', 'model2', 0, [0, 9, 6, 0]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Lg_1', 'model2', 0, [0, 8, 3, 0]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Lg_2', 'model2', 0, [0, 6, 3, 0]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Lg_3', 'model2', 0, [0, 7, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Cf_1', 'model1', 75, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Cf_2', 'model1', 50, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Cf_3', 'model2', 50, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Rd_1', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Rd_2', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Rd_3', 'model2', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'v_g,a', 'model2', 70, [2, 4, 1, 80]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'v_g,b', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'v_g,c', 'model2', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Deadbeat Controller', 'none', 50, [3, 7, 3, 60]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'PWM', 'model2', 33, [2, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'plug-in MRSC', 'model1', 44, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'GM(z)', 'model1', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'WAIC', 'none', 22.22, [1, 7, 2, 22.22]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Reference currents', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'PLL', 'model2', 60, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Adder_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_000639.jpg', 38, 'Adder_2', 'none', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010349.jpg', 16, 'Antenna_1', 'model1', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_010349.jpg', 16, 'LNA_1', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_010349.jpg', 16, 'ADC_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010349.jpg', 16, 'PLL', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_010349.jpg', 16, 'Digital I/Q dem._1', 'model2', 85, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_010349.jpg', 16, 'DSP_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010349.jpg', 16, 'Antenna_2', 'none', 50, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_010349.jpg', 16, 'LNA_2', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010349.jpg', 16, 'Mixer_1', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010349.jpg', 16, 'PLL-1', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_010349.jpg', 16, 'BPF', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010349.jpg', 16, 'VGA', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010349.jpg', 16, 'ADC_2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010349.jpg', 16, 'PLL-2', 'model2', 66.67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010349.jpg', 16, 'Digital I/Q dem._2', 'model2', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010349.jpg', 16, 'DSP_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014983.jpg', 12, 'Reference Current Generator', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_014983.jpg', 12, 'CurrentSource_1', 'both', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014983.jpg', 12, 'CurrentSource_2', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014983.jpg', 12, 'R', 'model2', 80, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_014983.jpg', 12, 'C_SW', 'model2', 75, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_014983.jpg', 12, 'Switch_1', 'model2', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_014983.jpg', 12, 'Comparator', 'model2', 20, [1, 3, 5, 25]]\n",
      "['block_circuit_train_15k_0321_014983.jpg', 12, 'DelayVariation_Comparator_1', 'model2', 67, [3, 3, 6, 66.67]]\n",
      "['block_circuit_train_15k_0321_014983.jpg', 12, 'Buffer_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014983.jpg', 12, 'DelayVariation_Buffers_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014983.jpg', 12, 'Buffer_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014983.jpg', 12, 'V_OUT', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'Vin', 'model1', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'On-Chip Calibration System', 'model2', 10, [1, 5, 5, 20]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'SHDAC CAL', 'model1', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'Switch_5', 'model2', 0, [0, 8, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'SHDAC_1', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'Switch_1', 'model2', 0, [0, 8, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'Buffer_1', 'model1', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'CABS ADC_1', 'model2', 45, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'SHDAC_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'Switch_2', 'model1', 0, [0, 8, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'Buffer_2', 'model1', 78, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'CABS ADC_2', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'SHDAC_3', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'Switch_3', 'model2', 0, [0, 8, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'Buffer_3', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'CABS ADC_3', 'model2', 10, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'SHDAC_4', 'none', 50, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'Switch_4', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'Buffer_4', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'CABS ADC_4', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'Flash ADC', 'both', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013798.jpg', 22, 'SHDAC Ctrl Flash Enc', 'model2', 0, [0, 10, 6, 0]]\n",
      "['block_circuit_train_15k_0321_010766.jpg', 6, 'MUX', 'model2', 70, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_010766.jpg', 6, 'DAC output stage', 'model1', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010766.jpg', 6, 'Phase Detector', 'model1', 82, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_010766.jpg', 6, 'Divider_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010766.jpg', 6, 'Phase Rotator', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_010766.jpg', 6, 'FF', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000788.jpg', 13, 'PRN Shift', 'model2', 30, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_000788.jpg', 13, '±ΔV_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_000788.jpg', 13, '±ΔV_2', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_000788.jpg', 13, 'Timing and Control', 'model2', 20, [1, 5, 4, 22.22]]\n",
      "['block_circuit_train_15k_0321_000788.jpg', 13, 'ADC A', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_000788.jpg', 13, 'Flash ADC A', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000788.jpg', 13, 'LUT A', 'model2', 30, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000788.jpg', 13, 'ADC B', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_000788.jpg', 13, 'Flash ADC B', 'model2', 83, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_000788.jpg', 13, 'LUT B', 'model1', 40, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_000788.jpg', 13, 'ERROR ESTIMATION', 'model2', 20, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_000788.jpg', 13, 'Adder_1', 'model2', 20, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000788.jpg', 13, 'Subtractor_1', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001471.jpg', 7, 'Grid', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001471.jpg', 7, 'Shunt APF', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_001471.jpg', 7, 'AC/DC Converter', 'model1', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001471.jpg', 7, 'Battery Charger', 'model2', 65, [2, 3, 3, 66.6666666667]]\n",
      "['block_circuit_train_15k_0321_001471.jpg', 7, 'Battery', 'model1', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001471.jpg', 7, 'Inverter', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001471.jpg', 7, 'Motor', 'model2', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_008002.jpg', 14, 'Pulse-Ranging TDC', 'model2', 25, [1, 3, 5, 25]]\n",
      "['block_circuit_train_15k_0321_008002.jpg', 14, 'State Machine_1', 'model2', 70, [4, 6, 5, 72.73]]\n",
      "['block_circuit_train_15k_0321_008002.jpg', 14, '8bits Counter', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008002.jpg', 14, 'Adder', 'model2', 70, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_008002.jpg', 14, 'PS-ranging TDC', 'model2', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_008002.jpg', 14, 'State Machine_2', 'model2', 70, [4, 7, 4, 72.73]]\n",
      "['block_circuit_train_15k_0321_008002.jpg', 14, '10bits Counter', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008002.jpg', 14, 'Conventional high precision FPGA-based TDC', 'model1', 0, [0, 6, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008002.jpg', 14, 'Input stage', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_008002.jpg', 14, 'Fine time interpolators', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008002.jpg', 14, 'Thermometer-to-binary encoder', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008002.jpg', 14, 'Online calibrator', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008002.jpg', 14, 'Coarse counter', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_008002.jpg', 14, 'Comparison of the proposed FPGA-based TDC', 'both', 100, [0, 0, 0, 100]]\n",
      "['block_circuit_train_15k_0321_012137.jpg', 3, 'Phase Detector', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012137.jpg', 3, 'Low Pass Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012137.jpg', 3, 'Voltage Controlled Oscillator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008224.jpg', 5, 'active bandpass filter', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008224.jpg', 5, 'amplification', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008224.jpg', 5, 'suppression current', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008224.jpg', 5, 'Vdie', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008224.jpg', 5, 'Vss', 'model2', 30, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'AFE', 'model2', 53, [4, 9, 6, 53.33]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'VGA', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'Clock_Signal_1', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'M-Phase Clock Generator', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'Delay Ctrl', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'TI-ADC', 'model2', 40, [4, 7, 6, 61.54]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'THA_0', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'THA_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'THA_M', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'ADC_0', 'model2', 78, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'ADC_1', 'model1', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'ADC_M', 'model1', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'AGC', 'model2', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'Pre-Equalization', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'Feed Forward Equalizer', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'Carrier Recovery', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'Detection', 'none', 66, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'Summer_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'Error Correction', 'model2', 25, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'To System Interface', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'Timing Recovery', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'Sampling-Time Error & I/Q Skew Calibration', 'model1', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010142.jpg', 23, 'MSE Estimation', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_005246.jpg', 8, 'XO', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_005246.jpg', 8, 'LNB/Slicer', 'none', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_005246.jpg', 8, 'DTC (Frac-N)', 'both', 83, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_005246.jpg', 8, 'PD', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_005246.jpg', 8, 'ADC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005246.jpg', 8, 'DSP', 'model2', 28, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_005246.jpg', 8, 'MMD', 'model1', 95, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_005246.jpg', 8, 'Oscillator_1', 'model1', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, 'Audio Source', 'model2', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, 'Upsampler_1', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, 'Interp. Filter', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, 'DSM', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, 'CCCA', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, 'Mixer_1', 'model1', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, 'CDAC', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, 'Mixer_2', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, 'Capacitor_1', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, 'Mixer_3', 'model2', 10, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, 'Capacitor_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, 'OpAmp_1', 'model1', 30, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, 'Switch_1', 'model2', 0, [0, 1, 4, 0]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, '3-Stage Loop Filter', 'none', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, '3-Level PWM Output Stage', 'model1', 85.71, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, 'OSC', 'model2', 0, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, 'Switch_2', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, 'Inductor_1', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, 'Capacitor_3', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001060.jpg', 20, 'Speaker_1', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002731.jpg', 8, 'DCO', 'model1', 0, [0, 6, 1, 0]]\n",
      "['block_circuit_train_15k_0321_002731.jpg', 8, '/2', 'model2', 30, [2, 4, 5, 44.44]]\n",
      "['block_circuit_train_15k_0321_002731.jpg', 8, '18-bit Counter', 'model2', 40, [4, 8, 7, 53.33]]\n",
      "['block_circuit_train_15k_0321_002731.jpg', 8, 'Digital Phase Detector & Calculator', 'model2', 40, [3, 6, 7, 46.15]]\n",
      "['block_circuit_train_15k_0321_002731.jpg', 8, 'Tuning Controller', 'none', 46, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_002731.jpg', 8, 'Reference Divider', 'model2', 75, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_002731.jpg', 8, 'MUX', 'model2', 89, [4, 4, 5, 88.88888888888889]]\n",
      "['block_circuit_train_15k_0321_002731.jpg', 8, 'FCW Map Table', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012400.jpg', 5, 'AC-DC Rectifier, DC Link & DC-AC Inverter', 'none', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_012400.jpg', 5, 'RL Loads', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_012400.jpg', 5, 'MiniDSP Controller Card with TMS320F240', 'model1', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012400.jpg', 5, 'Digital Logic Block', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012400.jpg', 5, 'Analog Circuitry', 'model2', 20, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_010666.jpg', 5, 'Sensor', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010666.jpg', 5, 'VoltageSource_1', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010666.jpg', 5, 'Implemented Isolated ADC', 'model2', 82, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_010666.jpg', 5, 'Power', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010666.jpg', 5, 'Micro Controller', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010467.jpg', 5, 'DDR3 I/O Core', 'model1', 78, [4, 6, 4, 80]]\n",
      "['block_circuit_train_15k_0321_010467.jpg', 5, 'Capacitor_1', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010467.jpg', 5, 'Regulator', 'both', 100, [3, 2, 3, 120]]\n",
      "['block_circuit_train_15k_0321_010467.jpg', 5, 'DATA DELAY LINES', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_010467.jpg', 5, 'CLK DELAY LINES', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_006753.jpg', 11, 'PLL', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_006753.jpg', 11, 'PFD', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_006753.jpg', 11, 'T2', 'model1', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006753.jpg', 11, 'T1', 'both', 100, [2, 2, 1, 133.33]]\n",
      "['block_circuit_train_15k_0321_006753.jpg', 11, 'Passive LPF', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006753.jpg', 11, 'R1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006753.jpg', 11, 'R2', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_006753.jpg', 11, 'C1', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006753.jpg', 11, 'C2', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006753.jpg', 11, 'VCO', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006753.jpg', 11, 'Devider', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010599.jpg', 13, 'Adder_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010599.jpg', 13, 'PR Controller', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010599.jpg', 13, 'K_p', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010599.jpg', 13, 'Resonant term', 'model2', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010599.jpg', 13, 'Adder_2', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010599.jpg', 13, 'Gain adjustment', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010599.jpg', 13, 'G_dq0', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010599.jpg', 13, 'Delay_1', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010599.jpg', 13, 'Computation Delay', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010599.jpg', 13, 'ZOH_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010599.jpg', 13, 'G_p(s)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010599.jpg', 13, 'Discrete Model', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010599.jpg', 13, 'Sampler_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010924.jpg', 7, 'PRBS Generator', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_010924.jpg', 7, 'BPSK Encoder', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010924.jpg', 7, 'Multiplier_SymbolGain_1', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010924.jpg', 7, 'Gaussian Noise Generator', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010924.jpg', 7, 'Multiplier_NoiseGain_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010924.jpg', 7, 'Adder_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010924.jpg', 7, 'Sat. Trunc.', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013632.jpg', 6, 'Antenna_1', 'model1', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013632.jpg', 6, 'LNA', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013632.jpg', 6, 'ADC', 'model1', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_013632.jpg', 6, 'PLL', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013632.jpg', 6, 'Digital I/Q dem.', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013632.jpg', 6, 'DSP', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011095.jpg', 5, '1st Stage 1-b high order modulator', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011095.jpg', 5, '2nd Stage multibit first order modulator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011095.jpg', 5, 'Digital Correction Block H_ED', 'model2', 65, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011095.jpg', 5, 'Adder_1', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011095.jpg', 5, 'Decimation', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014698.jpg', 7, 'Sorting network 1', 'model2', 95, [5, 6, 4, 100]]\n",
      "['block_circuit_train_15k_0321_014698.jpg', 7, 'Sorting network 2', 'model2', 83, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_014698.jpg', 7, 'Reg._1', 'model2', 33, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014698.jpg', 7, 'Reg._2', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014698.jpg', 7, 'M1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014698.jpg', 7, 'M2', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_014698.jpg', 7, 'Gain_-1_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008235.jpg', 5, 'Adder_1', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008235.jpg', 5, 'PI Regulator Kf(s)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008235.jpg', 5, 'Integrator_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_008235.jpg', 5, 'a b c to α β', 'both', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_008235.jpg', 5, 'α β to dq', 'model2', 80, [4, 4, 5, 88.8889]]\n",
      "['block_circuit_train_15k_0321_014451.jpg', 18, 'Dual-edge PFD', 'model2', 80, [4, 4, 6, 80]]\n",
      "['block_circuit_train_15k_0321_014451.jpg', 18, 'CP', 'none', 60, [3, 4, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_014451.jpg', 18, '1/N', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014451.jpg', 18, 'VCO', 'model2', 67, [1, 1, 2, 66.6666666667]]\n",
      "['block_circuit_train_15k_0321_014451.jpg', 18, 'Switch_V_SWR_1', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014451.jpg', 18, 'Switch_V_CSR_1', 'model2', 20, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014451.jpg', 18, 'Switch_V_SWF_1', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014451.jpg', 18, 'Switch_V_CTLR_1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014451.jpg', 18, 'C_S2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014451.jpg', 18, 'Switch_V_SWF_2', 'model1', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014451.jpg', 18, 'Switch_V_CSF_1', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014451.jpg', 18, 'Switch_V_SWR_2', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_014451.jpg', 18, 'Switch_V_CTLF_1', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014451.jpg', 18, 'C_S1', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014451.jpg', 18, 'C_S3', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014451.jpg', 18, 'R1', 'model2', 30, [2, 4, 5, 44.44]]\n",
      "['block_circuit_train_15k_0321_014451.jpg', 18, 'C1', 'model2', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014451.jpg', 18, 'C2', 'model1', 10, [1, 1, 0, 100]]\n",
      "['block_circuit_train_15k_0321_012937.jpg', 10, 'Digital', 'model2', 50, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012937.jpg', 10, 'DAC', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_012937.jpg', 10, 'Analog low pass filter', 'model1', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012937.jpg', 10, 'Line driver', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012937.jpg', 10, 'Hybrid', 'model2', 25, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_012937.jpg', 10, 'clock OSC', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012937.jpg', 10, 'Reference', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012937.jpg', 10, 'AGC', 'model2', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_012937.jpg', 10, 'Anti Aliasing Filter', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012937.jpg', 10, 'ADC', 'model2', 82, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'Inrush Current Protection', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'EMI', 'model1', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'Interleaved Boost PFC Converter', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'Input Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'Full-Bridge Inverter', 'model1', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'Ls', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'Transformer', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'Diode Rectifier', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'Cp', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'Lf', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'EMI Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'Reverse Polarity Protection', 'model1', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'Cf', 'model2', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'High Voltage Battery', 'model2', 30, [1, 2, 2, 50.0]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'PFC Controller', 'model2', 50, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'SSOC Modulator', 'model1', 65, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'Current Controller', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'Supervisory Controller', 'model2', 80, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'CAN-Interface', 'model2', 30, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_004889.jpg', 20, 'CAN-Connector', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_002030.jpg', 7, 'High Voltage Generator', 'model1', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002030.jpg', 7, 'Voltage Reference', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_002030.jpg', 7, 'Voltage DAC', 'model2', 22, [1, 7, 2, 22.22]]\n",
      "['block_circuit_train_15k_0321_002030.jpg', 7, 'Stimulator', 'none', 50, [6, 10, 8, 66.67]]\n",
      "['block_circuit_train_15k_0321_002030.jpg', 7, 'Stimulus Driver_1', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_002030.jpg', 7, 'Stimulus Driver_2', 'model1', 15, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_002030.jpg', 7, 'Cochlea', 'none', 0, [1, 6, 2, 25]]\n",
      "['block_circuit_train_15k_0321_011794.jpg', 9, 'Buffer', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011794.jpg', 9, 'RF1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011794.jpg', 9, 'RF2', 'model2', 10, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011794.jpg', 9, 'A1', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011794.jpg', 9, 'Pass Element', 'model2', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011794.jpg', 9, 'Transient Recovery Time Enhancement (TRTE) Circuit', 'model1', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011794.jpg', 9, 'V-to-I', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_011794.jpg', 9, 'IREF', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011794.jpg', 9, 'Transistor_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002564.jpg', 9, 'Agilent E3647A_1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002564.jpg', 9, 'Agilent E3647A_2', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002564.jpg', 9, 'LDO', 'none', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_002564.jpg', 9, 'Rigol DL3021A', 'model2', 50, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_002564.jpg', 9, 'ESR', 'model2', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_002564.jpg', 9, 'CL', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002564.jpg', 9, 'Current probe', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_002564.jpg', 9, 'MLCC 6.3 VDC 100 pF', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002564.jpg', 9, 'Keysight CX3324A', 'model1', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007732.jpg', 10, '7-Level Dithered Requantizer', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_007732.jpg', 10, 'PN Generator', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_007732.jpg', 10, 'DNC Logic', 'model2', 60, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_007732.jpg', 10, 'Multiplier_1', 'model2', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_007732.jpg', 10, 'Averager_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007732.jpg', 10, 'Multiplier_2', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_007732.jpg', 10, 'Multiplier_3', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007732.jpg', 10, 'Averager_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007732.jpg', 10, 'Multiplier_4', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_007732.jpg', 10, 'Adder_1', 'model2', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009619.jpg', 8, 'Filters', 'model2', 40, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009619.jpg', 8, 'Vector quantizer', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009619.jpg', 8, 'Complete Sorter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009619.jpg', 8, 'Polygon_1', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009619.jpg', 8, 'Polygon_2', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009619.jpg', 8, 'Adder_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009619.jpg', 8, 'Subtractor_1', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009619.jpg', 8, '×N', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012007.jpg', 6, 'I/Q Gain adjustment', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012007.jpg', 6, 'Master Biquad', 'model2', 0, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_012007.jpg', 6, 'Slave Biquad', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012007.jpg', 6, 'Adder_1', 'none', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012007.jpg', 6, 'Multiplier_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012007.jpg', 6, 'Kf/sC', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004104.jpg', 11, 'IN', 'model2', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004104.jpg', 11, 'R1', 'model2', 30, [3, 4, 6, 60]]\n",
      "['block_circuit_train_15k_0321_004104.jpg', 11, 'R2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004104.jpg', 11, 'R3', 'model2', 20, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_004104.jpg', 11, 'R4', 'model2', 0, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_004104.jpg', 11, 'C1', 'model2', 30, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004104.jpg', 11, 'A.U.T.', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_004104.jpg', 11, 'DiodeBridge_1', 'model2', 30, [3, 4, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_004104.jpg', 11, 'DiodeBridge_2', 'model1', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004104.jpg', 11, 'TEKTRONIX 547 WITH 11A1 PLUG-IN', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004104.jpg', 11, 'OUT', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_000542.jpg', 7, 'Sensor', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000542.jpg', 7, 'Analog Frontend', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000542.jpg', 7, 'ADC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000542.jpg', 7, 'Processor', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000542.jpg', 7, 'Memory', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_000542.jpg', 7, 'Communication Unit/Transceiver', 'model1', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000542.jpg', 7, 'Antenna_1', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012122.jpg', 12, 'Adder_1', 'none', 75, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012122.jpg', 12, 'Adder_2', 'model2', 45, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012122.jpg', 12, 'Adder_3', 'model2', 40, [2, 3, 5, 50]]\n",
      "['block_circuit_train_15k_0321_012122.jpg', 12, 'Adder_4', 'model2', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_012122.jpg', 12, 'Adder_5', 'model2', 50, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_012122.jpg', 12, 'Adder_6', 'none', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012122.jpg', 12, 'Adder_7', 'model2', 45, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012122.jpg', 12, 'H_FIR(z)', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012122.jpg', 12, 'H_IIR(z)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012122.jpg', 12, 'G_1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012122.jpg', 12, 'G_2', 'none', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012122.jpg', 12, 'G_3', 'model1', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'Adder_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'PI', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'Multiplier_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'PLL', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'LPF', 'model2', 65, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'Adder_2', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'Harmon. Extract.', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'Adder_3', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'PR', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'Abs_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'Adder_4', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'K_p', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'Abs_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'Adder_5', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'Divider_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'Gain_D_1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'Multiplier_2', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'Adder_6', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'GI', 'none', 0, [0, 5, 2, 0.0]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'Multiplier_3', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'Divider_2', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_009873.jpg', 22, 'Sign_1', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'DC MG', 'model1', 95, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'Interlinking Converter', 'model2', 57.14, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'PWM Generator_1', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'Interlinking Converter Robust Controller', 'none', 20, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'Adder_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'Adder_2', 'model1', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'Reference Current Generator', 'model2', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'Eq. (4)', 'none', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'Eq. (2) and (3)', 'model2', 29, [2, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'Eq. (1)', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'PLL', 'model2', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'MPC', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'LPF', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'Droop Control', 'model2', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'Reference Voltage Generator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'Adder_3', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'AC-MG Converter Robust Controller', 'model2', 20, [1, 8, 2, 20]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'PWM Generator_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'AC-MG Converter', 'model2', 30, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'AC Load', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'Z_line_1', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'Z_line_2', 'model2', 40, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'Inductor_1', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'Capacitor_1', 'model2', 20, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'Inductor_2', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'Capacitor_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001002.jpg', 27, 'Renewable Energy Source', 'model2', 30, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002317.jpg', 14, 'v_IN', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_002317.jpg', 14, 'Gm_1', 'model2', 40, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_002317.jpg', 14, 'R_1', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002317.jpg', 14, 'Envelope Detector_1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002317.jpg', 14, 'Gm_2', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_002317.jpg', 14, 'R_2', 'model2', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_002317.jpg', 14, 'Capacitor_1', 'model2', 28, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_002317.jpg', 14, 'Inductor_1', 'model2', 20, [1, 4, 0, 50]]\n",
      "['block_circuit_train_15k_0321_002317.jpg', 14, 'G_L', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_002317.jpg', 14, 'G_N', 'none', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002317.jpg', 14, 'Envelope Detector_2', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002317.jpg', 14, 'Adder_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_002317.jpg', 14, 'Integrator', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002317.jpg', 14, 'Main Filter (being tuned)', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_005245.jpg', 18, 'C_Tp_l', 'model2', 20, [1, 6, 2, 25]]\n",
      "['block_circuit_train_15k_0321_005245.jpg', 18, 'C_Tm_l', 'model2', 40, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_005245.jpg', 18, 'Switch_Phi1_1', 'model1', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005245.jpg', 18, 'Switch_Phi1_2', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005245.jpg', 18, 'Switch_Phi1_3', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005245.jpg', 18, 'Switch_Phi1_4', 'none', 30, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_005245.jpg', 18, 'C1_1', 'model2', 15, [1, 8, 4, 16.67]]\n",
      "['block_circuit_train_15k_0321_005245.jpg', 18, 'C1_2', 'model2', 50, [3, 8, 2, 60]]\n",
      "['block_circuit_train_15k_0321_005245.jpg', 18, 'Switch_Phi21_1', 'none', 0, [0, 4, 3, 0.0]]\n",
      "['block_circuit_train_15k_0321_005245.jpg', 18, 'Switch_Phi21_2', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_005245.jpg', 18, 'I1_1', 'model2', 0, [0, 5, 3, 0.0]]\n",
      "['block_circuit_train_15k_0321_005245.jpg', 18, 'I1_2', 'model2', 0, [0, 8, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005245.jpg', 18, 'ZCD', 'model2', 72, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_005245.jpg', 18, 'Control Logic', 'model2', 20, [2, 11, 4, 26.666666666666668]]\n",
      "['block_circuit_train_15k_0321_005245.jpg', 18, 'C_T2_p', 'model1', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005245.jpg', 18, 'C_T2_m', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005245.jpg', 18, 'E2_1', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_005245.jpg', 18, 'E2_2', 'none', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'PV array', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'C_dc', 'model1', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'Inverter', 'model2', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'L1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'L2', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'Rf', 'model2', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'Cf', 'model2', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'Grid', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'MPPT', 'model2', 60, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'PI_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'Open-loop simplified repetitive predictor', 'model2', 44, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'alphaBeta_to_dq_1', 'none', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'SVPWM', 'model2', 40, [3, 11, 3, 42.86]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'abc_to_dq_1', 'both', 100, [6, 6, 6, 100]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'PI_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'PI_3', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'Gain_omega1_Lid', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'Gain_omega1_Liq', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'line_phase_1', 'model2', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'abc_to_alphaBeta_1', 'model2', 30, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'PLL', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'SummingPoint_1', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'SummingPoint_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'SummingPoint_3', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'SummingPoint_4', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002171.jpg', 26, 'SummingPoint_5', 'none', 33, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, 'SSPD', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, 'CP_1', 'none', 0, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, 'LF_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, '56 GHz', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, 'Amplifier_1', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, 'REFDIV', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, 'PFD', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, 'CP_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, 'LF_2', 'model1', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, 'FBDIV', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, '170 MHz', 'model1', 50, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, 'Sampler', 'model2', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, 'Charge Discharge', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, 'ADC_1', 'none', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, 'ADC_2', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, 'Memory', 'model2', 85, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, 'Watchdog', 'none', 50, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, 'Decoder', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, 'State Machine', 'model1', 50, [3, 5, 5, 60]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, 'Lock Detector', 'model2', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_007742.jpg', 21, '10-Bit Counter', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010490.jpg', 5, 'Level Shifter', 'model1', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010490.jpg', 5, 'DA Converter', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010490.jpg', 5, 'Amplifier', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010490.jpg', 5, 'γ Reference Voltage Generating Circuit', 'model1', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010490.jpg', 5, 'Bias Generating Circuit', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_001780.jpg', 13, 'InputSampler_1', 'model2', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_001780.jpg', 13, 'OutputMux_1', 'model1', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_001780.jpg', 13, 'Buffer', 'both', 75, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_001780.jpg', 13, 'Buffer_TransistorBlock_1', 'both', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_001780.jpg', 13, 'CommonModeInjection_1', 'model2', 15, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001780.jpg', 13, 'A1', 'both', 100, [4, 3, 4, 114.29]]\n",
      "['block_circuit_train_15k_0321_001780.jpg', 13, 'A2', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001780.jpg', 13, 'A3', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001780.jpg', 13, 'Comparator', 'model1', 0, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_001780.jpg', 13, 'Comparator_TransistorBlock_1', 'model1', 0, [0, 5, 4, 0]]\n",
      "['block_circuit_train_15k_0321_001780.jpg', 13, 'SAR', 'model1', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001780.jpg', 13, 'DAC', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001780.jpg', 13, 'CalibrationLogic', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_007663.jpg', 7, 'ANALOG SIGNAL PROCESSING (AMPLIFICATION DETECTION)', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_007663.jpg', 7, 'DIGITAL CONTROL ELECTRONICS', 'model2', 20, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007663.jpg', 7, 'DISPLAY INTERFACE ELECTRONICS', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007663.jpg', 7, 'SCANNING AND PREAMPLIFICATION ELECTRONICS', 'none', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_007663.jpg', 7, 'ULTRASONIC LENS', 'none', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007663.jpg', 7, 'PIEZOELECTRIC ARRAY', 'model2', 20, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_007663.jpg', 7, 'DISPLAY', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'Rectangle_1', 'model2', 20, [2, 4, 16, 20]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, '2G PA', 'both', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, '3G PA', 'none', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'dual mode RF', 'model2', 20, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'PNX67xx', 'both', 61, [15, 33, 16, 61.22]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'RF i/f', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, '2.5G/3G modem', 'model2', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'SDI', 'none', 0, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'NFI', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'memory', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'EBI', 'model2', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'USB', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'LCD/CAM', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'audio DSP', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'audio analog', 'model1', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'ARM926 + caches', 'model2', 80, [15, 16, 19, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'RAM', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'ROM', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'I2C', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'USIM', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'JDI', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'SPI', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'KBS', 'model2', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'UART', 'model2', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'IOM-2', 'model2', 30, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'Flash', 'model2', 29, [1, 6, 1, 28.571428571428573]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'IrDa_1', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'storage card', 'model2', 40, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'IrDa_2', 'model2', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'TV receiver', 'model2', 40, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'keyboard', 'model2', 85, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'Bluetooth', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'WLAN', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'Jog dial', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'VDE', 'model1', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'QVGA', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'CAM', 'model2', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'camera sensor', 'model1', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'USIM card', 'model2', 0, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'Earpiece', 'model1', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'FM radio', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002979.jpg', 42, 'secure NFC', 'model2', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_003769.jpg', 11, 'Rectangle_1', 'model2', 60, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_003769.jpg', 11, 'Capacitor_1', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003769.jpg', 11, 'Input Buffer', 'none', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_003769.jpg', 11, 'Transconductor-C Filter', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_003769.jpg', 11, 'Output Buffer', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_003769.jpg', 11, 'VT Generator', 'model2', 33, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_003769.jpg', 11, 'R_TUNING', 'model2', 25, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_003769.jpg', 11, 'Analog Ground Voltage Generator', 'model1', 75, [2, 4, 1, 80]]\n",
      "['block_circuit_train_15k_0321_003769.jpg', 11, 'C_BYPASS', 'model2', 70, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_003769.jpg', 11, 'Rectangle_2', 'model2', 85, [4, 5, 4, 88.88888888888889]]\n",
      "['block_circuit_train_15k_0321_003769.jpg', 11, 'Capacitor_2', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, '4-bit SAR ADC', 'model1', 40, [4, 6, 6, 66.67]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'Ss', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'C4', 'model2', 85, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'C3', 'model1', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'C2', 'model2', 80, [3, 4, 3, 85.7]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'C1', 'model1', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'C0', 'none', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'Capacitor_1', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'Capacitor_2', 'none', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'Capacitor_3', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'Capacitor_4', 'model2', 45, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'Capacitor_5', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'Comp', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'SAR Logic', 'none', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'Data Latch & Shift Register', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, '8-bit VCO ADC', 'model2', 30, [2, 7, 2, 44.44]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'Sres', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'OpAmp_Differential_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'V-I Converter', 'model2', 0, [1, 3, 5, 25]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'Current Controlled Oscillator', 'model2', 85, [5, 6, 5, 90.91]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'Frequency to Digital Converter', 'model2', 85, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'Buffer_1', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'Buffer_2', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'OR_1', 'model2', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'Buffer_3', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'Buffer_4', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'OR_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, '9-bit Synchronous US Counter_1', 'model2', 20, [2, 14, 3, 23.53]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, '9-bit Synchronous US Counter_2', 'model2', 75, [3, 5, 2, 85.71]]\n",
      "['block_circuit_train_15k_0321_006960.jpg', 30, 'Adder_1', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013855.jpg', 8, 'H-P 3325 signal generator', 'model2', 66.67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013855.jpg', 8, 'Transformer', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013855.jpg', 8, 'Buffer Amplifier', 'model2', 57, [2, 2, 5, 57.14]]\n",
      "['block_circuit_train_15k_0321_013855.jpg', 8, 'Test device', 'model2', 28, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_013855.jpg', 8, 'Off-chip I-V converter', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_013855.jpg', 8, 'Lock-in Amplifier', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013855.jpg', 8, 'H-P 4145 analyzer', 'model2', 50, [1, 2, 1, 66.7]]\n",
      "['block_circuit_train_15k_0321_013855.jpg', 8, 'H-P 9836 controller', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_001136.jpg', 5, 'MVF-QSG', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001136.jpg', 5, 'Park conversion', 'model2', 40, [4, 4, 5, 88.88888888888889]]\n",
      "['block_circuit_train_15k_0321_001136.jpg', 5, 'PI', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001136.jpg', 5, 'Adder_1', 'model2', 80, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001136.jpg', 5, 'Integrator_1', 'model2', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013454.jpg', 7, 'VoltageSource_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013454.jpg', 7, 'PFC Converter', 'model2', 72, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_013454.jpg', 7, 'C_hv', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013454.jpg', 7, 'Bat', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_013454.jpg', 7, 'Load Current Compensator', 'model1', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_013454.jpg', 7, 'Bidirectional DC/DC Converter', 'model2', 29, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_013454.jpg', 7, 'Secondary ESU', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_009031.jpg', 6, 'Vin', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009031.jpg', 6, 'VCCS', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009031.jpg', 6, 'Ground_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009031.jpg', 6, 'Seriescurrent switch', 'both', 86, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_009031.jpg', 6, 'Load', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_009031.jpg', 6, 'Ground_2', 'model1', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_001873.jpg', 7, 'Transducer array', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001873.jpg', 7, 'AFE IC', 'model1', 80, [3, 5, 2, 85.71]]\n",
      "['block_circuit_train_15k_0321_001873.jpg', 7, 'HV switch', 'model1', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001873.jpg', 7, 'Preamp', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001873.jpg', 7, 'HV pulser', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001873.jpg', 7, 'Tx/Rx Beamformer', 'model2', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_001873.jpg', 7, 'Display/Imaging', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_015165.jpg', 5, 'ADC', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015165.jpg', 5, 'Adder_1', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015165.jpg', 5, 'CDR', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_015165.jpg', 5, 'Multiplier_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015165.jpg', 5, 'DFE Coef.', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004586.jpg', 4, 'Phase-Frequency Detector (PFD)', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004586.jpg', 4, 'Digital Controller', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004586.jpg', 4, 'Digitally Controlled Oscillator (DCO)', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004586.jpg', 4, '/ N_div', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004622.jpg', 9, 'Reference Oscillator', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_004622.jpg', 9, 'Phase Detector', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004622.jpg', 9, 'Active Loop Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004622.jpg', 9, 'DC Level Shifter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004622.jpg', 9, 'VCO', 'both', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_004622.jpg', 9, 'Isolator', 'model2', 0, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004622.jpg', 9, 'Mixer', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004622.jpg', 9, 'Driver Amplifier', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004622.jpg', 9, 'Divider', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009196.jpg', 6, 'PG', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009196.jpg', 6, 'ILRO', 'model2', 80, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_009196.jpg', 6, 'PLL', 'none', 0, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009196.jpg', 6, 'ΔT1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_009196.jpg', 6, 'ΔT2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009196.jpg', 6, 'AND_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000996.jpg', 15, 'COMP1', 'model1', 20, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_000996.jpg', 15, 'COMP2', 'model2', 50, [2, 3, 3, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_000996.jpg', 15, 'COMP3', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000996.jpg', 15, 'Ring OSC', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000996.jpg', 15, 'AndGate_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_000996.jpg', 15, 'Switch_1', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000996.jpg', 15, 'RS-FF_1', 'model2', 40, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_000996.jpg', 15, 'Up/Down Counter', 'model2', 40, [3, 6, 5, 54.55]]\n",
      "['block_circuit_train_15k_0321_000996.jpg', 15, 'MUX Array', 'model2', 88, [5, 6, 5, 90.91]]\n",
      "['block_circuit_train_15k_0321_000996.jpg', 15, 'ADDER', 'model2', 60, [3, 5, 5, 60]]\n",
      "['block_circuit_train_15k_0321_000996.jpg', 15, 'Down Counter', 'model2', 50, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_000996.jpg', 15, 'Delay_1', 'none', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_000996.jpg', 15, 'Delay_2', 'model1', 35, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000996.jpg', 15, 'RS-FF_2', 'model2', 0, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_000996.jpg', 15, 'Rising Edge Detector', 'model2', 30, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, 'Reg._1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, 'Reg._2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, 'Reg._3', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, 'Delay', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, 'Decoder_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, 'Decoder_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, 'Latch_1', 'model2', 44, [2, 7, 2, 44.44]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, 'Latch_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, 'Latch_3', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, 'Latch_4', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, 'addr RAM(63x8)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, '4b LLSB Array', 'model1', 55, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, '4b ULSB Array', 'model2', 60, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, '6b MSB Array', 'model2', 50, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, '8b (6+2) CALDAC', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, '16b CALADC', 'model1', 80, [4, 7, 2, 88.89]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, 'Calibration Control', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, '6b BiasReg', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, 'Bias Generator', 'model2', 20, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, 'Resistor_1', 'none', 20, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, 'Resistor_2', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_006643.jpg', 22, 'Resistor_3', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003702.jpg', 18, 'PFD', 'model2', 40, [3, 6, 6, 50]]\n",
      "['block_circuit_train_15k_0321_003702.jpg', 18, 'Switch_1', 'none', 25, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_003702.jpg', 18, 'Switch_2', 'model2', 20, [2, 6, 6, 33.33]]\n",
      "['block_circuit_train_15k_0321_003702.jpg', 18, 'Switch_3', 'model2', 57.14, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_003702.jpg', 18, 'Switch_4', 'model2', 40, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_003702.jpg', 18, 'C1', 'model2', 15, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_003702.jpg', 18, 'C2', 'model1', 86, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_003702.jpg', 18, 'C3', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003702.jpg', 18, 'C4', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003702.jpg', 18, 'R1', 'model2', 0, [0, 2, 4, 0]]\n",
      "['block_circuit_train_15k_0321_003702.jpg', 18, 'R2', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003702.jpg', 18, 'Bandgap Reference', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_003702.jpg', 18, 'V2I', 'model1', 50, [3, 5, 5, 60]]\n",
      "['block_circuit_train_15k_0321_003702.jpg', 18, 'Replica Bias', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003702.jpg', 18, 'DICO', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_003702.jpg', 18, 'Clock Buffer', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003702.jpg', 18, 'D2S', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_003702.jpg', 18, '1/N', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012239.jpg', 9, 'Class-D Pulse Modulator', 'model1', 85, [2, 2, 1, 133.33]]\n",
      "['block_circuit_train_15k_0321_012239.jpg', 9, 'Pre-driver', 'both', 80, [2, 2, 3, 80.0]]\n",
      "['block_circuit_train_15k_0321_012239.jpg', 9, 'Switching Driver', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012239.jpg', 9, 'MOSFET_1', 'model2', 40, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012239.jpg', 9, 'MOSFET_2', 'model1', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012239.jpg', 9, 'MOSFET_3', 'model2', 80, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012239.jpg', 9, 'MOSFET_4', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012239.jpg', 9, 'MOSFET_5', 'model2', 80, [3, 2, 3, 120]]\n",
      "['block_circuit_train_15k_0321_012239.jpg', 9, 'MOSFET_6', 'model2', 40, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_014422.jpg', 15, 'I2', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014422.jpg', 15, 'R1_1', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_014422.jpg', 15, 'R2', 'model2', 65, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014422.jpg', 15, 'Switch_phiA_bar', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014422.jpg', 15, 'Switch_phiA', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014422.jpg', 15, 'COMPARATOR', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_014422.jpg', 15, 'REFERENCE_CLOCK', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014422.jpg', 15, 'DIGITAL_PROCESSING_CIRCUITRY', 'none', 65, [2, 4, 2, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_014422.jpg', 15, 'LATCH', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014422.jpg', 15, 'I1', 'model2', 0, [2, 13, 2, 26.67]]\n",
      "['block_circuit_train_15k_0321_014422.jpg', 15, 'Switch_phiC', 'model2', 35, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014422.jpg', 15, 'Switch_phiB', 'none', 33.33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_014422.jpg', 15, 'Switch_phiB_bar', 'none', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_014422.jpg', 15, 'R1_2', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014422.jpg', 15, 'C1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007828.jpg', 5, 'V/I Converter (G)', 'none', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_007828.jpg', 5, 'Full Wave Rectifier & Amplitude Detector (RD)', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007828.jpg', 5, 'Compressor Gain Controller (GC)', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_007828.jpg', 5, 'Variable Gain Mirror (M)', 'model1', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007828.jpg', 5, 'R_o', 'model2', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'Op-Amp based Trans-impedance Amplifier', 'model1', 30, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'ZF', 'model1', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'E_ZF', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'E_n4', 'none', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'I_n4', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'OA4', 'model1', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'C_stray', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'E_n0', 'model2', 55, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'I_n0', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'Voltage Amplifier_1', 'model2', 0, [0, 3, 4, 0.0]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'E_n1', 'model2', 80, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'I_n1', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'Voltage Amplifier_2', 'model2', 78, [2, 3, 2, 80.0]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'E_n2', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'I_n2', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'Voltage Amplifier_3', 'model1', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'Op-Amp based Voltage Amplifier', 'model2', 25, [1, 6, 2, 25]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'R1', 'model2', 47, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'E_R1', 'model2', 0, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'E_n3', 'model2', 70, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'I_n3', 'model2', 40, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'I+_n3', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'R2', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'E_R2', 'model1', 0, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008334.jpg', 25, 'OA3', 'model2', 50, [4, 4, 6, 80]]\n",
      "['block_circuit_train_15k_0321_001011.jpg', 10, 'Circular Microhotplate', 'model2', 50, [3, 7, 3, 60]]\n",
      "['block_circuit_train_15k_0321_001011.jpg', 10, 'Sample', 'model2', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_001011.jpg', 10, 'Pt Temp. Sensor', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_001011.jpg', 10, 'Poly Heater', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_001011.jpg', 10, 'Log Converter', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001011.jpg', 10, 'LNA', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001011.jpg', 10, 'Driving Circuitry', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001011.jpg', 10, 'Differential Analog Proportional Controller', 'model2', 30, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_001011.jpg', 10, 'Temp. Sensor', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001011.jpg', 10, 'BF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'VoltageSource_1', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Diode_1', 'model1', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Diode_2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Diode_3', 'model1', 0, [0, 3, 2, 0.0]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Diode_4', 'model2', 0, [0, 4, 2, 0.0]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Li', 'model2', 10, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'SW', 'model2', 0, [0, 5, 1, 0]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'C1', 'model2', 44, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Lo1', 'model2', 40, [2, 6, 1, 57.14]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Do1', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Lo2', 'model2', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Do2', 'model1', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Co', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Ro', 'model1', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'VDC', 'model2', 25, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Driver circuit', 'model1', 50, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'PWM Current Controller and Pulse Generation', 'model2', 60, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Generation of Sine template', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Mode Sector CC/CV', 'model2', 20, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Multiplier_1', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Multiplier_2', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Voltage Controller (CV)', 'model2', 25, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Current Controller (CC)', 'model2', 15, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Summer_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'Summer_2', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'LPF_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006680.jpg', 27, 'LPF_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004973.jpg', 6, '6th-order elliptic filter', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004973.jpg', 6, 'VCO', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004973.jpg', 6, 'Divider', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004973.jpg', 6, 'Phase-frequency detector', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004973.jpg', 6, 'Charge pump', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004973.jpg', 6, 'Loop filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011849.jpg', 12, 'Rectangle_1', 'model1', 28, [2, 2, 5, 57.14]]\n",
      "['block_circuit_train_15k_0321_011849.jpg', 12, 'Rectangle_2', 'model2', 30, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_011849.jpg', 12, 'Rectangle_3', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011849.jpg', 12, 'Rectangle_4', 'none', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011849.jpg', 12, 'DPLL_1', 'model1', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011849.jpg', 12, 'DPLL_2', 'model2', 0, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_011849.jpg', 12, 'DPLL_3', 'none', 20, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_011849.jpg', 12, 'DPLL_4', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011849.jpg', 12, 'DPLL_5', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_011849.jpg', 12, 'CPMs', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011849.jpg', 12, 'Performance monitor', 'both', 95, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_011849.jpg', 12, 'Voltage Regulator', 'model2', 20, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010112.jpg', 12, 'BSF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010112.jpg', 12, 'LPF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010112.jpg', 12, 'Adder_1', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010112.jpg', 12, 'PI', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010112.jpg', 12, 'iα*, iβ* calc. eq. (8)(9)', 'model2', 0, [0, 8, 8, 0]]\n",
      "['block_circuit_train_15k_0321_010112.jpg', 12, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010112.jpg', 12, 'Adder_3', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010112.jpg', 12, 'PRes_1', 'model2', 50, [2, 5, 0, 80]]\n",
      "['block_circuit_train_15k_0321_010112.jpg', 12, 'PRes_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010112.jpg', 12, 'Adder_4', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010112.jpg', 12, 'Adder_5', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010112.jpg', 12, 'PWM', 'model1', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004835.jpg', 3, 'coarse ADC', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004835.jpg', 3, 'folding circuit', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004835.jpg', 3, 'fine ADC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004150.jpg', 4, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004150.jpg', 4, 'PI Control', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004150.jpg', 4, 'Multiplier_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004150.jpg', 4, 'Current Mode Control', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000319.jpg', 8, 'Frequency Detector', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000319.jpg', 8, 'Reference Signal Generator', 'model2', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_000319.jpg', 8, 'Multiplier_1', 'model2', 75, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000319.jpg', 8, 'Multiplier_2', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_000319.jpg', 8, 'LPN Filtering_1', 'model2', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000319.jpg', 8, 'LPN Filtering_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000319.jpg', 8, 'tan^-1()', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000319.jpg', 8, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010943.jpg', 14, 'Driver with Zero Current Detector', 'model1', 83, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_010943.jpg', 14, 'Mp', 'both', 85, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_010943.jpg', 14, 'Mn', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_010943.jpg', 14, 'L', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010943.jpg', 14, 'ESR_L', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010943.jpg', 14, 'ESR_C', 'model2', 67, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_010943.jpg', 14, 'C', 'model2', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010943.jpg', 14, 'Load', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010943.jpg', 14, 'ADC', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010943.jpg', 14, 'Proposed Digital Inductor Current Sensor', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010943.jpg', 14, 'Constant T_on Modulator', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010943.jpg', 14, 'OpAmp_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010943.jpg', 14, 'Proportional Integral (PI) Compensator', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010943.jpg', 14, 'Constant On-Time Digital Controller', 'none', 40, [2, 4, 3, 57.14285714285714]]\n",
      "['block_circuit_train_15k_0321_005588.jpg', 11, 'Non-Overlapped Clock Generator', 'model1', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_005588.jpg', 11, 'VCCS', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005588.jpg', 11, 'Switch_1', 'model2', 25, [1, 5, 2, 28.57142857142857]]\n",
      "['block_circuit_train_15k_0321_005588.jpg', 11, 'Switch_2', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_005588.jpg', 11, 'Switch_3', 'model2', 0, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_005588.jpg', 11, 'Ca', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005588.jpg', 11, 'Cs1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005588.jpg', 11, 'Cs2', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005588.jpg', 11, 'A', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_005588.jpg', 11, 'K Ic', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005588.jpg', 11, 'R1', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012965.jpg', 8, 'Ellipse_1', 'model2', 30, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012965.jpg', 8, 'Potentiostat', 'model2', 60, [2, 4, 1, 80]]\n",
      "['block_circuit_train_15k_0321_012965.jpg', 8, 'OpAmp_1', 'model1', 40, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012965.jpg', 8, 'DAC', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012965.jpg', 8, 'Current-sensing VCO-based SDM', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012965.jpg', 8, 'Rectangle_1', 'both', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012965.jpg', 8, 'UART Package', 'model1', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012965.jpg', 8, 'Proposed ASIC', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006300.jpg', 8, 'Bias Generator', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006300.jpg', 8, 'Differential Pair', 'model2', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_006300.jpg', 8, 'Current Mirror', 'none', 20, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_006300.jpg', 8, 'CurrentSource_1', 'model1', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006300.jpg', 8, 'Level Shifter', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006300.jpg', 8, 'Feedback Compensation', 'model1', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006300.jpg', 8, 'Transconductance Amplifier', 'model2', 83, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_006300.jpg', 8, 'CurrentSource_2', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012700.jpg', 15, 'Adder_1', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012700.jpg', 15, 'K_d', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012700.jpg', 15, 'e^{-sτ}', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012700.jpg', 15, 'Adder_2', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012700.jpg', 15, 'ω_LR cos α_∞ / s', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012700.jpg', 15, 'Adder_3', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012700.jpg', 15, 'F(s)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012700.jpg', 15, 'Loop Filter', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012700.jpg', 15, 'C1', 'model2', 30, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_012700.jpg', 15, 'R1', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012700.jpg', 15, 'R2', 'model2', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_012700.jpg', 15, 'R3', 'model1', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012700.jpg', 15, 'C2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012700.jpg', 15, '2πK_v/s', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012700.jpg', 15, 'Adder_4', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009697.jpg', 15, 'Summer_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_009697.jpg', 15, 'VCO', 'model1', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009697.jpg', 15, 'FlipFlop_1', 'none', 75, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009697.jpg', 15, '1-z^{-1}', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_009697.jpg', 15, 'DAC_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009697.jpg', 15, 'Intrinsic DWA', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009697.jpg', 15, 'Summer_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009697.jpg', 15, 'Summer_3', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009697.jpg', 15, 'VCO_P', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_009697.jpg', 15, 'VCO_N', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009697.jpg', 15, 'FlipFlop_2', 'model2', 45, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_009697.jpg', 15, 'FlipFlop_3', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009697.jpg', 15, 'OR_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009697.jpg', 15, 'DAC_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009697.jpg', 15, 'Intrinsic CLA', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010718.jpg', 11, 'Photovoltaic or Thermoelectric Source', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010718.jpg', 11, 'Rs', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010718.jpg', 11, 'Cs', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010718.jpg', 11, 'R_CIN', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010718.jpg', 11, 'C_IN', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010718.jpg', 11, 'Charger', 'none', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_010718.jpg', 11, 'MPP', 'none', 0, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_010718.jpg', 11, 'R_CB', 'model2', 20, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_010718.jpg', 11, 'C_B', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010718.jpg', 11, 'Power Supply', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010718.jpg', 11, 'Sensor DSP PA', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'V_ac', 'model2', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'Bridge', 'model2', 75, [2, 5, 0, 80]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'C1', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'C2', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'D1', 'model1', 30, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'C3', 'model2', 0, [0, 11, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'R_zd', 'model2', 30, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'D2', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'T1', 'model2', 50, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'M_ns', 'model2', 0, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'C_s', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'R_cs', 'model2', 30, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'D3', 'model2', 45, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'R_fb1', 'model2', 20, [1, 1, 3, 50.0]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'R_fb2', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'C_out', 'model2', 50, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'UHV start-up circuit', 'model2', 0, [0, 14, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'Pre-regulator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'ZCD', 'model1', 83, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'Off-time control', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'PWM', 'model2', 50, [3, 9, 3, 50]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'SRLatch_1', 'model2', 30, [2, 8, 3, 36.36]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'Driver', 'model2', 40, [2, 8, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'Spike-free circuit', 'model2', 10, [1, 9, 2, 18.18]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'ORGate_1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'OpAmp_1', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'OpAmp_2', 'model1', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'Sawtooth Generator', 'model2', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'THD Improvement', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012735.jpg', 30, 'TLM Control', 'model2', 28, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_013377.jpg', 11, 'LIGHT MOD.', 'model2', 0, [0, 3, 1, 0.0]]\n",
      "['block_circuit_train_15k_0321_013377.jpg', 11, 'UP CONVERTER', 'model2', 0, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_013377.jpg', 11, 'POWER DIVIDER', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013377.jpg', 11, 'A', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_013377.jpg', 11, 'B', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013377.jpg', 11, 'DEGEN. PAR. AMP', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013377.jpg', 11, 'X2 MULT.', 'model1', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013377.jpg', 11, 'MIXER', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_013377.jpg', 11, 'IF AMP.', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013377.jpg', 11, 'PHASE ADJ._1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013377.jpg', 11, 'PHASE ADJ._2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014408.jpg', 13, 'Capacitor_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014408.jpg', 13, 'Capacitor_2', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014408.jpg', 13, 'Gm', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_014408.jpg', 13, 'CDAC', 'none', 30, [2, 7, 2, 44.44]]\n",
      "['block_circuit_train_15k_0321_014408.jpg', 13, 'Inverter_1', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014408.jpg', 13, 'Inverter_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014408.jpg', 13, 'Inverter_3', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014408.jpg', 13, 'Counter_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_014408.jpg', 13, 'Counter_2', 'model2', 60, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_014408.jpg', 13, 'Adder', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014408.jpg', 13, 'Register', 'model2', 67, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_014408.jpg', 13, 'Samp. Ctrl.', 'none', 40, [3, 4, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014408.jpg', 13, 'DEM', 'model2', 25, [1, 4, 0, 50]]\n",
      "['block_circuit_train_15k_0321_015445.jpg', 5, 'EH Module', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015445.jpg', 5, 'MPPT Power Converter', 'model2', 75, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_015445.jpg', 5, 'Energy Storage', 'none', 0, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015445.jpg', 5, 'DC/DC Converter', 'model2', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015445.jpg', 5, 'Sensor Node', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012229.jpg', 17, 'OUTPUT DRIVER P', 'model2', 85, [4, 4, 5, 88.88888888888889]]\n",
      "['block_circuit_train_15k_0321_012229.jpg', 17, 'PWM_1', 'model1', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012229.jpg', 17, 'HalfBridge_1', 'model2', 82, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_012229.jpg', 17, 'PWM_2', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012229.jpg', 17, 'HalfBridge_2', 'model2', 0, [0, 4, 5, 0]]\n",
      "['block_circuit_train_15k_0321_012229.jpg', 17, 'L1', 'model2', 67, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_012229.jpg', 17, 'L2', 'model2', 67, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_012229.jpg', 17, 'C1', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012229.jpg', 17, 'LOAD', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012229.jpg', 17, 'L3', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012229.jpg', 17, 'L4', 'model2', 50, [2, 2, 0, 200]]\n",
      "['block_circuit_train_15k_0321_012229.jpg', 17, 'C2', 'model2', 40, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_012229.jpg', 17, 'HalfBridge_3', 'none', 36, [2, 6, 5, 36.36]]\n",
      "['block_circuit_train_15k_0321_012229.jpg', 17, 'PWM_3', 'model2', 55, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012229.jpg', 17, 'HalfBridge_4', 'none', 0, [0, 4, 5, 0]]\n",
      "['block_circuit_train_15k_0321_012229.jpg', 17, 'PWM_4', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012229.jpg', 17, 'OUTPUT DRIVER M', 'model2', 85, [4, 3, 5, 100]]\n",
      "['block_circuit_train_15k_0321_014013.jpg', 8, 'Packets', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_014013.jpg', 8, 'DCO_1', 'model1', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014013.jpg', 8, 'Raised Cosine', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014013.jpg', 8, 'S/H', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_014013.jpg', 8, 'FSM', 'model1', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014013.jpg', 8, 'Gain', 'model2', 0, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_014013.jpg', 8, 'DCO_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014013.jpg', 8, 'Adder_1', 'model2', 0, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_012411.jpg', 6, 'Noise-bar Detector', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012411.jpg', 6, 'Noise Position Calibrator', 'model1', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012411.jpg', 6, 'Main Tracking', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012411.jpg', 6, 'Sub-Tracking Controller', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012411.jpg', 6, 'Accumulator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012411.jpg', 6, 'Digital Phase Comparator', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015269.jpg', 12, 'abc/αβ_1', 'both', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_015269.jpg', 12, 'αβ/dq_1', 'model2', 50, [3, 6, 5, 54.54545454545454]]\n",
      "['block_circuit_train_15k_0321_015269.jpg', 12, 'Pre-filter_1', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015269.jpg', 12, 'Pre-filter_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015269.jpg', 12, 'AN', 'model2', 60, [3, 5, 4, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_015269.jpg', 12, 'dq/αβ_1', 'model2', 30, [2, 6, 4, 40]]\n",
      "['block_circuit_train_15k_0321_015269.jpg', 12, 'Frequency Estimation', 'model2', 57.14, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_015269.jpg', 12, 'LPF_o', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015269.jpg', 12, '1/s', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015269.jpg', 12, 'Arctan_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015269.jpg', 12, 'Summer_1', 'model2', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_015269.jpg', 12, 'Phase angle Estimation', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_003359.jpg', 11, 'BIAS AND THRESHOLD REFERENCE GENERATION', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003359.jpg', 11, 'DIGITAL INPUT LEVEL SHIFTERS AND DRIVERS', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_003359.jpg', 11, 'CURRENT SWITCHES', 'model2', 86, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_003359.jpg', 11, 'R-2R LADDER (R=1.25 kΩ)', 'model1', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_003359.jpg', 11, 'VoltageSource_1', 'model1', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_003359.jpg', 11, 'R_ref', 'model2', 50, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_003359.jpg', 11, 'Amplifier_1', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003359.jpg', 11, 'Resistor_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003359.jpg', 11, 'Resistor_2', 'model2', 0, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_003359.jpg', 11, 'Transistor_1', 'model2', 0, [1, 4, 0, 50]]\n",
      "['block_circuit_train_15k_0321_003359.jpg', 11, 'Resistor_3', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012279.jpg', 7, 'Power stage (G_vd)', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012279.jpg', 7, 'L', 'model1', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012279.jpg', 7, 'k', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012279.jpg', 7, 'A_PRI(s)', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012279.jpg', 7, 'C_EA', 'model2', 0, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_012279.jpg', 7, 'C_THI(s)', 'model2', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_012279.jpg', 7, 'F_m', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006824.jpg', 8, 'Input Signal', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_006824.jpg', 8, 'Mixer_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006824.jpg', 8, 'Kd', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006824.jpg', 8, 'Phase Detect', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006824.jpg', 8, 'LOWPASS FILTER', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_006824.jpg', 8, '1/s', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006824.jpg', 8, 'VCO', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006824.jpg', 8, 'Output Signal', 'model2', 40, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012660.jpg', 6, 'CDAC Calib. Ctr.', 'model2', 50, [3, 4, 6, 60]]\n",
      "['block_circuit_train_15k_0321_012660.jpg', 6, '4-bit Ctn.', 'model2', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012660.jpg', 6, 'Bin. to Therm. Decoder', 'model1', 50, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_012660.jpg', 6, 'Up Cal. Capacitor Array Control', 'model2', 60, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_012660.jpg', 6, 'Down Cal. Capacitor Array Control', 'model1', 20, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_012660.jpg', 6, 'Inverter_1', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'P_DG = P_ref', 'model1', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'VSI', 'model2', 29, [1, 6, 1, 28.57]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'SPWM', 'model2', 29, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'Multiplier_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'αβ_to_abc_1', 'none', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'abc_to_αβ_1', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'αβ_to_dq_1', 'model1', 25, [3, 5, 5, 60]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'Summer_v_d', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'Summer_v_q', 'model2', 10, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'PI_v_d', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'PI_v_q', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'PL', 'model2', 0, [1, 30, 5, 5.714285714285714]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'Gain_k_cp', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'abc_to_αβ_2', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'αβ_to_dq_2', 'model2', 0, [1, 5, 4, 22.22]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'BP', 'model2', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'PLL', 'model2', 10, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'Summer_i_d', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'Summer_i_q', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'PI_i_d', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'PI_i_q', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'omega_(L1+L2)', 'model2', 29, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'Summer_dec_d', 'model2', 15, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'Summer_dec_q', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'dq_to_αβ_1', 'model2', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'αβ_to_abc_2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'Z_L1', 'model2', 33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'C_f', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'Z_L2', 'model1', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'Z_Lg', 'both', 95, [2, 4, 0, 100]]\n",
      "['block_circuit_train_15k_0321_004197.jpg', 31, 'V_g', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012075.jpg', 17, 'Multiplexer_1', 'model2', 50, [3, 4, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_012075.jpg', 17, 'W1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012075.jpg', 17, 'W2', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012075.jpg', 17, '...', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012075.jpg', 17, 'Wn', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012075.jpg', 17, 'Adder_1', 'model2', 65, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_012075.jpg', 17, 'VCO_1', 'model1', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012075.jpg', 17, 'Counter_1', 'both', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012075.jpg', 17, 'VCO_2', 'model2', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_012075.jpg', 17, 'Counter_2', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012075.jpg', 17, 'Adder_2', 'model2', 10, [1, 3, 3, 33.33333333333333]]\n",
      "['block_circuit_train_15k_0321_012075.jpg', 17, 'SampleAndHold_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012075.jpg', 17, '1-Z^-1', 'model2', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012075.jpg', 17, 'G', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012075.jpg', 17, 'Σ', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012075.jpg', 17, 'digital layers', 'model2', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012075.jpg', 17, 'Pretrained parameters', 'model2', 55, [2, 2, 5, 57.14]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'Multiplier_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'ΔΣ_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'Delay_1', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'Q', 'model2', 30, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'Adder_2', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'Delay_2', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'DTC calibration', 'model2', 50, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'DTC', 'model2', 44, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'BBPD', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'Multiplexer_1', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'Digital filter_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'DCO calibration', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'ΔΣ_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'DAC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'RC filter', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'DCO', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, '÷ 6 ILFD', 'none', 0, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'MMD', 'model2', 50, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'Multiplexer_2', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, '3-level TDC', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_000207.jpg', 22, 'Digital filter_2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010039.jpg', 15, 'S5', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010039.jpg', 15, 'S1', 'model1', 45, [2, 3, 5, 50]]\n",
      "['block_circuit_train_15k_0321_010039.jpg', 15, 'S2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010039.jpg', 15, 'S3', 'model2', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_010039.jpg', 15, 'S4', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010039.jpg', 15, 'SR1', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_010039.jpg', 15, 'SR2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010039.jpg', 15, 'SRST', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_010039.jpg', 15, 'C_S', 'model2', 75, [5, 5, 7, 83.33]]\n",
      "['block_circuit_train_15k_0321_010039.jpg', 15, 'C_F', 'model2', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010039.jpg', 15, 'OpAmp_1', 'model2', 30, [2, 3, 6, 44.44]]\n",
      "['block_circuit_train_15k_0321_010039.jpg', 15, 'Comparator_1', 'model2', 25, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_010039.jpg', 15, 'Upper M-bit counter', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010039.jpg', 15, 'Lower N-bit counter', 'none', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010039.jpg', 15, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002270.jpg', 19, 'R1_1', 'model2', 0, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_002270.jpg', 19, 'C1_1', 'model1', 0, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_002270.jpg', 19, 'C1_2', 'model2', 30, [3, 5, 5, 60]]\n",
      "['block_circuit_train_15k_0321_002270.jpg', 19, 'R1_2', 'model2', 40, [4, 6, 5, 72.73]]\n",
      "['block_circuit_train_15k_0321_002270.jpg', 19, 'Gm1', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_002270.jpg', 19, 'C2', 'none', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002270.jpg', 19, 'Gm2', 'model1', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_002270.jpg', 19, 'Gm3', 'model1', 28, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_002270.jpg', 19, 'R_dir', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002270.jpg', 19, 'C3', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002270.jpg', 19, 'Gm5', 'none', 30, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_002270.jpg', 19, 'CS-DAC1', 'model2', 30, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_002270.jpg', 19, 'AUX-DAC1', 'model2', 35, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002270.jpg', 19, 'AUX-DAC2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002270.jpg', 19, 'rise-edge detection', 'none', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_002270.jpg', 19, 'CS-DAC2', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_002270.jpg', 19, 'Gm4', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002270.jpg', 19, 'Flash ADC', 'model2', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_002270.jpg', 19, 'z^-2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003995.jpg', 8, 'Ref Signal Gen', 'model2', 30, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_003995.jpg', 8, 'C1=C0+ΔC', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_003995.jpg', 8, 'C2=C0-ΔC', 'model2', 50, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003995.jpg', 8, 'OpAmp_1', 'model1', 50, [3, 4, 1, 100]]\n",
      "['block_circuit_train_15k_0321_003995.jpg', 8, 'Rf', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003995.jpg', 8, 'Sync Demod', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003995.jpg', 8, 'Filter_1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_003995.jpg', 8, 'β(Vout)', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010808.jpg', 4, '1/Vx', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010808.jpg', 4, 'Multiplier_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010808.jpg', 4, '1/Vm', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010808.jpg', 4, 'PWM', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001100.jpg', 4, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001100.jpg', 4, 'Harmonic Compensator', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001100.jpg', 4, 'Proposed System', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001100.jpg', 4, 'Adder_2', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012544.jpg', 8, 'Adder_1', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012544.jpg', 8, 'PI(s)', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012544.jpg', 8, 'Adder_2', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012544.jpg', 8, 'Limiter_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012544.jpg', 8, 'Amplifier_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012544.jpg', 8, 'Adder_3', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012544.jpg', 8, 'SignDetector_1', 'model2', 25, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_012544.jpg', 8, 'DecisionBlock_1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014891.jpg', 8, 'Photodiode_1', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014891.jpg', 8, 'TIA', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014891.jpg', 8, 'AGC,LA', 'model2', 70, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_014891.jpg', 8, 'Gain, Offset Control', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014891.jpg', 8, 'Decision', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014891.jpg', 8, 'Clock Recovery', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014891.jpg', 8, '÷N', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014891.jpg', 8, 'DEMUX', 'model2', 10, [1, 4, 6, 20]]\n",
      "['block_circuit_train_15k_0321_000717.jpg', 10, 'Fixed Delay', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000717.jpg', 10, 'Adaptive H(z)', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000717.jpg', 10, 'Adder_1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000717.jpg', 10, '1 + z^{-2}', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000717.jpg', 10, 'Δt Detector', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000717.jpg', 10, 'Multiplier_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_000717.jpg', 10, 'H_hil(z)', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000717.jpg', 10, 'Multiplier_2', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000717.jpg', 10, 'Accum', 'model2', 20, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_000717.jpg', 10, 'Calculate or Look-up Coefficients', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001056.jpg', 7, 'VAC_Source_1', 'model1', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001056.jpg', 7, 'AC-DC', 'model2', 40, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_001056.jpg', 7, 'C_DC', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_001056.jpg', 7, 'DC-DC', 'both', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001056.jpg', 7, 'C_OUT', 'model2', 67, [1, 1, 2, 66.6666667]]\n",
      "['block_circuit_train_15k_0321_001056.jpg', 7, 'Ground_1', 'model2', 57.14, [2, 2, 5, 57.14]]\n",
      "['block_circuit_train_15k_0321_001056.jpg', 7, 'Ground_2', 'model2', 60, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_013742.jpg', 14, 'Adder_1', 'model2', 0, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_013742.jpg', 14, 'Adder_2', 'model2', 20, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_013742.jpg', 14, 'Adder_3', 'model2', 0, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_013742.jpg', 14, 'vo Caculation Equation(12)', 'none', 20, [3, 6, 4, 60]]\n",
      "['block_circuit_train_15k_0321_013742.jpg', 14, 'Selection of region R (TABLE I)', 'model2', 85, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_013742.jpg', 14, 'k Caculation Equation(6)', 'model2', 30, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_013742.jpg', 14, 'Duty Calculation TABLE III', 'model2', 85, [7, 9, 7, 87.5]]\n",
      "['block_circuit_train_15k_0321_013742.jpg', 14, 'Duty Compensation TABLE IV', 'model1', 95, [9, 10, 9, 94.74]]\n",
      "['block_circuit_train_15k_0321_013742.jpg', 14, 'T1 T2 Caculation Equation(32)', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013742.jpg', 14, 'Adder_4', 'model1', 0, [0, 6, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013742.jpg', 14, 'Adder_5', 'model2', 0, [0, 6, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013742.jpg', 14, 'Adder_6', 'model2', 0, [0, 6, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013742.jpg', 14, 'CB-PWM method with single carrier', 'model1', 80, [6, 8, 6, 85.71]]\n",
      "['block_circuit_train_15k_0321_013742.jpg', 14, 'Vienna rectifier', 'model1', 43, [3, 11, 3, 42.86]]\n",
      "['block_circuit_train_15k_0321_009528.jpg', 8, 'Grid', 'model2', 85, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_009528.jpg', 8, 'AC/DC Converter', 'model1', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009528.jpg', 8, 'Battery Charger', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009528.jpg', 8, 'Battery', 'model1', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_009528.jpg', 8, 'DC/DC Converter', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009528.jpg', 8, 'Secondary Energy Source', 'model1', 40, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_009528.jpg', 8, 'Inverter', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009528.jpg', 8, 'Motor', 'model1', 95, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'Rectangle_1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'Rectangle_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'Rectangle_3', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'Triangle_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'LPF_1', 'model2', 50, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'LPF_2', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'LPF_3', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'LPF_4', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'X2_1', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'X2_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'X2_3', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'X2_4', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'Multiplier_Inj_1', 'model1', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'Multiplier_Inj_2', 'model2', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'Multiplier_Inj_3', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'Multiplier_Inj_4', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'Multiplier_φ1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'Multiplier_φ2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'Multiplier_φ3', 'none', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010810.jpg', 20, 'Multiplier_φ4', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008487.jpg', 10, 'SR_Latch_1', 'model1', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_008487.jpg', 10, 'OpAmp_1', 'model1', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008487.jpg', 10, 'OpAmp_2', 'none', 0, [0, 6, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008487.jpg', 10, 'Adder_1', 'model2', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_008487.jpg', 10, 'Common Mode', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008487.jpg', 10, 'C', 'none', 30, [3, 5, 2, 85.71]]\n",
      "['block_circuit_train_15k_0321_008487.jpg', 10, 'CurrentSource_1', 'none', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_008487.jpg', 10, 'CurrentSource_2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008487.jpg', 10, 'CurrentSource_3', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008487.jpg', 10, 'Switch_1', 'none', 15, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_012857.jpg', 16, 'H0(s)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012857.jpg', 16, 'H1(s)', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012857.jpg', 16, 'HM-1(s)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012857.jpg', 16, 'Sampler_1', 'model2', 25, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_012857.jpg', 16, 'Sampler_2', 'model1', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012857.jpg', 16, 'Sampler_3', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012857.jpg', 16, 'Q0', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012857.jpg', 16, 'Q1', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012857.jpg', 16, 'QM-1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012857.jpg', 16, 'Upsampler_1', 'model1', 50, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012857.jpg', 16, 'Upsampler_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012857.jpg', 16, 'Upsampler_3', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012857.jpg', 16, 'G0(z)', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012857.jpg', 16, 'G1(z)', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012857.jpg', 16, 'GM-1(z)', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012857.jpg', 16, 'Adder_1', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_008836.jpg', 6, 'D_in[9:0]', 'model1', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_008836.jpg', 6, 'Divide-by-two', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008836.jpg', 6, 't_in[2:0]', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_008836.jpg', 6, 'Delay', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_008836.jpg', 6, 'Counters', 'model2', 30, [2, 6, 4, 40.0]]\n",
      "['block_circuit_train_15k_0321_008836.jpg', 6, 'Interface Logic', 'model2', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_007884.jpg', 16, 'Ref. Buffer', 'model1', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_007884.jpg', 16, 'Switch_Ref_1', 'both', 75, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007884.jpg', 16, 'Switch_Ref_2', 'model2', 55, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_007884.jpg', 16, 'Switch_Sampling_1', 'model2', 95, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_007884.jpg', 16, 'Switch_Sampling_2', 'model2', 0, [3, 5, 1, 100]]\n",
      "['block_circuit_train_15k_0321_007884.jpg', 16, 'Switch_CMFB_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_007884.jpg', 16, 'Switch_CMFB_2', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007884.jpg', 16, 'Capacitor_1', 'model2', 75, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_007884.jpg', 16, 'Capacitor_2', 'model2', 35, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007884.jpg', 16, 'Capacitor_3', 'model2', 0, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_007884.jpg', 16, 'Pre-Amplifier', 'model2', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_007884.jpg', 16, 'Comparator_1', 'model1', 0, [0, 7, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007884.jpg', 16, 'Successive Approximation Logic', 'model2', 30, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_007884.jpg', 16, 'Asynchronous State Machine', 'model2', 22, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_007884.jpg', 16, 'Output Logic', 'model2', 25, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_007884.jpg', 16, 'CMFB', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_013034.jpg', 7, '+M', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013034.jpg', 7, 'PFD', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013034.jpg', 7, 'Charge Pump', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013034.jpg', 7, 'Loop Filter', 'model1', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013034.jpg', 7, 'VCO', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_013034.jpg', 7, '+N', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013034.jpg', 7, '+K', 'none', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010234.jpg', 8, 'Adder_1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010234.jpg', 8, 'GPI3', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010234.jpg', 8, 'Adder_2', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010234.jpg', 8, 'GPI1', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010234.jpg', 8, 'Adder_3', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010234.jpg', 8, 'GPI2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010234.jpg', 8, 'Non-linear feedback control', 'model2', 80, [5, 5, 7, 83.33]]\n",
      "['block_circuit_train_15k_0321_010234.jpg', 8, 'SPMR', 'both', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_010811.jpg', 14, 'Coarse Cap Array', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010811.jpg', 14, 'Low-Power CMP', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_010811.jpg', 14, 'STL & SAR Logic_1', 'model2', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_010811.jpg', 14, 'CSTC Logic', 'model2', 20, [1, 6, 4, 20]]\n",
      "['block_circuit_train_15k_0321_010811.jpg', 14, 'Charge-Sharing Switch', 'model2', 30, [2, 8, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010811.jpg', 14, 'Fine Cap Array', 'both', 50, [3, 6, 4, 60]]\n",
      "['block_circuit_train_15k_0321_010811.jpg', 14, 'Low-Noise CMP', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010811.jpg', 14, 'STL & SAR Logic_2', 'model2', 15, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_010811.jpg', 14, 'N Stage STL Logic', 'model2', 46, [3, 10, 3, 46.15]]\n",
      "['block_circuit_train_15k_0321_010811.jpg', 14, 'STL Logic 1', 'model1', 28, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_010811.jpg', 14, 'STL Logic 2', 'model2', 40, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_010811.jpg', 14, 'STL Logic 3', 'none', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_010811.jpg', 14, 'STL Logic N', 'none', 15, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_010811.jpg', 14, 'Latch_O1', 'model2', 60, [3, 4, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_004290.jpg', 7, 'H_PLL1(s)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004290.jpg', 7, 'H_PLL2(s)', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004290.jpg', 7, 'Y_cl(s)', 'none', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004290.jpg', 7, 'G_cl(s)', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004290.jpg', 7, 'Y_shaping(s)', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004290.jpg', 7, 'Adder_1', 'model2', 45, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_004290.jpg', 7, 'Adder_2', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007684.jpg', 12, 'VIN', 'model2', 50, [2, 6, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_007684.jpg', 12, 'GND', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007684.jpg', 12, 'EN', 'model2', 50, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_007684.jpg', 12, 'R_EN', 'model2', 0, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007684.jpg', 12, 'SHUTDOWN', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_007684.jpg', 12, 'SHORT-CIRCUIT, UVLO, AND THERMAL PROTECT', 'model2', 0, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_007684.jpg', 12, 'REFERENCE', 'model2', 20, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_007684.jpg', 12, 'OpAmp_1', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007684.jpg', 12, 'MOSFET_1', 'model2', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_007684.jpg', 12, 'R1', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007684.jpg', 12, 'R2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007684.jpg', 12, 'VOUT', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000511.jpg', 12, 'COMP1', 'model2', 40, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_000511.jpg', 12, 'COMP2', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_000511.jpg', 12, 'COMP3', 'model2', 25, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_000511.jpg', 12, 'LOGIC', 'none', 30, [4, 11, 6, 47.06]]\n",
      "['block_circuit_train_15k_0321_000511.jpg', 12, 'MODE_DECISION', 'model2', 40, [4, 10, 5, 53.33]]\n",
      "['block_circuit_train_15k_0321_000511.jpg', 12, 'ADD/SUB', 'model2', 30, [3, 8, 4, 50]]\n",
      "['block_circuit_train_15k_0321_000511.jpg', 12, 'SWITCH_MATRIX', 'model2', 85, [5, 5, 6, 90.91]]\n",
      "['block_circuit_train_15k_0321_000511.jpg', 12, 'NON-OV_CLK_GENERATOR', 'model2', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_000511.jpg', 12, 'Multiplexer_1', 'model1', 0, [0, 10, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000511.jpg', 12, 'C_L', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000511.jpg', 12, 'REF<0:2>', 'model2', 50, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_000511.jpg', 12, 'Resistor_1', 'both', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_014808.jpg', 12, 'System Controller', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_014808.jpg', 12, 'Gate Driver', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014808.jpg', 12, 'DC Bus Source_1', 'model2', 35, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_014808.jpg', 12, 'Inverter_1', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014808.jpg', 12, 'DC Bus Source_2', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014808.jpg', 12, 'Inverter_2', 'model2', 25, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_014808.jpg', 12, 'Filter', 'model2', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014808.jpg', 12, 'Load', 'model1', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_014808.jpg', 12, 'ADC', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014808.jpg', 12, 'OPA_1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014808.jpg', 12, 'OPA_2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014808.jpg', 12, 'Sensor', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006110.jpg', 8, 'BIAS', 'none', 33.33, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_006110.jpg', 8, 'R', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006110.jpg', 8, 'C', 'model2', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006110.jpg', 8, 'R&H', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_006110.jpg', 8, 'COMP', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006110.jpg', 8, 'LOGIC', 'model2', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_006110.jpg', 8, 'CP', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006110.jpg', 8, 'VCO', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_013678.jpg', 5, 'A_EA', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013678.jpg', 5, 'Transconductor_1', 'model1', 83, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_013678.jpg', 5, 'R_L', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013678.jpg', 5, 'Async. Digital Ctrl.', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013678.jpg', 5, 'R_D', 'model2', 40, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013066.jpg', 10, 'Resistor Comparison and Amplification', 'model1', 80, [5, 6, 6, 83.33]]\n",
      "['block_circuit_train_15k_0321_013066.jpg', 10, 'VCO-Based Quantizer', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_013066.jpg', 10, 'Gated Digital Averaging', 'model2', 60, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_013066.jpg', 10, 'Adder_1', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013066.jpg', 10, 'Frequency Divider and Switch Phasing', 'model2', 80, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_013066.jpg', 10, 'Integer-N PLL', 'model2', 20, [1, 6, 2, 25.0]]\n",
      "['block_circuit_train_15k_0321_013066.jpg', 10, 'Digital 2nd Order Delta-Sigma', 'model1', 45, [2, 4, 2, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_013066.jpg', 10, 'Digital Retimer', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013066.jpg', 10, 'Digital Accumulator', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013066.jpg', 10, 'K', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005312.jpg', 11, 'Frequency Selection input', 'none', 20, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_005312.jpg', 11, 'Internal Clock and Pulse Generator', 'model1', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_005312.jpg', 11, 'Pulse Train', 'model2', 65, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_005312.jpg', 11, 'Inverter_1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005312.jpg', 11, 'Inverter_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005312.jpg', 11, 'Inverter_3', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005312.jpg', 11, 'Bang-Bang Phase Detector', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_005312.jpg', 11, 'Digital Controller', 'model1', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_005312.jpg', 11, 'TransistorArray_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_005312.jpg', 11, 'C_out', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005312.jpg', 11, 'I_load', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014929.jpg', 7, 'V_neuron', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014929.jpg', 7, 'Z_e(f)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014929.jpg', 7, 'ε·Z_e(f)', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014929.jpg', 7, 'V_CM', 'none', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014929.jpg', 7, 'Z_IN', 'model2', 57.14, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_014929.jpg', 7, 'Z_IN/N', 'model1', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014929.jpg', 7, 'Neural amplifier', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011837.jpg', 8, 'Adder_1', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011837.jpg', 8, 'A_a(s)', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011837.jpg', 8, 'k', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011837.jpg', 8, 'Transistor_ReplicaNoisePath_1', 'model2', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011837.jpg', 8, 'Replica Load', 'model2', 20, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_011837.jpg', 8, 'Transistor_MainNoisePath_1', 'model2', 30, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_011837.jpg', 8, 'C_decap', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011837.jpg', 8, 'VCO', 'model2', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_005028.jpg', 5, 'Battery', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_005028.jpg', 5, 'DC/DC Switching Converter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005028.jpg', 5, 'LDO Regulator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005028.jpg', 5, 'Power Management System', 'both', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005028.jpg', 5, 'Analog / RF / Digital Circuit Blocks', 'model2', 60, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_009901.jpg', 6, 'OFE + Post Amplifier', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_009901.jpg', 6, 'Timing Recovery', 'model2', 30, [2, 4, 5, 44.44]]\n",
      "['block_circuit_train_15k_0321_009901.jpg', 6, 'THA', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009901.jpg', 6, 'ADC', 'model2', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_009901.jpg', 6, 'Adaptive DSP (FFE/DFE/MLSE)', 'model2', 57.14, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_009901.jpg', 6, 'Channel Model Estimator', 'model2', 20, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_012427.jpg', 16, 'REF', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012427.jpg', 16, 'd_T_1', 'both', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012427.jpg', 16, 'd_T_2', 'model1', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012427.jpg', 16, 'PFD', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012427.jpg', 16, 'CP', 'model2', 60, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_012427.jpg', 16, 'Loop Switching Controller', 'model2', 20, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_012427.jpg', 16, 'Switch Threshold', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012427.jpg', 16, 'OR_1', 'model1', 0, [0, 6, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012427.jpg', 16, 'SSPD/CP', 'model2', 81, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_012427.jpg', 16, 'Loop Filter', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012427.jpg', 16, 'CML Buffer', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012427.jpg', 16, 'Capacitive Interpolation Network', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012427.jpg', 16, 'VCO_1', 'model1', 62, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012427.jpg', 16, 'VCO_2', 'model1', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012427.jpg', 16, '16-to-1 MUX', 'both', 100, [17, 17, 17, 100]]\n",
      "['block_circuit_train_15k_0321_012427.jpg', 16, 'Divider', 'model2', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013647.jpg', 14, 'AND_1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013647.jpg', 14, 'AND_2', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013647.jpg', 14, 'VCDL_1', 'none', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013647.jpg', 14, 'VCDL_2', 'model2', 0, [0, 5, 4, 0]]\n",
      "['block_circuit_train_15k_0321_013647.jpg', 14, 'Inverter_1', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_013647.jpg', 14, 'Inverter_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013647.jpg', 14, 'VCDL_3', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013647.jpg', 14, 'VCDL_4', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013647.jpg', 14, 'VCDL_5', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013647.jpg', 14, 'VCDL_6', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_013647.jpg', 14, 'FlipFlop_1', 'model1', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013647.jpg', 14, 'FlipFlop_2', 'none', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013647.jpg', 14, 'SR Latch', 'model2', 72, [4, 7, 4, 72.73]]\n",
      "['block_circuit_train_15k_0321_013647.jpg', 14, 'Oscillation Control', 'model2', 20, [1, 9, 1, 20]]\n",
      "['block_circuit_train_15k_0321_011101.jpg', 10, 'Main Path_1', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011101.jpg', 10, 'k^n', 'none', 0, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011101.jpg', 10, 'Adder_1', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011101.jpg', 10, 'Auxiliary Path_1', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011101.jpg', 10, 'k', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011101.jpg', 10, '-k', 'none', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011101.jpg', 10, '+k', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011101.jpg', 10, 'Main Path_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011101.jpg', 10, 'Adder_2', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011101.jpg', 10, 'Auxiliary Path_2', 'model2', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001516.jpg', 10, 'ADC-based voltage quantizer', 'model2', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_001516.jpg', 10, 'K_P e(t)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001516.jpg', 10, 'K_I ∫ e(t) dt', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001516.jpg', 10, 'K_D de(t)/dt', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001516.jpg', 10, 'Adder_1', 'model2', 50, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_001516.jpg', 10, 'Gate driver array', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_001516.jpg', 10, 'Oscillator_1', 'none', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001516.jpg', 10, 'MOSFET_array_1', 'model2', 60, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_001516.jpg', 10, 'C_OUT', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001516.jpg', 10, 'I_OUT', 'none', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002130.jpg', 6, 'ETF', 'model2', 20, [1, 5, 2, 28.571428571428573]]\n",
      "['block_circuit_train_15k_0321_002130.jpg', 6, 'PΔΣDC', 'model2', 20, [2, 5, 6, 36.36]]\n",
      "['block_circuit_train_15k_0321_002130.jpg', 6, 'PHASE GEN & LOGIC', 'none', 40, [3, 8, 5, 46.15]]\n",
      "['block_circuit_train_15k_0321_002130.jpg', 6, 'SINC² CIC', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002130.jpg', 6, 'Adder_1', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002130.jpg', 6, 'DDS', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008168.jpg', 5, 'Sector detection', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008168.jpg', 5, '3-2 co-ordinate converter', 'model2', 70, [5, 7, 6, 76.92]]\n",
      "['block_circuit_train_15k_0321_008168.jpg', 5, 'PWM Generation and Dead Time inserter', 'both', 100, [8, 8, 8, 100]]\n",
      "['block_circuit_train_15k_0321_008168.jpg', 5, 'Sin/cos', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008168.jpg', 5, 'Duty calculator', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012523.jpg', 7, '3.5-Bit Stage', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012523.jpg', 7, '1.5-Bit Stage', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012523.jpg', 7, '2.5-Bit Stage', 'model2', 80, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012523.jpg', 7, '4-Bit Flash ADC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012523.jpg', 7, 'OPAMP shared with the orthogonal path', 'none', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_012523.jpg', 7, 'PREAMP shared with the orthogonal path', 'model1', 65, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012523.jpg', 7, 'Digital Correction Logic and Timing', 'model2', 85, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_004670.jpg', 12, 'TDC', 'model1', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_004670.jpg', 12, 'Loop Filter', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004670.jpg', 12, 'Oscillator_1', 'model2', 35, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_004670.jpg', 12, 'Div-by-2', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004670.jpg', 12, 'PM1', 'model2', 30, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_004670.jpg', 12, 'PM2', 'model2', 20, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_004670.jpg', 12, 'Σ-Δ Modulator', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004670.jpg', 12, 'Multi-Modulus Divider', 'model2', 15, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_004670.jpg', 12, 'Multiplexer_1', 'model2', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_004670.jpg', 12, 'Multiplexer_2', 'model2', 15, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_004670.jpg', 12, 'Calibration Pattern', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004670.jpg', 12, 'LUT', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'OLO', 'model1', 95, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'Polarization-diversity optical hybrid', 'both', 100, [6, 6, 6, 100]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'Photodiode_1', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'Photodiode_2', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'Photodiode_3', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'Photodiode_4', 'model1', 40, [2, 2, 1, 100]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'TIA_1', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'TIA_2', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'TIA_3', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'TIA_4', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'VGA_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'VGA_2', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'VGA_3', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'VGA_4', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'THA_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'THA_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'THA_3', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'THA_4', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'ADC_1', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'ADC_2', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'ADC_3', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'ADC_4', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014621.jpg', 23, 'DSP', 'both', 91, [5, 5, 6, 90.9090909090909]]\n",
      "['block_circuit_train_15k_0321_004067.jpg', 18, 'Summer_1', 'model1', 70, [3, 4, 4, 75.0]]\n",
      "['block_circuit_train_15k_0321_004067.jpg', 18, 'Reset_Integrator_1', 'model2', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004067.jpg', 18, 'Reset_Integrator_2', 'model2', 10, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_004067.jpg', 18, 'Multiplier_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004067.jpg', 18, 'Summer_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004067.jpg', 18, 'DAC', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_004067.jpg', 18, 'ADC', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004067.jpg', 18, 'Reset_Integrator_3', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_004067.jpg', 18, 'Reset_Integrator_4', 'model2', 25, [1, 6, 2, 25]]\n",
      "['block_circuit_train_15k_0321_004067.jpg', 18, 'Downsampler_1', 'model1', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004067.jpg', 18, 'Delay_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004067.jpg', 18, 'D1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004067.jpg', 18, 'Downsampler_2', 'model1', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004067.jpg', 18, 'Subtractor_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004067.jpg', 18, 'Delay_2', 'model2', 0, [0, 2, 2, 0.0]]\n",
      "['block_circuit_train_15k_0321_004067.jpg', 18, 'D2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004067.jpg', 18, 'Summer_3', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004067.jpg', 18, 'Gain_1', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010782.jpg', 5, 'V1', 'none', 0, [0, 1, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010782.jpg', 5, 'Ground_1', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_010782.jpg', 5, 'DC/DC CONVERTER', 'model1', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010782.jpg', 5, 'Capacitor_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010782.jpg', 5, 'Resistor_1', 'model1', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013212.jpg', 7, 'S/H', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013212.jpg', 7, 'MDAC', 'model2', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_013212.jpg', 7, 'N1 bit Flash ADC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013212.jpg', 7, 'N1 bit DAC', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013212.jpg', 7, 'Subtractor_1', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013212.jpg', 7, '2^N1', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013212.jpg', 7, 'N2 bit Flash ADC', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013496.jpg', 7, 'Sensor', 'model1', 95, [1, 1, 1, 100.0]]\n",
      "['block_circuit_train_15k_0321_013496.jpg', 7, 'Front End', 'model2', 75, [2, 4, 1, 80]]\n",
      "['block_circuit_train_15k_0321_013496.jpg', 7, 'Amplifier_1', 'model2', 40, [2, 3, 5, 50]]\n",
      "['block_circuit_train_15k_0321_013496.jpg', 7, 'PROM', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_013496.jpg', 7, 'A/D', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013496.jpg', 7, 'Serial Interface', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_013496.jpg', 7, 'RMS', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'AC_Source_1', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'DiodeBridge_1', 'model2', 20, [1, 7, 2, 22.22]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'C_in', 'model2', 57.14, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'H-Bridge_1', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'C_p', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'L_kp', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'Transformer_1', 'both', 73, [4, 4, 7, 72.73]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'L_ks', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'C_s', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'DiodeBridge_2', 'model2', 0, [0, 5, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'C_o', 'model2', 0, [0, 0, 5, 0]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'R1', 'model1', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'R2', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'R_L', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'Voltage_sensor', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'Isolation', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'A/D', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'Digital Signal Processor', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'PWM Generator', 'model2', 85, [4, 5, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'Power estimation', 'none', 25, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'Harmonic lookup table', 'model2', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_014023.jpg', 22, 'Driver', 'both', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'Wideband Amplifier', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'S/H_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'S/H_2', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'S/H_3', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'S/H_4', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'S/H_5', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'S/H_6', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'S/H_7', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'S/H_8', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'A/D_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'A/D_2', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'A/D_3', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'A/D_4', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'A/D_5', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'A/D_6', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'A/D_7', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'A/D_8', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'Resynchronized Buffer', 'model1', 95, [16, 17, 16, 96.97]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'TIMING GEN', 'model2', 80, [5, 7, 5, 83.33]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'TCXO 125MHz', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'PULSE GEN', 'model2', 75, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_008408.jpg', 22, 'Amplifier_1', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'Signal generator', 'model1', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'BPF', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'Transformer_1:1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'R1', 'both', 80, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'C1', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, '50Ω', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, '230pF', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'Clock generator', 'none', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'Transformer_4:1', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'Spectrum analyzer', 'model1', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'R2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, '22Ω', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'First T/H', 'model2', 20, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'Clock buffer_1', 'model2', 40, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'Divide 2', 'model2', 65, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'Clock buffer_2', 'model2', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'Second T/H', 'model2', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'Output buffer', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'Resistor_R3_1', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'Capacitor_1', 'none', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'Resistor_R3_2', 'none', 0, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'Capacitor_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'Resistor_R3_3', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, 'Capacitor_3', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000441.jpg', 25, '25kΩ', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008826.jpg', 8, 'Signal Source_1', 'model2', 0, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_008826.jpg', 8, 'Signal Source_2', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008826.jpg', 8, 'Active combiner', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_008826.jpg', 8, 'SE-DIFF conversion & buffering', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008826.jpg', 8, 'DUT', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008826.jpg', 8, 'PC', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008826.jpg', 8, 'High-speed I/O', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_008826.jpg', 8, 'GP-IB', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012322.jpg', 5, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012322.jpg', 5, 'Anti-Aliasing Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012322.jpg', 5, 'Proposed Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012322.jpg', 5, 'Subsystem 1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012322.jpg', 5, 'Subsystem 2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014640.jpg', 15, 'Transducer', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014640.jpg', 15, 'C_B', 'model2', 30, [2, 2, 6, 50]]\n",
      "['block_circuit_train_15k_0321_014640.jpg', 15, 'S0', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_014640.jpg', 15, 'S1', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014640.jpg', 15, 'L', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_014640.jpg', 15, 'S2', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014640.jpg', 15, 'S3', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014640.jpg', 15, 'C_D', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014640.jpg', 15, 'Comparator (U1)', 'model2', 80, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_014640.jpg', 15, 'Controller', 'model2', 30, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_014640.jpg', 15, 'Oscillator', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014640.jpg', 15, 'Counter', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014640.jpg', 15, 'U1/Osc select', 'model1', 85, [5, 6, 5, 90.91]]\n",
      "['block_circuit_train_15k_0321_014640.jpg', 15, 'Energize Mono-shot', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014640.jpg', 15, 'Dump Mono-shot', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003693.jpg', 10, 'V_bias', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003693.jpg', 10, 'Resistor_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003693.jpg', 10, 'OpAmp_1', 'model1', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003693.jpg', 10, 'C1', 'model2', 40, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003693.jpg', 10, 'N1', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003693.jpg', 10, 'DACs', 'model2', 75, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_003693.jpg', 10, 'Decoders', 'none', 35, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_003693.jpg', 10, 'SAR', 'model2', 20, [2, 5, 6, 36.36]]\n",
      "['block_circuit_train_15k_0321_003693.jpg', 10, 'Output latches', 'none', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_003693.jpg', 10, 'Accumulator', 'model2', 50, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_015090.jpg', 15, 'Coeff_f', 'model2', 57, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_015090.jpg', 15, 'Bulk Delay', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_015090.jpg', 15, 'Pre TMTR', 'model1', 31, [2, 9, 4, 30.77]]\n",
      "['block_circuit_train_15k_0321_015090.jpg', 15, 'TMTR', 'model2', 44, [2, 7, 2, 44.44]]\n",
      "['block_circuit_train_15k_0321_015090.jpg', 15, 'HC', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015090.jpg', 15, 'RCVR', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015090.jpg', 15, 'TDL_n', 'model2', 15, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_015090.jpg', 15, 'Coeff_n', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015090.jpg', 15, 'Derotator', 'model1', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_015090.jpg', 15, 'Retator', 'none', 0, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_015090.jpg', 15, 'Freq. Offset Corr.', 'none', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_015090.jpg', 15, 'Multiplier_1', 'none', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015090.jpg', 15, 'Multiplier_2', 'model1', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015090.jpg', 15, 'Adder_1', 'model1', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'LUT x256', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'LUT x16', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'LUT x1', 'model2', 35, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'Synchronizer', 'model2', 30, [3, 8, 6, 42.86]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'Cell Bank x256', 'model1', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'Cell Bank x16', 'model2', 86, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'Cell Bank x1', 'model2', 20, [2, 2, 1, 133.33]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'Cell X', 'model1', 20, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'Spare Cell X/2', 'model2', 88, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'Spare Cell X/4', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'Spare Cell X/8', 'none', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'Main Current Cells', 'model1', 50, [4, 9, 4, 61.54]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'RL_1', 'model2', 22.22, [1, 7, 2, 22.22]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'RL_2', 'none', 0, [0, 6, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'Inductor_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'Inductor_2', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'Main Current Cells Architecture', 'model1', 70, [5, 9, 5, 71.4286]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'MOSFET_1', 'model2', 85, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'MOSFET_2', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'MOSFET_3', 'model1', 33, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_013741.jpg', 21, 'MOSFET_4', 'model2', 80, [4, 4, 5, 88.88888888888889]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'Zero Crossing Detector (ZCD)', 'none', 65, [4, 6, 5, 72.73]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'Time-Shielding Logic', 'model1', 0, [0, 8, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'Information Aware (IA) Module', 'model2', 50, [3, 6, 4, 60]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'Slope Detect_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'Amplitude Detect_1', 'model2', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'IA Algorithm', 'model2', 40, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'Comparator_H', 'model1', 75, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'Comparator_L', 'model2', 82, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'ORGate_Req_1', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'ANDGate_Dir_1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'DelayChain_1', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'DelayChain_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'DelayChain_3', 'model1', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'DelayChain_4', 'model2', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'DFF_1', 'model2', 10, [1, 5, 4, 22.22]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'DAC Ctrl Logic', 'model1', 40, [2, 7, 3, 40]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'Amplitude Detect_2', 'model2', 40, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'DAC', 'none', 0, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'Information-Aware Logic', 'model2', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'Resolution Update', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'Resolution Range', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_004657.jpg', 22, 'Slope Detect_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009612.jpg', 8, 'Adder_1', 'model1', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009612.jpg', 8, 'H(z)', 'model1', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_009612.jpg', 8, 'TRUNC', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_009612.jpg', 8, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009612.jpg', 8, 'DWA', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009612.jpg', 8, 'ADAC', 'model1', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_009612.jpg', 8, 'RAM', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009612.jpg', 8, 'CADC', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004849.jpg', 8, 'Adder_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004849.jpg', 8, 'PI', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004849.jpg', 8, 'K_m', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004849.jpg', 8, 'Multiplier_1', 'none', 20, [2, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004849.jpg', 8, 'Adder_2', 'model2', 10, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_004849.jpg', 8, 'quasi-PR', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004849.jpg', 8, 'αL_s', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004849.jpg', 8, 'Adder_3', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009859.jpg', 6, 'G_VD(s)', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009859.jpg', 6, 'K_ADC(s)', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009859.jpg', 6, 'K_i/s', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_009859.jpg', 6, 'Adder_1', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009859.jpg', 6, 'F(n)', 'model2', 65, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009859.jpg', 6, 'N_DPWM', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_000520.jpg', 10, 'DPWM', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000520.jpg', 10, 'Switched Mode Power Converter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000520.jpg', 10, 'ADC', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000520.jpg', 10, 'Adder_1', 'model2', 10, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000520.jpg', 10, 'Compensator', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_000520.jpg', 10, 'Supervisory Control', 'model2', 0, [0, 5, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000520.jpg', 10, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_000520.jpg', 10, 'Injection Generator', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000520.jpg', 10, '||s_y||/||s_x||=1 f~, PM', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_000520.jpg', 10, 'Switch_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014328.jpg', 15, 'Adder_1', 'model2', 55, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_014328.jpg', 15, 'INT1', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_014328.jpg', 15, 'z^{-1}', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014328.jpg', 15, '1/16_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014328.jpg', 15, 'Adder_2', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014328.jpg', 15, '5-bit SAR Quantizer (SARQ1)', 'model1', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_014328.jpg', 15, 'Adder_3', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014328.jpg', 15, 'Adder_4', 'none', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_014328.jpg', 15, 'INT2', 'model2', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014328.jpg', 15, 'Adder_5', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014328.jpg', 15, '4-bit SAR Quantizer (SARQ2)', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014328.jpg', 15, 'Adder_6', 'none', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_014328.jpg', 15, 'CDF', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014328.jpg', 15, '1/16_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014328.jpg', 15, 'Adder_7', 'none', 25, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_010422.jpg', 11, 'Band-Pass Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010422.jpg', 11, 'Peak Detector_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010422.jpg', 11, 'V/I', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010422.jpg', 11, 'VMM', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010422.jpg', 11, 'WTA', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010422.jpg', 11, 'Encoder', 'model2', 40, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010422.jpg', 11, 'In1', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_010422.jpg', 11, 'C4 Band Pass Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010422.jpg', 11, 'Peak Detector_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010422.jpg', 11, 'Classifier', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010422.jpg', 11, 'Out1', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_008120.jpg', 12, 'INT CONTROLLER', 'none', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008120.jpg', 12, 'MEMORY CONTROL', 'model2', 0, [1, 9, 1, 20]]\n",
      "['block_circuit_train_15k_0321_008120.jpg', 12, 'HIGH SPEED I/O', 'none', 30, [2, 8, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008120.jpg', 12, 'TIMERS', 'model2', 0, [0, 5, 1, 0]]\n",
      "['block_circuit_train_15k_0321_008120.jpg', 12, 'PORT1', 'model2', 0, [1, 3, 0, 66.66666666666667]]\n",
      "['block_circuit_train_15k_0321_008120.jpg', 12, 'ADC', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_008120.jpg', 12, 'CPU', 'model2', 18, [1, 8, 3, 18.18]]\n",
      "['block_circuit_train_15k_0321_008120.jpg', 12, 'EXTERNAL MEMORY', 'none', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_008120.jpg', 12, 'DIGITAL I/O', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_008120.jpg', 12, 'ANALOG INPUT CIRCUITRY', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008120.jpg', 12, 'TO BOOST CONVERTER', 'model2', 50, [1, 2, 2, 50.0]]\n",
      "['block_circuit_train_15k_0321_008120.jpg', 12, 'HOST PC EMBEDDED CONTROL MONITOR', 'model1', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010795.jpg', 5, 'Adder_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010795.jpg', 5, 'PI', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010795.jpg', 5, 'Buck Converter', 'model2', 33.33, [2, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010795.jpg', 5, 'G_uo(s)', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010795.jpg', 5, 'H(s)', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'Switch_1', 'both', 72, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'Switch_2', 'model1', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'Switch_3', 'model1', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'Switch_4', 'model1', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'Switch_5', 'model1', 0, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'Switch_6', 'model2', 60, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'Switch_7', 'model1', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'Switch_8', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'Switch_9', 'model1', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'Switch_10', 'model1', 85, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'Switch_11', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'Capacitor_1', 'model1', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'Capacitor_2', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'Capacitor_3', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'MOSFET_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'MOSFET_2', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'MOSFET_3', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'MOSFET_4', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'MOSFET_5', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'MOSFET_6', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'MOSFET_7', 'model2', 25, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'MOSFET_8', 'none', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'MOSFET_9', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'Delay_1', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'Comparator_1', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'UpDownCounter_1', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000864.jpg', 27, 'ReferenceModulator_1', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_000510.jpg', 14, 'AC LINE', 'model2', 40, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_000510.jpg', 14, 'Capacitor_Series_1', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000510.jpg', 14, 'Inductor_Series_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_000510.jpg', 14, 'Inductor_Coupling_1', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000510.jpg', 14, 'CARRIER CURRENT IC_1', 'model2', 60, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_000510.jpg', 14, 'MASTER CONTROLLER AT ADDRESS 1', 'model2', 75, [4, 4, 3, 114.29]]\n",
      "['block_circuit_train_15k_0321_000510.jpg', 14, 'KEYBOARD', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_000510.jpg', 14, 'Capacitor_Series_2', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000510.jpg', 14, 'Inductor_Series_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000510.jpg', 14, 'Inductor_Coupling_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000510.jpg', 14, 'CARRIER CURRENT IC_2', 'model2', 40, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_000510.jpg', 14, 'SLAVE CONTROLLER AT ADDRESS 2', 'model2', 50, [5, 8, 5, 76.92]]\n",
      "['block_circuit_train_15k_0321_000510.jpg', 14, 'SWITCHED LOAD', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_000510.jpg', 14, 'SENSOR', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013446.jpg', 14, '2πK_VCO/s_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013446.jpg', 14, '2πK_VCO/s_2', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_013446.jpg', 14, 'Counter_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013446.jpg', 14, 'Counter_2', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013446.jpg', 14, 'Summer_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013446.jpg', 14, 'Switch_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013446.jpg', 14, 'Summer_2', 'model2', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_013446.jpg', 14, 'Summer_3', 'none', 75, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_013446.jpg', 14, '1/(1 - z⁻¹)', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013446.jpg', 14, '2πK_VCO/s_3', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013446.jpg', 14, 'Counter_3', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013446.jpg', 14, 'Switch_2', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013446.jpg', 14, 'Summer_4', 'model2', 83, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_013446.jpg', 14, 'Summer_5', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011068.jpg', 18, '±Control', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011068.jpg', 18, '±ΔV_1', 'model1', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_011068.jpg', 18, '±ΔV_2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011068.jpg', 18, 'ADC A', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011068.jpg', 18, 'ADC B', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011068.jpg', 18, 'LUT A', 'both', 75, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_011068.jpg', 18, 'LUT B', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011068.jpg', 18, 'DIFF', 'model2', 40, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_011068.jpg', 18, 'Δx', 'none', 45, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011068.jpg', 18, 'AVG', 'model2', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_011068.jpg', 18, 'x', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011068.jpg', 18, 'Update LUTS', 'model1', 30, [2, 7, 2, 44.44]]\n",
      "['block_circuit_train_15k_0321_011068.jpg', 18, 'Shift for LMS', 'model1', 30, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_011068.jpg', 18, 'μ', 'model2', 0, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011068.jpg', 18, 'Multiplier_1', 'model2', 60, [2, 3, 3, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_011068.jpg', 18, 'W(n_A) = -1', 'model2', 30, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011068.jpg', 18, 'W(n_B) = +1', 'model2', 72, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011068.jpg', 18, 'W^T', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009810.jpg', 9, 'PC', 'model1', 33, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_009810.jpg', 9, 'Logic Analyzer', 'model2', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_009810.jpg', 9, 'Power Supply', 'model2', 50, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_009810.jpg', 9, 'Signal Generator_1', 'model1', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009810.jpg', 9, 'Signal Generator_2', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009810.jpg', 9, 'Splitter', 'model2', 75, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_009810.jpg', 9, 'Phase Shifter', 'none', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_009810.jpg', 9, 'AD6644_1', 'model1', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_009810.jpg', 9, 'AD6644_2', 'model2', 75, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_014832.jpg', 13, 'HIGH BAND FILTER', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014832.jpg', 13, 'LOW BAND FILTER', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014832.jpg', 13, 'INPUT COMPARATOR_1', 'model2', 55, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_014832.jpg', 13, 'INPUT COMPARATOR_2', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014832.jpg', 13, 'OP AMP_1', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014832.jpg', 13, 'OP AMP_2', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014832.jpg', 13, 'OSCILLATOR CIRCUITRY AND DIVIDER', 'model2', 30, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014832.jpg', 13, 'PERIOD COUNTER_1', 'model2', 40, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_014832.jpg', 13, 'PERIOD COUNTER_2', 'model2', 60, [2, 5, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014832.jpg', 13, 'CONTROL LOGIC', 'none', 65, [6, 10, 6, 75]]\n",
      "['block_circuit_train_15k_0321_014832.jpg', 13, 'VALIDITY CHECK_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014832.jpg', 13, 'VALIDITY CHECK_2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014832.jpg', 13, 'CODE CONVERTER', 'model2', 67, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_011445.jpg', 10, 'Probe_1', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011445.jpg', 10, 'Probe_2', 'model1', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011445.jpg', 10, 'MMR Vacuum Probe Station', 'model2', 82, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_011445.jpg', 10, 'Temperature-Controllable Cantilever', 'model1', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011445.jpg', 10, 'Probe Feedthrough', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011445.jpg', 10, 'Power Supply', 'model1', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011445.jpg', 10, 'Transresistance Amplifier', 'model1', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011445.jpg', 10, 'OpAmp_1', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011445.jpg', 10, 'Rf', 'model2', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011445.jpg', 10, 'HP4195A Network Analyzer', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_006265.jpg', 10, 'Ref', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006265.jpg', 10, 'BBPD', 'none', 30, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_006265.jpg', 10, 'Frequency Aid', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006265.jpg', 10, 'Digital Filter', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006265.jpg', 10, 'DCO', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006265.jpg', 10, 'Frequency Divider', 'none', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006265.jpg', 10, 'Digital Quantizer', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006265.jpg', 10, 'DTC', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_006265.jpg', 10, 'LMS', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_006265.jpg', 10, 'Multiplier_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012175.jpg', 12, 'PFD', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_012175.jpg', 12, 'RESET Control', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012175.jpg', 12, 'CP & LF', 'model2', 57.14, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012175.jpg', 12, 'Pulse Gen', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012175.jpg', 12, 'Auto. CTB Selection', 'model2', 83, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_012175.jpg', 12, 'Oscillator_1', 'model2', 10, [1, 7, 5, 16.67]]\n",
      "['block_circuit_train_15k_0321_012175.jpg', 12, 'BUFF', 'none', 28, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_012175.jpg', 12, '1/3 Div 50% Duty', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012175.jpg', 12, '1/2 Div', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012175.jpg', 12, 'Pulse Swallow Div R=8*A+B', 'model2', 15, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_012175.jpg', 12, 'ΣΔ Modulator', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012175.jpg', 12, 'Adder_1', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_000679.jpg', 4, 'VTE Circuit', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_000679.jpg', 4, 'CTAT Current Generator_1', 'model1', 90, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_000679.jpg', 4, 'CTAT Current Generator_2', 'model1', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000679.jpg', 4, 'R', 'model2', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005875.jpg', 11, 'Agilent 33250A', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_005875.jpg', 11, 'E5061B', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005875.jpg', 11, 'Yokogawa DLM2054', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_005875.jpg', 11, 'Yokogawa 701922', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_005875.jpg', 11, 'Minicircuits ADT16T', 'both', 100, [3, 3, 3, 100.0]]\n",
      "['block_circuit_train_15k_0321_005875.jpg', 11, 'DUT', 'model2', 80, [5, 8, 3, 90.91]]\n",
      "['block_circuit_train_15k_0321_005875.jpg', 11, 'Keysight E36312A', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005875.jpg', 11, 'LT3080', 'none', 0, [0, 5, 1, 0]]\n",
      "['block_circuit_train_15k_0321_005875.jpg', 11, 'Keysight 34465A', 'model2', 0, [0, 0, 1, 0]]\n",
      "['block_circuit_train_15k_0321_005875.jpg', 11, 'Switch_1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005875.jpg', 11, 'Switch_2', 'model2', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012439.jpg', 4, 'Conjugate', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012439.jpg', 4, 'W(jΩ)', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012439.jpg', 4, 'Mismatch Extraction Algorithm', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012439.jpg', 4, 'Adder_1', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_010556.jpg', 15, 'Adder_1', 'model1', 0, [0, 6, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010556.jpg', 15, '1st Integrator', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010556.jpg', 15, '1-z^{-1}', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010556.jpg', 15, 'Adder_2', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010556.jpg', 15, 'Adder_3', 'model2', 0, [0, 6, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010556.jpg', 15, '2nd Integrator', 'model2', 20, [1, 5, 2, 28.6]]\n",
      "['block_circuit_train_15k_0321_010556.jpg', 15, 'Gain_1/2_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010556.jpg', 15, 'Gain_2_1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010556.jpg', 15, 'ADC FLASH 5-bit', 'model2', 35, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010556.jpg', 15, 'Adder_4', 'model2', 0, [1, 5, 4, 22.22]]\n",
      "['block_circuit_train_15k_0321_010556.jpg', 15, 'DAC1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010556.jpg', 15, 'DAC2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010556.jpg', 15, 'DAC3', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010556.jpg', 15, 'Delay_1', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010556.jpg', 15, 'Delay_2', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010111.jpg', 5, 'Comparator', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010111.jpg', 5, 'Controller', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010111.jpg', 5, 'MOSFET_Array_1', 'model1', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010111.jpg', 5, 'Capacitor_1', 'model2', 0, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_010111.jpg', 5, 'Load', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000904.jpg', 12, 'Logic Core', 'model2', 10, [1, 6, 2, 25]]\n",
      "['block_circuit_train_15k_0321_000904.jpg', 12, 'Level-Shifter Bank', 'model2', 50, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_000904.jpg', 12, 'DACp Driver', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_000904.jpg', 12, 'Switch Bank_1', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000904.jpg', 12, 'Capacitor Array_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000904.jpg', 12, 'S/Hp', 'model1', 70, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_000904.jpg', 12, 'Clk S/H', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_000904.jpg', 12, 'S/Hn', 'model2', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000904.jpg', 12, 'DACn Driver', 'none', 50, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_000904.jpg', 12, 'Switch Bank_2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000904.jpg', 12, 'Capacitor Array_2', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000904.jpg', 12, 'Comp', 'none', 0, [0, 1, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014723.jpg', 11, 'Ring Oscillator', 'model2', 20, [2, 4, 0, 100]]\n",
      "['block_circuit_train_15k_0321_014723.jpg', 11, 'Level Shifter', 'model1', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_014723.jpg', 11, 'Charge Pump_1', 'model2', 65, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_014723.jpg', 11, 'Charge Pump_2', 'model2', 30, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_014723.jpg', 11, 'Switch_RST', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014723.jpg', 11, 'Switch_VCTRL', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014723.jpg', 11, 'Switch_VCP2', 'model1', 15, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_014723.jpg', 11, 'C_CP1', 'model2', 0, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_014723.jpg', 11, 'C_CP2', 'model2', 0, [1, 6, 2, 25]]\n",
      "['block_circuit_train_15k_0321_014723.jpg', 11, 'Comparator_1', 'none', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_014723.jpg', 11, 'Comparator_2', 'model2', 86, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_004663.jpg', 14, 'PRBS Generator', 'model1', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_004663.jpg', 14, 'MUX', 'model2', 80, [5, 6, 5, 90.91]]\n",
      "['block_circuit_train_15k_0321_004663.jpg', 14, 'Pre', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004663.jpg', 14, 'Main', 'none', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_004663.jpg', 14, 'Post', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004663.jpg', 14, 'FFE Control', 'model2', 60, [4, 5, 7, 66.67]]\n",
      "['block_circuit_train_15k_0321_004663.jpg', 14, 'Adder_1', 'model2', 20, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_004663.jpg', 14, 'Driver', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004663.jpg', 14, 'LDO', 'model1', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004663.jpg', 14, 'OpAmp_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004663.jpg', 14, 'Transistor_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004663.jpg', 14, 'Transistor_2', 'model2', 30, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_004663.jpg', 14, 'CL', 'model2', 10, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_004663.jpg', 14, 'VRef', 'model1', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_007086.jpg', 18, 'T1', 'model2', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_007086.jpg', 18, 'SENSE', 'model2', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_007086.jpg', 18, 'CLAMP', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007086.jpg', 18, 'DRIVE', 'model2', 40, [2, 5, 5, 40]]\n",
      "['block_circuit_train_15k_0321_007086.jpg', 18, 'Cf', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_007086.jpg', 18, 'D1', 'model1', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007086.jpg', 18, 'D2', 'model2', 50, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007086.jpg', 18, 'D3', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007086.jpg', 18, 'Q1', 'model2', 10, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_007086.jpg', 18, 'Resistor_1', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007086.jpg', 18, 'Resistor_2', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007086.jpg', 18, 'Ch_1', 'model2', 0, [0, 4, 11, 0]]\n",
      "['block_circuit_train_15k_0321_007086.jpg', 18, 'Ch_2', 'model2', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_007086.jpg', 18, 'SAMPLE & HOLD', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007086.jpg', 18, 'ON-OFF HOOK DETECTOR', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007086.jpg', 18, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_007086.jpg', 18, 'LEVEL SHIFT', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007086.jpg', 18, 'LOGIC', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014064.jpg', 7, 'Park_1', 'both', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_014064.jpg', 7, 'MAF_1', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014064.jpg', 7, 'MAF_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014064.jpg', 7, 'iPark', 'both', 100, [6, 6, 6, 100]]\n",
      "['block_circuit_train_15k_0321_014064.jpg', 7, 'Park_2', 'model2', 85, [4, 4, 5, 88.88888888888889]]\n",
      "['block_circuit_train_15k_0321_014064.jpg', 7, 'PI', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014064.jpg', 7, 'Integrator_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'S/H_1', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'S/H_2', 'model1', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'ADC1', 'model1', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'Comparator_1', 'model2', 66.67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'ADC2', 'model1', 30, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'Stage 1', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'ADC3', 'model2', 55, [3, 7, 4, 54.54545454545454]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'Even/Odd_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'ADC4', 'model2', 50, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'Even/Odd_2', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'Stage 2', 'model2', 30, [3, 7, 3, 60]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'Stage 3', 'model2', 40, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'Stage 4', 'model2', 50, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'ADC5', 'model2', 82, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'Digital Error Correct', 'model2', 40, [2, 2, 6, 50]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'Analog MUX', 'model2', 83, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'Resistor Ladder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'Offset Self-trimming', 'model1', 30, [4, 18, 0, 44.44]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'FA1', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'FA2', 'none', 40, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'FA7', 'model2', 25, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, '3X Interpolation_1', 'model2', 60, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'FB1', 'model2', 30, [2, 7, 3, 40]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'FB2', 'model2', 30, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, 'FB7', 'model2', 25, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_012284.jpg', 26, '3X Interpolation_2', 'none', 66.67, [4, 8, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_001749.jpg', 6, 'Adder_1', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001749.jpg', 6, 'Non linear comp. (5th order poly.)', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001749.jpg', 6, 'Linear Plant (θx)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001749.jpg', 6, 'k_c', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_001749.jpg', 6, '1e3', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001749.jpg', 6, 'JA hysteresis model', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007300.jpg', 4, 'V_CM', 'none', 95, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_007300.jpg', 4, 'proposed ADC in Est. mode', 'both', 100, [3, 4, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007300.jpg', 4, 'Est. pattern generator', 'model2', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007300.jpg', 4, 'weight solvment', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014486.jpg', 11, 'Clarke Trans.', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014486.jpg', 11, 'Instantaneous P & Q', 'none', 80, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_014486.jpg', 11, 'Divider_1', 'none', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014486.jpg', 11, 'Subtractor_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014486.jpg', 11, 'Power Ratio', 'model1', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014486.jpg', 11, 'PI_1', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014486.jpg', 11, 'Vdc_ref', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014486.jpg', 11, 'Adder_1', 'model1', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014486.jpg', 11, 'Subtractor_2', 'model1', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014486.jpg', 11, 'PI_2', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014486.jpg', 11, 'Limiter', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005847.jpg', 12, 'Power Stage', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005847.jpg', 12, 'RS Latch', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005847.jpg', 12, 'PWM Modulator', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005847.jpg', 12, 'DPWM', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005847.jpg', 12, 'PID Compensator', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005847.jpg', 12, 'ADC', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005847.jpg', 12, 'Adder_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005847.jpg', 12, 'OpAmp_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005847.jpg', 12, 'MOSFET_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005847.jpg', 12, 'OpAmp_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005847.jpg', 12, 'Resistor_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005847.jpg', 12, 'Resistor_2', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014816.jpg', 16, 'Switch_1', 'model2', 0, [0, 1, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014816.jpg', 16, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014816.jpg', 16, 'a1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014816.jpg', 16, 'Integrator_1', 'model2', 83, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_014816.jpg', 16, 'b1', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014816.jpg', 16, 'b2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014816.jpg', 16, 'a2', 'model2', 10, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014816.jpg', 16, 'Integrator_2', 'model2', 20, [1, 3, 3, 33.33333333333333]]\n",
      "['block_circuit_train_15k_0321_014816.jpg', 16, 'Adder_2', 'model2', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014816.jpg', 16, 'Quantizer_1', 'model2', 0, [0, 2, 4, 0]]\n",
      "['block_circuit_train_15k_0321_014816.jpg', 16, 'Register_1', 'model2', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014816.jpg', 16, 'DAC', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014816.jpg', 16, 'Residue ADC', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014816.jpg', 16, 'Decimation filter', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014816.jpg', 16, 'Scaling', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014816.jpg', 16, 'Adder_3', 'model1', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012611.jpg', 3, 'PRNG', 'none', 45, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_012611.jpg', 3, 'Control Unit', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012611.jpg', 3, 'DCDL', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'C_al_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'C_BUS', 'model1', 75, [6, 7, 8, 80]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'C_al_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'L_aux', 'model2', 50, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'S1', 'model2', 15, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'S2', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'S3', 'model2', 10, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'S4', 'model2', 85, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'L_s', 'both', 95, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'k:1', 'both', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'D1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'D2', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'D3', 'both', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'D4', 'model2', 0, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'C_p', 'model2', 60, [3, 7, 3, 60]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'L_f', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'C_f', 'model2', 50, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'HV-Battery', 'model1', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'PCM Controller', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'SSOC Modulator', 'model2', 80, [5, 6, 6, 83.33]]\n",
      "['block_circuit_train_15k_0321_013997.jpg', 21, 'ABS', 'model2', 0, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013459.jpg', 7, 'dq/abc', 'both', 100, [6, 6, 6, 100]]\n",
      "['block_circuit_train_15k_0321_013459.jpg', 7, 'MAF_1', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013459.jpg', 7, 'MAF_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013459.jpg', 7, 'ūq/ūd', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013459.jpg', 7, 'Controller', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013459.jpg', 7, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013459.jpg', 7, 'Integrator_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010199.jpg', 6, 'two integrator oscillator', 'model2', 93, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010199.jpg', 6, 'schmitt trigger', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010199.jpg', 6, 'pulse shortener', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010199.jpg', 6, 'hold circuit', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010199.jpg', 6, 'P-I regulator', 'model2', 35, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010199.jpg', 6, 'Adder_1', 'model2', 20, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012584.jpg', 10, 'PFD', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012584.jpg', 10, 'charge pump', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012584.jpg', 10, 'loop filter', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012584.jpg', 10, 'divider', 'none', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012584.jpg', 10, 'VCO', 'model2', 35, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012584.jpg', 10, 'Switch_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012584.jpg', 10, 'Switch_2', 'model2', 0, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_012584.jpg', 10, 'Resistor_1', 'model2', 0, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012584.jpg', 10, 'Capacitor_1', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008196.jpg', 6, 'Power stage (Gvd)', 'model2', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_008196.jpg', 6, 'F_ml', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_008196.jpg', 6, 'C_EA', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008196.jpg', 6, 'APR1(s)', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008196.jpg', 6, 'L', 'model1', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008196.jpg', 6, 'k', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001979.jpg', 9, 'λ^⊤ x̂', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001979.jpg', 9, '1/max(||x̂_1||^2,ε)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001979.jpg', 9, 'Multiplier_1', 'model2', 10, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001979.jpg', 9, 'Multiplier_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001979.jpg', 9, 'Multiplier_3', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001979.jpg', 9, 'Γ', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001979.jpg', 9, 'sat^{ω_max}_{ω_min}[·]', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001979.jpg', 9, 'f_aw(·,·)', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001979.jpg', 9, 'Integrator_1', 'none', 0, [0, 2, 4, 0]]\n",
      "['block_circuit_train_15k_0321_013787.jpg', 7, 'Adder_1', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013787.jpg', 7, 'Main Path: A', 'none', 55, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_013787.jpg', 7, 'Adder_2', 'model1', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013787.jpg', 7, 'Variable Resistor_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013787.jpg', 7, 'Active Part:β/α', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_013787.jpg', 7, 'Amplifier_1', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013787.jpg', 7, 'Mixer_1', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007309.jpg', 4, 'Clock generation', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_007309.jpg', 4, 'Slice 0', 'model2', 92, [6, 7, 6, 92.31]]\n",
      "['block_circuit_train_15k_0321_007309.jpg', 4, 'Slice 1', 'both', 100, [6, 6, 6, 100]]\n",
      "['block_circuit_train_15k_0321_007309.jpg', 4, 'Slice 5', 'model2', 45, [4, 8, 5, 61.54]]\n",
      "['block_circuit_train_15k_0321_000351.jpg', 13, 'Delay 5ms', 'model1', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000351.jpg', 13, 'C', 'model2', 0, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_000351.jpg', 13, 'LPF_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000351.jpg', 13, 'LPF_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000351.jpg', 13, 'C^-1', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_000351.jpg', 13, 'Multiplier_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_000351.jpg', 13, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_000351.jpg', 13, 'PR', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_000351.jpg', 13, 'Adder_2', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000351.jpg', 13, 'P', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000351.jpg', 13, 'Limiter', 'model1', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000351.jpg', 13, 'SPWM', 'model2', 78, [5, 6, 6, 83.33]]\n",
      "['block_circuit_train_15k_0321_000351.jpg', 13, 'PWM Generator', 'model1', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_004106.jpg', 9, 'S/H', 'model1', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004106.jpg', 9, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004106.jpg', 9, 'G1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004106.jpg', 9, 'Backend ADC', 'model1', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004106.jpg', 9, 'Delay', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004106.jpg', 9, 'k1-bit ADC', 'none', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004106.jpg', 9, 'DAC', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004106.jpg', 9, 'Dynamic offset & Static offset detection', 'model1', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004106.jpg', 9, 'Correction Control', 'model2', 40, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_001611.jpg', 4, 'Adder_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001611.jpg', 4, 'Gain and Filtering', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001611.jpg', 4, 'VCO-based Quantizer', 'model2', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_001611.jpg', 4, 'DAC', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012555.jpg', 9, 'V_IN', 'model2', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012555.jpg', 9, 'R_IN', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012555.jpg', 9, '-R_IN', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012555.jpg', 9, 'C_INT', 'none', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012555.jpg', 9, 'OpAmp_1', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_012555.jpg', 9, 'Rest of loop filter', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012555.jpg', 9, 'Quantizer_1', 'model2', 50, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_012555.jpg', 9, 'DAC', 'model2', 30, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012555.jpg', 9, 'D_OUT', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'Mixer', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'OpAmp_1', 'model2', 50, [3, 3, 7, 60]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'VCO', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'R1', 'model2', 85, [2, 2, 1, 133.33]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'R2', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, \"R'2\", 'model2', 20, [1, 4, 0, 50]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'R3', 'model2', 60, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'R4', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'C2', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'C3', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'C4', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'PFD', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'CP EN', 'none', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'Lock Indicator', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'Switch_1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'Divider_2_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'Divider_2_2', 'none', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'Divider_2_3', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'Divider_32', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'Static', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_005508.jpg', 21, 'Dynamic', 'model2', 20, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012128.jpg', 8, 'V_dc', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012128.jpg', 8, 'Proposed Inverter', 'model1', 82, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_012128.jpg', 8, 'Filter', 'model1', 60, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_012128.jpg', 8, 'Grid', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012128.jpg', 8, 'Control Unit', 'model2', 30, [2, 6, 5, 36.36]]\n",
      "['block_circuit_train_15k_0321_012128.jpg', 8, 'PWM unit', 'model2', 40, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_012128.jpg', 8, 'PR controller', 'none', 70, [4, 6, 5, 72.73]]\n",
      "['block_circuit_train_15k_0321_012128.jpg', 8, 'PLL', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'VTC', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'TDC', 'none', 30, [2, 4, 6, 40]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'CP Mismatch compensation', 'none', 33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'PWAM Logic_1', 'model2', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'PWAM Logic_2', 'model2', 85, [4, 5, 4, 88.88888888888889]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'CP_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'CP_2', 'model2', 20, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'DLL & Timing & Counters', 'none', 20, [1, 4, 5, 22.22222222222222]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'C_LP', 'model2', 29, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'C_FF', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'MOSFET_1', 'none', 50, [4, 6, 6, 66.67]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'R1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'R2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'I_L', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'Summer_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'K_adc', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'e^-sT_s', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'K_fb', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'I_cp * Z1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'I_cp * Z2', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'Summer_2', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_009756.jpg', 22, 'Gm', 'model2', 40, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013332.jpg', 8, 'Adder_1', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013332.jpg', 8, 'G_i(s)', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013332.jpg', 8, 'dq/αβ_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013332.jpg', 8, 'Syn.', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013332.jpg', 8, 'G_d(s)', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013332.jpg', 8, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013332.jpg', 8, 'Y_p(s)', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013332.jpg', 8, 'dq/αβ_2', 'model1', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012070.jpg', 12, 'Design magnetic core of open-loop current transducer', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012070.jpg', 12, 'FEM simulation for flux density', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012070.jpg', 12, 'Calculate ke', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012070.jpg', 12, 'V_dc', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012070.jpg', 12, 'Inverter', 'model2', 80, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_012070.jpg', 12, 'O-L current transducers', 'model2', 20, [3, 9, 9, 33.33]]\n",
      "['block_circuit_train_15k_0321_012070.jpg', 12, 'PMSM', 'model2', 55, [4, 9, 4, 61.54]]\n",
      "['block_circuit_train_15k_0321_012070.jpg', 12, 'Resolver (Encoder)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012070.jpg', 12, 'abc/dq', 'model2', 13, [1, 9, 6, 13.33]]\n",
      "['block_circuit_train_15k_0321_012070.jpg', 12, 'Proposed Method in (11)', 'model2', 20, [1, 6, 2, 25]]\n",
      "['block_circuit_train_15k_0321_012070.jpg', 12, 'Current Controller', 'model2', 30, [2, 8, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_012070.jpg', 12, 'SVPWM', 'model2', 87, [5, 5, 6, 90.91]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'MDAC1', 'model1', 40, [4, 12, 7, 42.10526315789473]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'MDAC2', 'none', 59, [5, 11, 6, 58.82]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'C1a', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'C2a', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'C1b', 'model2', 20, [1, 4, 0, 50]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'C2b', 'model1', 35, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'R1', 'none', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'R2', 'model2', 15, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'RC delay path', 'model1', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'N1', 'model2', 17, [1, 11, 1, 16.67]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'N2', 'model2', 18, [1, 8, 3, 18.18]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'Vicm', 'model1', 0, [0, 10, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'subADC_1', 'model1', 18, [1, 10, 1, 18.18]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'subDAC_1', 'model1', 0, [0, 6, 1, 0.0]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'subADC_2', 'model2', 0, [0, 6, 1, 0]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'subDAC_2', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'Amplifier_1', 'model1', 57, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'M1', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'M2', 'model2', 20, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'M3', 'model2', 40, [2, 6, 1, 57.14]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'M4', 'none', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'S1', 'model2', 10, [1, 6, 1, 28.57142857142857]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'S2', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'S3', 'model2', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'S4', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'RL_1', 'model1', 0, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'RL_2', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'Cc_1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'Cc_2', 'model2', 0, [0, 0, 4, 0]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'TailTransistor_1', 'model2', 0, [0, 6, 6, 0]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'Vb', 'model2', 0, [0, 2, 4, 0]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'Voutp', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'Voutn', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'Vinp,a', 'none', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'Vinp,b', 'model2', 35, [3, 7, 6, 46.15]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'Vinn,a', 'model2', 0, [1, 12, 2, 14.29]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'Vinn,b', 'model2', 0, [0, 5, 1, 0]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'φ1', 'model2', 5, [2, 13, 2, 26.666666666666668]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'φ1D', 'model2', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'φ2', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'φ2D', 'model2', 30, [3, 11, 5, 37.5]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'φ2Dn', 'model2', 0, [0, 4, 6, 0]]\n",
      "['block_circuit_train_15k_0321_010989.jpg', 43, 'φ1Dn', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011997.jpg', 11, 'SC Network', 'model2', 50, [2, 4, 2, 66.6666667]]\n",
      "['block_circuit_train_15k_0321_011997.jpg', 11, 'L', 'model2', 50, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_011997.jpg', 11, 'C_out', 'none', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011997.jpg', 11, 'Gate Driver', 'model1', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011997.jpg', 11, 'State Machine', 'model1', 85, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_011997.jpg', 11, 'Startup Detection', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011997.jpg', 11, 'Ripple Injection', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011997.jpg', 11, 'Balance Injection', 'model2', 20, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_011997.jpg', 11, 'Hysteresis', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011997.jpg', 11, 'Comparator_cpm2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011997.jpg', 11, 'Comparator_cpm1', 'model2', 65, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004982.jpg', 9, 'SineSource_1', 'model2', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_004982.jpg', 9, 'Filter_1', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004982.jpg', 9, 'Diode_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004982.jpg', 9, 'Peak Detector', 'model2', 30, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004982.jpg', 9, 'Comparator_1', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004982.jpg', 9, 'Control Logic', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_004982.jpg', 9, 'Ramp Generator', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004982.jpg', 9, 'Switch_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004982.jpg', 9, 'C_hold', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000328.jpg', 15, 'N-stages Charge Pump_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000328.jpg', 15, 'Diode_1', 'model2', 40, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_000328.jpg', 15, 'Diode_2', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000328.jpg', 15, 'Diode_3', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000328.jpg', 15, 'Capacitor_1', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000328.jpg', 15, 'Capacitor_2', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000328.jpg', 15, 'Technology dependent', 'model1', 10, [1, 7, 1, 25]]\n",
      "['block_circuit_train_15k_0321_000328.jpg', 15, 'Rectangle_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_000328.jpg', 15, 'N-stages Charge Pump_2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000328.jpg', 15, 'Aux. circuitry', 'model2', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000328.jpg', 15, 'Voltage divider', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000328.jpg', 15, 'OpAmp_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_000328.jpg', 15, 'Adaptive N schemes', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000328.jpg', 15, 'R_out modulation schemes', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000328.jpg', 15, 'V_ck modulation schemes', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_006183.jpg', 5, 'PulseGenerator_1', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006183.jpg', 5, 'DDG', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006183.jpg', 5, 'TDC Array', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006183.jpg', 5, 'Matlab', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_006183.jpg', 5, 'Rectangle_1', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_006538.jpg', 15, 'SerDes', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006538.jpg', 15, 'Interpolator_1', 'none', 0, [0, 0, 11, 0]]\n",
      "['block_circuit_train_15k_0321_006538.jpg', 15, 'Mixer_1', 'model2', 10, [1, 5, 10, 13.33]]\n",
      "['block_circuit_train_15k_0321_006538.jpg', 15, 'NCO', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006538.jpg', 15, '4:2 MUX', 'model1', 85, [6, 6, 7, 92.3076923076923]]\n",
      "['block_circuit_train_15k_0321_006538.jpg', 15, 'DEM_1', 'model2', 50, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_006538.jpg', 15, 'DEM_2', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_006538.jpg', 15, 'RDQS generator', 'model2', 87, [7, 7, 9, 87.5]]\n",
      "['block_circuit_train_15k_0321_006538.jpg', 15, 'Divider', 'model2', 82, [3, 4, 3, 85.7142857]]\n",
      "['block_circuit_train_15k_0321_006538.jpg', 15, 'Amplifier_1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006538.jpg', 15, 'Amplifier_2', 'model2', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006538.jpg', 15, 'Latch and Switch driver', 'model2', 100, [9, 9, 9, 100]]\n",
      "['block_circuit_train_15k_0321_006538.jpg', 15, 'DAC core', 'model2', 60, [4, 6, 6, 66.67]]\n",
      "['block_circuit_train_15k_0321_006538.jpg', 15, 'Resistor_ladder_1', 'model2', 45, [2, 2, 5, 57.14285714285714]]\n",
      "['block_circuit_train_15k_0321_006538.jpg', 15, '2.5V_supply', 'model1', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012679.jpg', 8, 'abc/αβ', 'both', 100, [3, 3, 2, 120]]\n",
      "['block_circuit_train_15k_0321_012679.jpg', 8, 'αβ/dq', 'model2', 40, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_012679.jpg', 8, 'Filter f(t)', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012679.jpg', 8, 'Controller c(t)', 'model2', 40, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_012679.jpg', 8, 'Adder_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012679.jpg', 8, 'Integrator_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012679.jpg', 8, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012679.jpg', 8, 'V̂', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_001150.jpg', 5, 'PFM', 'model2', 25, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_001150.jpg', 5, 'VCO', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001150.jpg', 5, 'edge detector', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001150.jpg', 5, 'Pulse shaping filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001150.jpg', 5, 'Sampler_1', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011294.jpg', 10, 'Adder_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011294.jpg', 10, 'Compensator', 'model1', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011294.jpg', 10, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011294.jpg', 10, 'Gain_1', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011294.jpg', 10, 'Adder_3', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011294.jpg', 10, 'CCL', 'model2', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_011294.jpg', 10, 'E/V_i^cleg', 'model2', 40, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_011294.jpg', 10, '1/(sC)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011294.jpg', 10, 'Plant', 'model2', 30, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_011294.jpg', 10, 'Voltage sensor', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'USB to Serial IC (FT2232)', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'MSP430 Open Core Processor', 'model2', 40, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'SRAM 16k x 16', 'model2', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'Memory Mapped Registers', 'model2', 75, [5, 6, 6, 83.33]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, '7 bit Signal DACs', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, '12V Charge Pump', 'model2', 30, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, '6V Charge Pump', 'model2', 40, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, '3.3V Reg', 'model1', 100, [2, 2, 1, 133.33]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, '2.5V Reg', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'Pins (Measurement)', 'model2', 0, [0, 1, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'Pins (Calibration)', 'model1', 46, [3, 10, 3, 46.15]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'Drain DAC', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'Gate DAC', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'Prog. I -> V Ramp ADC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'FPAA Fabric Array', 'both', 20, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'I/O_1', 'model2', 0, [0, 4, 1, 0.0]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'I/O_2', 'none', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'I/O_3', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'I/O_4', 'model2', 40, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'I/O_5', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'S_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'S_2', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'S_3', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'S_4', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'C_1', 'none', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'C_2', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'C_3', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'C_4', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'C_5', 'model2', 0, [0, 5, 4, 0]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'C_6', 'model2', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'CAB_1', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_007721.jpg', 32, 'CLB_1', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'Self-Resonator', 'model1', 30, [1, 4, 0, 50]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'Ctune', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'L2', 'model1', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'Cg,sw', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'Gm Tuning', 'none', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'Resonator Starter', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'Core Switches', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'MP1', 'model2', 50, [3, 5, 5, 60]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'MN1', 'model2', 80, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'C1', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'L1', 'both', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'Tunable Load', 'model1', 50, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'CL', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'RL', 'none', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'Digital Circuits', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'Divider (x64)', 'model2', 80, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'Clk_ext (Optional)', 'model1', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'Feedback Control', 'model1', 10, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'R-2R DAC', 'none', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'UP/DN Counter', 'model2', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'Comparator_DN', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'Comparator_UP', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'Vref', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'Test', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'Scan Chain', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'Clkext Gen', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'Bias Gen', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012466.jpg', 28, 'Noise Amplifier', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001882.jpg', 4, 'r_e', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001882.jpg', 4, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001882.jpg', 4, 'SOGI_1', 'model2', 85, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_001882.jpg', 4, 'SOGI_2', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_014416.jpg', 8, 'Adder_1', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014416.jpg', 8, 'Integrator_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014416.jpg', 8, 'Adder_2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014416.jpg', 8, 'Integrator_2', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014416.jpg', 8, 'RTD Quantizer', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014416.jpg', 8, 'DAC', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014416.jpg', 8, 'k1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014416.jpg', 8, 'k2', 'model2', 10, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011161.jpg', 10, 'SSPD', 'none', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011161.jpg', 10, 'PG', 'model1', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011161.jpg', 10, 'VIC', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011161.jpg', 10, 'BUF', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011161.jpg', 10, 'LF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011161.jpg', 10, 'VCO', 'model2', 67, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_011161.jpg', 10, 'PFD', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011161.jpg', 10, 'DZ', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011161.jpg', 10, 'CP', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011161.jpg', 10, 'Divider', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'Duty Cycle Controller', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'Retiming', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'Counter', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'DFF_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'DFF_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'Adder_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'Floor', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'Comparator_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'State Machine', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, '8bit Truncated CS-DTC', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'DTC Gain Calibration', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, '4bit TDC', 'model1', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'DLF_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'DLF_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'Coarse TDC', 'none', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'PFD', 'model2', 20, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'OR Gate_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'DZ Delay', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'AND Gate_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'Sampler', 'model1', 20, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'MUX_1', 'both', 20, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'MMD', 'model2', 28, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'Transformer-based Stacked-gm DCO', 'model2', 33, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_011967.jpg', 24, 'DSM-based Controller', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015239.jpg', 17, 'Digital PWM Modulator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015239.jpg', 17, 'Switching Driver', 'model2', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_015239.jpg', 17, 'Pre-driver_1', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_015239.jpg', 17, 'Pre-driver_2', 'model1', 60, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015239.jpg', 17, 'Inverter_1', 'model1', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015239.jpg', 17, 'FlipFlop_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015239.jpg', 17, 'FlipFlop_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015239.jpg', 17, 'OR_1', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015239.jpg', 17, 'OR_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015239.jpg', 17, 'Inverter_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015239.jpg', 17, 'Inverter_3', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015239.jpg', 17, 'Inverter_4', 'model2', 17, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_015239.jpg', 17, 'Inverter_5', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015239.jpg', 17, 'Inverter_6', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015239.jpg', 17, 'Inverter_7', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015239.jpg', 17, 'NAND_1', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015239.jpg', 17, 'NAND_2', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013360.jpg', 6, 'CRYSTAL', 'model2', 95, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013360.jpg', 6, 'ELECTRONIC MODULE', 'model2', 80, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013360.jpg', 6, 'OSCILLATOR + BUFFER', 'model1', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013360.jpg', 6, 'FREQUENCY DIVIDER', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013360.jpg', 6, 'MOTOR DRIVER', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013360.jpg', 6, 'STEPPING MOTOR + MECHANICAL DISPLAY', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'abc/dq', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'HP', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'CDC', 'model2', 33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'Adder_1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'Adder_2', 'model1', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'Res. Damp.', 'none', 20, [1, 4, 0, 50]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'PLL', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'AC_Source_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'Adder_3', 'model2', 22, [1, 5, 4, 22.22]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'Modulator', 'model2', 60, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'RG', 'model2', 50, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'PI(e2)', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'C1', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'Multiplier_1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'Inverter_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'Load', 'model2', 95, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'L_smooth', 'none', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'Lf', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'Cf', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006985.jpg', 20, 'L_dc', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015008.jpg', 8, 'Power Splitter', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015008.jpg', 8, 'Linearizer', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_015008.jpg', 8, 'PA', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_015008.jpg', 8, 'Antenna_1', 'model2', 20, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_015008.jpg', 8, 'Substractor', 'model1', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015008.jpg', 8, 'Peak Detector', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015008.jpg', 8, 'Controllable Integrator', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015008.jpg', 8, 'Time Delay/Power Alignment', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007585.jpg', 6, 'αβ_abc', 'both', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_007585.jpg', 6, 'GDSC2,4,8,16,32_1', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_007585.jpg', 6, 'Conventional SRF-PLL_1', 'model2', 83, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_007585.jpg', 6, 'LPF', 'model1', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007585.jpg', 6, 'GDSC2,4,8,16,32_2', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_007585.jpg', 6, 'Conventional SRF-PLL_2', 'model2', 30, [3, 4, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_011145.jpg', 14, 'A_ip0', 'none', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_011145.jpg', 14, 'T/H_ip0', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011145.jpg', 14, 'A_ip18', 'model1', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011145.jpg', 14, 'T/H_ip18', 'model2', 15, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011145.jpg', 14, 'Coarse preprocessing', 'model2', 75, [3, 5, 3, 75.0]]\n",
      "['block_circuit_train_15k_0321_011145.jpg', 14, 'Coarse compar.', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011145.jpg', 14, 'Coarse Encod.', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011145.jpg', 14, 'FB1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011145.jpg', 14, 'iFB1', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011145.jpg', 14, 'FB2', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011145.jpg', 14, 'iFB2', 'model2', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011145.jpg', 14, '8x resistive interpolation', 'model2', 40, [2, 4, 5, 44.44]]\n",
      "['block_circuit_train_15k_0321_011145.jpg', 14, '32 fine comparators', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011145.jpg', 14, 'Fine encoder', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004906.jpg', 8, 'T&H1', 'model2', 75, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_004906.jpg', 8, 'A/D1 N bit', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_004906.jpg', 8, ':Q', 'model1', 17, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_004906.jpg', 8, 'T&H2', 'none', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_004906.jpg', 8, 'A/D2 N+M bit', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004906.jpg', 8, 'Logic', 'model2', 88, [5, 5, 6, 90.91]]\n",
      "['block_circuit_train_15k_0321_004906.jpg', 8, 'RAM1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004906.jpg', 8, 'RAM2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009895.jpg', 5, 'DTC', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_009895.jpg', 5, 'MUX', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009895.jpg', 5, 'Dual Nand Delay Line', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009895.jpg', 5, 'Phase Mixer', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009895.jpg', 5, 'Shift Register', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011963.jpg', 9, 'Ring Oscillator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011963.jpg', 9, 'Nonoverlapping Clock Generator', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011963.jpg', 9, 'Charge Pump', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011963.jpg', 9, 'C0', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011963.jpg', 9, 'R1', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011963.jpg', 9, 'R2', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011963.jpg', 9, 'Comparator', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011963.jpg', 9, 'Bandgap Reference', 'model2', 60, [1, 2, 1, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_011963.jpg', 9, 'Logic Control', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011376.jpg', 12, 'Oscillator', 'none', 25, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011376.jpg', 12, 'AMP_d_1', 'model2', 20, [1, 4, 0, 50]]\n",
      "['block_circuit_train_15k_0321_011376.jpg', 12, 'R1V_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011376.jpg', 12, 'R_Co_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011376.jpg', 12, 'C0_1', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011376.jpg', 12, 'AMP_d_2', 'model1', 50, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011376.jpg', 12, 'R1V_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011376.jpg', 12, 'R_Co_2', 'model2', 0, [0, 1, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011376.jpg', 12, 'C0_2', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011376.jpg', 12, 'Counter_1', 'model2', 45, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011376.jpg', 12, 'Counter_2', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011376.jpg', 12, 'Controller', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001618.jpg', 5, 'Sensor_1', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_001618.jpg', 5, 'Sensor_2', 'model2', 0, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001618.jpg', 5, 'Sensor_n', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_001618.jpg', 5, 'MUX', 'both', 100, [6, 6, 6, 100]]\n",
      "['block_circuit_train_15k_0321_001618.jpg', 5, 'ADC', 'model2', 85, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'VoltageSource_vs', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'Resistor_Rs', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'Inductor_Ls', 'model1', 85, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'Capacitor_Cf', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'CSR', 'none', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'Inductor_Ldc', 'model1', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'Load', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'LPF', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'Summer_3', 'model2', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'Switch_Sf', 'model2', 20, [1, 8, 2, 20]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'PI', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'Summer_2', 'model2', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'Eq.18', 'model2', 30, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'LUT', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'Eq.17', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'Quantizer_2', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'Quantizer_1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'Arccos_1', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'Summer_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'PLL', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_010871.jpg', 21, 'SHE-PWM_Modulator', 'model2', 44, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_014724.jpg', 14, 'Inverter_1', 'model1', 80, [6, 8, 6, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_014724.jpg', 14, 'Inverter_2', 'model1', 0, [0, 8, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014724.jpg', 14, 'ReSCC', 'model2', 50, [4, 6, 6, 66.67]]\n",
      "['block_circuit_train_15k_0321_014724.jpg', 14, 'ADC', 'model2', 83, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_014724.jpg', 14, 'TDC', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014724.jpg', 14, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014724.jpg', 14, 'PI', 'model2', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014724.jpg', 14, 'I', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014724.jpg', 14, 'k', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014724.jpg', 14, 'Adder_2', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014724.jpg', 14, 'DPWM', 'none', 60, [3, 4, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_014724.jpg', 14, 'light-load controller', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_014724.jpg', 14, 'AND_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014724.jpg', 14, 'AND_2', 'model2', 0, [0, 8, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009398.jpg', 5, 'Adder_1', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_009398.jpg', 5, 'Voltage Regulator', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009398.jpg', 5, 'Current Regulator', 'model2', 22, [1, 4, 5, 22.22]]\n",
      "['block_circuit_train_15k_0321_009398.jpg', 5, 'Space Vector PWM', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_009398.jpg', 5, 'System', 'model2', 91, [5, 5, 6, 90.91]]\n",
      "['block_circuit_train_15k_0321_011973.jpg', 10, 'S.C. Integrator', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011973.jpg', 10, 'Sample and Hold Reference Bank', 'model2', 5, [4, 10, 65, 10.67]]\n",
      "['block_circuit_train_15k_0321_011973.jpg', 10, 'Comparator Array', 'model1', 7, [7, 7, 197, 6.86]]\n",
      "['block_circuit_train_15k_0321_011973.jpg', 10, 'Encoder', 'both', 100, [77, 77, 77, 100]]\n",
      "['block_circuit_train_15k_0321_011973.jpg', 10, 'MSB Latches', 'model1', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011973.jpg', 10, 'LSB Latches', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011973.jpg', 10, 'Input Track and Hold', 'model1', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011973.jpg', 10, 'Flash1', 'model1', 20, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011973.jpg', 10, 'Amplifier_x8_1', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011973.jpg', 10, 'Amplifier_x8_2', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010047.jpg', 10, 'VCO_REF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010047.jpg', 10, 'VCO_OUT', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010047.jpg', 10, 'Counter reset', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010047.jpg', 10, 'DFF_OUT', 'model1', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010047.jpg', 10, 'Comparator_1', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_010047.jpg', 10, 'PI control circuit', 'model2', 67, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010047.jpg', 10, 'Gate driver array', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010047.jpg', 10, 'MOSFET_array_1', 'model2', 75, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_010047.jpg', 10, 'C_OUT', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010047.jpg', 10, 'I_OUT', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014592.jpg', 13, 'Remote Transceiver', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014592.jpg', 13, 'channel', 'model2', 30, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014592.jpg', 13, 'H', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014592.jpg', 13, 'Tx LPF', 'model1', 20, [2, 3, 2, 80.0]]\n",
      "['block_circuit_train_15k_0321_014592.jpg', 13, 'DAC', 'model1', 30, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014592.jpg', 13, 'EC', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014592.jpg', 13, 'Rx LPF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014592.jpg', 13, 'PGA', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014592.jpg', 13, 'ADC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014592.jpg', 13, 'EQ', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014592.jpg', 13, 'Adder_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014592.jpg', 13, 'Slicer', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_014592.jpg', 13, 'Adder_2', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013246.jpg', 18, 'TransistorSwitch_1', 'model2', 40, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_013246.jpg', 18, 'Capacitor_1', 'none', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013246.jpg', 18, 'Capacitor_2', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013246.jpg', 18, '2-1 MUX_1', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013246.jpg', 18, 'OperationalAmplifier_1', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013246.jpg', 18, 'Capacitor_3', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013246.jpg', 18, 'Comparator_1', 'model2', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013246.jpg', 18, 'SAR_1', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013246.jpg', 18, 'DAC_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013246.jpg', 18, 'TransistorSwitch_2', 'model2', 85, [2, 4, 0, 100]]\n",
      "['block_circuit_train_15k_0321_013246.jpg', 18, 'Capacitor_4', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013246.jpg', 18, 'Capacitor_5', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013246.jpg', 18, '2-1 MUX_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013246.jpg', 18, 'OperationalAmplifier_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013246.jpg', 18, 'Capacitor_6', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013246.jpg', 18, 'Comparator_2', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013246.jpg', 18, 'SAR_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013246.jpg', 18, 'DAC_2', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005259.jpg', 19, 'vs', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_005259.jpg', 19, 'Bridge_Diode_1', 'model2', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005259.jpg', 19, 'Bridge_Diode_2', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005259.jpg', 19, 'Bridge_Diode_3', 'model2', 25, [1, 4, 4, 25.0]]\n",
      "['block_circuit_train_15k_0321_005259.jpg', 19, 'Bridge_Diode_4', 'model2', 10, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_005259.jpg', 19, 'Input Voltage Synchronized Circuit', 'model2', 20, [1, 7, 0, 28.57]]\n",
      "['block_circuit_train_15k_0321_005259.jpg', 19, 'D/A Converter', 'model2', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_005259.jpg', 19, 'FPGA XC3S250E', 'model2', 50, [11, 14, 11, 88.0]]\n",
      "['block_circuit_train_15k_0321_005259.jpg', 19, 'Gate driving circuit_1', 'model2', 80, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_005259.jpg', 19, 'Gate driving circuit_2', 'model2', 79, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_005259.jpg', 19, 'A/D Converter', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_005259.jpg', 19, 'L', 'model2', 10, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_005259.jpg', 19, 'SW1', 'model2', 75, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_005259.jpg', 19, 'SW2', 'model2', 45, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_005259.jpg', 19, 'D1', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005259.jpg', 19, 'D2', 'model2', 50, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_005259.jpg', 19, 'C1', 'model2', 0, [0, 6, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005259.jpg', 19, 'C2', 'model2', 30, [2, 3, 5, 50]]\n",
      "['block_circuit_train_15k_0321_005259.jpg', 19, 'RL', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010201.jpg', 17, 'REF', 'model2', 80, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010201.jpg', 17, 'PFD_1', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010201.jpg', 17, 'CP_main', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010201.jpg', 17, 'Resistor_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010201.jpg', 17, 'Capacitor_1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010201.jpg', 17, 'Capacitor_2', 'model2', 75, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010201.jpg', 17, 'VCO_main', 'model2', 20, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_010201.jpg', 17, 'MMD', 'model2', 10, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010201.jpg', 17, 'ΣΔ', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010201.jpg', 17, 'DIV', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010201.jpg', 17, '/N', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010201.jpg', 17, 'VCO_sub', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010201.jpg', 17, 'PFD_2', 'model2', 65, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010201.jpg', 17, 'CP_sub', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010201.jpg', 17, 'Resistor_2', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010201.jpg', 17, 'Capacitor_3', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010201.jpg', 17, 'Capacitor_4', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'Divider', 'model2', 85, [4, 4, 5, 88.88888888888889]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'PhaseShifter_1', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'Main channel', 'model2', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'H_M(f)', 'model2', 25, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'a_M', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'Adder_1', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'b_M', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'τ_M', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'Auxiliary channel 1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'H_A1(f)', 'model2', 45, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'a_A1', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'Adder_2', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'b_A1', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'τ_A1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'Auxiliary channel 2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'H_A2(f)', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'a_A2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'Adder_3', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'b_A2', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004456.jpg', 20, 'τ_A2', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'Power Cell 1', 'none', 70, [10, 17, 10, 74.07]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'S1_1', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'S2_1', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'S3_1', 'model2', 15, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'S4_1', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'S5_1', 'model1', 40, [2, 8, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'S6_1', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'S7_1', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'S8_1', 'none', 30, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'S9_1', 'model2', 30, [2, 2, 1, 133.33]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'S10_1', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'C1', 'model2', 20, [2, 8, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'C2', 'model2', 50, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'Power Cell 2', 'model2', 30, [3, 13, 3, 37.5]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'S1_2', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'S2_2', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'S3_2', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'S4_2', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'S5_2', 'model2', 20, [2, 13, 2, 26.67]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'S6_2', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'S7_2', 'model2', 40, [3, 5, 4, 67]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'S8_2', 'model1', 45, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'S9_2', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'Sx', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'C3', 'none', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'C4', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'Non overlapping clock', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'Mode selection logic', 'model2', 86, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'Overrides', 'model2', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'Level Shifters Buffers_1', 'model1', 33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_003203.jpg', 31, 'Level Shifters Buffers_2', 'none', 50, [3, 8, 3, 54.55]]\n",
      "['block_circuit_train_15k_0321_010131.jpg', 9, 'Σ_k v_k δ(t - kT_s)', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010131.jpg', 9, 'ZOH_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010131.jpg', 9, 'delay', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010131.jpg', 9, 'ZOH_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010131.jpg', 9, 'Adder_1', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010131.jpg', 9, 'h_eq(t)', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010131.jpg', 9, 'Σ_k δ(t - kT_s)', 'both', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_010131.jpg', 9, 'Multiplier_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010131.jpg', 9, 'ZOH_3', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012788.jpg', 14, 'PFD', 'model2', 50, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_012788.jpg', 14, 'CP', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012788.jpg', 14, 'D/VCO', 'both', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012788.jpg', 14, 'Adder_1', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_012788.jpg', 14, 'DSM', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012788.jpg', 14, 'FSM', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_012788.jpg', 14, 'BBPD', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012788.jpg', 14, '/N_1', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012788.jpg', 14, 'FF-PD', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012788.jpg', 14, 'LPF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012788.jpg', 14, 'Notch Filter', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012788.jpg', 14, 'AFC', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012788.jpg', 14, 'VCO', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012788.jpg', 14, '/N_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007960.jpg', 15, 'Tx', 'model1', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_007960.jpg', 15, 'Diagnostic and Control Unit', 'model2', 50, [3, 8, 3, 54.55]]\n",
      "['block_circuit_train_15k_0321_007960.jpg', 15, 'Rx', 'none', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_007960.jpg', 15, 'Serializer', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_007960.jpg', 15, 'PLL_1', 'none', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_007960.jpg', 15, 'Deserializer', 'model2', 25, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_007960.jpg', 15, 'PLL_2', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_007960.jpg', 15, 'DAC', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_007960.jpg', 15, 'TI-ADC', 'model2', 20, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_007960.jpg', 15, 'LPF', 'model1', 0, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007960.jpg', 15, 'External Clock Generator', 'model2', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_007960.jpg', 15, 'ADC Phase Calibration', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007960.jpg', 15, 'Calibration Algorithm', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007960.jpg', 15, 'ADC Control Interface', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007960.jpg', 15, 'Graphic User Interface', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011685.jpg', 4, 'Front-end ADC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011685.jpg', 4, 'Stage i', 'model1', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_011685.jpg', 4, 'Back-end ADC', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011685.jpg', 4, 'Adder_1', 'model2', 17, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'VoltageSource_1', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'VoltageSource_2', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'VoltageSource_3', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'Inductor_Ltransf_1', 'model2', 0, [0, 1, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'Inductor_Ltransf_2', 'model2', 70, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'Inductor_Ltransf_3', 'model2', 40, [1, 1, 4, 40]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'Capacitor_Cf_1', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'Capacitor_Cf_2', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'Capacitor_Cf_3', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'Inductor_Lconv_1', 'model2', 50, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'Inductor_Lconv_2', 'model2', 20, [1, 2, 2, 50.0]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'Inductor_Lconv_3', 'model2', 30, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'Switch_1', 'model2', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'Switch_2', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'Switch_3', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'Switch_4', 'both', 100, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'Switch_5', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'Switch_6', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'Capacitor_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'Capacitor_2', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'LPAF_1', 'model2', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'LPAF_2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'abc/dq_1', 'none', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'abc/dq_2', 'model2', 82, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'PLL', 'model2', 25, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'Current controller', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_005522.jpg', 27, 'Modulator', 'model2', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_005370.jpg', 9, 'Passive Low Pass and Adder', 'none', 50, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_005370.jpg', 9, 'Tunable Lowpass', 'model1', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005370.jpg', 9, 'Comp', 'none', 45, [2, 3, 4, 57]]\n",
      "['block_circuit_train_15k_0321_005370.jpg', 9, 'Latch', 'model1', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_005370.jpg', 9, 'Delay', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005370.jpg', 9, 'Inverter_1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005370.jpg', 9, 'DAC1', 'none', 0, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_005370.jpg', 9, 'DAC2', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005370.jpg', 9, 'Ref-Buffer', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'V_g', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'C.T. 1/n', 'model2', 83, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'DC/DC Converters', 'model1', 60, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'R_L', 'model2', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'R_f = n/a', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, \"Artificial Ramp (m'_a/n)\", 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'IA', 'model2', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'Comparator_1', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'Latch_1', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'Driver_1', 'model1', 50, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'R_C', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'C_C', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'EA_1', 'none', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'Resistor_1', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'V_g_2', 'model2', 25, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'C.T. 1/60', 'model2', 75, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'M1', 'both', 95, [3, 4, 1, 120]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'Driver_2', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'D1', 'model2', 0, [2, 4, 0, 100]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'L = 102µH', 'model2', 86, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'C1 = 470µF', 'model2', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'R_L_2', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'IA_2', 'model1', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'R_f = 22Ω', 'model2', 0, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'Artificial Ramp (m_a/60)', 'none', 50, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'Comparator_2', 'model2', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'Latch_2', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'EA_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009089.jpg', 29, 'Resistor_2', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001358.jpg', 3, 'LNA/VGA', 'model1', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001358.jpg', 3, 'ADC', 'model2', 75, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_001358.jpg', 3, 'Multi-channel Selector', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005632.jpg', 8, 'Phase Detector', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_005632.jpg', 8, 'Charge Pump', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005632.jpg', 8, 'Loop Filter', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005632.jpg', 8, 'Adder_1', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_005632.jpg', 8, 'Oscillator(f0)', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005632.jpg', 8, 'Adder_2', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005632.jpg', 8, 'Frequency Divider', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005632.jpg', 8, 'Adder_3', 'model2', 0, [0, 3, 3, 0.0]]\n",
      "['block_circuit_train_15k_0321_010914.jpg', 15, 'VoltageSource_1', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010914.jpg', 15, 'L', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010914.jpg', 15, 'Converter_1', 'model2', 100, [4, 5, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010914.jpg', 15, 'C', 'model2', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010914.jpg', 15, 'R', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010914.jpg', 15, 'Gate driver', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_010914.jpg', 15, 'L_1', 'model2', 0, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_010914.jpg', 15, 'T_s', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_010914.jpg', 15, 'Adder_1', 'model2', 20, [1, 3, 4, 28.6]]\n",
      "['block_circuit_train_15k_0321_010914.jpg', 15, 'Gain control', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010914.jpg', 15, 'PI', 'both', 100, [3, 3, 2, 120]]\n",
      "['block_circuit_train_15k_0321_010914.jpg', 15, 'Adder_2', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_010914.jpg', 15, 'LPF', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010914.jpg', 15, 'Carrier', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010914.jpg', 15, 'Pulse generator', 'model2', 55, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_001839.jpg', 14, 'RF signal gen._1', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001839.jpg', 14, 'RF signal gen._2', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_001839.jpg', 14, 'pulse gen.', 'model1', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001839.jpg', 14, 'Digital Pattern Generator', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001839.jpg', 14, 'DUT', 'model1', 95, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_001839.jpg', 14, 'digital', 'model2', 45, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_001839.jpg', 14, 'analog', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_001839.jpg', 14, 'Resistor_1', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001839.jpg', 14, 'Inductor_1', 'none', 40, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_001839.jpg', 14, 'Inductor_2', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001839.jpg', 14, 'Filter_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001839.jpg', 14, 'LNA', 'model1', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001839.jpg', 14, 'Spectrum Analyzer', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001839.jpg', 14, 'Logic Analyzer', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002736.jpg', 10, 'Current reference', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002736.jpg', 10, 'Multiplier_1', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002736.jpg', 10, 'Adder_1', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002736.jpg', 10, 'Current controller', 'model1', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_002736.jpg', 10, 'Adder_2', 'model2', 30, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_002736.jpg', 10, 'Plant', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_002736.jpg', 10, 'DC-link regulator_1', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_002736.jpg', 10, 'Dq/αβ_1', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002736.jpg', 10, 'DC-link regulator_2', 'none', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_002736.jpg', 10, 'Dq/αβ_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004304.jpg', 9, 'input buffer', 'model2', 50, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_004304.jpg', 9, 'Buffer_1', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004304.jpg', 9, 'PFD', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_004304.jpg', 9, 'CHARGE PUMP', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004304.jpg', 9, 'FILTER', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004304.jpg', 9, 'VCO', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004304.jpg', 9, 'DIVIDER', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004304.jpg', 9, 'CLOCK TREE', 'none', 20, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_004304.jpg', 9, 'DELAY LINE', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012893.jpg', 19, 'PFD', 'model2', 33.33, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_012893.jpg', 19, 'Current_Source_1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012893.jpg', 19, 'Current_Source_2', 'none', 40, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_012893.jpg', 19, 'Switch_1', 'model2', 12.5, [1, 10, 6, 12.5]]\n",
      "['block_circuit_train_15k_0321_012893.jpg', 19, 'Switch_2', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012893.jpg', 19, 'C1', 'none', 60, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_012893.jpg', 19, 'R2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012893.jpg', 19, 'C2', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012893.jpg', 19, 'R3', 'model2', 0, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_012893.jpg', 19, 'C3', 'model2', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012893.jpg', 19, 'Bias', 'model2', 29, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012893.jpg', 19, 'Rectangle_1', 'model2', 9, [1, 12, 11, 8.7]]\n",
      "['block_circuit_train_15k_0321_012893.jpg', 19, 'Amplifier_1', 'model1', 43, [3, 10, 3, 46.15]]\n",
      "['block_circuit_train_15k_0321_012893.jpg', 19, 'Amplifier_2', 'model2', 0, [0, 10, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012893.jpg', 19, 'Amplifier_3', 'model2', 0, [0, 10, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012893.jpg', 19, 'Amplifier_4', 'model2', 10, [1, 10, 4, 14.29]]\n",
      "['block_circuit_train_15k_0321_012893.jpg', 19, 'Output_Buffer_1', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012893.jpg', 19, '/2_1', 'model2', 0, [0, 11, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012893.jpg', 19, '/2_2', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012935.jpg', 7, 'DIGITAL CHIP', 'model1', 44, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_012935.jpg', 7, 'DIGITAL SIGNAL PROCESSOR', 'none', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_012935.jpg', 7, 'ANALOG FRONT-END', 'model2', 78, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_012935.jpg', 7, 'D/A', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012935.jpg', 7, 'FILTER_1', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012935.jpg', 7, 'A/D', 'model1', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012935.jpg', 7, 'FILTER_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001973.jpg', 5, 'XMIT FILTER', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_001973.jpg', 5, 'ENCODER', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001973.jpg', 5, 'RCV FILTER', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001973.jpg', 5, 'DECODER', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001973.jpg', 5, 'Switch_1', 'none', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012158.jpg', 13, 'S/H_1', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012158.jpg', 13, 'VCO_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012158.jpg', 13, 'Counter_1', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012158.jpg', 13, 'S/H_2', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012158.jpg', 13, 'VCO_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012158.jpg', 13, 'Counter_2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012158.jpg', 13, 'S/H_3', 'model1', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012158.jpg', 13, 'VCO_3', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012158.jpg', 13, 'Counter_3', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012158.jpg', 13, 'S/H_N', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012158.jpg', 13, 'VCO_N', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012158.jpg', 13, 'Counter_N', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012158.jpg', 13, 'MUX', 'model2', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_010121.jpg', 7, 'AC mains', 'model2', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010121.jpg', 7, 'Nonlinear load', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_010121.jpg', 7, 'Active power filter', 'model1', 45, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_010121.jpg', 7, '3-leg VSC and current controller', 'model2', 55, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010121.jpg', 7, 'Control method', 'model2', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_010121.jpg', 7, 'L', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010121.jpg', 7, 'C', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002741.jpg', 11, 'Input Shift Registers', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_002741.jpg', 11, 'Logic', 'model2', 0, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_002741.jpg', 11, 'ROM Sequencer', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_002741.jpg', 11, 'Dynamic ROM', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002741.jpg', 11, 'ROM Interface', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002741.jpg', 11, 'Accumulator Sequencer', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002741.jpg', 11, 'Pipelined Accumulator', 'model2', 75, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_002741.jpg', 11, 'Temporary Storage', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002741.jpg', 11, 'Time Slot Generator', 'model1', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002741.jpg', 11, 'Data Latches', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002741.jpg', 11, 'Output Storage', 'model1', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010004.jpg', 8, 'Σ_{i=N-M+1}^N 2^i b_i', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010004.jpg', 8, 'Σ_{i=0}^{N-M} 2^i b_i', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010004.jpg', 8, '1/var(·)', 'model2', 35, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010004.jpg', 8, '2^{(N-M+1)}/12', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010004.jpg', 8, 'Multiplier_1', 'model1', 0, [0, 3, 3, 0.0]]\n",
      "['block_circuit_train_15k_0321_010004.jpg', 8, '√(·)', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010004.jpg', 8, 'Multiplier_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010004.jpg', 8, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004491.jpg', 16, 'Adder_1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004491.jpg', 16, 'Adder_2', 'model2', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004491.jpg', 16, 'C2(z)_1', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004491.jpg', 16, 'C2(z)_2', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004491.jpg', 16, 'Decoupling Equations', 'model2', 22.22, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_004491.jpg', 16, 'dq/abc_1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004491.jpg', 16, 'C_dc', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004491.jpg', 16, 'Converter_1', 'model2', 85, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_004491.jpg', 16, 'L1(R1)', 'model1', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_004491.jpg', 16, 'L2(R2)', 'model2', 95, [3, 4, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004491.jpg', 16, 'Cf', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004491.jpg', 16, 'Lg(Rg)', 'model2', 90, [2, 2, 1, 100]]\n",
      "['block_circuit_train_15k_0321_004491.jpg', 16, \"u'_g\", 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_004491.jpg', 16, 'Phase Locked Loop', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_004491.jpg', 16, 'dq/abc_2', 'model2', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_004491.jpg', 16, 'Sensor_Voltage_1', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011509.jpg', 5, 'TDC', 'model1', 86, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_011509.jpg', 5, 'Digital Loop Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011509.jpg', 5, 'DCO', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011509.jpg', 5, 'Divider', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011509.jpg', 5, 'ΔΣ', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'CurrentSource_IB_1', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'DepCurrentSource_I1', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Switch_1', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'CurrentMirror_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'CurrentSource_IB_2', 'both', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'DepCurrentSource_I2', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Switch_2', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'CurrentMirror_2', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'CurrentSource_IB_3', 'model1', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'DepCurrentSource_I3', 'none', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Switch_3', 'model2', 15, [1, 6, 1, 28.57]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'CurrentMirror_3', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Adder_1', 'model1', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Mixer_1', 'model2', 10, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Integrator_1', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Gain_1', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Integrator_2', 'model2', 30, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Adder_3', 'model1', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Quantizer_1', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Sinc2Filter_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'SRAM_1', 'none', 50, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'CDAC_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Adder_4', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Mixer_2', 'model2', 0, [1, 14, 3, 11.764705882352942]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Adder_5', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Integrator_3', 'none', 40, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Gain_2', 'model2', 0, [0, 4, 2, 0.0]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Integrator_4', 'model2', 15, [1, 6, 2, 25]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Adder_6', 'model1', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Quantizer_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'Sinc2Filter_2', 'model1', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'SRAM_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'CDAC_2', 'model1', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_003290.jpg', 35, 'SenseAmp_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013696.jpg', 5, 'v_exc', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013696.jpg', 5, 'MEM Transducer', 'model2', 40, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_013696.jpg', 5, 'Preamplifier', 'model1', 85, [4, 4, 5, 88.88888888888889]]\n",
      "['block_circuit_train_15k_0321_013696.jpg', 5, 'ADC', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013696.jpg', 5, 'Digital Signal Processor', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009389.jpg', 4, 'PFD', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_009389.jpg', 4, '5-bit TDC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009389.jpg', 4, 'LDO Regulator with Tail-Current-Control', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009389.jpg', 4, 'DPWM', 'model1', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_000956.jpg', 10, 'Stage1 3.5-bit', 'model1', 60, [3, 6, 4, 60]]\n",
      "['block_circuit_train_15k_0321_000956.jpg', 10, 'Stage2~3 3-bit', 'model2', 67, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_000956.jpg', 10, 'Stage4~6 2.5-bit', 'model1', 60, [3, 6, 4, 60]]\n",
      "['block_circuit_train_15k_0321_000956.jpg', 10, 'Flash 4-bit', 'model1', 20, [1, 3, 5, 25]]\n",
      "['block_circuit_train_15k_0321_000956.jpg', 10, 'Foreground Calibration', 'model2', 15, [1, 7, 5, 16.67]]\n",
      "['block_circuit_train_15k_0321_000956.jpg', 10, 'Clock Generation', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000956.jpg', 10, 'Band-gap', 'none', 0, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_000956.jpg', 10, 'Reference Buffer', 'model1', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_000956.jpg', 10, 'Bais', 'model2', 30, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_000956.jpg', 10, 'SPI', 'model1', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012214.jpg', 7, 'Coarse ADC', 'model1', 82, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_012214.jpg', 7, 'MUX', 'model2', 20, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012214.jpg', 7, 'Adder_1', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012214.jpg', 7, 'A', 'model1', 38, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012214.jpg', 7, 'Fine ADC', 'model2', 57, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012214.jpg', 7, 'Encoder', 'model2', 20, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_012214.jpg', 7, 'ResistorString_1', 'model2', 85, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_007599.jpg', 15, 'HPF', 'model1', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_007599.jpg', 15, 'Switch_Φr_1', 'none', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_007599.jpg', 15, 'Switch_Φr_2', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_007599.jpg', 15, 'Sign Detector_1', 'model2', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007599.jpg', 15, 'Randomized Sampling Clk', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_007599.jpg', 15, 'Ref. ADC (Fs/M)', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007599.jpg', 15, '4X TI SAR Array', 'model1', 71, [5, 9, 5, 71.43]]\n",
      "['block_circuit_train_15k_0321_007599.jpg', 15, 'Switch_Φi_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007599.jpg', 15, 'Δt_i', 'model2', 0, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_007599.jpg', 15, 'ADC (Fs/4)', 'model2', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_007599.jpg', 15, 'Static Cal.', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007599.jpg', 15, 'Skew Cal.', 'model2', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007599.jpg', 15, 'Bit-weight Cal.', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_007599.jpg', 15, 'Adder_1', 'none', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_007599.jpg', 15, 'Multiplier_1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015444.jpg', 12, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015444.jpg', 12, 'Kp_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015444.jpg', 12, 'Ki_1', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015444.jpg', 12, '∫dt_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015444.jpg', 12, 'Adder_2', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_015444.jpg', 12, 'Adder_3', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_015444.jpg', 12, 'Kp_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015444.jpg', 12, 'Ki_2', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015444.jpg', 12, '∫dt_2', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015444.jpg', 12, 'Adder_4', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_015444.jpg', 12, 'i_L(s)/d(s)', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015444.jpg', 12, 'V_out(s)/i_L(s)', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001769.jpg', 11, 'Correlation_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001769.jpg', 11, 'Carrier frequency Discriminator', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001769.jpg', 11, 'Prediction', 'model2', 10, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001769.jpg', 11, 'Carrier NCO_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001769.jpg', 11, 'Carrier NCO_2', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001769.jpg', 11, 'Correlation_2', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001769.jpg', 11, 'Carrier Phase Discriminator', 'model1', 80, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001769.jpg', 11, 'Loop Filter', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001769.jpg', 11, 'Adder_1', 'model2', 20, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_001769.jpg', 11, 'Compensation', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_001769.jpg', 11, 'Navigation Filter', 'model2', 0, [0, 1, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012099.jpg', 11, 'ADC1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012099.jpg', 11, 'Mem. Cal._1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012099.jpg', 11, 'ADC2', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012099.jpg', 11, 'Mem. Cal._2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012099.jpg', 11, 'ADC3', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012099.jpg', 11, 'Mem. Cal._3', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012099.jpg', 11, 'ADC4', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012099.jpg', 11, 'Mem. Cal._4', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012099.jpg', 11, 'OS Mis. Cal.', 'model2', 90, [8, 8, 8, 100]]\n",
      "['block_circuit_train_15k_0321_012099.jpg', 11, 'Gain Mis. Cal.', 'both', 100, [8, 8, 8, 100]]\n",
      "['block_circuit_train_15k_0321_012099.jpg', 11, 'Sample-Time Error Cal.', 'model2', 20, [1, 2, 5, 28.57]]\n",
      "['block_circuit_train_15k_0321_009561.jpg', 6, 'PWM', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009561.jpg', 6, 'Summer_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_009561.jpg', 6, 'Quantizer_1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009561.jpg', 6, 'N-1 / N+1 Waveform Selection', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_009561.jpg', 6, 'Sorting Algorithm_1', 'model1', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009561.jpg', 6, 'Sorting Algorithm_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'Triangle_1', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'Filter_1', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'LNA_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'Mixer_1', 'model2', 86, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'Triangle_2', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'Filter_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'LNA_2', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'Mixer_2', 'model2', 45, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'SignalSource_1', 'model1', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'Triangle_3', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'Filter_3', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'LNA_3', 'none', 0, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'Power Splitter_1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, '50Ω', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'Power Splitter_2', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'Filter_4', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'Duplexer_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'Antenna_1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'Attenuator_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'LNA_4', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'Filter_5', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'REF OSC', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005187.jpg', 23, 'PLL', 'model1', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_009344.jpg', 8, 'Replica of M0', 'model2', 30, [2, 5, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_009344.jpg', 8, '7-bit IDAC', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_009344.jpg', 8, 'Replica Load Current Generator', 'none', 70, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_009344.jpg', 8, 'Comparator', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009344.jpg', 8, 'FSM', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_009344.jpg', 8, 'Synchronization block', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009344.jpg', 8, 'M0', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009344.jpg', 8, 'M0G', 'model2', 80, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012428.jpg', 17, 'ACSource_3-phase_1', 'model2', 40, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_012428.jpg', 17, 'Injected-side 12-pulse converter_1', 'model2', 0, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012428.jpg', 17, 'Uninjected-side 12-pulse converter_1', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012428.jpg', 17, 'Transformer_1', 'model2', 28, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_012428.jpg', 17, 'Load', 'model1', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012428.jpg', 17, 'ACSource_3-phase_2', 'model1', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012428.jpg', 17, 'Injected-side 12-pulse converter_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012428.jpg', 17, 'Uninjected-side 12-pulse converter_2', 'model2', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012428.jpg', 17, 'Load1_1', 'model2', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012428.jpg', 17, 'Load2_1', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012428.jpg', 17, 'ACSource_3-phase_3', 'model2', 40, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_012428.jpg', 17, 'Injected-side 12-pulse converter_3', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012428.jpg', 17, '6-pulse converter_1', 'model2', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_012428.jpg', 17, '6-pulse converter_2', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012428.jpg', 17, 'Load1_2', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012428.jpg', 17, 'Load2_2', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012428.jpg', 17, 'Load3', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012174.jpg', 5, 'Bow-tie Antenna', 'model2', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012174.jpg', 5, 'Input interface', 'model1', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012174.jpg', 5, 'SiGe LNA', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012174.jpg', 5, 'Output interface', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012174.jpg', 5, 'Connector', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'Carrier information to angle Eq. (6)', 'model1', 0, [1, 5, 4, 22.22]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'Carrier generation (Fig. 2)', 'model2', 70, [4, 6, 5, 72.73]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'Sampling & hold (20kHz)', 'model2', 67, [4, 6, 6, 66.7]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'SDFT', 'model1', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'Output current zero crossing estimation (Fig. 3)', 'none', 82, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'Carrier phase-shifting control (Fig. 4)', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'Autonomous carrier phase-shifting', 'model2', 40, [2, 7, 3, 40]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'PWM Modulation', 'model2', 83, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'Decentralized Power Control', 'model1', 29, [3, 18, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'Power factor calculation', 'model2', 0, [0, 8, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'COS_1', 'model2', 25, [2, 10, 3, 30.77]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'D_PF', 'model2', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'COS_2', 'none', 31, [2, 11, 2, 30.77]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'Digital integrator', 'model2', 66, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'E*/n', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, '1/Vdc', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'Trigger', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'Gating', 'none', 0, [0, 8, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'Cell#1', 'model2', 30, [2, 4, 1, 80]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'Cell#2', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'Cell#3', 'model2', 30, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'L1', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'C1', 'model2', 0, [0, 19, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'Local load', 'model2', 40, [1, 3, 1, 50.0]]\n",
      "['block_circuit_train_15k_0321_015429.jpg', 25, 'Vdc', 'model2', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012614.jpg', 8, 'Bandgap', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012614.jpg', 8, 'EA', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_012614.jpg', 8, 'I_Q', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_012614.jpg', 8, 'Power Regulator', 'model2', 50, [3, 4, 6, 60]]\n",
      "['block_circuit_train_15k_0321_012614.jpg', 8, 'R_fb1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012614.jpg', 8, 'R_fb2', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012614.jpg', 8, 'C_load', 'none', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012614.jpg', 8, 'I_load', 'model1', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_009394.jpg', 12, 'Adder_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_009394.jpg', 12, 'K_BPD', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009394.jpg', 12, 'Adder_2', 'model2', 45, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009394.jpg', 12, 'DLF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009394.jpg', 12, 'DCO', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009394.jpg', 12, 'Adder_3', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009394.jpg', 12, 'MMD', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009394.jpg', 12, '8-Tap FIR', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009394.jpg', 12, 'ILO', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009394.jpg', 12, 'Adder_4', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009394.jpg', 12, 'DIV', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009394.jpg', 12, 's/ω_p/(1+s/ω_p)', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012121.jpg', 7, 'Battery (Vin)', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012121.jpg', 7, 'Clock Generator', 'model1', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012121.jpg', 7, 'Mode Selector', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012121.jpg', 7, 'Triple-Mode SC Power Stage', 'model1', 85, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_012121.jpg', 7, 'Load (Vout)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012121.jpg', 7, 'Bandgap Reference Circuit', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012121.jpg', 7, 'Feedback Circuit', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004419.jpg', 9, 'PFD', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004419.jpg', 9, 'Inverter_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004419.jpg', 9, 'S1', 'model2', 0, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_004419.jpg', 9, 'S2', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004419.jpg', 9, 'I1 = k x I2', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_004419.jpg', 9, 'I2', 'model2', 0, [0, 0, 1, 0]]\n",
      "['block_circuit_train_15k_0321_004419.jpg', 9, 'C', 'model2', 0, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_004419.jpg', 9, 'Comp', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004419.jpg', 9, 'counter', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010323.jpg', 13, 'Battery_1', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010323.jpg', 13, 'R_S', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010323.jpg', 13, 'C_L', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010323.jpg', 13, 'I_L', 'none', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010323.jpg', 13, 'Clock Generator', 'model2', 33, [2, 10, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_010323.jpg', 13, 'Controller', 'model2', 30, [11, 38, 11, 44.9]]\n",
      "['block_circuit_train_15k_0321_010323.jpg', 13, 'IB Modulator: Adaptive Current Stabilizer (ACS)', 'model2', 10, [4, 11, 5, 50]]\n",
      "['block_circuit_train_15k_0321_010323.jpg', 13, 'Battery Current & Voltage Sensor', 'model2', 78, [7, 11, 7, 77.78]]\n",
      "['block_circuit_train_15k_0321_010323.jpg', 13, 'Reference Generator', 'model2', 80, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_010323.jpg', 13, 'DFFs', 'model1', 70, [4, 6, 5, 72.73]]\n",
      "['block_circuit_train_15k_0321_010323.jpg', 13, 'ADC', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_010323.jpg', 13, 'VS_MUX', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_010323.jpg', 13, 'LDO', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_008867.jpg', 8, 'Shared Resister Ladder', 'none', 66.67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008867.jpg', 8, 'Clock Generator', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008867.jpg', 8, '3b Flash CADC', 'none', 40, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_008867.jpg', 8, 'MDAC1', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_008867.jpg', 8, '4b Flash FADC1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008867.jpg', 8, 'MDAC2', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_008867.jpg', 8, '4b Flash FADC2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008867.jpg', 8, 'Encoder and Digital Correction Logic', 'model2', 45, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_010242.jpg', 18, 'SNR', 'model2', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010242.jpg', 18, 'Signal BW', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_010242.jpg', 18, 'Circuit Noise', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010242.jpg', 18, 'Quantization Noise', 'both', 50, [1, 2, 2, 50.0]]\n",
      "['block_circuit_train_15k_0321_010242.jpg', 18, 'Opamp Noise', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010242.jpg', 18, 'KT/C Noise', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010242.jpg', 18, 'Compensation C', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010242.jpg', 18, 'Sampling C', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010242.jpg', 18, 'Capacitance Values', 'model1', 50, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_010242.jpg', 18, 'Architecture + OSR', 'model2', 83, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_010242.jpg', 18, 'Coefficients', 'none', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010242.jpg', 18, 'Sampling Frequency', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010242.jpg', 18, 'Performance Parameter Mapping', 'model1', 86, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_010242.jpg', 18, 'Amplifier Gain, GBW, SR', 'model1', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010242.jpg', 18, 'Amplifier Sizing', 'model2', 40, [3, 6, 4, 60]]\n",
      "['block_circuit_train_15k_0321_010242.jpg', 18, 'Switch Sizing', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010242.jpg', 18, 'Layout Template', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010242.jpg', 18, 'Layout Generation', 'model2', 60, [1, 2, 1, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_012334.jpg', 14, 'f_REF', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012334.jpg', 14, 'PFD', 'model2', 65, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_012334.jpg', 14, 'CP', 'model1', 82, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_012334.jpg', 14, 'R', 'model2', 66, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012334.jpg', 14, 'C1', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012334.jpg', 14, 'C2', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012334.jpg', 14, '/32', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012334.jpg', 14, 'ILRO', 'model2', 20, [2, 4, 6, 40]]\n",
      "['block_circuit_train_15k_0321_012334.jpg', 14, 'DCDL1', 'none', 57, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012334.jpg', 14, 'DCDL2', 'model2', 29, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_012334.jpg', 14, 'SAR Controller_1', 'model1', 40, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_012334.jpg', 14, 'SAR Controller_2', 'model2', 0, [0, 4, 2, 0.0]]\n",
      "['block_circuit_train_15k_0321_012334.jpg', 14, 'AND', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012334.jpg', 14, 'S2D', 'model2', 20, [3, 5, 2, 85.71]]\n",
      "['block_circuit_train_15k_0321_014778.jpg', 16, 'Antenna', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014778.jpg', 16, 'Switch_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014778.jpg', 16, 'Filter_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014778.jpg', 16, 'LNA', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014778.jpg', 16, 'Mixer_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014778.jpg', 16, 'Filter_2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014778.jpg', 16, 'IF PGA_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014778.jpg', 16, 'Mixer_2', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014778.jpg', 16, 'Frequency Synthesizer', 'model2', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_014778.jpg', 16, 'Mixer_3', 'model1', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014778.jpg', 16, 'Filter_3', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014778.jpg', 16, 'IF PGA_2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014778.jpg', 16, 'Mixer_4', 'model2', 10, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014778.jpg', 16, 'Filter_4', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014778.jpg', 16, 'RF VGA', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014778.jpg', 16, 'PA', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005031.jpg', 15, 'CDS circuit', 'model2', 50, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_005031.jpg', 15, 'Capacitor_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005031.jpg', 15, 'OpAmp_1', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_005031.jpg', 15, 'Switch_Φ_CRST', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005031.jpg', 15, 'Capacitor_2', 'none', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_005031.jpg', 15, 'S/H', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005031.jpg', 15, 'Amplifier_8X', 'model2', 75, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_005031.jpg', 15, 'Switch_Φ_INRST', 'model2', 20, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_005031.jpg', 15, 'Switch_Φ_INRSTb', 'none', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_005031.jpg', 15, 'Summer_1', 'model2', 33, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_005031.jpg', 15, 'SS ADC', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_005031.jpg', 15, 'SS DAC', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_005031.jpg', 15, 'Proposed MC ADC', 'model2', 37, [4, 9, 5, 57.14]]\n",
      "['block_circuit_train_15k_0321_005031.jpg', 15, 'SS quantizer', 'model2', 50, [4, 6, 6, 66.67]]\n",
      "['block_circuit_train_15k_0321_005031.jpg', 15, 'Counter', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'Pulsating dc voltage calculation Eq. (10)', 'model2', 15, [3, 7, 6, 46.15]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'Modulation signal calculations Eq. (7)', 'model1', 92, [6, 7, 6, 92.31]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'Calculation of M*max and M*mid Eq. (13), Eq. (17)', 'model2', 60, [6, 7, 7, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'Multiplier_1', 'model2', 30, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'Multiplier_2', 'model2', 40, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'Multiplier_3', 'model1', 44.44, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'Comparator_R1', 'model2', 0, [2, 9, 4, 30.77]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'Comparator_R2', 'model2', 0, [2, 9, 4, 30.77]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'Comparator_R3', 'model2', 0, [0, 9, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'Pattern generator [28]', 'both', 100, [9, 9, 9, 100]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'Basic modulation signal calculations Eq. (20)', 'model2', 20, [2, 13, 5, 22.22]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'Divider_1', 'model1', 25, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'Divider_2', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'Divider_3', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'New modulation signal calculations based on Eq. (24),(25)', 'model2', 20, [3, 11, 9, 30.0]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'Comparator_I_A1', 'model2', 35, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'Comparator_I_A2', 'model2', 76, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'ORGate_A', 'model2', 20, [1, 6, 4, 20]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'Inverter_A', 'model2', 80, [8, 11, 8, 84.21]]\n",
      "['block_circuit_train_15k_0321_013637.jpg', 20, 'Rectangle_1', 'model2', 0, [0, 10, 4, 0]]\n",
      "['block_circuit_train_15k_0321_013618.jpg', 17, 'High Frequency Signal Generator_1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013618.jpg', 17, 'High Frequency Signal Generator_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013618.jpg', 17, 'BPF_1', 'model1', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013618.jpg', 17, 'BPF_2', 'model1', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013618.jpg', 17, 'SMA_Connector_1', 'model2', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013618.jpg', 17, 'SMA_Connector_2', 'none', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013618.jpg', 17, 'Transformer_1', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_013618.jpg', 17, 'Resistor_1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013618.jpg', 17, 'ADC', 'model2', 50, [11, 11, 21, 68.75]]\n",
      "['block_circuit_train_15k_0321_013618.jpg', 17, 'Button', 'model2', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013618.jpg', 17, 'Switches', 'none', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_013618.jpg', 17, 'Power Supply', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_013618.jpg', 17, 'Supply & Reference Decoupling Network', 'model2', 80, [8, 10, 9, 84.21]]\n",
      "['block_circuit_train_15k_0321_013618.jpg', 17, 'Data Buffer IC', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013618.jpg', 17, 'Connector', 'both', 75, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_013618.jpg', 17, 'Logic Analyzer', 'model2', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013618.jpg', 17, 'PC', 'model2', 30, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_014192.jpg', 8, 'Auto-off BB-PFD', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014192.jpg', 8, 'Digital Loop Filter', 'model1', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014192.jpg', 8, 'DCO w/i tapped inductor', 'both', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014192.jpg', 8, 'DIV4', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014192.jpg', 8, 'Glitch-free Fractional divider', 'model2', 45, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_014192.jpg', 8, 'Counter', 'model1', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_014192.jpg', 8, 'Digital Accumulator', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014192.jpg', 8, 'HR-PI', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004669.jpg', 8, 'Pre Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004669.jpg', 8, 'Decimation SCF', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_004669.jpg', 8, 'SCF Main Filter_1', 'model2', 86, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_004669.jpg', 8, 'Interpolation SCF', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_004669.jpg', 8, 'Post Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004669.jpg', 8, 'MOSFET-C Pre Filter', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004669.jpg', 8, 'SCF Main Filter_2', 'model2', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004669.jpg', 8, 'MOSFET-C Post Filter', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_010567.jpg', 15, 'Power Stage', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_010567.jpg', 15, 'VCO', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010567.jpg', 15, '11-Stage NORI Converter', 'model1', 25, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_010567.jpg', 15, 'Regulation Circuits', 'model1', 25, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_010567.jpg', 15, 'EA1', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_010567.jpg', 15, 'M_n', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_010567.jpg', 15, 'BGR', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010567.jpg', 15, 'R1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010567.jpg', 15, 'R2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010567.jpg', 15, 'Dynamic Leaker', 'model2', 40, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_010567.jpg', 15, 'EA2', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010567.jpg', 15, 'MOSFET_1', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_010567.jpg', 15, 'MOSFET_2', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010567.jpg', 15, 'Cout', 'model2', 0, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_010567.jpg', 15, 'R_L', 'model2', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011382.jpg', 17, 'MEMS Resonator', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011382.jpg', 17, '÷1000', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011382.jpg', 17, 'PFD', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011382.jpg', 17, 'CP', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011382.jpg', 17, 'Loop Filter', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011382.jpg', 17, 'C1', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011382.jpg', 17, 'C2', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011382.jpg', 17, 'R1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011382.jpg', 17, 'R2', 'model1', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011382.jpg', 17, 'C3', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011382.jpg', 17, 'VCO', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011382.jpg', 17, 'Digital Divider', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011382.jpg', 17, 'Sinusoidal to Square Wave Conversion', 'model2', 30, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011382.jpg', 17, 'Inverter_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011382.jpg', 17, 'Inverter_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011382.jpg', 17, 'Resistor_1', 'model2', 0, [0, 1, 4, 0]]\n",
      "['block_circuit_train_15k_0321_011382.jpg', 17, 'Capacitor_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004441.jpg', 7, 'Current limited wall adapter', 'model2', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_004441.jpg', 7, 'Energy harvesting systems', 'model2', 72, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_004441.jpg', 7, 'Pulse charger', 'model2', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004441.jpg', 7, 'Power path controller', 'model2', 57.14, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_004441.jpg', 7, 'Step down dc-dc converter', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_004441.jpg', 7, 'Battery', 'model1', 25, [1, 4, 0, 50]]\n",
      "['block_circuit_train_15k_0321_004441.jpg', 7, 'Super Capacitor', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_013745.jpg', 9, 'Transducer', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013745.jpg', 9, 'Analog Front-end', 'model2', 75, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013745.jpg', 9, 'HV T/R Switch', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_013745.jpg', 9, 'Transmitter', 'model1', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013745.jpg', 9, 'LNA', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013745.jpg', 9, 'TGC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013745.jpg', 9, 'Beamformer', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_013745.jpg', 9, 'ADC', 'model1', 30, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013745.jpg', 9, 'Digital signal processing and display', 'model1', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_009130.jpg', 5, 'folded S/H stage', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_009130.jpg', 5, '1.5-bit_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_009130.jpg', 5, '1.5-bit_2', 'model2', 40, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_009130.jpg', 5, '5-bit flash ADC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009130.jpg', 5, 'shift/latch elements & digital correction', 'model2', 85, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'Adder_1', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'G1(z)', 'model1', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'Quantizer_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'H1(z)', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'Gain_1+γ', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'Adder_2', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'Gain_α', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'F(z)', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'Gain_γ', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'Adder_3', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'ECL1(z)', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'Adder_4', 'model2', 0, [1, 7, 3, 20]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'G2(z)', 'model2', 33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'Quantizer_2', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'H2(z)', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'Gain_α^{-1}', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'Adder_5', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'ECL2(z)', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'Digital FIR 67 taps', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'Semidigital FIR 67 taps', 'model2', 0, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'DAC', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'Subtractor_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'SC-LPF 3rd-order IFLF', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009704.jpg', 24, 'SC-LPF 1st-order DCT', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015289.jpg', 7, 'Energy Harvester', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_015289.jpg', 7, 'AC/DC–DC CONVERTER', 'model1', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_015289.jpg', 7, 'MPPT', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_015289.jpg', 7, 'Storage Capacitor', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015289.jpg', 7, 'Voltage Regulating DC–DC Converter', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015289.jpg', 7, 'Capacitor_1', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015289.jpg', 7, 'Load', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012579.jpg', 5, 'Incoming fiber', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012579.jpg', 5, 'Optical mirrors', 'model1', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_012579.jpg', 5, 'outgoing fiber', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012579.jpg', 5, 'Control Loop', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012579.jpg', 5, 'Rectangle_1', 'model1', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_002648.jpg', 8, 'Fractional-N PLL', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002648.jpg', 8, 'LODistributionBuffer_1', 'model2', 30, [1, 4, 2, 33.33333333333333]]\n",
      "['block_circuit_train_15k_0321_002648.jpg', 8, 'LODistributionBuffer_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002648.jpg', 8, '×M1/N1', 'model2', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_002648.jpg', 8, 'Amplifier_1', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002648.jpg', 8, 'I/Q Generation', 'model2', 82, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_002648.jpg', 8, '×M2/N2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_002648.jpg', 8, 'Amplifier_2', 'model1', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'Voltage regulator', 'model2', 45, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'Sense', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'Vbias', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'Qu', 'none', 50, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'Qd', 'model2', 80, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'R_Ld', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'CSC', 'model2', 65, [4, 7, 4, 72.73]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'L', 'model2', 20, [1, 4, 5, 22.22]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'D1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'SW2', 'model2', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'SW3', 'model2', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'SWm', 'model2', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'D2', 'model2', 70, [2, 3, 2, 80.0]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'D3', 'model1', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'V2', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'V3', 'model1', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'Vm', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'Current calculation', 'model2', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'Hysteresis current control scheme for multilevel converter', 'model2', 90, [8, 9, 8, 94.12]]\n",
      "['block_circuit_train_15k_0321_009575.jpg', 20, 'FPGA', 'model2', 75, [6, 9, 6, 80]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Vcm-based SAR ADC_1', 'model1', 40, [8, 19, 8, 59.26]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'CT_p', 'model1', 0, [0, 9, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'CT_m', 'model2', 20, [2, 8, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Vrefp/Vrefm_1', 'model2', 50, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Switch_Phi3a_1', 'model1', 30, [2, 8, 3, 36.36]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Switch_Phi3a_2', 'model2', 0, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Switch_Phi3b_1', 'model1', 20, [1, 8, 2, 20]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Switch_Phi3b_2', 'none', 20, [2, 12, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Switch_Phi1_1', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Switch_Phi1_2', 'model2', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'C1_top', 'model2', 25, [4, 27, 3, 26.67]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Switch_cal_co_1', 'model1', 20, [2, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'ZCD', 'model2', 50, [3, 4, 6, 60]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Switch_S2', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'C2', 'model2', 20, [1, 4, 0, 50]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Switch_cal_co_2', 'model2', 30, [1, 5, 0, 40]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Switch_cal_co_3', 'model1', 25, [1, 6, 2, 25]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Comp1', 'model2', 10, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Control Logic', 'model2', 40, [4, 10, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'I1_top', 'model2', 23, [2, 16, 1, 23.529]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Switch_Phi21_top', 'model2', 30, [3, 8, 3, 54.55]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Vcm-based SAR ADC_2', 'model2', 15, [3, 25, 3, 21.43]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'CT2_p', 'model2', 20, [2, 7, 3, 40]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'CT2_m', 'model1', 20, [1, 9, 1, 20]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Vrefp/Vrefm_2', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Switch_E2_p', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Switch_E2_m', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Switch_Vcm_2', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'I1_bottom', 'model1', 11, [1, 16, 2, 11.11]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Switch_Phi21_bottom', 'none', 0, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'C1_bottom_left', 'model1', 7, [1, 27, 1, 7.14]]\n",
      "['block_circuit_train_15k_0321_003056.jpg', 32, 'Comp2', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011282.jpg', 19, 'Capacitor_0.5pF_1', 'model2', 25, [1, 4, 0, 50]]\n",
      "['block_circuit_train_15k_0321_011282.jpg', 19, 'Capacitor_0.5pF_2', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011282.jpg', 19, 'Switch_φ1', 'model2', 10, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011282.jpg', 19, 'Switch_φ2', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011282.jpg', 19, 'Switch_φ2e', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011282.jpg', 19, 'Switch_φ1e_1', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011282.jpg', 19, 'Switch_φ1e_2', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011282.jpg', 19, 'Capacitor_1.25pF_1', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011282.jpg', 19, 'Capacitor_1.25pF_2', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011282.jpg', 19, 'Switch_φCHA', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011282.jpg', 19, 'Switch_φCHB', 'none', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011282.jpg', 19, 'Switch_φCHAO', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011282.jpg', 19, 'Switch_φCHBO', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011282.jpg', 19, 'OpAmp', 'none', 75, [5, 8, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011282.jpg', 19, '4-bit flash A/D', 'model2', 80, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011282.jpg', 19, 'CLOCK/OVERDRIVE', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011282.jpg', 19, 'PULSED SWITCH OVERDRIVE', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011282.jpg', 19, 'DECODE', 'model2', 80, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_011282.jpg', 19, '4 BIT D/A', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013169.jpg', 15, 'Antenna_1', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013169.jpg', 15, 'Filter_1', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013169.jpg', 15, 'RF VGA', 'model2', 25, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_013169.jpg', 15, 'Frequency Synthesizer', 'model2', 40, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013169.jpg', 15, 'Mixer_1', 'model1', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_013169.jpg', 15, 'Mixer_2', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013169.jpg', 15, 'Filter_2', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013169.jpg', 15, 'Filter_3', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013169.jpg', 15, 'IF VGA_1', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013169.jpg', 15, 'IF VGA_2', 'model2', 25, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013169.jpg', 15, 'ΔΣ ADC_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013169.jpg', 15, 'ΔΣ ADC_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013169.jpg', 15, 'Digital Filter_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013169.jpg', 15, 'Digital Filter_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013169.jpg', 15, 'OFDM Demodulator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'V_PV', 'model2', 15, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'Piezo', 'none', 0, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'RF', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'Switch_E1', 'model2', 10, [1, 5, 2, 28.57142857142857]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'Switch_E2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'Switch_E3', 'model1', 0, [0, 2, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'S0_PV', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'S0_PZ', 'model1', 40, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'S0_RF', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'S1', 'none', 0, [0, 5, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'S2', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'S3', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'S4', 'model2', 25, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'C_BPV', 'model2', 30, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'C_BPZ', 'model2', 0, [0, 6, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'C_BRF', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'C_DD', 'model2', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'C_D', 'model2', 33.33, [1, 1, 5, 33.33]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'C_store', 'model1', 57.14, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'C_R', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'Inductor_L', 'model2', 50, [3, 4, 7, 54.55]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'Diode_1', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'Rectifier_1', 'none', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'Rectifier_2', 'model2', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'Start-up', 'model2', 20, [4, 19, 4, 34.78]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'Energize/dump pulse gen.', 'model2', 50, [4, 7, 4, 72.73]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'Voltage doubler & driver', 'model2', 57, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'Digital controller with SAR', 'model2', 45, [5, 8, 8, 62.5]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'References', 'model1', 45, [6, 12, 7, 63]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'Switches & Sampler', 'model2', 15, [1, 9, 3, 16.67]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'Vstore-OK Comparator', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, '0.5 hour clock', 'model2', 0, [0, 2, 2, 0.0]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'Oscillator PV', 'model2', 0, [0, 4, 1, 0.0]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'Oscillator piezo', 'model2', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'Oscillator RF', 'model2', 30, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'OpAmp_1', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_012098.jpg', 37, 'LDO', 'model1', 78, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015448.jpg', 9, 'Signal generator_1', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_015448.jpg', 9, 'Signal generator_2', 'model2', 20, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_015448.jpg', 9, 'Signal generator_3', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_015448.jpg', 9, 'Adder_1', 'model2', 82, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_015448.jpg', 9, 'Splitter_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015448.jpg', 9, 'Filter_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015448.jpg', 9, 'ADC', 'model2', 50, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_015448.jpg', 9, 'Logic analyzer', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015448.jpg', 9, 'PC with MATLAB', 'model2', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014307.jpg', 6, 'Adder_1', 'model2', 28.57, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_014307.jpg', 6, 'C_dxm', 'model2', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014307.jpg', 6, 'Limiter_1', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014307.jpg', 6, 'Adder_2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014307.jpg', 6, 'Z_oxm', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014307.jpg', 6, 'Limiter_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008463.jpg', 19, 'VBUCK_10V', 'model1', 33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_008463.jpg', 19, 'BandGap Reference', 'model1', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_008463.jpg', 19, 'Capacitor_1', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008463.jpg', 19, 'Switch_φ1_1', 'none', 20, [3, 9, 3, 50]]\n",
      "['block_circuit_train_15k_0321_008463.jpg', 19, 'Switch_φ2_1', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008463.jpg', 19, 'Switch_φ1_2', 'model1', 25, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_008463.jpg', 19, 'Switch_φ2_2', 'none', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008463.jpg', 19, 'Capacitor_2', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008463.jpg', 19, 'Switch_φ1_3', 'model2', 20, [2, 9, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008463.jpg', 19, 'Switch_φ2_3', 'model2', 15, [1, 8, 1, 22.22]]\n",
      "['block_circuit_train_15k_0321_008463.jpg', 19, 'Switch_φ1_4', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_008463.jpg', 19, 'Switch_φ2_4', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008463.jpg', 19, 'Capacitor_3', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008463.jpg', 19, 'COUT', 'model2', 25, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_008463.jpg', 19, 'RLOAD', 'model2', 40, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_008463.jpg', 19, 'Power on Reset Circuitry', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008463.jpg', 19, 'RC Delay Based Oscillator', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008463.jpg', 19, 'Clock Generation Circuits', 'model1', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_008463.jpg', 19, 'Level Shifters', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_004596.jpg', 16, 'Speaker_1', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004596.jpg', 16, 'Rin_1', 'model2', 25, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004596.jpg', 16, 'Rin_2', 'model1', 33, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004596.jpg', 16, 'OpAmp_1', 'model2', 30, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_004596.jpg', 16, 'OpAmp_2', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_004596.jpg', 16, 'Capacitor_1', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_004596.jpg', 16, 'Capacitor_2', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004596.jpg', 16, 'Qdiff', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004596.jpg', 16, 'Qcmm', 'model2', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004596.jpg', 16, 'bandgap', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004596.jpg', 16, 'RZ + bitstream conversion', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004596.jpg', 16, 'FIRDAC common mode', 'none', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_004596.jpg', 16, 'FIRDAC diff. mode', 'model2', 25, [2, 6, 5, 36.36]]\n",
      "['block_circuit_train_15k_0321_004596.jpg', 16, 'FIRDAC dither', 'model1', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_004596.jpg', 16, 'clip detect', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004596.jpg', 16, 'RZ', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_013849.jpg', 9, 'REF', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013849.jpg', 9, 'BBPD', 'model2', 50, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_013849.jpg', 9, 'DLF', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013849.jpg', 9, 'DCO', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_013849.jpg', 9, 'ΔΣ', 'none', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013849.jpg', 9, 'LMS', 'none', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_013849.jpg', 9, 'Multiplier_1', 'none', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013849.jpg', 9, 'DTC', 'model1', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013849.jpg', 9, 'MMD', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'BS-SW_1', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'BS-SW_2', 'model1', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'Bottom-plate Sampling', 'none', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'Gm', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'ADC', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'Adder_1', 'model2', 0, [1, 3, 3, 33.33333333333333]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'PHE', 'none', 0, [0, 8, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, '4-tap MA', 'model2', 20, [3, 7, 3, 60]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'Sign', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'Multiplier_rho', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'Counter', 'model2', 10, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'MMD', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'LUT', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'Multiplier_K_CDAC', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'CG', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'Mux_1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'CDAC_1', 'none', 0, [1, 6, 2, 25]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'CDAC_2', 'model2', 15, [1, 6, 4, 20]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'ERR_offset', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'ERR_edge', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'ERR_phi', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'Adder_3', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'Multiplier_alpha', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'Multiplier_K_DCO', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'Oscillator_1', 'model2', 0, [0, 22, 3, 0.0]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, 'H3E', 'model1', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004919.jpg', 28, '÷4 DIV', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011255.jpg', 9, 'SH', 'model1', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011255.jpg', 9, 'ADSC1', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011255.jpg', 9, 'MUX', 'model2', 30, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_011255.jpg', 9, 'DASC1', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011255.jpg', 9, 'A1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011255.jpg', 9, 'gain a', 'model1', 75, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011255.jpg', 9, 'ADSC2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011255.jpg', 9, 'SUM', 'model2', 35, [2, 3, 5, 50]]\n",
      "['block_circuit_train_15k_0321_011255.jpg', 9, 'CAL', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008155.jpg', 12, 'Analog Input', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008155.jpg', 12, 'Adder_1', 'model1', 82, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_008155.jpg', 12, 'PN×Δ_a', 'model2', 0, [0, 4, 1, 0.0]]\n",
      "['block_circuit_train_15k_0321_008155.jpg', 12, 'Ref. ADC (fs/M)', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_008155.jpg', 12, 'ADC (fs/4)', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008155.jpg', 12, 'Adaptive Digital Filter', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_008155.jpg', 12, 'Multiplier_Br', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008155.jpg', 12, 'Multiplier_Bm', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008155.jpg', 12, 'Adder_2', 'none', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008155.jpg', 12, 'Adder_3', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008155.jpg', 12, 'PN×Δ_d', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008155.jpg', 12, 'LMS', 'model2', 30, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_011049.jpg', 7, 'Input', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011049.jpg', 7, 'Analog Integrator', 'none', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_011049.jpg', 7, 'Comparators', 'model1', 85, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_011049.jpg', 7, 'Differential PWM', 'model1', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011049.jpg', 7, 'Delay Generator', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011049.jpg', 7, 'Drivers & Bi-directional H-Bridge', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_011049.jpg', 7, '8 Ohm Speaker', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011549.jpg', 14, 'VCO_p', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011549.jpg', 14, 'PRI1_p', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011549.jpg', 14, 'IDAC_p', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011549.jpg', 14, 'CCO_p', 'model2', 40, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011549.jpg', 14, 'DCO_p', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011549.jpg', 14, 'PRI2_p', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011549.jpg', 14, 'FB_p', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_011549.jpg', 14, 'VCO_n', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011549.jpg', 14, 'PRI1_n', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011549.jpg', 14, 'IDAC_n', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011549.jpg', 14, 'CCO_n', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011549.jpg', 14, 'DCO_n', 'model2', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011549.jpg', 14, 'PRI2_n', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011549.jpg', 14, 'FB_n', 'model2', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_015149.jpg', 14, 'Piezoelectric transducer', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015149.jpg', 14, 'CurrentSource_1', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015149.jpg', 14, 'Capacitor_1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015149.jpg', 14, 'Zero-Crossing Detection', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015149.jpg', 14, 'Pulses Generation', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015149.jpg', 14, 'Pulses Sequencing', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015149.jpg', 14, 'Switch control', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_015149.jpg', 14, 'Voltage regulator', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015149.jpg', 14, 'k off-chip switched capacitors', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_015149.jpg', 14, 'Diode_1', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015149.jpg', 14, 'Diode_2', 'none', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015149.jpg', 14, 'Diode_3', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015149.jpg', 14, 'Diode_4', 'model1', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015149.jpg', 14, 'Capacitor_2', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002760.jpg', 7, 'Adder_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_002760.jpg', 7, 'α1 I(z)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002760.jpg', 7, 'Adder_2', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002760.jpg', 7, 'α2 I(z)', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002760.jpg', 7, 'Quantizer_1', 'model2', 40, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_002760.jpg', 7, '1bit DAC', 'model2', 0, [0, 1, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002760.jpg', 7, 'Offset calibration', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007537.jpg', 9, 'H_SC(z)', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_007537.jpg', 9, 'CDAC', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007537.jpg', 9, 'H_CT1(s)', 'model2', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_007537.jpg', 9, 'C_INT', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007537.jpg', 9, 'RPF', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007537.jpg', 9, 'G & H_CT2(s)', 'model2', 10, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007537.jpg', 9, 'OTA', 'model1', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007537.jpg', 9, 'QTZ', 'model1', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007537.jpg', 9, 'z^-d', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000407.jpg', 8, 'Power Management Unit', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000407.jpg', 8, 'Register A', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000407.jpg', 8, 'Unit A', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000407.jpg', 8, 'MUX_1', 'none', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000407.jpg', 8, 'Register B', 'model2', 30, [2, 3, 3, 66.667]]\n",
      "['block_circuit_train_15k_0321_000407.jpg', 8, 'Unit B', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000407.jpg', 8, 'MUX_2', 'model2', 45, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000407.jpg', 8, 'TSC checker tree', 'model2', 83, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_014878.jpg', 9, 'OSC', 'model1', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014878.jpg', 9, '4-phase clock generator', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_014878.jpg', 9, 'DRV1', 'model2', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014878.jpg', 9, 'DRV2', 'model2', 29, [1, 4, 3, 28.57142857142857]]\n",
      "['block_circuit_train_15k_0321_014878.jpg', 9, 'DRVN', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014878.jpg', 9, 'CP1', 'model2', 50, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_014878.jpg', 9, 'CP2', 'model1', 40, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_014878.jpg', 9, 'CPN', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_014878.jpg', 9, 'Capacitor_1', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012967.jpg', 10, 'Reference Current Generator', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_012967.jpg', 10, 'CurrentSource_IREF_1', 'model2', 25, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_012967.jpg', 10, 'CurrentSource_IREF_2', 'model2', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012967.jpg', 10, 'Resistor_R', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012967.jpg', 10, 'Amplifier', 'model2', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_012967.jpg', 10, 'Capacitor_Csw', 'model2', 85, [3, 4, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012967.jpg', 10, 'Switch_φ1', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_012967.jpg', 10, 'Switch_φ2', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012967.jpg', 10, 'Non-overlapping Clock Generator', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012967.jpg', 10, 'VCO', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000976.jpg', 6, 'Transformer_1', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000976.jpg', 6, 'Resistor_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000976.jpg', 6, 'ADC', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_000976.jpg', 6, 'Switch_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000976.jpg', 6, 'Power', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000976.jpg', 6, 'Digital Processing Unit', 'model2', 65, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012300.jpg', 11, 'PLL', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012300.jpg', 11, 'PI', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012300.jpg', 11, 'Multiplier_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012300.jpg', 11, 'Repetitive Controller', 'model2', 33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_012300.jpg', 11, 'PWM', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012300.jpg', 11, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012300.jpg', 11, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012300.jpg', 11, 'Adder_3', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012300.jpg', 11, 'H(s)', 'model2', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012300.jpg', 11, 'Peak', 'model2', 78, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012300.jpg', 11, 'K_R(s)', 'model2', 30, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012431.jpg', 8, 'Low pass filter', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012431.jpg', 8, 'Multiplier_1', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012431.jpg', 8, 'PI', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012431.jpg', 8, 'Multiplier_2', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012431.jpg', 8, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012431.jpg', 8, 'Comparator_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012431.jpg', 8, 'Comparator_2', 'none', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012431.jpg', 8, 'D flip flop', 'model2', 75, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_014883.jpg', 5, 'PFD', 'model2', 85, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_014883.jpg', 5, 'T1', 'model2', 40, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014883.jpg', 5, 'T2', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_014883.jpg', 5, 'QCO', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014883.jpg', 5, '÷N', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011519.jpg', 6, 'Clock signals', 'both', 100, [6, 6, 6, 100]]\n",
      "['block_circuit_train_15k_0321_011519.jpg', 6, 'Charge pump', 'model2', 100, [6, 6, 6, 100]]\n",
      "['block_circuit_train_15k_0321_011519.jpg', 6, 'Comparator', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_011519.jpg', 6, 'Adder_1', 'model2', 30, [1, 3, 0, 66.66666666666667]]\n",
      "['block_circuit_train_15k_0321_011519.jpg', 6, 'Divider_1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011519.jpg', 6, 'Differentiator_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002019.jpg', 4, 'n-phase duty cycle calculation (feedback control)', 'model1', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_002019.jpg', 4, 'Current ripple (peak) prediction with Tsn', 'model2', 85, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_002019.jpg', 4, 'Max', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002019.jpg', 4, 'T_s = T_s/N × I_ripple_require / I_ripple_max', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_008215.jpg', 6, '3-bit VE', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_008215.jpg', 6, 'Switch_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008215.jpg', 6, 'N/2-1 bit Flash', 'none', 30, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_008215.jpg', 6, 'DAC', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008215.jpg', 6, 'Summer_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008215.jpg', 6, 'DECODER', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012034.jpg', 13, 'PMOS_Load_1', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012034.jpg', 13, 'PMOS_Cascode_1', 'model1', 40, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_012034.jpg', 13, 'NMOS_Input_1', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012034.jpg', 13, 'NMOS_Tail', 'model2', 0, [0, 5, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012034.jpg', 13, 'NMOS_Input_2', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012034.jpg', 13, 'PMOS_Cascode_2', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012034.jpg', 13, 'PMOS_Load_2', 'model2', 0, [2, 3, 0, 133.33]]\n",
      "['block_circuit_train_15k_0321_012034.jpg', 13, 'Bias', 'model2', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012034.jpg', 13, 'β=1/2', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012034.jpg', 13, 'CLS Network', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012034.jpg', 13, 'C_CLS', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012034.jpg', 13, 'Switch_1', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_012034.jpg', 13, 'Switch_2', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011131.jpg', 15, 'T/4 delay_1', 'model1', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011131.jpg', 15, 'T/4 delay_2', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011131.jpg', 15, 'Multiplier_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011131.jpg', 15, '0.5', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_011131.jpg', 15, 'Multiplier_2', 'none', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_011131.jpg', 15, 'Multiplier_3', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011131.jpg', 15, 'kp', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011131.jpg', 15, 'ki/s', 'model2', 10, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011131.jpg', 15, 'Adder_1', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011131.jpg', 15, 'Adder_2', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_011131.jpg', 15, 'kφ2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011131.jpg', 15, '∫', 'model1', 33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011131.jpg', 15, 'sin', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011131.jpg', 15, 'cos', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011131.jpg', 15, 'Adder_3', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011465.jpg', 17, 'PV Arrays', 'model2', 50, [2, 3, 3, 66.6666666667]]\n",
      "['block_circuit_train_15k_0321_011465.jpg', 17, 'Diode_Input_1', 'model2', 40, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011465.jpg', 17, 'Q1', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011465.jpg', 17, 'D1', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011465.jpg', 17, 'R_Lf', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011465.jpg', 17, 'L_f', 'model2', 60, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_011465.jpg', 17, 'R_Cf', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011465.jpg', 17, 'C_f', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011465.jpg', 17, 'D2', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011465.jpg', 17, 'Q2', 'model2', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011465.jpg', 17, 'Commercial Grid', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011465.jpg', 17, 'Gate Drive', 'model2', 75, [4, 6, 4, 80]]\n",
      "['block_circuit_train_15k_0321_011465.jpg', 17, 'Mode transition circuit', 'model2', 85, [4, 5, 4, 88.8889]]\n",
      "['block_circuit_train_15k_0321_011465.jpg', 17, 'OCC controller of vAB', 'none', 0, [0, 5, 4, 0]]\n",
      "['block_circuit_train_15k_0321_011465.jpg', 17, 'OCC controller of iin1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011465.jpg', 17, 'Output voltage regulator', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011465.jpg', 17, 'MPPT controller', 'model2', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_012561.jpg', 7, 'Adder_1', 'model1', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012561.jpg', 7, 'Adder_2', 'none', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012561.jpg', 7, 'G_PI(s)', 'model2', 78, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012561.jpg', 7, 'PWM', 'model2', 86, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_012561.jpg', 7, 'G_od(s)', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012561.jpg', 7, 'Q', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012561.jpg', 7, 'G_id(s)', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002274.jpg', 16, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002274.jpg', 16, 'Adder_2', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002274.jpg', 16, '1st NS SAR', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_002274.jpg', 16, 'Adder_3', 'model2', 30, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_002274.jpg', 16, 'RA', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002274.jpg', 16, 'Adder_4', 'model2', 0, [0, 0, 3, 0.0]]\n",
      "['block_circuit_train_15k_0321_002274.jpg', 16, '2nd SAR', 'model2', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002274.jpg', 16, 'CC-based Offset Calibration', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_002274.jpg', 16, '1st-stage comparator', 'both', 86, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_002274.jpg', 16, 'Cal. Voltage Generation', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_002274.jpg', 16, 'Comparator_All1_1', 'model2', 25, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_002274.jpg', 16, 'Comparator_All0_2', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_002274.jpg', 16, 'Up/Down Counter', 'model2', 30, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_002274.jpg', 16, 'Comparator_Dlast_3', 'both', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002274.jpg', 16, 'Delay_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002274.jpg', 16, 'D_last', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012181.jpg', 10, 'nI0', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012181.jpg', 10, 'I0', 'none', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_012181.jpg', 10, 'SW', 'model2', 30, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_012181.jpg', 10, 'Q1', 'model2', 25, [1, 2, 6, 25]]\n",
      "['block_circuit_train_15k_0321_012181.jpg', 10, 'VTCC', 'model1', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_012181.jpg', 10, 'CMC1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012181.jpg', 10, 'CMC2', 'none', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012181.jpg', 10, 'I1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012181.jpg', 10, 'I2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012181.jpg', 10, 'R2', 'model2', 50, [1, 1, 2, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_012105.jpg', 15, 'gm1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012105.jpg', 15, '1/gm2', 'model1', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012105.jpg', 15, '-gm2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012105.jpg', 15, '1/goe', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012105.jpg', 15, 'C_oe', 'model2', 30, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_012105.jpg', 15, 'Cc', 'model2', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012105.jpg', 15, 'A_x', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012105.jpg', 15, 'Adder_1', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012105.jpg', 15, '×1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012105.jpg', 15, 'N_P', 'model2', 100, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012105.jpg', 15, '1/gds_p', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_012105.jpg', 15, 'R_L', 'model2', 20, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_012105.jpg', 15, 'ESR', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012105.jpg', 15, 'ESL', 'model2', 30, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012105.jpg', 15, 'C_out', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013690.jpg', 8, 'CP/LF', 'model1', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_013690.jpg', 8, 'LogicGate_1', 'model2', 30, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_013690.jpg', 8, 'LogicGate_2', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013690.jpg', 8, 'Vtune Range', 'model1', 65, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013690.jpg', 8, 'UP/DN Decision Logic w/ 1 Shot Output', 'model2', 30, [3, 6, 5, 54.54545454545454]]\n",
      "['block_circuit_train_15k_0321_013690.jpg', 8, 'Vpwm Level Detector', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013690.jpg', 8, 'Class-D Amp. w/ f_sw Controlled by V_tune', 'model2', 46, [3, 7, 6, 46.15]]\n",
      "['block_circuit_train_15k_0321_013690.jpg', 8, 'L_out', 'model2', 40, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011699.jpg', 5, 'CIC 1', 'model2', 10, [1, 5, 2, 28.57142857142857]]\n",
      "['block_circuit_train_15k_0321_011699.jpg', 5, 'BLIC', 'none', 65, [6, 8, 9, 70.58823529411765]]\n",
      "['block_circuit_train_15k_0321_011699.jpg', 5, 'CIC 2', 'model2', 40, [11, 11, 11, 100]]\n",
      "['block_circuit_train_15k_0321_011699.jpg', 5, 'CIC 3', 'model2', 80, [8, 10, 8, 88.89]]\n",
      "['block_circuit_train_15k_0321_011699.jpg', 5, 'CIC 4', 'model1', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014870.jpg', 4, 'PFD', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014870.jpg', 4, 'Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014870.jpg', 4, 'DCO', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014870.jpg', 4, 'Feedback Path / Divider', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013655.jpg', 11, 'VSC', 'model1', 82, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_013655.jpg', 11, 'L', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_013655.jpg', 11, 'Zg', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013655.jpg', 11, 'Grid', 'model2', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013655.jpg', 11, 'αβ/dq_1', 'model2', 15, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_013655.jpg', 11, 'PLL', 'model2', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_013655.jpg', 11, 'αβ/dq_2', 'none', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_013655.jpg', 11, 'αβ/dq_3', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_013655.jpg', 11, 'CC', 'model1', 0, [0, 6, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013655.jpg', 11, 'AVC', 'model1', 29, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_013655.jpg', 11, 'Adder_1', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_006949.jpg', 12, 'TDC', 'model2', 20, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_006949.jpg', 12, 'K_P', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006949.jpg', 12, 'K_I', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006949.jpg', 12, 'Z^{-1}', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006949.jpg', 12, 'Summer_1', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_006949.jpg', 12, 'DSM', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006949.jpg', 12, 'mod-K Counter', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006949.jpg', 12, 'Mux_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006949.jpg', 12, 'VCO', 'model2', 33.33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_006949.jpg', 12, 'PFD', 'model1', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006949.jpg', 12, '÷N', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006949.jpg', 12, '÷M', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011070.jpg', 10, 'W_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011070.jpg', 10, 'FFT_1', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011070.jpg', 10, 'W_2', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011070.jpg', 10, 'FFT_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011070.jpg', 10, 'FIR tap coefficients computation', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011070.jpg', 10, 'F↓D_1', 'model1', 0, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_011070.jpg', 10, 'F↓D_2', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011070.jpg', 10, 'FIR', 'model2', 60, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_011070.jpg', 10, 'Z^-nt', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011070.jpg', 10, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011665.jpg', 17, 'Switch_1', 'model2', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011665.jpg', 17, 'Switch_2', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011665.jpg', 17, 'Capacitor_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011665.jpg', 17, 'Capacitor_2', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011665.jpg', 17, 'OpAmp_1', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011665.jpg', 17, 'latch_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011665.jpg', 17, 'column circuit_1', 'model1', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011665.jpg', 17, 'Switch_3', 'model2', 30, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_011665.jpg', 17, 'Switch_4', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011665.jpg', 17, 'Capacitor_3', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011665.jpg', 17, 'Capacitor_4', 'both', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011665.jpg', 17, 'OpAmp_2', 'model1', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011665.jpg', 17, 'latch_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011665.jpg', 17, 'column circuit_2', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011665.jpg', 17, 'ramp generator', 'model1', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011665.jpg', 17, 'counter', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011665.jpg', 17, 'central circuit', 'none', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011005.jpg', 13, 'Antenna_1', 'model2', 50, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011005.jpg', 13, 'RF front-end_1', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011005.jpg', 13, 'IF-to-baseband ADC', 'both', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_011005.jpg', 13, 'Mixer_1', 'model1', 50, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_011005.jpg', 13, 'LO_1', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011005.jpg', 13, 'Mixer_2', 'both', 86, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_011005.jpg', 13, 'LO_2', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011005.jpg', 13, 'Lowpass ΔΣ ADCs', 'model2', 50, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_011005.jpg', 13, 'DSP_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011005.jpg', 13, 'Antenna_2', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011005.jpg', 13, 'RF front-end_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011005.jpg', 13, 'Bandpass ΔΣ ADC', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011005.jpg', 13, 'DSP_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010079.jpg', 6, 'SC 2-Integrator Loop', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_010079.jpg', 6, '3-bit Q', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_010079.jpg', 6, 'LPF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010079.jpg', 6, 'PWM', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010079.jpg', 6, 'DAC', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010079.jpg', 6, 'Bitstream Generator', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011866.jpg', 11, 'R_MEMS', 'none', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011866.jpg', 11, 'Comparator_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011866.jpg', 11, 'Quantizer', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011866.jpg', 11, 'C1', 'none', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011866.jpg', 11, 'C2', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011866.jpg', 11, 'Switch_1', 'model2', 0, [0, 0, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011866.jpg', 11, 'Switch_2', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011866.jpg', 11, 'CLK Ph Gen', 'model2', 82, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_011866.jpg', 11, 'Digital Δ-Σ Modulator', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011866.jpg', 11, 'Integer-N PLL', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011866.jpg', 11, 'Fractional-N Divider', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008442.jpg', 11, 'CTAT Biasing Current Source', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008442.jpg', 11, 'Vdd', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_008442.jpg', 11, 'M1', 'model2', 30, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_008442.jpg', 11, 'M2', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008442.jpg', 11, 'Ring Oscillator1', 'model1', 80, [3, 5, 2, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_008442.jpg', 11, 'Ring Oscillator2', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008442.jpg', 11, 'Ground_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008442.jpg', 11, 'Counter1', 'model2', 66, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008442.jpg', 11, 'Counter2', 'model2', 60, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008442.jpg', 11, 'Fixed-number counting controller', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_008442.jpg', 11, 'Subtractor_1', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_013788.jpg', 18, 'V_DC', 'model2', 80, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_013788.jpg', 18, 'Q1', 'model1', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013788.jpg', 18, 'Q2', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013788.jpg', 18, 'Q3', 'model2', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013788.jpg', 18, 'Q4', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_013788.jpg', 18, 'L', 'model1', 60, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_013788.jpg', 18, 'C', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013788.jpg', 18, 'R', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013788.jpg', 18, 'Load_1', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013788.jpg', 18, 'Adder_1', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013788.jpg', 18, 'Adder_2', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013788.jpg', 18, 'Adder_3', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013788.jpg', 18, 'Comparator_1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013788.jpg', 18, 'TriangleWaveGenerator_1', 'model2', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013788.jpg', 18, 'Voltage Controller', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013788.jpg', 18, 'SSCC', 'model2', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013788.jpg', 18, 'PI', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013788.jpg', 18, '1/2 + u_ref / 2V_DC', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'Vin', 'model1', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'S1', 'model1', 40, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'S2', 'model2', 75, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'Np1', 'model2', 0, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'Ns1', 'model1', 40, [2, 6, 1, 57.14]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'Lm1', 'none', 0, [0, 6, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'Lm2', 'model1', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'Lk1', 'model2', 50, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'Lk2', 'model2', 40, [2, 4, 0, 100]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'N1', 'model2', 40, [3, 11, 3, 42.86]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'D1', 'none', 50, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'D2', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'D3', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'C1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'C2', 'model1', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'C3', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'Voltage sampling circuit', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'Adder_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'PI Controller', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001454.jpg', 20, 'PWM Generator', 'model2', 35, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_004664.jpg', 5, 'Compensated CP', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004664.jpg', 5, 'gm,CP', 'model2', 50, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_004664.jpg', 5, 'xN', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004664.jpg', 5, 'H_SP', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004664.jpg', 5, 'LF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010461.jpg', 9, 'MOSFET_1', 'model2', 67, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_010461.jpg', 9, 'Diode_1', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010461.jpg', 9, 'Comparator_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010461.jpg', 9, 'SR Latch', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010461.jpg', 9, 'Buffer_1', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010461.jpg', 9, 'Control Circuit', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010461.jpg', 9, '8-bit SRAM', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010461.jpg', 9, 'primary clock', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_010461.jpg', 9, 'data', 'both', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_007108.jpg', 16, 'freq mod', 'model2', 50, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007108.jpg', 16, 'mod-2^n counter', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007108.jpg', 16, 'reg', 'none', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_007108.jpg', 16, 'φ_n detect', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007108.jpg', 16, 'Adder_1', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_007108.jpg', 16, 'Adder_2', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007108.jpg', 16, 'quantizer', 'model2', 30, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_007108.jpg', 16, 'Adder_3', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_007108.jpg', 16, 'DAC', 'none', 40, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_007108.jpg', 16, 'Adder_4', 'model2', 20, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_007108.jpg', 16, 'Adder_5', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007108.jpg', 16, 'Adder_6', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007108.jpg', 16, 'Delay_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007108.jpg', 16, 'Delay_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007108.jpg', 16, 'Delay_3', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007108.jpg', 16, 'Delay_4', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011529.jpg', 9, 'INPUT AMPLIFIER', 'model2', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_011529.jpg', 9, 'LIMITER', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011529.jpg', 9, 'INHIBIT', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011529.jpg', 9, 'FIRST MULTIPLIER', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_011529.jpg', 9, 'LOW PASS FILTER', 'model1', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011529.jpg', 9, 'SECOND MULTIPLIER', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_011529.jpg', 9, 'OFFSET ADJUST', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011529.jpg', 9, 'OUTPUT AMPLIFIER', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011529.jpg', 9, 'PRECISION THERMALLY COMPENSATED BIAS NETWORK', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012154.jpg', 10, 'PD', 'model2', 60, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_012154.jpg', 10, 'abc/αβ', 'model2', 30, [3, 5, 5, 60]]\n",
      "['block_circuit_train_15k_0321_012154.jpg', 10, 'αβ/dq', 'model2', 40, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_012154.jpg', 10, 'LPF', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012154.jpg', 10, 'PI^λ', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012154.jpg', 10, 'VCO', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012154.jpg', 10, 'Summer_1', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012154.jpg', 10, '1/s', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012154.jpg', 10, 'rem', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012154.jpg', 10, '2π', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_004199.jpg', 12, 'Agilent E4438C Signal generator', 'model2', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_004199.jpg', 12, '10\\u2009uF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004199.jpg', 12, '49.9\\u2009ohm', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_004199.jpg', 12, 'Agilent E8257D Signal generator', 'none', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_004199.jpg', 12, 'PCB', 'both', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_004199.jpg', 12, 'DUT', 'model1', 83, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_004199.jpg', 12, 'VCO', 'model2', 86, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_004199.jpg', 12, 'BUF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004199.jpg', 12, 'Rest of PLL', 'model1', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004199.jpg', 12, 'Balun', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004199.jpg', 12, 'Agilent N9030A Signal Analyser', 'model2', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_004199.jpg', 12, 'Agilent DSO90254A Oscilloscope', 'model1', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_008217.jpg', 6, 'Adder_1', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008217.jpg', 6, 'DCO', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008217.jpg', 6, 'gyrator converter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008217.jpg', 6, 'PV', 'model2', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008217.jpg', 6, 'limiter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008217.jpg', 6, 'ZEB', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010946.jpg', 10, 'Microhotplate', 'model2', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_010946.jpg', 10, 'DDA', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_010946.jpg', 10, 'R_POLY_HEATER', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010946.jpg', 10, 'MOSFET_1', 'model2', 0, [0, 3, 3, 0.0]]\n",
      "['block_circuit_train_15k_0321_010946.jpg', 10, 'R_DEG', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010946.jpg', 10, 'I_BIAS', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010946.jpg', 10, 'R_PT_T_SENSOR', 'model2', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_010946.jpg', 10, 'R_CM', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010946.jpg', 10, 'LNA', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010946.jpg', 10, 'LPF', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_015517.jpg', 17, 'DC voltage', 'model2', 80, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_015517.jpg', 17, 'Bipolar modulation PWM Duty: 0~1', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015517.jpg', 17, 'H bridge MOSFET', 'model1', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015517.jpg', 17, 'L1', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_015517.jpg', 17, 'C1', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015517.jpg', 17, 'La (L2)', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_015517.jpg', 17, 'R', 'both', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015517.jpg', 17, 'e_a', 'model1', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015517.jpg', 17, 'Active damping H_i', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015517.jpg', 17, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015517.jpg', 17, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015517.jpg', 17, 'PI regulator Δi(K_i + ω_i/s)', 'both', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015517.jpg', 17, 'PI regulator Δα(K_w + ω_w/s)', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015517.jpg', 17, 'Speed calculation (θ̇_e - θ̇_b)/t_s', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015517.jpg', 17, 'Adder_3', 'model2', 20, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015517.jpg', 17, 'PID regulator Δθ(K_p + ω_p/s + K_D s)', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015517.jpg', 17, 'Adder_4', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007703.jpg', 14, 'CHROMA 6530', 'model2', 0, [1, 9, 1, 20.0]]\n",
      "['block_circuit_train_15k_0321_007703.jpg', 14, 'SignalSource_Sine_1', 'model2', 30, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_007703.jpg', 14, 'L', 'both', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007703.jpg', 14, 'PC', 'model1', 0, [0, 6, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007703.jpg', 14, 'DSP TMS 320 F283 77D', 'model1', 85, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_007703.jpg', 14, 'Current Hall Sensor', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007703.jpg', 14, 'Voltage Hall Sensor', 'model2', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_007703.jpg', 14, 'PWM Gate Signals', 'both', 100, [6, 6, 6, 100]]\n",
      "['block_circuit_train_15k_0321_007703.jpg', 14, 'IGBT_Module_1', 'model1', 36.36, [2, 8, 3, 36.36]]\n",
      "['block_circuit_train_15k_0321_007703.jpg', 14, 'IGBT_Module_2', 'model2', 30, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_007703.jpg', 14, 'IGBT_Module_3', 'none', 45, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_007703.jpg', 14, 'R_1', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_007703.jpg', 14, 'R_2', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007703.jpg', 14, 'R_3', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003170.jpg', 6, 'Register', 'model2', 30, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_003170.jpg', 6, 'Adder', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003170.jpg', 6, 'Adder_1', 'model2', 45, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003170.jpg', 6, 'MSB(•)', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003170.jpg', 6, 'Uniform Random Noise', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_003170.jpg', 6, 'G', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000580.jpg', 16, 'Baseband Modem_1', 'model2', 40, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000580.jpg', 16, 'Trapezoid_1', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000580.jpg', 16, 'Filter_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000580.jpg', 16, 'Mixer_1', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_000580.jpg', 16, 'Trapezoid_2', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_000580.jpg', 16, 'Filter_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000580.jpg', 16, 'Mixer_2', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_000580.jpg', 16, 'LO_1', 'model2', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_000580.jpg', 16, 'Adder_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_000580.jpg', 16, 'Amplifier_1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000580.jpg', 16, 'Antenna_1', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000580.jpg', 16, 'Baseband Modem_2', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_000580.jpg', 16, 'LO_2', 'model2', 60, [2, 4, 2, 66.66666666666667]]\n",
      "['block_circuit_train_15k_0321_000580.jpg', 16, 'Digital PA', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000580.jpg', 16, 'Filter_3', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000580.jpg', 16, 'Antenna_2', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010668.jpg', 15, 'Grid', 'model2', 65, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010668.jpg', 15, 'Inductor_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010668.jpg', 15, 'Inductor_2', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010668.jpg', 15, 'Inductor_3', 'model2', 20, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010668.jpg', 15, 'abc/αβ', 'model2', 80, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_010668.jpg', 15, 'AC/DC Converter', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_010668.jpg', 15, 'Capacitor_1', 'model2', 80, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_010668.jpg', 15, 'Voltage Estimation', 'model1', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010668.jpg', 15, 'Virtual Flux and Power Estimation', 'model2', 40, [3, 6, 6, 50]]\n",
      "['block_circuit_train_15k_0321_010668.jpg', 15, 'Predictive Control', 'model2', 15, [1, 7, 3, 20]]\n",
      "['block_circuit_train_15k_0321_010668.jpg', 15, 'Adder_1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010668.jpg', 15, 'Adder_2', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010668.jpg', 15, 'SVM', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010668.jpg', 15, 'Converter Flux Control', 'model2', 75, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_010668.jpg', 15, 'Power Ripple Reduction', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013317.jpg', 4, 'BaseEmitterVoltage(V_BE) Generator', 'none', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_013317.jpg', 4, 'Thermal Voltage φV Generator', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013317.jpg', 4, 'Temperature Independent Scalar (α)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013317.jpg', 4, 'Adder_1', 'model2', 72, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_005854.jpg', 9, 'gm,CP', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005854.jpg', 9, 'Adder_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_005854.jpg', 9, 'xN', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005854.jpg', 9, 'LF', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_005854.jpg', 9, 'A_v', 'none', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_005854.jpg', 9, 'G_mc_1', 'model1', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_005854.jpg', 9, 'G_mc_2', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005854.jpg', 9, 'Z_M', 'model2', 20, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_005854.jpg', 9, 'Z_o,d', 'model2', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004880.jpg', 6, 'Slave', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004880.jpg', 6, 'Master', 'model2', 60, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_004880.jpg', 6, 'Peak Detector_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004880.jpg', 6, 'Peak Detector_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004880.jpg', 6, 'Q', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004880.jpg', 6, 'A', 'model2', 50, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012386.jpg', 16, 'gmH K0/K1', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012386.jpg', 16, 'gmL K0/K1', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012386.jpg', 16, 'Adder_1', 'model2', 20, [1, 3, 5, 25]]\n",
      "['block_circuit_train_15k_0321_012386.jpg', 16, 'Adder_2', 'model2', 40, [2, 3, 5, 50]]\n",
      "['block_circuit_train_15k_0321_012386.jpg', 16, 'Current Summing', 'model2', 60, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_012386.jpg', 16, 'R_oea', 'model2', 70, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012386.jpg', 16, 'C_P', 'model2', 0, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012386.jpg', 16, '-gmP', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012386.jpg', 16, 'gma1', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012386.jpg', 16, 'r_a1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012386.jpg', 16, 'C_a1', 'none', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012386.jpg', 16, 'gma2', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012386.jpg', 16, 'r_a2', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012386.jpg', 16, 'C_a2', 'model2', 40, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012386.jpg', 16, 'R_out', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012386.jpg', 16, 'C_out', 'model2', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_007021.jpg', 15, 'τ_PWM', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007021.jpg', 15, 'Vb', 'model1', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007021.jpg', 15, 'R1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007021.jpg', 15, 'L1', 'none', 45, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_007021.jpg', 15, 'R_C', 'model2', 80, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_007021.jpg', 15, 'C', 'both', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007021.jpg', 15, 'Vg', 'model2', 85, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_007021.jpg', 15, 'R2', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007021.jpg', 15, 'L2', 'model2', 90, [3, 3, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007021.jpg', 15, 'Reference Frame Transformation', 'model2', 20, [3, 5, 7, 50]]\n",
      "['block_circuit_train_15k_0321_007021.jpg', 15, 'PLL', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007021.jpg', 15, 'Current Control with Active Damping', 'model2', 78, [5, 7, 5, 83.33]]\n",
      "['block_circuit_train_15k_0321_007021.jpg', 15, 'df/dt Control', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007021.jpg', 15, 'Plant for df/dt-Control design', 'model1', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_007021.jpg', 15, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001303.jpg', 4, 'Sample & Hold (S&H) Circuit', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001303.jpg', 4, 'Digital-to-Analog Converter (DAC)', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001303.jpg', 4, 'Comparator', 'model2', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_001303.jpg', 4, 'SAR Control Logic', 'model2', 25, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_011352.jpg', 10, 'sub-ADC_1', 'model2', 10, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011352.jpg', 10, 'Driver_1', 'model1', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011352.jpg', 10, 'MDAC j', 'model2', 76, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_011352.jpg', 10, 'sub-ADC_2', 'model1', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011352.jpg', 10, 'Driver_2', 'model1', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011352.jpg', 10, 'MDAC (j+1)', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_011352.jpg', 10, 'sub-ADC_3', 'model1', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011352.jpg', 10, 'Driver_3', 'model1', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011352.jpg', 10, 'MDAC (j+2)', 'model1', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_011352.jpg', 10, 'Opamp_1', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_001432.jpg', 5, 'temperature compensation circuit', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001432.jpg', 5, 'replica bias circuit', 'model2', 83, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_001432.jpg', 5, 'low dropout regulator', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_001432.jpg', 5, 'DRO', 'model2', 80, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_001432.jpg', 5, 'differential-to-single-end converter', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_010925.jpg', 5, 'LNA', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010925.jpg', 5, 'PGA', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_010925.jpg', 5, 'ADC', 'model2', 60, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_010925.jpg', 5, 'Adaptive Gain Control Logic', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_010925.jpg', 5, 'Back-end', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012633.jpg', 9, 'freq divider_1', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012633.jpg', 9, 'phase detect', 'none', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012633.jpg', 9, 'LPF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012633.jpg', 9, 'VCO', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012633.jpg', 9, 'freq divider_2', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012633.jpg', 9, 'attn', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012633.jpg', 9, 'filter', 'model2', 40, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_012633.jpg', 9, 'env detect', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012633.jpg', 9, 'tuning circuit', 'model2', 62, [4, 9, 4, 61.53846153846154]]\n",
      "['block_circuit_train_15k_0321_009750.jpg', 9, '8 bit Counter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009750.jpg', 9, '12 Bit ADC', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009750.jpg', 9, 'MUX', 'model2', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009750.jpg', 9, 'Parallel to Serial Conversion', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_009750.jpg', 9, 'Clock Generation Circuitry', 'none', 50, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_009750.jpg', 9, 'Algorithmic DAFIC', 'none', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_009750.jpg', 9, 'Sample & Hold', 'none', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009750.jpg', 9, 'Bias Current Generation', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_009750.jpg', 9, 'Biasing and Reference Voltages Generation', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012290.jpg', 4, 'Phase Detector', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012290.jpg', 4, 'Loop Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012290.jpg', 4, 'VCO', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012290.jpg', 4, 'Frequency Divider', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014263.jpg', 16, 'BANDGAP', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014263.jpg', 16, 'CONTROL UNIT & PROGR. DEAD TIME', 'model1', 0, [0, 10, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014263.jpg', 16, 'TEMPERATURE SENSOR', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014263.jpg', 16, 'PHASE-LOCKED LOOP', 'none', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014263.jpg', 16, 'S2PI', 'model1', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014263.jpg', 16, 'PHASE DETECTOR', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014263.jpg', 16, 'HCC', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014263.jpg', 16, 'HIGH SIDE DRIVER', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014263.jpg', 16, 'LOW SIDE DRIVER', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014263.jpg', 16, 'OVERCURRENT DETECTOR', 'none', 0, [0, 6, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014263.jpg', 16, 'POWER_STAGE', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014263.jpg', 16, 'MH', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014263.jpg', 16, 'ML', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014263.jpg', 16, 'Diode_1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014263.jpg', 16, 'Diode_2', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014263.jpg', 16, 'Resistor_1', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006495.jpg', 12, 'R1', 'model2', 50, [1, 3, 1, 50.0]]\n",
      "['block_circuit_train_15k_0321_006495.jpg', 12, 'R2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006495.jpg', 12, 'Class AB input conditioner and log compressor', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006495.jpg', 12, 'Lossy integrator_1', 'model2', 45, [3, 4, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_006495.jpg', 12, 'Lossless integrator', 'model2', 45, [4, 5, 4, 88.9]]\n",
      "['block_circuit_train_15k_0321_006495.jpg', 12, 'Lossy integrator_2', 'model2', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_006495.jpg', 12, 'C1', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006495.jpg', 12, 'C2', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006495.jpg', 12, 'C3', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006495.jpg', 12, 'MOSFET_N_1', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_006495.jpg', 12, 'MOSFET_P_1', 'model2', 45, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_006495.jpg', 12, 'Vb', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006814.jpg', 9, 'Add/Data select', 'model2', 40, [3, 6, 7, 46.15]]\n",
      "['block_circuit_train_15k_0321_006814.jpg', 9, '6-to-64 Decoder', 'model2', 30, [4, 11, 5, 50]]\n",
      "['block_circuit_train_15k_0321_006814.jpg', 9, 'Address Shift Register', 'model2', 30, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_006814.jpg', 9, 'Data Shift Register', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_006814.jpg', 9, 'Current Reference Array', 'model2', 33, [2, 5, 7, 33.33]]\n",
      "['block_circuit_train_15k_0321_006814.jpg', 9, 'Master & Coarse Currents', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_006814.jpg', 9, 'Shifted sources & Buffer biases', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006814.jpg', 9, 'Calibration', 'none', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_006814.jpg', 9, 'Calibration Mux', 'model2', 55, [4, 9, 4, 61.54]]\n",
      "['block_circuit_train_15k_0321_012530.jpg', 7, 'Level Shifters and HV Gate Driver', 'model2', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_012530.jpg', 7, 'M_p', 'model2', 83, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_012530.jpg', 7, 'M_n', 'model2', 95, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012530.jpg', 7, 'L', 'model2', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_012530.jpg', 7, 'Valley Current Sensor', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012530.jpg', 7, 'R_SEN', 'model2', 70, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012530.jpg', 7, 'LED_String_1', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011340.jpg', 14, 'Summer_1', 'model1', 20, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_011340.jpg', 14, 'Summer_2', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011340.jpg', 14, 'Summer_3', 'model2', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_011340.jpg', 14, '1/G1(1-α)', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011340.jpg', 14, 'Summer_4', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_011340.jpg', 14, 'H_GES(z)', 'none', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011340.jpg', 14, 'RA', 'model2', 15, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_011340.jpg', 14, 'Summer_5', 'model1', 0, [0, 6, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011340.jpg', 14, 'Summer_6', 'model2', 0, [0, 4, 3, 0.0]]\n",
      "['block_circuit_train_15k_0321_011340.jpg', 14, 'Summer_7', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011340.jpg', 14, 'DEF', 'model2', 20, [2, 7, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011340.jpg', 14, 'H_tr(z)', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011340.jpg', 14, 'Summer_8', 'model1', 10, [2, 13, 3, 25]]\n",
      "['block_circuit_train_15k_0321_011340.jpg', 14, 'Summer_9', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_007421.jpg', 7, 'Rectangle_1', 'model2', 20, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_007421.jpg', 7, 'H1(z)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007421.jpg', 7, 'H2(z)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007421.jpg', 7, 'Three points calculation method', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007421.jpg', 7, 'average filter', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007421.jpg', 7, 'H3(z)', 'model2', 45, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007421.jpg', 7, 'H4(z)', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009241.jpg', 7, 'Network Analyzer', 'model2', 85, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_009241.jpg', 7, 'MEMS impedance (Z_MEMS)', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009241.jpg', 7, 'On-chip capacitor (C_f)', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009241.jpg', 7, 'LNA', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009241.jpg', 7, 'PGA(x2) BPF(x2) & APF(x3)', 'model2', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_009241.jpg', 7, 'PGA(x5) APF(x1) & Attenuator(x1)', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009241.jpg', 7, 'PGA(x4)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011847.jpg', 7, 'abc => αβ', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011847.jpg', 7, 'Gain_0.5_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011847.jpg', 7, 'Gain_0.5_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011847.jpg', 7, 'H(s)_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011847.jpg', 7, 'H(s)_2', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011847.jpg', 7, 'Adder_1', 'none', 45, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011847.jpg', 7, 'Adder_2', 'model2', 0, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011338.jpg', 9, 'MUX/Clk Synth', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011338.jpg', 9, 'MOD Driver', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011338.jpg', 9, 'LD', 'none', 30, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_011338.jpg', 9, 'MOD', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011338.jpg', 9, 'Optical Amp', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011338.jpg', 9, 'PD', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011338.jpg', 9, 'TIA', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011338.jpg', 9, 'LA', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011338.jpg', 9, 'CDR/DEMUX', 'model2', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011262.jpg', 13, 'ECG filter', 'none', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_011262.jpg', 13, 'Differentiator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011262.jpg', 13, 'ACLT Transform', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011262.jpg', 13, 'Latch Based RAM', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_011262.jpg', 13, 'Define Window', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011262.jpg', 13, 'QRS Detector', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_011262.jpg', 13, 'Qon - Soff Delineator', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011262.jpg', 13, 'T - P wave Delineator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011262.jpg', 13, 'Intervals RR QT', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_011262.jpg', 13, 'CAN Severity Detector', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011262.jpg', 13, 'Configuration Register', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011262.jpg', 13, 'Control FSM', 'model1', 0, [0, 10, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011262.jpg', 13, 'IO SPI Interface', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004554.jpg', 10, 'fref', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_004554.jpg', 10, 'PFD & CP', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004554.jpg', 10, 'Rz', 'model2', 60, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_004554.jpg', 10, 'Cz', 'none', 0, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_004554.jpg', 10, 'Cp', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004554.jpg', 10, 'Divider M/N', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004554.jpg', 10, 'VCO1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004554.jpg', 10, 'VCO2', 'model1', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_004554.jpg', 10, 'Buffer', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004554.jpg', 10, 'mm-Wave PLL output', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_003033.jpg', 16, 'RE', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003033.jpg', 16, 'ISE', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003033.jpg', 16, 'Reference electrode voltage generator', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003033.jpg', 16, 'Potentiometric Amplifier', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003033.jpg', 16, 'ADC', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003033.jpg', 16, 'Serializer', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003033.jpg', 16, 'Pulse shaper', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003033.jpg', 16, '2.4 GHz TX', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003033.jpg', 16, 'Loop antenna', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003033.jpg', 16, '3:1 DC-DC converter', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003033.jpg', 16, 'Charge pump', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003033.jpg', 16, 'Li-ion Cell Battery', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003033.jpg', 16, 'Start-up circuit', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003033.jpg', 16, 'SC clock osc2', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003033.jpg', 16, 'On-chip Timer', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003033.jpg', 16, 'Power gating', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000579.jpg', 7, 'Dynamic Amplifier', 'model1', 85, [5, 6, 5, 90.91]]\n",
      "['block_circuit_train_15k_0321_000579.jpg', 7, 'Temperature-Insensitive Zero-Crossing Detector', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000579.jpg', 7, 'Negative TC Reference Voltage Generator', 'model1', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_000579.jpg', 7, 'Capacitor_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000579.jpg', 7, 'Capacitor_2', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_000579.jpg', 7, 'Capacitor_3', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000579.jpg', 7, 'Adder_1', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014666.jpg', 15, 'Ultrasound transducer', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014666.jpg', 15, 'CIN', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014666.jpg', 15, 'CBYPASS', 'model1', 20, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_014666.jpg', 15, 'R_B_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014666.jpg', 15, 'R_B_2', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014666.jpg', 15, 'V_CM', 'model1', 30, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_014666.jpg', 15, 'Input stage', 'model2', 75, [4, 4, 6, 80]]\n",
      "['block_circuit_train_15k_0321_014666.jpg', 15, 'Output stage', 'model2', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_014666.jpg', 15, 'Core amplifier', 'both', 78, [4, 4, 6, 80]]\n",
      "['block_circuit_train_15k_0321_014666.jpg', 15, 'R_M', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014666.jpg', 15, 'I_B', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_014666.jpg', 15, 'Attenuation-adaptive noise control circuit', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014666.jpg', 15, 'V_OP', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014666.jpg', 15, 'V_ON', 'none', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_014666.jpg', 15, 'V_AANC', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011427.jpg', 12, 'Anritsu MG3642A', 'model2', 0, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011427.jpg', 12, 'SRS DS360', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011427.jpg', 12, 'V to I Circuit', 'model2', 35, [2, 3, 5, 50]]\n",
      "['block_circuit_train_15k_0321_011427.jpg', 12, '2280S-60-3', 'model2', 45, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011427.jpg', 12, 'DUT PCB', 'both', 100, [8, 8, 8, 100]]\n",
      "['block_circuit_train_15k_0321_011427.jpg', 12, 'DUT', 'model2', 93, [7, 7, 8, 93.33]]\n",
      "['block_circuit_train_15k_0321_011427.jpg', 12, 'Power Regulator_1', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011427.jpg', 12, 'Power Regulator_2', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011427.jpg', 12, 'Power Regulator_3', 'model2', 25, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011427.jpg', 12, 'Keysight DSAV134A', 'model2', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011427.jpg', 12, 'Agilent 16902B', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011427.jpg', 12, 'Matlab', 'model2', 20, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, '4-bit Decoder', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'Switching Voltage Divider', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'M8', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'E1', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'E2', 'model2', 20, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'E3', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'E4', 'model2', 50, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'M1', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'M2', 'model2', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'M3', 'model2', 40, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'M4', 'model1', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'M5', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'M6', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'M7', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'Compensation Capacitor', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'Selective Loads', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'Resistor_1', 'model1', 60, [0, 0, 0, 100]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'Resistor_2', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'Resistor_3', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'Resistor_4', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'K1', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'K2', 'none', 0, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'K3', 'model1', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003247.jpg', 24, 'K4', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012315.jpg', 8, 'Non-binary to binary_1', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012315.jpg', 8, 'MinSelector_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012315.jpg', 8, 'Non-binary to binary_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012315.jpg', 8, 'MaxSelector_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012315.jpg', 8, 'Non-binary to binary_3', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012315.jpg', 8, 'Adder', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012315.jpg', 8, '/2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012315.jpg', 8, 'Mux', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_010525.jpg', 19, 'COMP1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010525.jpg', 19, 'COMP2', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010525.jpg', 19, 'COMP3', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010525.jpg', 19, 'Default off-time Registers', 'model2', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_010525.jpg', 19, 'Digital Controller for ATDC', 'model2', 73, [4, 6, 5, 72.73]]\n",
      "['block_circuit_train_15k_0321_010525.jpg', 19, 'Level Shifters and HV Gate Driver', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010525.jpg', 19, 'Ring OSC', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010525.jpg', 19, 'AND_1', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010525.jpg', 19, 'High-Voltage Transistors', 'both', 89, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_010525.jpg', 19, 'HV-nMOS', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010525.jpg', 19, 'HV-pMOS', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_010525.jpg', 19, 'Qp', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_010525.jpg', 19, 'Mp', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010525.jpg', 19, 'L', 'model2', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010525.jpg', 19, 'Qn', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010525.jpg', 19, 'Mn', 'model2', 0, [0, 6, 1, 0]]\n",
      "['block_circuit_train_15k_0321_010525.jpg', 19, 'Current Sensor', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010525.jpg', 19, 'RSEN', 'model2', 40, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010525.jpg', 19, 'LED_String', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003265.jpg', 4, 'AER Retina', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_003265.jpg', 4, 'Constant Image', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_003265.jpg', 4, 'Merger', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_003265.jpg', 4, 'Convolution Chip', 'model2', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013884.jpg', 8, 'clock generation circuit', 'model2', 75, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_013884.jpg', 8, '1x', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013884.jpg', 8, 'DCDC_1', 'model1', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013884.jpg', 8, 'PADC0', 'model2', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_013884.jpg', 8, 'DCDC_2', 'model2', 10, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_013884.jpg', 8, 'PADC1', 'none', 0, [0, 2, 4, 0]]\n",
      "['block_circuit_train_15k_0321_013884.jpg', 8, 'calibration digital logic', 'model2', 30, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_013884.jpg', 8, 'MUX', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_005971.jpg', 13, 'PRE-CANCELING', 'model2', 86, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_005971.jpg', 13, '4 STEP EQUA.', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005971.jpg', 13, 'RX FILTER', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_005971.jpg', 13, 'S/H', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005971.jpg', 13, 'Tilde_Operator_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005971.jpg', 13, 'OpAmp_1', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_005971.jpg', 13, 'D/A', 'model2', 25, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_005971.jpg', 13, 'VREF', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005971.jpg', 13, 'SCALER', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_005971.jpg', 13, 'AMPL ø', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005971.jpg', 13, 'POS. COMPARATOR', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_005971.jpg', 13, 'NEG. COMPARATOR', 'model2', 45, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_005971.jpg', 13, 'WAKE UP', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_008056.jpg', 10, 'Photodiode_1', 'model2', 80, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008056.jpg', 10, 'CurrentSource_1', 'model2', 30, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_008056.jpg', 10, 'DC Current/Offset Compensation', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008056.jpg', 10, 'TIA', 'model1', 60, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_008056.jpg', 10, 'R_F', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_008056.jpg', 10, 'VGA', 'model2', 75, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_008056.jpg', 10, 'Peak Detector', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008056.jpg', 10, 'OA', 'model1', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_008056.jpg', 10, 'ADC', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008056.jpg', 10, 'Coherent DSP', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001158.jpg', 6, 'Adder_1', 'model1', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_001158.jpg', 6, 'LOOP FILTER', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001158.jpg', 6, 'Comparator_1', 'model2', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_001158.jpg', 6, 'DFF_1', 'none', 60, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_001158.jpg', 6, 'D/A', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001158.jpg', 6, 'DIGITAL LOW-PASS AND DECIMATION FILTER', 'model1', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012856.jpg', 13, 'HV_SELECTOR', 'model2', 90, [11, 12, 11, 95.65]]\n",
      "['block_circuit_train_15k_0321_012856.jpg', 13, 'V_CM,B', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012856.jpg', 13, 'C_CM_1', 'none', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012856.jpg', 13, 'C_S', 'model2', 10, [1, 2, 11, 15.38]]\n",
      "['block_circuit_train_15k_0321_012856.jpg', 13, 'C_ch,i', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012856.jpg', 13, 'C_P1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012856.jpg', 13, 'C_P2', 'model2', 40, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_012856.jpg', 13, 'Chopper Amplifier', 'model2', 70, [4, 7, 4, 72.72727272727273]]\n",
      "['block_circuit_train_15k_0321_012856.jpg', 13, 'Latch_1', 'model2', 85, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_012856.jpg', 13, 'DSP', 'none', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012856.jpg', 13, '1-b DAC', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012856.jpg', 13, 'C_SAR', 'both', 86, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_012856.jpg', 13, 'C_CM_2', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010179.jpg', 13, 'XTAL', 'both', 75, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010179.jpg', 13, 'PLL1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010179.jpg', 13, 'PLL2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010179.jpg', 13, 'Clock Generation Hub', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_010179.jpg', 13, 'Clock Distribution/Division', 'both', 100, [10, 10, 10, 100]]\n",
      "['block_circuit_train_15k_0321_010179.jpg', 13, 'CPU', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010179.jpg', 13, 'USB', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010179.jpg', 13, 'Graphics', 'model2', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010179.jpg', 13, 'Display', 'model2', 95, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_010179.jpg', 13, 'DDR', 'model2', 45, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_010179.jpg', 13, 'PCIe', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010179.jpg', 13, 'SATA', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_010179.jpg', 13, 'Audio', 'none', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_010612.jpg', 11, 'Adder_1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010612.jpg', 11, 'PI1', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010612.jpg', 11, 'Z^{-1}', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010612.jpg', 11, 'Adder_2', 'model2', 45, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010612.jpg', 11, 'Equation (13)&(20)', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010612.jpg', 11, 'ū', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010612.jpg', 11, 'Adder_3', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010612.jpg', 11, 'PI2', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_010612.jpg', 11, 'Adder_4', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010612.jpg', 11, 'Primary Side', 'model1', 75, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_010612.jpg', 11, 'Secondary Side', 'model2', 10, [1, 3, 5, 25]]\n",
      "['block_circuit_train_15k_0321_004996.jpg', 5, 'REFERENCE CLOCK', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004996.jpg', 5, 'PD', 'both', 83, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_004996.jpg', 5, '5-BIT TDC', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004996.jpg', 5, 'PROGRAMMABLE Voltage regulator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004996.jpg', 5, 'DELAY ELEMENTS', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_013131.jpg', 10, 'Negative Gm', 'model2', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013131.jpg', 10, 'C0', 'model2', 20, [2, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_013131.jpg', 10, 'Switch_1', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013131.jpg', 10, 'Inverter_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013131.jpg', 10, 'main LC tank', 'model2', 28.6, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_013131.jpg', 10, 'Amplifier_1', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013131.jpg', 10, 'DFF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013131.jpg', 10, 'tri-state buffer', 'none', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_013131.jpg', 10, 'Delay Control #1', 'model2', 40, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_013131.jpg', 10, 'Delay Control #2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011957.jpg', 18, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011957.jpg', 18, 'PI_1', 'model2', 0, [1, 9, 2, 18.18]]\n",
      "['block_circuit_train_15k_0321_011957.jpg', 18, 'Adder_2', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011957.jpg', 18, 'PI_2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011957.jpg', 18, 'Adder_3', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011957.jpg', 18, 'PI_3', 'model2', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011957.jpg', 18, 'Gain_ωL_AC_1', 'model2', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011957.jpg', 18, 'Gain_ωL_AC_2', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011957.jpg', 18, 'Adder_4', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011957.jpg', 18, 'Adder_5', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011957.jpg', 18, 'Eq.11', 'model2', 0, [0, 4, 4, 0.0]]\n",
      "['block_circuit_train_15k_0321_011957.jpg', 18, 'Look Up Table', 'model2', 75, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_011957.jpg', 18, 'Rectangle_1', 'model1', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011957.jpg', 18, 'Adder_6', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011957.jpg', 18, 'Shift Pulse Pattern sequence (fig.15)', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011957.jpg', 18, 'MV-LPF', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011957.jpg', 18, 'Close-loop DC capacitor voltage control (fig.16)', 'model1', 83, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_011957.jpg', 18, 'Power Stage of MMC', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_006497.jpg', 8, 'Adder_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006497.jpg', 8, 'H(z)', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_006497.jpg', 8, 'Adder_2', 'model1', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006497.jpg', 8, 'DAC', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006497.jpg', 8, 'W_C,B-1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006497.jpg', 8, 'W_C,B-2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006497.jpg', 8, 'W_C,0', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006497.jpg', 8, 'Adder_3', 'model2', 29, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_002049.jpg', 11, 'Rectangle_1', 'model2', 25, [1, 3, 5, 25]]\n",
      "['block_circuit_train_15k_0321_002049.jpg', 11, 'PVT Sample Selection & MNA Extraction', 'both', 100, ['N+10', 'N+10', 'N+10', 100]]\n",
      "['block_circuit_train_15k_0321_002049.jpg', 11, 'PVT-1', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002049.jpg', 11, 'PVT-2', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002049.jpg', 11, 'PVT-N', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002049.jpg', 11, 'VECTOR FITTING', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002049.jpg', 11, 'FFX MARS LS-SVM', 'model2', 20, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_002049.jpg', 11, 'Hammerstein', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_002049.jpg', 11, 'Shape_1', 'model2', 0, [0, 3, 5, 0]]\n",
      "['block_circuit_train_15k_0321_002049.jpg', 11, 'Shape_2', 'model2', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_002049.jpg', 11, 'Behavioral Model', 'model1', 66, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_000565.jpg', 11, 'Pulse Generator', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000565.jpg', 11, 'Signal Generator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000565.jpg', 11, 'Anti-Aliasing', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000565.jpg', 11, 'S-to-D_1', 'model1', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_000565.jpg', 11, 'S-to-D_2', 'model2', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_000565.jpg', 11, 'PPL-5320B Balun', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000565.jpg', 11, 'ADC', 'model2', 88, [10, 12, 10, 90.91]]\n",
      "['block_circuit_train_15k_0321_000565.jpg', 11, 'A Bias', 'none', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000565.jpg', 11, 'D Bias', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000565.jpg', 11, 'Logic Analyzer', 'both', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_000565.jpg', 11, 'MATLAB', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002962.jpg', 5, 'Sample-and-Hold', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002962.jpg', 5, 'N-bit DAC', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_002962.jpg', 5, 'Subtractor_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_002962.jpg', 5, 'Comparator_1', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002962.jpg', 5, 'SAR Control Logic', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012393.jpg', 4, 'Cox', 'model2', 40, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012393.jpg', 4, 'Cchan', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012393.jpg', 4, 'Cnwpsub', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012393.jpg', 4, 'Rbias', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001981.jpg', 3, 'BG core', 'model2', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_001981.jpg', 3, 'Summer_1', 'both', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001981.jpg', 3, 'OpAmp_1', 'model2', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_014449.jpg', 12, 'Voltage Follower_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014449.jpg', 12, 'Voltage Follower_2', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014449.jpg', 12, 'Current Follower_1', 'model1', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_014449.jpg', 12, 'Current Follower_2', 'none', 20, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_014449.jpg', 12, 'R/2_1', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014449.jpg', 12, 'R/2_2', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014449.jpg', 12, 'R1_1', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014449.jpg', 12, 'R1_2', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014449.jpg', 12, 'R2_1', 'model2', 25, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_014449.jpg', 12, 'R2_2', 'model1', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014449.jpg', 12, 'A', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014449.jpg', 12, 'B', 'model2', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_1', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_3', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_4', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_5', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_6', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_7', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_8', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_9', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_10', 'model2', 10, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_11', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_12', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_13', 'model2', 0, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_14', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_15', 'none', 25, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_16', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_17', 'model2', 15, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_18', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_19', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_20', 'model2', 0, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_21', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_22', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_23', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_24', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_25', 'model2', 0, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_26', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_27', 'model2', 0, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_28', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_29', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_30', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_31', 'none', 20, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_32', 'none', 67, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_33', 'model2', 28, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_34', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_35', 'model2', 20, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_36', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_37', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_38', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_39', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_40', 'model2', 30, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_41', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_42', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_43', 'none', 20, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_44', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_45', 'model2', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_46', 'none', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_47', 'none', 0, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_48', 'none', 29, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_49', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_50', 'none', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_51', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_52', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_53', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_54', 'model2', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_55', 'model2', 20, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_56', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_57', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_58', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_59', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_60', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_61', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_62', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_63', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Encoder_Gate_64', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Coded_ROM', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'D_flip-flop_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, \"Conversion_to_2's_complement\", 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'D_flip-flop_2', 'model2', 83, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Decimator', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'Test_DAC', 'model2', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_012327.jpg', 71, 'D_flip-flop_3', 'model1', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011399.jpg', 7, '4-bit NS-SAR', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011399.jpg', 7, 'Adder_1', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011399.jpg', 7, 'H(s)', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011399.jpg', 7, '2-bit Flash Quantizer', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011399.jpg', 7, '4-bit DAC', 'model2', 80, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011399.jpg', 7, 'DWA', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011399.jpg', 7, 'Combine', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_002327.jpg', 12, 'Modulation Strategy_1', 'model1', 57.14, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_002327.jpg', 12, 'Direction_1', 'model2', 75, [2, 3, 2, 80.0]]\n",
      "['block_circuit_train_15k_0321_002327.jpg', 12, 'Capacitor Voltage Balancing_1', 'model2', 50, [4, 7, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_002327.jpg', 12, 'Modulation Strategy_2', 'model2', 75, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_002327.jpg', 12, 'Direction_2', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002327.jpg', 12, 'Capacitor Voltage Balancing_2', 'model2', 60, [4, 7, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_002327.jpg', 12, 'Equation_1', 'model2', 20, [4, 10, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_002327.jpg', 12, 'Core Steps of TSM_1', 'model2', 15, [2, 10, 3, 30.76923076923077]]\n",
      "['block_circuit_train_15k_0321_002327.jpg', 12, 'Core Steps of TSM_2', 'model2', 0, [0, 10, 4, 0]]\n",
      "['block_circuit_train_15k_0321_002327.jpg', 12, 'Comparator_1', 'model2', 20, [2, 6, 4, 40]]\n",
      "['block_circuit_train_15k_0321_002327.jpg', 12, 'Comparator_2', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_002327.jpg', 12, 'S_ref Generator', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007776.jpg', 11, 'PWM', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007776.jpg', 11, 'N-1 / N+1 Waveform Selection', 'model2', 25, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_007776.jpg', 11, 'Adder_1', 'model2', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_007776.jpg', 11, 'Sign_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007776.jpg', 11, 'Dev', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007776.jpg', 11, 'Quantizer_1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007776.jpg', 11, 'Limiter_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007776.jpg', 11, 'Adder_2', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_007776.jpg', 11, 'Adder_3', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007776.jpg', 11, 'Sorting Algorithm_1', 'model2', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_007776.jpg', 11, 'Sorting Algorithm_2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010743.jpg', 15, 'Voltage_Reference_1.25V', 'model1', 55, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_010743.jpg', 15, 'Reference_Amp_A1', 'none', 40, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_010743.jpg', 15, 'Feedback_Resistor_A1', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010743.jpg', 15, 'Switch_Drop_1', 'model2', 33, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_010743.jpg', 15, 'Q2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010743.jpg', 15, 'Common_Mode_Voltage', 'model2', 0, [0, 5, 4, 0]]\n",
      "['block_circuit_train_15k_0321_010743.jpg', 15, 'Q1', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010743.jpg', 15, 'Rin', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010743.jpg', 15, 'Switch_Drop_2', 'model2', 0, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_010743.jpg', 15, 'DAC', 'model2', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010743.jpg', 15, 'CMOS_Flash', 'none', 30, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010743.jpg', 15, 'SHA', 'model2', 30, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_010743.jpg', 15, 'Amplifier_A2', 'model2', 25, [2, 4, 5, 44.44]]\n",
      "['block_circuit_train_15k_0321_010743.jpg', 15, 'Hold_Capacitor_1', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_010743.jpg', 15, 'Rfb', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015568.jpg', 9, 'V_in', 'none', 30, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_015568.jpg', 9, 'S1', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015568.jpg', 9, 'S2', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_015568.jpg', 9, 'S3', 'model2', 50, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015568.jpg', 9, 'S4', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015568.jpg', 9, 'r_p', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015568.jpg', 9, 'C_SC', 'model2', 60, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_015568.jpg', 9, 'LDO', 'model1', 90, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_015568.jpg', 9, 'R_L', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010689.jpg', 5, 'ADC', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010689.jpg', 5, 'LPF', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010689.jpg', 5, 'Level Selection & PWM', 'model2', 80, [4, 6, 4, 80]]\n",
      "['block_circuit_train_15k_0321_010689.jpg', 5, 'Delay', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010689.jpg', 5, 'DAC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014786.jpg', 4, 'F tuning V_F', 'none', 50, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_014786.jpg', 4, 'Q tuning', 'model2', 30, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_014786.jpg', 4, 'K tuning', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014786.jpg', 4, 'Slave filter', 'model2', 65, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_002022.jpg', 6, 'V -> Q / Q -> V', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002022.jpg', 6, 'Q Processor', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002022.jpg', 6, 'Q -> V / V -> Q', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002022.jpg', 6, 'i -> v / v = i_in/Gm / V ~ 1/2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002022.jpg', 6, 'v Processor', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_002022.jpg', 6, 'v -> i / i_out = v Gm / I ~ v^2', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006353.jpg', 15, 'DSM', 'model2', 40, [2, 5, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_006353.jpg', 15, 'Adder_1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006353.jpg', 15, 'Σ', 'model2', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_006353.jpg', 15, 'Saw Gen', 'model1', 30, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_006353.jpg', 15, 'MUX', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006353.jpg', 15, 'Sampler', 'model2', 30, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_006353.jpg', 15, 'Pulse', 'model2', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_006353.jpg', 15, 'Gm', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_006353.jpg', 15, 'Loop Filter', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006353.jpg', 15, 'FLL', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006353.jpg', 15, 'AFC', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006353.jpg', 15, '12 GHz Oscillator', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_006353.jpg', 15, 'ILFD ÷2', 'model2', 33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_006353.jpg', 15, 'CML ÷2', 'model2', 50, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_006353.jpg', 15, '÷N', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013329.jpg', 10, 'Integer TDC', 'model1', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013329.jpg', 10, 'Xor Mux', 'none', 30, [2, 4, 5, 44.44]]\n",
      "['block_circuit_train_15k_0321_013329.jpg', 10, 'Lower VCDL+DCDL', 'model2', 68, [4, 7, 4, 72.7273]]\n",
      "['block_circuit_train_15k_0321_013329.jpg', 10, 'Upper VCDL+DCDL', 'model2', 80, [5, 7, 5, 83.33]]\n",
      "['block_circuit_train_15k_0321_013329.jpg', 10, 'Phase Blender', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013329.jpg', 10, 'Phase Detector', 'model2', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_013329.jpg', 10, 'Charge Pump', 'model2', 72, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_013329.jpg', 10, 'Replica clock delay', 'model2', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013329.jpg', 10, 'LF', 'model2', 72, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_013329.jpg', 10, 'Start-up circuit', 'model2', 0, [0, 6, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010991.jpg', 7, 'Adder_1', 'model2', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_010991.jpg', 7, '(inverting) integrator 1', 'model1', 85, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_010991.jpg', 7, 'improved current mirror', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010991.jpg', 7, '(inverting) integrator 2', 'none', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010991.jpg', 7, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010991.jpg', 7, 'current mirror', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010991.jpg', 7, '(inverting) integrator 3', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015338.jpg', 13, 'Switch_1', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015338.jpg', 13, 'C1', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015338.jpg', 13, 'Cn', 'model2', 57, [2, 2, 5, 57.14]]\n",
      "['block_circuit_train_15k_0321_015338.jpg', 13, 'Switch_2', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015338.jpg', 13, 'Switch_3', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015338.jpg', 13, 'Comp_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_015338.jpg', 13, 'Switch_4', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015338.jpg', 13, 'Switch_5', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015338.jpg', 13, 'Switch_6', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015338.jpg', 13, 'Comp_2', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015338.jpg', 13, 'Switch_7', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015338.jpg', 13, 'SAR Logic', 'model1', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_015338.jpg', 13, 'Comp_3', 'none', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_013989.jpg', 10, 'R1', 'model2', 20, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_013989.jpg', 10, 'R2', 'model2', 90, [2, 1, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013989.jpg', 10, 'R3', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_013989.jpg', 10, 'R4', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013989.jpg', 10, 'Cf', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_013989.jpg', 10, 'Driver', 'model2', 75, [4, 4, 6, 80]]\n",
      "['block_circuit_train_15k_0321_013989.jpg', 10, 'Load', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013989.jpg', 10, '10-500µH', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013989.jpg', 10, '10pF-22nF', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_013989.jpg', 10, '16Ω', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001883.jpg', 11, 'AC 100V', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_001883.jpg', 11, 'SC type DETECTOR', 'model2', 60, [1, 2, 1, 66.6666666667]]\n",
      "['block_circuit_train_15k_0321_001883.jpg', 11, 'SWITCH CONTROLLER', 'none', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_001883.jpg', 11, 'FIBONACCI type SC TRANSFORMER', 'model1', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_001883.jpg', 11, 'Switch_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001883.jpg', 11, 'Switch_2', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_001883.jpg', 11, 'POWER SUPPLY', 'model1', 86, [5, 5, 6, 90.91]]\n",
      "['block_circuit_train_15k_0321_001883.jpg', 11, 'CPU', 'model1', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001883.jpg', 11, 'DISK', 'model2', 30, [1, 2, 1, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_001883.jpg', 11, 'MAIN MEMORY', 'model2', 50, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001883.jpg', 11, 'COMPUTER SYSTEM', 'model2', 25, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_012136.jpg', 6, 'Adder_1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012136.jpg', 6, 'Neural Amplifier', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012136.jpg', 6, 'Delta Modulator', 'none', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012136.jpg', 6, 'Adder_2', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012136.jpg', 6, 'PC (GUI) Reconstruction', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012136.jpg', 6, 'Threshold Voltages', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008865.jpg', 11, 'V_in', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_008865.jpg', 11, 'Adder_1', 'model2', 66, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008865.jpg', 11, 'z^{-1}/(1-z^{-1})', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_008865.jpg', 11, 'ADC1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008865.jpg', 11, 'DAC1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008865.jpg', 11, 'Adder_2', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008865.jpg', 11, 'ADC2', 'model1', 35, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008865.jpg', 11, 'One-Shift DEM', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_008865.jpg', 11, 'DAC2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008865.jpg', 11, 'Logic_1', 'model2', 0, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_008865.jpg', 11, 'Logic_2', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004195.jpg', 18, 'DC/DC Converter', 'model1', 53, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_004195.jpg', 18, 'Nexa™ 1.2kW Fuel Cell Stack', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004195.jpg', 18, 'Full bridge Inverter', 'model1', 40, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004195.jpg', 18, 'Inductor_1', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004195.jpg', 18, 'Current Sensor', 'model2', 67, [2, 2, 1, 133.33]]\n",
      "['block_circuit_train_15k_0321_004195.jpg', 18, 'Capacitor_1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004195.jpg', 18, 'Inductor_2', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004195.jpg', 18, 'Voltage Sensor_1', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_004195.jpg', 18, 'Transformer_1', 'model1', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004195.jpg', 18, 'Load', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004195.jpg', 18, 'Single Phase Grid', 'model2', 30, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_004195.jpg', 18, 'Voltage Sensor_2', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_004195.jpg', 18, 'PID', 'model1', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004195.jpg', 18, 'Reference current gain', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004195.jpg', 18, 'Reference Voltage gain', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004195.jpg', 18, 'PWM Generator', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004195.jpg', 18, 'IsLanding Detection', 'model1', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004195.jpg', 18, 'Proposed PLL Controller', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013248.jpg', 9, 'R_L', 'model2', 50, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_013248.jpg', 9, 'Capacitor_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013248.jpg', 9, 'MMC', 'model1', 50, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_013248.jpg', 9, 'V_dc', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_013248.jpg', 9, 'Adder_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013248.jpg', 9, 'H_v(s)', 'both', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013248.jpg', 9, 'k_f', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013248.jpg', 9, 'Adder_2', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013248.jpg', 9, 'Modulation and voltage balancing', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011061.jpg', 5, 'TestEquity Model 107 Voltage Reference', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011061.jpg', 5, 'Temperature Chamber', 'model1', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011061.jpg', 5, 'TI-OPA129', 'model1', 50, [2, 3, 3, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_011061.jpg', 5, 'Agilent 34401A 6½ Digit Multimeter', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011061.jpg', 5, 'Ground_1', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'Energy Transducer', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'DC-DC Storing & Regulation', 'model2', 60, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'C_FLY_1', 'model2', 70, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'C_FLY_2', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'C_FLY_3', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'C_FLY_4', 'model1', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'C_FLY_5', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'C_FLY_6', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'C_FLY_7', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'C_FLY_8', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'C_FLY_9', 'model1', 40, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'C_FLY_10', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'C_FLY_11', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'C_FLY_12', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'C_FLY_13', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'C_FLY_14', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'C_FLY_15', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'C_FLY_16', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'C_STO', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'R_L', 'model2', 66.67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011948.jpg', 21, 'Ground_1', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008134.jpg', 12, 'Private Instruction Cache', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008134.jpg', 12, 'I-TLB', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008134.jpg', 12, 'PC Logic', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008134.jpg', 12, 'Register File ×8', 'none', 50, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_008134.jpg', 12, 'Decode Logic', 'none', 40, [3, 4, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_008134.jpg', 12, 'Integer ALU Multiply Divide', 'model1', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008134.jpg', 12, 'Floating Point Unit', 'model2', 25, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_008134.jpg', 12, 'Store Buffer (16 entries)', 'model1', 86, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_008134.jpg', 12, 'D-TLB', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008134.jpg', 12, 'Shared Data Cache', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008134.jpg', 12, 'Multiplexer_1', 'model2', 0, [0, 5, 4, 0]]\n",
      "['block_circuit_train_15k_0321_008134.jpg', 12, 'Thread Selection and Control Logic', 'model2', 20, [2, 8, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_013333.jpg', 9, 'BBPD', 'model2', 86, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_013333.jpg', 9, 'DLF', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013333.jpg', 9, 'K_I', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013333.jpg', 9, 'Adder_1', 'model2', 0, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013333.jpg', 9, 'z^-1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_013333.jpg', 9, 'Adder_2', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013333.jpg', 9, 'K_P', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013333.jpg', 9, 'DCO', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013333.jpg', 9, 'Divider ÷N', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014372.jpg', 10, 'Coil_1', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014372.jpg', 10, 'Rectifier Limiter', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014372.jpg', 10, 'Regulator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014372.jpg', 10, 'BMS', 'model2', 82, [3, 4, 3, 85.71428571428572]]\n",
      "['block_circuit_train_15k_0321_014372.jpg', 10, 'Battery', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014372.jpg', 10, 'Data/Clock Receiver', 'model2', 45, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014372.jpg', 10, 'μC', 'both', 45, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_014372.jpg', 10, 'TX', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014372.jpg', 10, 'Trapezoid_1', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014372.jpg', 10, 'Signal Processing Amplifiers', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, '1/P1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, 'FD', 'none', 50, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, 'ACC 14B', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, 'DSM 14B', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, 'IDAC 4B', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, 'CLVCO', 'none', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, '1/P2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, '1/M1', 'none', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, 'BBPFD', 'model2', 55, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, 'ACC 20B', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, 'DSM 18B', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, 'PHASE ROTATOR_1', 'model1', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, 'PHASE ROTATOR_2', 'model1', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, 'PHASE MUX_1', 'model2', 60, [4, 5, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, 'PHASE MUX_2', 'model2', 22, [1, 4, 5, 22.22]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, '1/P3', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, 'PFD+CP', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, 'LF', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, 'Sub-VCO', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, 'VBUF', 'model1', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, '1/M2', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015273.jpg', 22, '1/P4', 'model1', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_008839.jpg', 7, 'Int.-N PLL', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_008839.jpg', 7, 'PUL Gen.', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008839.jpg', 7, 'RO-Based-X', 'model2', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_008839.jpg', 7, 'FTL', 'model2', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008839.jpg', 7, 'DMD', 'model2', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_008839.jpg', 7, 'DSM', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008839.jpg', 7, 'Main PLL', 'none', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007206.jpg', 17, 'Adder_1', 'model2', 0, [0, 6, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007206.jpg', 17, 'Adder_2', 'model2', 0, [0, 3, 3, 0.0]]\n",
      "['block_circuit_train_15k_0321_007206.jpg', 17, 'Adder_3', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007206.jpg', 17, 'PI_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007206.jpg', 17, 'PI_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007206.jpg', 17, 'PI_3', 'model2', 35, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007206.jpg', 17, 'dq_to_alpha-beta_1', 'model2', 50, [4, 6, 6, 66.67]]\n",
      "['block_circuit_train_15k_0321_007206.jpg', 17, 'alpha-beta_to_dq_1', 'model2', 0, [0, 6, 6, 0]]\n",
      "['block_circuit_train_15k_0321_007206.jpg', 17, 'alpha-beta_to_abc_1', 'model1', 0, [0, 7, 5, 0]]\n",
      "['block_circuit_train_15k_0321_007206.jpg', 17, 'SV PWM', 'model2', 40, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_007206.jpg', 17, 'Inverter_1', 'model2', 25, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_007206.jpg', 17, 'IM', 'model2', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_007206.jpg', 17, 'Encoder', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_007206.jpg', 17, 'SOGI-FLL_1', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_007206.jpg', 17, 'SOGI-FLL_2', 'model2', 50, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007206.jpg', 17, 'Rotor Flux Calc. (2)', 'model2', 30, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_007206.jpg', 17, '(8),(9),(10)', 'none', 0, [0, 6, 6, 0]]\n",
      "['block_circuit_train_15k_0321_000827.jpg', 19, 'Antenna_1', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_000827.jpg', 19, 'NIS', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000827.jpg', 19, 'Mixer_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_000827.jpg', 19, 'Mixer_2', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_000827.jpg', 19, 'Mixer_3', 'model2', 20, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_000827.jpg', 19, 'Filter_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000827.jpg', 19, 'Filter_2', 'model2', 0, [0, 5, 2, 0.0]]\n",
      "['block_circuit_train_15k_0321_000827.jpg', 19, 'Amp_1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000827.jpg', 19, 'Amp_2', 'model2', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000827.jpg', 19, 'ADC_1', 'model2', 0, [0, 7, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000827.jpg', 19, 'ADC_2', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000827.jpg', 19, 'DAC', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000827.jpg', 19, 'LPF_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000827.jpg', 19, 'ADC_3', 'model2', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_000827.jpg', 19, 'ADC_4', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_000827.jpg', 19, 'Envelope Extraction', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000827.jpg', 19, 'LPF_2', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000827.jpg', 19, 'NIS Control', 'model2', 65, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000827.jpg', 19, 'Magnitude', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, 'b1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, 'Adder_1', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, '1/s_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, 'C1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, 'a1', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, 'b2', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, 'Adder_2', 'model2', 25, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, '1/s_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, 'C2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, 'a2', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, 'b3', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, 'Adder_3', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, '1/s_3', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, 'C3', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, 'a3', 'model2', 30, [1, 2, 1, 66.6667]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, 'b4', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, 'Third Harmonic', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, 'Adder_4', 'model2', 70, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, 'Comparator', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002525.jpg', 20, 'Power Bridge', 'model2', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_007039.jpg', 19, 'SignalSource_Sine_1', 'model2', 0, [0, 5, 1, 0]]\n",
      "['block_circuit_train_15k_0321_007039.jpg', 19, 'Ramp Generator', 'model2', 18.18, [1, 5, 6, 18.18]]\n",
      "['block_circuit_train_15k_0321_007039.jpg', 19, 'Filter_1', 'model2', 0, [1, 8, 3, 18.18]]\n",
      "['block_circuit_train_15k_0321_007039.jpg', 19, 'Switch_1', 'model1', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_007039.jpg', 19, 'C_hold1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007039.jpg', 19, 'Filter_2', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007039.jpg', 19, 'Switch_2', 'model1', 80, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_007039.jpg', 19, 'C_hold2', 'model1', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007039.jpg', 19, 'Filter_3', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_007039.jpg', 19, 'Switch_3', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_007039.jpg', 19, 'C_hold3', 'model2', 0, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_007039.jpg', 19, 'Filter_N', 'model2', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_007039.jpg', 19, 'Switch_N', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_007039.jpg', 19, 'C_holdN', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_007039.jpg', 19, 'Diode_1', 'none', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007039.jpg', 19, 'Peak Detector', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007039.jpg', 19, 'Minimum Detector', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007039.jpg', 19, 'Comparators', 'model1', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_007039.jpg', 19, 'Control Logic', 'model2', 30, [2, 5, 5, 40]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'Adder_1', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'Integrator_1', 'model2', 0, [0, 3, 3, 0.0]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'Resistor_1', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'Capacitor_1', 'none', 0, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'LoopFilter_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'Quantizer_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'OpAmp_A3', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'Resistor_Comp1', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'Resistor_Comp2', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'Capacitor_Comp1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'Adder_3', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'ActiveFilter_3rdOrder', 'model2', 30, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'DSM_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'DSM_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'Adder_4', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'Integrator_2', 'model1', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'H1(s)', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, '1-H1(s)', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'Integrator_3', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'Adder_5', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'LoopFilter_2', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010753.jpg', 23, 'Quantizer_2', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012321.jpg', 12, 'Adder_1', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012321.jpg', 12, 'a1 z^{-1}/(1-z^{-1})', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012321.jpg', 12, '9-Level SC-DAC_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012321.jpg', 12, 'Adder_2', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012321.jpg', 12, 'a2 z^{-1}/(1-z^{-1})', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012321.jpg', 12, '9-Level SC-DAC_2', 'model2', 0, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012321.jpg', 12, 'Adder_3', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012321.jpg', 12, 'a3 z^{-1}/(1-z^{-1})', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012321.jpg', 12, '9-Level SC-DAC_3', 'model2', 30, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012321.jpg', 12, '9-Level ADC', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012321.jpg', 12, 'Decimation filter', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012321.jpg', 12, 'Selector (TNSDEM)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014075.jpg', 7, 'PC-Simulink', 'model1', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014075.jpg', 7, 'dSPACE DS1103', 'model2', 40, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014075.jpg', 7, 'PWM Driver', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014075.jpg', 7, 'DC-DC Buck Converter', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014075.jpg', 7, 'Voltage Sensor', 'model1', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014075.jpg', 7, 'Current Sensor', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014075.jpg', 7, 'Sampling Circuit', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014258.jpg', 13, 'Remote Transceiver', 'model2', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014258.jpg', 13, 'channel', 'model2', 70, [2, 4, 1, 80]]\n",
      "['block_circuit_train_15k_0321_014258.jpg', 13, 'H', 'model2', 30, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_014258.jpg', 13, 'Tx LPF', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014258.jpg', 13, 'DAC', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014258.jpg', 13, 'EC', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014258.jpg', 13, 'Adder_1', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014258.jpg', 13, 'Slicer', 'model2', 33, [1, 3, 3, 33.33333333333333]]\n",
      "['block_circuit_train_15k_0321_014258.jpg', 13, 'Adder_2', 'model1', 40, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_014258.jpg', 13, 'Rx LPF', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014258.jpg', 13, 'PGA', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014258.jpg', 13, 'ADC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014258.jpg', 13, 'EQ', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003005.jpg', 10, 'Load Control', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_003005.jpg', 10, 'Total Control', 'none', 40, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_003005.jpg', 10, 'Balancing Control', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003005.jpg', 10, 'Output Currents', 'model2', 30, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_003005.jpg', 10, 'Circulating Currents', 'model2', 15, [2, 6, 5, 18.18]]\n",
      "['block_circuit_train_15k_0321_003005.jpg', 10, 'LS-PWM CVB', 'model2', 0, [2, 7, 2, 44.44]]\n",
      "['block_circuit_train_15k_0321_003005.jpg', 10, 'M3C', 'model2', 33, [2, 6, 6, 33.33]]\n",
      "['block_circuit_train_15k_0321_003005.jpg', 10, 'Grid', 'model2', 40, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_003005.jpg', 10, 'Load', 'model1', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_003005.jpg', 10, 'rst', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010865.jpg', 11, 'OpAmp_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010865.jpg', 11, 'CurrentSource_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010865.jpg', 11, 'ZenerDiode_1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010865.jpg', 11, 'OpAmp_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010865.jpg', 11, 'CurrentSource_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010865.jpg', 11, 'OpAmp_3', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010865.jpg', 11, 'MULTIPLIER_DIVIDER_KERNEL', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_010865.jpg', 11, 'Adder_1', 'model2', 40, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_010865.jpg', 11, 'OpAmp_4', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010865.jpg', 11, 'GATING_LOGIC', 'model1', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010865.jpg', 11, 'OUTPUT_AMP', 'model2', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_009422.jpg', 10, 'Current sensing', 'model2', 50, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009422.jpg', 10, 'L', 'model2', 30, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_009422.jpg', 10, 'EA_1', 'both', 86, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_009422.jpg', 10, 'EA_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009422.jpg', 10, 'Adder_1', 'model1', 30, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_009422.jpg', 10, 'Comp_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009422.jpg', 10, 'Comp_2', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_009422.jpg', 10, 'Clk generator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009422.jpg', 10, 'Control logic', 'both', 100, [7, 7, 7, 100]]\n",
      "['block_circuit_train_15k_0321_009422.jpg', 10, 'Deadtime & Driver', 'model1', 82, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_014652.jpg', 4, 'Clock generator', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014652.jpg', 4, 'Clock doubler', 'model2', 95, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_014652.jpg', 4, 'Bootstrap switch (pmos-type)', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014652.jpg', 4, 'Bootstrap switch (nmos-type)', 'model1', 50, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'Summer_1', 'none', 0, [0, 9, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'Summer_2', 'model2', 0, [1, 7, 4, 18.18]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'PI_1', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'PI_2', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'ω_1', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'ω_2', 'both', 86, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'Summer_3', 'none', 18, [1, 7, 4, 18.18]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'Summer_4', 'model1', 0, [0, 8, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'dq2abc_1', 'model2', 70, [4, 5, 6, 72.73]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'Summer_5', 'model2', 50, [4, 8, 6, 57.14]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'Summer_6', 'model2', 20, [2, 8, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'PI_3', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'PI_4', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, '2ω_1', 'model2', 25, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, '2ω_2', 'model1', 40, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'Summer_7', 'model2', 0, [2, 8, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'Summer_8', 'model2', 33.33, [2, 8, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'dq2abc_2', 'model2', 88, [6, 7, 6, 92.3076923076923]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'Summer_9', 'model2', 0, [0, 9, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'PI_5', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'Summer_10', 'model2', 15, [2, 14, 4, 22.22]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'Summer_11', 'model2', 20, [2, 14, 4, 22.22]]\n",
      "['block_circuit_train_15k_0321_012164.jpg', 23, 'Summer_12', 'none', 0, [0, 11, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006202.jpg', 16, 'PFD & Differential CHP', 'model2', 40, [3, 7, 4, 54.55]]\n",
      "['block_circuit_train_15k_0321_006202.jpg', 16, 'SAR-ADC', 'model2', 75, [4, 6, 4, 80]]\n",
      "['block_circuit_train_15k_0321_006202.jpg', 16, 'CMP & Logic', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_006202.jpg', 16, 'Multiplier_1', 'model2', 50, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_006202.jpg', 16, 'LMS', 'none', 0, [0, 4, 2, 0.0]]\n",
      "['block_circuit_train_15k_0321_006202.jpg', 16, 'Adder_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006202.jpg', 16, 'Subtractor & Data sync.', 'model2', 15, [1, 6, 4, 20]]\n",
      "['block_circuit_train_15k_0321_006202.jpg', 16, 'DLF', 'model2', 83, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_006202.jpg', 16, '8-bit counter', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_006202.jpg', 16, 'Gating', 'none', 0, [0, 5, 4, 0]]\n",
      "['block_circuit_train_15k_0321_006202.jpg', 16, 'Varactor-less ΔΣ-less DCO', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006202.jpg', 16, 'C_a', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006202.jpg', 16, 'C_f', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_006202.jpg', 16, 'C_s', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_006202.jpg', 16, 'C_c', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_006202.jpg', 16, 'C_u', 'model2', 30, [2, 2, 5, 57.14]]\n",
      "['block_circuit_train_15k_0321_010411.jpg', 9, 'DAC', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010411.jpg', 9, 'Mixer_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010411.jpg', 9, 'Linearizer', 'model2', 57.14, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_010411.jpg', 9, 'PA', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_010411.jpg', 9, 'Antenna_1', 'model2', 40, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010411.jpg', 9, 'Mixer_2', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010411.jpg', 9, 'ADC', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010411.jpg', 9, 'Time/Power Alignment', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_010411.jpg', 9, 'Control Strategy', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'ea', 'model2', 40, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'eb', 'model2', 30, [1, 1, 4, 40]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'ec', 'model2', 10, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'Resistor_1', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'Resistor_2', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'Resistor_3', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'Inductor_1', 'model2', 50, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'Inductor_2', 'model2', 20, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'Inductor_3', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'PWM Rectifier', 'model2', 95, [6, 8, 4, 100]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'Load', 'model1', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'abc/αβ_1', 'model1', 40, [3, 5, 5, 60]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'abc/αβ_2', 'model2', 30, [3, 7, 5, 50]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'Instantaneous and Delayed Input Voltage Extraction', 'model2', 75, [4, 4, 6, 80]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'Current Ref. Calc. (22) for IPC or (25) for IOPC or (31) for OPC', 'both', 100, [9, 9, 9, 100]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'Adder_1', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'Adder_2', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'Adder_3', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'Adder_4', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'Adder_5', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'PR_1', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'PR_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'αβ/abc', 'model2', 0, [0, 9, 5, 0]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'SVPWM', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'PI', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012280.jpg', 26, 'Multiplier_1', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000623.jpg', 4, 'Position estimation', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000623.jpg', 4, 'Look-up table from Fig. 11', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000623.jpg', 4, 'Adder_1', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000623.jpg', 4, 'Reference frame transformation used in FOC', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'Bridge rectifier', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'D11', 'model2', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'D12', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'D13', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'D14', 'model2', 0, [0, 1, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'L0_1', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'Cin', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'Cdd', 'model2', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'MP', 'both', 89, [4, 4, 5, 88.88888888888889]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'HV NMOS', 'model2', 22.22, [1, 4, 5, 22.22]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'S/H', 'none', 66.67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'EA', 'model2', 83, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'HV-Start', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'UVLO', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'Frequency Control', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'PWM Comp', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'RS latch', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'Chip', 'model2', 50, [4, 8, 8, 50]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'Control IC', 'model2', 90, [4, 7, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'Rcs', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'R1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'R2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'R3', 'model2', 20, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'R4', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'L0_2', 'none', 0, [0, 9, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'Cout', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012445.jpg', 27, 'D1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008608.jpg', 7, 'Pulser', 'model2', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_008608.jpg', 7, 'Off-chip Controller', 'model2', 40, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008608.jpg', 7, 'LNA', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008608.jpg', 7, 'Off-chip ADC', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008608.jpg', 7, 'Band pass', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008608.jpg', 7, 'Sub-Sampler', 'model2', 75, [2, 2, 3, 80.0]]\n",
      "['block_circuit_train_15k_0321_008608.jpg', 7, 'DSP', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_006222.jpg', 5, 'Oscillator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006222.jpg', 5, 'Mixer_1', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006222.jpg', 5, 'Low Pass Filter_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006222.jpg', 5, 'Mixer_2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006222.jpg', 5, 'Low Pass Filter_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002950.jpg', 10, 'K_cast', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_002950.jpg', 10, 'Adder_1', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_002950.jpg', 10, 'Current Compensator', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002950.jpg', 10, 'K_DPWM', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002950.jpg', 10, 'G_id(s)', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_002950.jpg', 10, 'G_vi(s)', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_002950.jpg', 10, 'Adder_2', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002950.jpg', 10, 'K_A/D_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002950.jpg', 10, 'K_A/D_2', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002950.jpg', 10, 'Voltage Compensator', 'model1', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014944.jpg', 14, 'DTC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014944.jpg', 14, 'τ_FB', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014944.jpg', 14, 'Out-of-DZ Detection', 'none', 28, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_014944.jpg', 14, 'State Machine', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014944.jpg', 14, 'NR-TDC', 'model2', 83, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_014944.jpg', 14, 'DLF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014944.jpg', 14, 'DCO', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014944.jpg', 14, 'BUF', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014944.jpg', 14, 'Sampler', 'model2', 20, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_014944.jpg', 14, 'MUX', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014944.jpg', 14, 'DIV', 'none', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014944.jpg', 14, 'DFF', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014944.jpg', 14, 'MMD', 'none', 10, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_014944.jpg', 14, 'CKG', 'model2', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008357.jpg', 11, 'Complete VGA', 'model1', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008357.jpg', 11, 'VGA', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008357.jpg', 11, 'Negative Exp. Generator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008357.jpg', 11, 'exp(-Vctrl)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008357.jpg', 11, 'Post Amplifier', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008357.jpg', 11, 'DCOC', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008357.jpg', 11, 'Driver', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_008357.jpg', 11, 'Control Loop', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008357.jpg', 11, 'Integrator', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008357.jpg', 11, 'Summer_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008357.jpg', 11, 'Peak Detector', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000912.jpg', 6, 'Digital Controller', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000912.jpg', 6, 'DC Bus Variation', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000912.jpg', 6, 'Multiplier_1', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000912.jpg', 6, 'V^{-1}_{dc.nom}', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000912.jpg', 6, 'G_DPWM', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000912.jpg', 6, 'G_int', 'model2', 30, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004083.jpg', 14, 'POR', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004083.jpg', 14, 'PULSE AMPLITUDE DISCRIMINATOR', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_004083.jpg', 14, 'THREE-STAGE COUNTER', 'none', 57.14, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_004083.jpg', 14, 'DRIVER', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004083.jpg', 14, 'SCHMITT', 'model2', 0, [0, 1, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004083.jpg', 14, 'Cx', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_004083.jpg', 14, 'REF_1', 'none', 0, [0, 0, 3, 0.0]]\n",
      "['block_circuit_train_15k_0321_004083.jpg', 14, 'REF_2', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004083.jpg', 14, 'IDLE', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004083.jpg', 14, 'MOSFET_1', 'model1', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004083.jpg', 14, 'MOSFET_2', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004083.jpg', 14, 'MOSFET_3', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004083.jpg', 14, 'MOSFET_4', 'model1', 0, [0, 6, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004083.jpg', 14, 'TRANSDUCER SELECT 1 OF 4', 'model2', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_000419.jpg', 7, 'PLL', 'both', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_000419.jpg', 7, 'd-q axes current reference generator', 'both', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_000419.jpg', 7, 'Current controllers', 'model2', 45, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000419.jpg', 7, 'Modulator and Gate driver', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000419.jpg', 7, 'Current reference generation', 'model2', 91, [5, 6, 5, 90.91]]\n",
      "['block_circuit_train_15k_0321_000419.jpg', 7, 'Cost function minimization and voltage vector', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000419.jpg', 7, 'System model and prediction', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'V_AC', 'both', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'Bridge', 'model1', 75, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'C1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'Lb', 'model1', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'T1', 'none', 50, [3, 6, 6, 50]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'C3', 'model2', 0, [0, 1, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'D1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'R1', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'C2', 'both', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'R_zd', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'D2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'Z_d', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'D3', 'model2', 45, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'ZCD', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'Pre-regulator', 'model2', 0, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'Sawtooth Generator', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'Comparator', 'model2', 0, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'EA', 'model2', 10, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'C_EA', 'model1', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'SR_Latch', 'model1', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'Mn3', 'model2', 10, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'R_fb1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'R_fb2', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004553.jpg', 24, 'Cout', 'model2', 30, [1, 4, 0, 50]]\n",
      "['block_circuit_train_15k_0321_004226.jpg', 9, 'PFD', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004226.jpg', 9, 'CP', 'model1', 28, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_004226.jpg', 9, 'LPF', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_004226.jpg', 9, 'VCO', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_004226.jpg', 9, 'BUF', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004226.jpg', 9, 'OUT SEL', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004226.jpg', 9, 'OUT BUF', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_004226.jpg', 9, '/N', 'model1', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004226.jpg', 9, 'Control logic', 'model1', 57, [2, 6, 1, 57.14]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'Lp1', 'model2', 0, [1, 2, 6, 25]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'CIN', 'both', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'Buffer_1', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'Buffer_2', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'Buffer_3', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'MP2', 'model2', 70, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'MP1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'MN1', 'model2', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'Cf', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'ZCD', 'model2', 75, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'Comparator_1', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'Inverter_1', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'Gated_D_Latch_1', 'none', 28, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'Delay', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'SR_Latch_1', 'none', 20, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'Non-overlap_circuit', 'model2', 0, [2, 6, 6, 33.33]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'COT_control', 'model2', 43, [3, 8, 6, 42.86]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'MC', 'model2', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'Current_source_1', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'iCC', 'none', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'Cc', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'Switch_1', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'Logic_Gate_1', 'none', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'Comparator_2', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'RL', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'L', 'model2', 35, [2, 4, 6, 40]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'Co', 'model2', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'Rc', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'RLoad', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'RA', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012228.jpg', 31, 'RB', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'VSC_1', 'model1', 75, [3, 6, 2, 75]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'Voltage_Controller', 'model2', 60, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'Grid-Forming_Control', 'model2', 25, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'abc_dq0_1', 'none', 15, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'Integrator_1', 'model2', 35, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'Summer_w_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'Gain_Kp_1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'TransferFunction_omega_p_over_s_plus_omega_p', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'Summer_P_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'Lf', 'model2', 20, [1, 3, 5, 25]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'Reactance_Xg_parallel_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'AC_Source_Vg_1', 'model2', 30, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'VSC_2', 'model1', 30, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'Current_Controller', 'model2', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'PLL', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'abc_dq0_2', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'PI_Controller', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'Summer_PLL_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'Integrator_2', 'model2', 40, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'Reactance_XT', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'Reactance_Xg_parallel_2', 'model2', 60, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_009567.jpg', 22, 'AC_Source_Vg_2', 'model2', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'R_IN_1', 'model2', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'C_INT_1', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'Switch_Bootstrap_1', 'model2', 40, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'R_AMP1_1', 'model1', 0, [0, 3, 0, 0.0]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'C_AMP1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'OTA_1', 'model2', 50, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'C_AMP2', 'model2', 0, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'R_AMP2_1', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'C_LOAD', 'model1', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'TI-CDAC I', 'model2', 30, [3, 10, 3, 46.15]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'DEM', 'model2', 50, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'R_IN_2', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'C_INT_2', 'model2', 10, [1, 5, 0, 40]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'Switch_Bootstrap_2', 'model2', 45, [2, 5, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'R_AMP1_2', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'OTA_2', 'model1', 0, [0, 5, 5, 0]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'R_AMP2_2', 'none', 10, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'TI-CDAC Q', 'model2', 0, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'DEM for 3 MSBs', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'NSSAR CH1', 'both', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'NSSAR CH2', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'NSSAR CH3', 'model2', 30, [2, 4, 5, 44.44]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'NSSAR CH4', 'model1', 85, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'NSSAR CH5', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013234.jpg', 25, 'MUX', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_014144.jpg', 7, 'harmonic predictor', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014144.jpg', 7, 'T_c', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014144.jpg', 7, 'current controller', 'model1', 60, [2, 3, 3, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_014144.jpg', 7, 'PWM modulator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014144.jpg', 7, 'inverter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014144.jpg', 7, 'output filter', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014144.jpg', 7, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_003452.jpg', 8, 'Pulse generator', 'none', 40, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003452.jpg', 8, 'Resistance readout', 'model2', 65, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_003452.jpg', 8, 'Port 1 Input supply', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_003452.jpg', 8, 'TransmissionGate_1', 'model2', 55, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_003452.jpg', 8, 'Switch_1', 'model2', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_003452.jpg', 8, 'Current bias generator', 'model1', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_003452.jpg', 8, 'Gyrator', 'model1', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_003452.jpg', 8, 'C', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_015288.jpg', 4, 'V_IN', 'model1', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_015288.jpg', 4, 'proposed ADC in Dith. mode', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015288.jpg', 4, 'random pattern generator', 'model2', 40, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015288.jpg', 4, 'Summer_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009495.jpg', 8, 'Adder_1', 'model1', 0, [0, 10, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009495.jpg', 8, 'Subtractor_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009495.jpg', 8, 'abc αβ', 'model2', 33.33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_009495.jpg', 8, 'LM current controller', 'model1', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009495.jpg', 8, 'Interleaving modulation', 'model2', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_009495.jpg', 8, 'TM current controller', 'model2', 25, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_009495.jpg', 8, 'Subtractor_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009495.jpg', 8, 'Adder_2', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_009096.jpg', 7, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009096.jpg', 7, 'Amplifier_1', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009096.jpg', 7, 'Adder_2', 'model2', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009096.jpg', 7, 'Amplifier_2', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009096.jpg', 7, 'Adder_3', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_009096.jpg', 7, 'Amplifier_3', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009096.jpg', 7, 'Comparator_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001064.jpg', 7, 'OSC.', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001064.jpg', 7, 'ASC', 'model2', 60, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_001064.jpg', 7, 'Temp. Comp.', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_001064.jpg', 7, 'V-to-I', 'model2', 73, [4, 6, 5, 72.73]]\n",
      "['block_circuit_train_15k_0321_001064.jpg', 7, 'Bandgap', 'model2', 50, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_001064.jpg', 7, 'Trim', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001064.jpg', 7, 'R_ext', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_000250.jpg', 5, 'Differential V-I Converter', 'none', 30, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000250.jpg', 5, 'Current Comparator', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000250.jpg', 5, 'D Flip-Flop_1', 'model2', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_000250.jpg', 5, 'MUX', 'model2', 10, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_000250.jpg', 5, 'Programmable Window Circuit', 'model2', 45, [3, 5, 6, 54.55]]\n",
      "['block_circuit_train_15k_0321_004549.jpg', 13, 'PFD + CP + LF', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_004549.jpg', 13, '÷N', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004549.jpg', 13, 'DSM', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004549.jpg', 13, 'Circle_1', 'model2', 10, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_004549.jpg', 13, '÷2', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_004549.jpg', 13, 'Pulse Generator_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004549.jpg', 13, 'ILFM_X15', 'model2', 40, [3, 6, 5, 54.55]]\n",
      "['block_circuit_train_15k_0321_004549.jpg', 13, 'Pulse Generator_2', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004549.jpg', 13, 'ILFM_X3', 'model1', 75, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_004549.jpg', 13, 'Mixer_1', 'model2', 15, [1, 6, 7, 15.38]]\n",
      "['block_circuit_train_15k_0321_004549.jpg', 13, 'Mixer_2', 'model2', 0, [0, 6, 4, 0]]\n",
      "['block_circuit_train_15k_0321_004549.jpg', 13, 'OpAmp_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004549.jpg', 13, 'FTL', 'model2', 80, [4, 4, 5, 88.9]]\n",
      "['block_circuit_train_15k_0321_001600.jpg', 7, 'Residue Amplifier', 'model2', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_001600.jpg', 7, 'RA', 'model2', 40, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_001600.jpg', 7, 'CLK/RES GEN', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001600.jpg', 7, 'CDAC_B', 'model2', 30, [2, 6, 4, 40]]\n",
      "['block_circuit_train_15k_0321_001600.jpg', 7, 'Asynchronous Logic', 'model2', 10, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_001600.jpg', 7, 'Offset Calibration', 'none', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_001600.jpg', 7, 'ComparatorArray_1', 'model2', 40, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'Spiral_1', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'Resistor_1', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'Resistor_2', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'VoltageSource_1', 'model1', 40, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'C_IN', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'L', 'model2', 60, [2, 2, 4, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'C_PAR,EFF', 'model1', 0, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'N0', 'model2', 25, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'P0', 'none', 30, [2, 5, 6, 36.36]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'C_DD', 'none', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'Relaxation Oscillator', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'Current Ref.', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'Clock Divider', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'Pulse Generation φ1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'Pulse Generation φ2', 'model2', 45, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'Charge Pump', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'C_CP,DCAP', 'model2', 0, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'VoltageBuffer_1', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'HighVtTransistor_1', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000760.jpg', 20, 'PMU Load (RF-Tx)', 'model1', 50, [1, 2, 2, 50.0]]\n",
      "['block_circuit_train_15k_0321_014370.jpg', 10, 'Comparator_1', 'model2', 75, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_014370.jpg', 10, 'Delay', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014370.jpg', 10, 'Fast/Slow Detection', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_014370.jpg', 10, 'Reference Delay = τMV', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_014370.jpg', 10, 'Majority Voting Logic', 'model1', 50, [3, 6, 4, 60]]\n",
      "['block_circuit_train_15k_0321_014370.jpg', 10, 'Result Counter', 'model2', 60, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014370.jpg', 10, 'Cycle Counter', 'model2', 60, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_014370.jpg', 10, 'Majority reached?', 'model2', 82, [3, 4, 3, 85.7]]\n",
      "['block_circuit_train_15k_0321_014370.jpg', 10, 'Switch_1', 'model2', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_014370.jpg', 10, 'Switch_2', 'model1', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_014346.jpg', 7, 'Microphone', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_014346.jpg', 7, 'Analog feature extractor', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014346.jpg', 7, 'Sampling & Framing', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_014346.jpg', 7, 'Neural network', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014346.jpg', 7, 'VCO-based layer', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014346.jpg', 7, 'GRU-based layer_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014346.jpg', 7, 'GRU-based layer_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012781.jpg', 5, '+1', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012781.jpg', 5, '-1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012781.jpg', 5, 'Switch_1', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012781.jpg', 5, 'LTI', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012781.jpg', 5, 'mixed signal system', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_007053.jpg', 8, 'Input Modulator', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_007053.jpg', 8, 'Multiplexer_1', 'model2', 45, [3, 5, 6, 54.54545454545454]]\n",
      "['block_circuit_train_15k_0321_007053.jpg', 8, 'PLL Forward Path', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007053.jpg', 8, 'Feedback Path 1/N', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007053.jpg', 8, 'Frequency Counter', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_007053.jpg', 8, 'Phase Counter', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007053.jpg', 8, 'Divider', 'model2', 40, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_007053.jpg', 8, 'Test Sequencer', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_012948.jpg', 9, 'PI Compensator_1', 'model1', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_012948.jpg', 9, 'Window DL-ADC_1', 'model2', 25, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_012948.jpg', 9, 'One-Shot_1', 'model1', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_012948.jpg', 9, '(m-k)-bit Reference Pulse Generator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012948.jpg', 9, 'Window DL-ADC_2', 'model2', 20, [2, 6, 3, 44.44444444444444]]\n",
      "['block_circuit_train_15k_0321_012948.jpg', 9, 'One-Shot_2', 'model2', 10, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012948.jpg', 9, 'Adder_1', 'model1', 84, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_012948.jpg', 9, 'PI Compensator_2', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012948.jpg', 9, 'DPWM', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003909.jpg', 12, 'VDL_1', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_003909.jpg', 12, 'RDL_1', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_003909.jpg', 12, 'VDL_2', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003909.jpg', 12, 'RDL_2', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003909.jpg', 12, 'Phase Detectors', 'none', 30, [5, 10, 9, 52.63]]\n",
      "['block_circuit_train_15k_0321_003909.jpg', 12, 'CP1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003909.jpg', 12, 'CP2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003909.jpg', 12, 'CP3', 'model1', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_003909.jpg', 12, 'CP4', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_003909.jpg', 12, 'Summing node', 'both', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_003909.jpg', 12, 'Loop-filter', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_003909.jpg', 12, 'V2I', 'model1', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013762.jpg', 14, 'TDC_1', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013762.jpg', 14, 'TDC_2', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013762.jpg', 14, 'TDC_3', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013762.jpg', 14, 'Digital Filter_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013762.jpg', 14, 'Digital Filter_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013762.jpg', 14, 'Digital Filter_3', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013762.jpg', 14, 'DCO_1', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013762.jpg', 14, 'DCO_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013762.jpg', 14, 'DCO_3', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013762.jpg', 14, 'DCO_4', 'both', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013762.jpg', 14, 'Frequency Divider_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013762.jpg', 14, 'Frequency Divider_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013762.jpg', 14, 'Frequency Divider_3', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013762.jpg', 14, 'Adder_1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001924.jpg', 6, 'Reference oscillator', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001924.jpg', 6, 'Reference divider', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001924.jpg', 6, 'Divider ÷N', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_001924.jpg', 6, 'PD', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001924.jpg', 6, 'LF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001924.jpg', 6, 'VCO', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011217.jpg', 4, 'DAC', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011217.jpg', 4, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011217.jpg', 4, 'H_L(z)', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011217.jpg', 4, 'Quantizer', 'model2', 85, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_003110.jpg', 10, 'Strong-arm latch array', 'model2', 5, [2, 11, 15, 7.69]]\n",
      "['block_circuit_train_15k_0321_003110.jpg', 10, 'Sequencer', 'none', 4, [1, 42, 14, 3.57]]\n",
      "['block_circuit_train_15k_0321_003110.jpg', 10, 'DAC_1', 'model1', 14.29, [1, 12, 2, 14.29]]\n",
      "['block_circuit_train_15k_0321_003110.jpg', 10, 'DAC_2', 'model1', 18.18, [1, 9, 2, 18.18]]\n",
      "['block_circuit_train_15k_0321_003110.jpg', 10, 'Comparator_1', 'model2', 30, [2, 6, 5, 36.36]]\n",
      "['block_circuit_train_15k_0321_003110.jpg', 10, 'LogicGate_1', 'model2', 40, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003110.jpg', 10, 'VoltageReference_1', 'model2', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_003110.jpg', 10, 'Buffer_1', 'model2', 0, [0, 8, 4, 0]]\n",
      "['block_circuit_train_15k_0321_003110.jpg', 10, 'Buffer_2', 'model2', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_003110.jpg', 10, 'StrongArmLatch_Transistor_Schematic_1', 'model2', 14, [1, 9, 5, 14.285714285714285]]\n",
      "['block_circuit_train_15k_0321_012040.jpg', 12, 'MF1 FILTER', 'model2', 10, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012040.jpg', 12, 'LOWPASS FILTER', 'model1', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012040.jpg', 12, 'HIGHPASS FILTER', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012040.jpg', 12, 'COMPENSATED SAMPLE AND HOLD', 'model2', 40, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_012040.jpg', 12, 'PROGRAMMABLE XMT LEVEL ATTENUATOR', 'model2', 75, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_012040.jpg', 12, 'VOLTAGE REFERENCE', 'model1', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012040.jpg', 12, 'ADC (10 BIT)/DAC (9 BIT)', 'model2', 45, [3, 6, 7, 46.15]]\n",
      "['block_circuit_train_15k_0321_012040.jpg', 12, 'AGC (6 BIT)', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012040.jpg', 12, 'ZERO CROSSING DETECTOR', 'model1', 30, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_012040.jpg', 12, 'POWER ON RESET', 'model2', 20, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012040.jpg', 12, 'TIMING GENERATOR', 'model2', 50, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_012040.jpg', 12, 'ANALOG GROUND GENERATOR', 'none', 75, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_001606.jpg', 18, 'Phase Interpolator', 'none', 0, [1, 5, 4, 22.22]]\n",
      "['block_circuit_train_15k_0321_001606.jpg', 18, 'XOR PD/PI', 'model1', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_001606.jpg', 18, 'Multiplier_α', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001606.jpg', 18, 'Multiplier_1-α', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001606.jpg', 18, 'Adder_1', 'model2', 0, [0, 3, 5, 0]]\n",
      "['block_circuit_train_15k_0321_001606.jpg', 18, 'LPF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001606.jpg', 18, 'VCO', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001606.jpg', 18, 'Multi-phase Divider', 'model2', 75, [7, 11, 7, 77.78]]\n",
      "['block_circuit_train_15k_0321_001606.jpg', 18, '/2', 'model2', 0, [0, 3, 6, 0]]\n",
      "['block_circuit_train_15k_0321_001606.jpg', 18, 'MUX', 'none', 30, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_001606.jpg', 18, 'Digital Phase Accumulator', 'model2', 30, [2, 7, 3, 40]]\n",
      "['block_circuit_train_15k_0321_001606.jpg', 18, 'ΔΣ', 'model2', 20, [1, 6, 2, 25]]\n",
      "['block_circuit_train_15k_0321_001606.jpg', 18, 'Σ/N_FIR', 'model2', 60, [4, 6, 6, 66.67]]\n",
      "['block_circuit_train_15k_0321_001606.jpg', 18, 'D_1', 'model2', 50, [2, 3, 3, 66.7]]\n",
      "['block_circuit_train_15k_0321_001606.jpg', 18, 'D_2', 'both', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001606.jpg', 18, 'D_3', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_001606.jpg', 18, 'D_4', 'both', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001606.jpg', 18, 'D_NFIR-1', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012043.jpg', 8, 'PFD', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_012043.jpg', 8, 'Start/Stop', 'model2', 85, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_012043.jpg', 8, 'TDC', 'model2', 82, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_012043.jpg', 8, 'DLF', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012043.jpg', 8, 'Σ-Δ_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012043.jpg', 8, 'DCO', 'model2', 29, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_012043.jpg', 8, '/N', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012043.jpg', 8, 'Σ-Δ_2', 'model2', 33.33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'SwitchMatrix_Sampling', 'model1', 12, [3, 45, 5, 12]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'Cinp', 'model2', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'Cinn', 'model2', 10, [1, 7, 3, 20]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C1p', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C2p', 'model2', 35, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C3p', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C4p', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C5p', 'none', 50, [3, 4, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C6p', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C7p', 'model2', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C8p', 'model1', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C9p', 'model2', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C10p', 'model2', 15, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C11p', 'both', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C12p', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C13p', 'none', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C14p', 'none', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C1n', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C2n', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C3n', 'model2', 20, [1, 6, 1, 28.57]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C4n', 'none', 40, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C5n', 'none', 20, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C6n', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C7n', 'none', 30, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C8n', 'none', 44, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C9n', 'model2', 36, [2, 7, 4, 36.36]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C10n', 'model2', 40, [2, 7, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C11n', 'model2', 10, [2, 6, 1, 57.14]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C12n', 'none', 0, [0, 5, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C13n', 'model2', 30, [2, 6, 1, 57.14]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_C14n', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_F1p', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_F2p', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_F3p', 'model2', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_F4p', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_F5p', 'model2', 0, [0, 2, 1, 0.0]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_F1n', 'model2', 33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_F2n', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_F3n', 'model2', 36, [2, 7, 4, 36.36]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_F4n', 'model2', 20, [2, 7, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'C_F5n', 'model2', 50, [2, 4, 1, 80]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, '3.5-Bit Flash ADC', 'model1', 45, [5, 7, 5, 83.33]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'DEC', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'SAR', 'model2', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_011076.jpg', 45, 'Comp', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001713.jpg', 5, 'S&H', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001713.jpg', 5, 'N-bit counter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001713.jpg', 5, 'latch', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001713.jpg', 5, 'N-bit DAC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001713.jpg', 5, 'Comparator_1', 'model2', 30, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013840.jpg', 10, '3φ/2φ', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013840.jpg', 10, 'd-q', 'model2', 20, [3, 9, 5, 42.86]]\n",
      "['block_circuit_train_15k_0321_013840.jpg', 10, 'k-step comp._1', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013840.jpg', 10, 'LPF_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013840.jpg', 10, 'Summer_1', 'model2', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013840.jpg', 10, 'k-step comp._2', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013840.jpg', 10, 'LPF_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013840.jpg', 10, 'Summer_2', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013840.jpg', 10, 'd-q^{-1}', 'both', 85, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_013840.jpg', 10, '2φ/3φ', 'model2', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'Level Shifter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'Non-Overlap', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'T-Latch', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'SC Power Stage Module', 'none', 50, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'Inverter_1', 'model2', 25, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'Inverter_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'Inverter_3', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'Inverter_4', 'model2', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'Cout', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'RL', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'Rfb1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'Rfb2', 'model2', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'Comparator_1', 'model2', 60, [4, 4, 5, 88.88888888888889]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'Increment/Decrement/Bypass Logic', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'SC Integrator', 'model2', 75, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'AnalogSwitch_1', 'both', 100, [0, 0, 0, 100]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'Counter', 'none', 0, [0, 5, 1, 0]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'Reset', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'Read', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015222.jpg', 20, 'VCO', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012417.jpg', 6, 'Reference and biasing circuit', 'model1', 30, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012417.jpg', 6, 'EA-α', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012417.jpg', 6, 'M_pass', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012417.jpg', 6, 'EA-b', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012417.jpg', 6, 'Feedback', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012417.jpg', 6, 'Load', 'model1', 30, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_011584.jpg', 8, 'Pre Filter_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011584.jpg', 8, 'Switched Capacitor Filter (L)', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011584.jpg', 8, 'Post Filter_1', 'model1', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011584.jpg', 8, 'Pre Filter_2', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011584.jpg', 8, 'N1', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011584.jpg', 8, 'M', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011584.jpg', 8, 'N2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011584.jpg', 8, 'Post Filter_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001529.jpg', 7, 'Adder_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001529.jpg', 7, 'G_PI_2(s)', 'model2', 85, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001529.jpg', 7, 'Adder_2', 'model2', 30, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_001529.jpg', 7, 'G_d(s)', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001529.jpg', 7, 'Adder_3', 'model2', 50, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_001529.jpg', 7, 'G_P_2(s)', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001529.jpg', 7, 'jωL_g', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012726.jpg', 6, 'w_bppll', 'model2', 15, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_012726.jpg', 6, 'dq/abc', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_012726.jpg', 6, 'Adder_1', 'model2', 86, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_012726.jpg', 6, 'F_pll(s)', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012726.jpg', 6, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012726.jpg', 6, '1/s', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015082.jpg', 6, 'DC-DC Converter', 'model2', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015082.jpg', 6, 'LDO', 'model2', 65, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_015082.jpg', 6, 'Resistor_1', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015082.jpg', 6, 'Capacitor_1', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015082.jpg', 6, 'Ground_1', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015082.jpg', 6, 'Ground_2', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015652.jpg', 15, 'CK_MDAC GEN.', 'model1', 25, [2, 10, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_015652.jpg', 15, 'CK_ADSC GEN.', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_015652.jpg', 15, 'Off-chip Reference', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015652.jpg', 15, 'MUX', 'both', 100, [7, 7, 7, 100]]\n",
      "['block_circuit_train_15k_0321_015652.jpg', 15, 'ADSC 1&2', 'model2', 50, [4, 11, 5, 50]]\n",
      "['block_circuit_train_15k_0321_015652.jpg', 15, 'S/H_1', 'none', 0, [0, 6, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015652.jpg', 15, 'S/H_2', 'model1', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015652.jpg', 15, 'S/H_3', 'none', 0, [0, 7, 4, 0]]\n",
      "['block_circuit_train_15k_0321_015652.jpg', 15, 'DASC1', 'model2', 50, [3, 5, 3, 75.0]]\n",
      "['block_circuit_train_15k_0321_015652.jpg', 15, 'DASC2', 'none', 30, [3, 5, 5, 60]]\n",
      "['block_circuit_train_15k_0321_015652.jpg', 15, 'Adder_1', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015652.jpg', 15, '2^B', 'model2', 28.57, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_015652.jpg', 15, 'Bias Ctrl', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_015652.jpg', 15, 'DCL', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015652.jpg', 15, 'Dout[1:11]', 'none', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'VCM Converter', 'model2', 19, [2, 18, 3, 19.05]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'DC link_1', 'none', 40, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Adder_1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'PWM_1', 'model1', 45, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Kd_1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Adder_2', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'G1(s)', 'none', 25, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'G2(s)', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Harmonic Voltage Controller Gresh(s)_1', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Current Balancing Controller_1', 'model2', 15, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'P&Q cal.', 'model2', 75, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'P&Q control', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'BPF_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'LCL Filter_1', 'model2', 10, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'L_1', 'model2', 0, [0, 6, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Cf_1', 'model2', 67, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Lg1', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Z_line1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Isolation Transformer', 'model2', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Zg', 'model2', 33.33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Grid', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Nonlinear Load', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Z_L', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'CCM Converter', 'model1', 43, [3, 11, 3, 42.86]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'DC link_2', 'model2', 29, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Adder_3', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'PWM_2', 'model1', 25, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Kd_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Harmonic Voltage Controller Gresh(s)_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Fundamental Current Controller', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'LCL Filter_2', 'model2', 35, [3, 14, 3, 35.29]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'L_2', 'none', 0, [1, 9, 2, 18.18]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Cf_2', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Lg2', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Z_line2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'BPF_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Current Balancing Controller_2', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'Adder_4', 'model2', 0, [0, 0, 4, 0.0]]\n",
      "['block_circuit_train_15k_0321_013287.jpg', 39, 'More converters', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002180.jpg', 12, 'Scrambler', 'model1', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002180.jpg', 12, 'Trellis Precoder & Tomlinson Precoder', 'both', 66, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002180.jpg', 12, 'Interpolation', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002180.jpg', 12, 'Noise Shaper (NS)', 'model1', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_002180.jpg', 12, 'Analog Control Interface', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002180.jpg', 12, 'Decimator Filter', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002180.jpg', 12, 'Adder_1', 'model1', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_002180.jpg', 12, 'Viterbi Decoder & Linear equalizer & Tomlinson Operator', 'model2', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_002180.jpg', 12, 'Descrambler', 'none', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_002180.jpg', 12, 'Clock Recovery', 'model1', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_002180.jpg', 12, 'Activation Controller', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002180.jpg', 12, 'Echo Canceller (Adaptive)', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001165.jpg', 14, 'Grid', 'model1', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_001165.jpg', 14, 'L_g', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001165.jpg', 14, 'C_r', 'model2', 30, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001165.jpg', 14, 'PLL', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001165.jpg', 14, 'CSR', 'none', 0, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_001165.jpg', 14, 'L_dc', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_001165.jpg', 14, 'LPF', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001165.jpg', 14, 'Adder_1', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_001165.jpg', 14, 'PI', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001165.jpg', 14, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001165.jpg', 14, 'SVM', 'model2', 50, [4, 6, 4, 80]]\n",
      "['block_circuit_train_15k_0321_001165.jpg', 14, 'abc/dq', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001165.jpg', 14, 'HPF', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001165.jpg', 14, '1/Ra', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014341.jpg', 8, 'Opt. N-finder', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014341.jpg', 8, 'N-stages Charge Pump', 'none', 85, [3, 3, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014341.jpg', 8, 'Voltage divider', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014341.jpg', 8, 'VCO / CkAC', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014341.jpg', 8, 'Oscillator', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014341.jpg', 8, 'Comparator_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014341.jpg', 8, 'C_L', 'model2', 30, [2, 2, 5, 57.14]]\n",
      "['block_circuit_train_15k_0321_014341.jpg', 8, 'R_L', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014529.jpg', 4, 'Line Driver', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_014529.jpg', 4, 'DDA', 'model1', 15, [1, 6, 6, 16.67]]\n",
      "['block_circuit_train_15k_0321_014529.jpg', 4, 'Peak to Peak Detector_1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014529.jpg', 4, 'Peak to Peak Detector_2', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012459.jpg', 5, 'V_AC', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012459.jpg', 5, 'AC-DC', 'model2', 67, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_012459.jpg', 5, 'C_DC', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012459.jpg', 5, 'DC-DC', 'model2', 60, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_012459.jpg', 5, 'C_OUT', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013299.jpg', 10, 'SSPD', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013299.jpg', 10, 'PG', 'none', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013299.jpg', 10, 'VIC', 'model2', 81, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_013299.jpg', 10, 'VCO BUF', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013299.jpg', 10, 'LF', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013299.jpg', 10, 'VCO', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013299.jpg', 10, 'PFD', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013299.jpg', 10, 'DZ', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013299.jpg', 10, 'CP', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013299.jpg', 10, 'Divider', 'none', 0, [1, 3, 0, 66.66666666666667]]\n",
      "['block_circuit_train_15k_0321_007881.jpg', 11, 'Ring VCO', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007881.jpg', 11, 'Reset counter', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_007881.jpg', 11, 'Switch_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_007881.jpg', 11, 'Dec filter', 'model2', 75, [2, 3, 2, 80.0]]\n",
      "['block_circuit_train_15k_0321_007881.jpg', 11, 'Counter_1', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_007881.jpg', 11, 'Counter_2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007881.jpg', 11, 'Counter_3', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007881.jpg', 11, 'Adder_1', 'model1', 85, [4, 4, 5, 88.88888888888889]]\n",
      "['block_circuit_train_15k_0321_007881.jpg', 11, 'DFF_1', 'model2', 0, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_007881.jpg', 11, 'DFF_2', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_007881.jpg', 11, 'Adder_2', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007538.jpg', 6, 'Antenna', 'model1', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_007538.jpg', 6, 'Rectifier', 'model1', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007538.jpg', 6, 'Voltage limiter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007538.jpg', 6, 'Bandgap Reference', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007538.jpg', 6, 'LDO', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007538.jpg', 6, 'Load ICs', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_000778.jpg', 8, 'WUD Block_1', 'model2', 30, [2, 6, 4, 40]]\n",
      "['block_circuit_train_15k_0321_000778.jpg', 8, 'FIR Block', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_000778.jpg', 8, 'Adder_1', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_000778.jpg', 8, 'LUD Block', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000778.jpg', 8, 'WUD Block_2', 'model2', 0, [2, 6, 4, 40]]\n",
      "['block_circuit_train_15k_0321_000778.jpg', 8, 'Seg FIR Block', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_000778.jpg', 8, 'Adder_2', 'none', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_000778.jpg', 8, 'Adder_3', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012475.jpg', 9, '64x Interpolator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012475.jpg', 9, '3rd-order 13level ΣΔM', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012475.jpg', 9, 'DEM', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012475.jpg', 9, '3rd order SC filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012475.jpg', 9, 'Diff-to-Single Converter', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012475.jpg', 9, 'OpAmp_1', 'model2', 60, [3, 3, 7, 60]]\n",
      "['block_circuit_train_15k_0321_012475.jpg', 9, 'R1', 'model2', 0, [0, 0, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012475.jpg', 9, 'R2', 'model2', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012475.jpg', 9, 'C2', 'none', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001551.jpg', 9, 'd1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001551.jpg', 9, 'd2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001551.jpg', 9, 'Adder_1', 'model2', 15, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001551.jpg', 9, 'DFF_1', 'model2', 81, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_001551.jpg', 9, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001551.jpg', 9, 'DQTZ', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001551.jpg', 9, 'DEM', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001551.jpg', 9, 'g_ELD', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001551.jpg', 9, 'DFF_2', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_005006.jpg', 8, 'Oscillator Sustaining Circuit, Charge Pump, and Freq. Doubler', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005006.jpg', 8, 'MEMS Resonator', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005006.jpg', 8, 'Thermistor', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005006.jpg', 8, 'Temperature to Digital Converter', 'model1', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_005006.jpg', 8, 'Digital 5th order Polynomial Correction and Lowpass Filter', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005006.jpg', 8, 'Fractional-N Synthesizer', 'model2', 83, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_005006.jpg', 8, 'Multiplier_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_005006.jpg', 8, 'Programmable Frequency Divider', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'Subsampling Phase Detector', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'gm', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'Pulser', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'Subsampling Delay', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'Adder_1', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'Low-Pass Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, '60 GHz Voltage Controlled Oscillator', 'model2', 85, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'Zero-Order Hold', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'Spectrum Analyzer', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'Signal To Workspace_1', 'model2', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'Signal To Workspace_2', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'Reference Frequency', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'Pulse Generator', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'Phase/Frequency Detector + Ref-Dead Zone', 'model2', 30, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'Charge Pump', 'model2', 86, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'Frequency Locked Loop Delay', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'Gaussian Noise Generator', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'Add1', 'model1', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'Relay', 'none', 0, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'Frequency Divider', 'model1', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014549.jpg', 21, 'RF Spectrum Analyzer with Phase Noise Option', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011728.jpg', 14, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011728.jpg', 14, 'Comparator', 'model2', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011728.jpg', 14, 'Switch_1', 'model2', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011728.jpg', 14, 'Delay', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011728.jpg', 14, 'Shift Register', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011728.jpg', 14, 'Adder_2', 'model2', 57, [2, 3, 4, 57.14285714285714]]\n",
      "['block_circuit_train_15k_0321_011728.jpg', 14, 'z^-1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011728.jpg', 14, 'β/2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011728.jpg', 14, 'Adder_3', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011728.jpg', 14, 'Power MOS Array & Load', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011728.jpg', 14, 'ZOH', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011728.jpg', 14, 'S(z)', 'model1', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011728.jpg', 14, \"S'(z)\", 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011728.jpg', 14, 'P(z)', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004044.jpg', 13, 'Adder_1', 'model2', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_004044.jpg', 13, 'DAC1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004044.jpg', 13, 'H(s)', 'model2', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004044.jpg', 13, 'Adder_2', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_004044.jpg', 13, 'Capacitor_1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004044.jpg', 13, 'Vref', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_004044.jpg', 13, 'Amplifier_Alpha_1', 'model2', 20, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_004044.jpg', 13, 'DAC2', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004044.jpg', 13, 'Z^{-D}', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_004044.jpg', 13, 'DEM', 'model2', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004044.jpg', 13, 'QTZ', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004044.jpg', 13, 'CMP[n]', 'model1', 86, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_004044.jpg', 13, 'DOUT', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008213.jpg', 15, 'Switch_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008213.jpg', 15, 'Switch_2', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008213.jpg', 15, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008213.jpg', 15, 'Integrator/Gain Stage', 'model2', 50, [2, 3, 3, 66.6666666667]]\n",
      "['block_circuit_train_15k_0321_008213.jpg', 15, '3-lev Quantizer_1', 'model1', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008213.jpg', 15, '3-lev DAC', 'model1', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008213.jpg', 15, 'Digital Filter & Logic', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008213.jpg', 15, 'Adder_2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008213.jpg', 15, 'Integrator/RST', 'model2', 78, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008213.jpg', 15, '3-level Quantizer_2', 'both', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008213.jpg', 15, 'DAC_1', 'none', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_008213.jpg', 15, 'Adder_3', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008213.jpg', 15, '2X Amplifier', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008213.jpg', 15, '3-level Quantizer_3', 'none', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008213.jpg', 15, 'DAC_2', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008534.jpg', 10, 'VTC', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008534.jpg', 10, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008534.jpg', 10, '1/(1-z^{-1})', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008534.jpg', 10, 'Adder_2', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008534.jpg', 10, 'z^{-1}/(1-z^{-1})', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008534.jpg', 10, 'TDC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008534.jpg', 10, 'Selection Logic', 'none', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008534.jpg', 10, 'DTC', 'model2', 20, [1, 1, 4, 40]]\n",
      "['block_circuit_train_15k_0321_008534.jpg', 10, 'a1', 'model2', 25, [2, 4, 2, 66.667]]\n",
      "['block_circuit_train_15k_0321_008534.jpg', 10, 'a2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011577.jpg', 7, 'DC Power Supply (Rigol DP831A)', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011577.jpg', 7, 'AWG (Keysight M8190A)', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011577.jpg', 7, 'Bias-Tee', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011577.jpg', 7, 'Laser Diode', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011577.jpg', 7, 'Attenuator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011577.jpg', 7, 'Dual-PD OWC Receiver', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011577.jpg', 7, 'Oscilloscope (Teledyne LeCroy WaveRunner 9404)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011257.jpg', 5, 'V1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011257.jpg', 5, 'PARTIAL CONVERTER', 'model1', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_011257.jpg', 5, 'HIGH EFFICIENCY RESONANT CONVERTER 4:1', 'model2', 95, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_011257.jpg', 5, 'V2', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011257.jpg', 5, 'Ground_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, 'Tomlinson', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, 'Tx Filter', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, 'Tx Rate Conv.', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, 'Interp.', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, '4th order ΔΣM', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, '2b DAC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, 'Tx SC-LPF', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, 'Amplifier_1', 'model2', 0, [0, 1, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, 'Line Drv. Passive Hybrid', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, '0-21dB AAGC', 'model2', 40, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, 'ΔΣ ADC 6th order', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, 'ΔΣ Filters H1,H2,H3', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, 'Decim.', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, 'Rx Rate Conv.', 'model1', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, 'Digital AGC', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, 'AGC Update', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, 'Equalizers Slicer Update cntrl.', 'model2', 33, [1, 3, 3, 33.33333333333333]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, 'Echo Canc.', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, 'Timing Rec.', 'model2', 81, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, 'Xtal Osc. Bandgap Current Ref.', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_009821.jpg', 22, 'Analog PLL', 'model1', 85, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_006461.jpg', 10, 'First Comparator Decision', 'model2', 45, [4, 8, 5, 61.54]]\n",
      "['block_circuit_train_15k_0321_006461.jpg', 10, 'i < M', 'model2', 86, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_006461.jpg', 10, 'Initial Condition (17) – (18)', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006461.jpg', 10, 'Transient Reference up to Trigger (12)', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006461.jpg', 10, 'Conversion residue up to Trigger (19)', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006461.jpg', 10, 'Comparator Decision (11)', 'model1', 15, [1, 11, 2, 15.38]]\n",
      "['block_circuit_train_15k_0321_006461.jpg', 10, 'Comparison and cycle time (13)', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_006461.jpg', 10, 'Reference Transient in the whole cycle (12)', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006461.jpg', 10, 'Residue Transient in the whole cycle (19)', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006461.jpg', 10, 'Comparator kick-back (optional)', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012513.jpg', 16, 'dq/αβ_1', 'model2', 20, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_012513.jpg', 16, 'D^{-1}(s)', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012513.jpg', 16, 'Adder_1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012513.jpg', 16, 'K_rω_s/(s^2+2ξω_s s+ω_s^2)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012513.jpg', 16, 'D(s)_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012513.jpg', 16, 'Adder_2', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012513.jpg', 16, 'Adder_3', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012513.jpg', 16, 'PI_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012513.jpg', 16, 'PI_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012513.jpg', 16, 'dq/αβ_2', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012513.jpg', 16, 'Adder_4', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012513.jpg', 16, 'PWM', 'model2', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012513.jpg', 16, 'Adder_5', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012513.jpg', 16, '1/sL', 'model1', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012513.jpg', 16, 'αβ/dq', 'model2', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012513.jpg', 16, 'D(s)_2', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_009317.jpg', 13, 'Adder_1', 'model2', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_009317.jpg', 13, 'Adder_2', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_009317.jpg', 13, 'Fractional Sliding mode_1', 'model1', 40, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_009317.jpg', 13, 'Fractional Sliding mode_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009317.jpg', 13, 'D^{α-1}_1', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009317.jpg', 13, 'J_1', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009317.jpg', 13, 'D^{α-1}_2', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009317.jpg', 13, 'J_2', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009317.jpg', 13, 'Equivalent controller', 'model1', 78, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009317.jpg', 13, 'Fractional dual RBF NNs Controller', 'model2', 86, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_009317.jpg', 13, 'Adaptive control law', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009317.jpg', 13, 'Switching function', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009317.jpg', 13, 'APF', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_005105.jpg', 6, 'Flux/back EMF observer', 'both', 100, [6, 6, 6, 100]]\n",
      "['block_circuit_train_15k_0321_005105.jpg', 6, 'Adaptive filter_1', 'model2', 83, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_005105.jpg', 6, 'Adaptive filter_2', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_005105.jpg', 6, 'AN', 'model2', 25, [3, 6, 4, 60]]\n",
      "['block_circuit_train_15k_0321_005105.jpg', 6, 'PLL- and FLL-based schemes', 'model2', 10, [1, 7, 4, 18.18]]\n",
      "['block_circuit_train_15k_0321_005105.jpg', 6, 'Summer_1', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013052.jpg', 6, 'Antenna_1', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013052.jpg', 6, 'LNA', 'model1', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013052.jpg', 6, 'Mixer_1', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013052.jpg', 6, 'LO', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013052.jpg', 6, 'Filter_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013052.jpg', 6, 'OUT', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_006795.jpg', 7, 'Voltage Reference', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006795.jpg', 7, 'Voltage Sense', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006795.jpg', 7, 'OpAmp_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006795.jpg', 7, 'Buffer_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006795.jpg', 7, 'HVTransistorStack_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006795.jpg', 7, 'DiodeString_1', 'none', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006795.jpg', 7, 'HVTransistorStack_2', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002637.jpg', 5, 'Switch_1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002637.jpg', 5, 'DAC Capacitor Array', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_002637.jpg', 5, 'Shift Register and Control Logic', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002637.jpg', 5, 'Comparator_1', 'model2', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_002637.jpg', 5, 'FlipFlop_1', 'model2', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_014999.jpg', 5, 'Ref', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014999.jpg', 5, 'BBPD', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014999.jpg', 5, 'Digital Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014999.jpg', 5, 'Frequency Aid', 'model2', 30, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_014999.jpg', 5, 'DCO', 'model2', 20, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_011542.jpg', 8, 'V_REF', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011542.jpg', 8, 'V_I', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011542.jpg', 8, 'Tri-state PFD', 'model1', 79, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_011542.jpg', 8, 'V_Q', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011542.jpg', 8, 'FlipFlop_1', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011542.jpg', 8, 'Switch_1', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011542.jpg', 8, '(VIC)_FD', 'model2', 80, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_011542.jpg', 8, 'V2', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013516.jpg', 9, 'R1', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013516.jpg', 9, 'R2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013516.jpg', 9, 'C', 'model2', 88, [6, 6, 7, 92.31]]\n",
      "['block_circuit_train_15k_0321_013516.jpg', 9, 'opamp', 'model1', 50, [2, 3, 5, 50]]\n",
      "['block_circuit_train_15k_0321_013516.jpg', 9, 'comp', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013516.jpg', 9, 'Lowpass Filter', 'model2', 25, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_013516.jpg', 9, 'Switch_1', 'model2', 0, [0, 0, 4, 0]]\n",
      "['block_circuit_train_15k_0321_013516.jpg', 9, 'Switch_2', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013516.jpg', 9, 'PWM/PAM', 'model2', 30, [2, 2, 5, 57.14]]\n",
      "['block_circuit_train_15k_0321_013988.jpg', 19, 'LDO_k', 'model2', 78, [5, 7, 5, 83.33]]\n",
      "['block_circuit_train_15k_0321_013988.jpg', 19, 'C_k', 'model2', 25, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_013988.jpg', 19, 'FSM_k', 'model2', 30, [3, 9, 5, 42.857142857142854]]\n",
      "['block_circuit_train_15k_0321_013988.jpg', 19, 'Triangle_1', 'model2', 30, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_013988.jpg', 19, 'M_ser,N,k', 'model2', 30, [2, 8, 5, 30.8]]\n",
      "['block_circuit_train_15k_0321_013988.jpg', 19, 'M_par,P,k', 'model1', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013988.jpg', 19, 'M_par,N,k', 'none', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_013988.jpg', 19, 'Diode_1', 'model2', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013988.jpg', 19, 'Up LS_1', 'none', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013988.jpg', 19, 'Anti-X', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013988.jpg', 19, 'LDO_k+1', 'model2', 40, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_013988.jpg', 19, 'C_k+1', 'model2', 25, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013988.jpg', 19, 'FSM_k+1', 'model1', 20, [2, 8, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013988.jpg', 19, 'Up LS_2', 'model2', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013988.jpg', 19, 'Up LS_3', 'model2', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013988.jpg', 19, 'Down LS_1', 'none', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013988.jpg', 19, 'Up LS_4', 'model2', 30, [2, 7, 3, 40]]\n",
      "['block_circuit_train_15k_0321_013988.jpg', 19, 'Up LS_5', 'model1', 20, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_013988.jpg', 19, 'Down LS_2', 'model2', 0, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'BAND-PASS FILTER_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'BAND-PASS FILTER_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'BAND-PASS FILTER_3', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'BAND-PASS FILTER_4', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'BAND-PASS FILTER_5', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'BAND-PASS FILTER_6', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'BAND-PASS FILTER_7', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'BAND-PASS FILTER_8', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'BAND-PASS FILTER_9', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'BAND-PASS FILTER_10', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'BAND-PASS FILTER_11', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'BAND-PASS FILTER_12', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'BAND-PASS FILTER_13', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'BAND-PASS FILTER_14', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'BAND-PASS FILTER_15', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'BAND-PASS FILTER_16', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'HALF-WAVE RECTIFIER_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'HALF-WAVE RECTIFIER_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'HALF-WAVE RECTIFIER_3', 'model2', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'HALF-WAVE RECTIFIER_4', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'HALF-WAVE RECTIFIER_5', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'HALF-WAVE RECTIFIER_6', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'HALF-WAVE RECTIFIER_7', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'HALF-WAVE RECTIFIER_8', 'none', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'HALF-WAVE RECTIFIER_9', 'model1', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'HALF-WAVE RECTIFIER_10', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'HALF-WAVE RECTIFIER_11', 'model1', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'HALF-WAVE RECTIFIER_12', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'HALF-WAVE RECTIFIER_13', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'HALF-WAVE RECTIFIER_14', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'HALF-WAVE RECTIFIER_15', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'HALF-WAVE RECTIFIER_16', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'LOW-PASS FILTER_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'LOW-PASS FILTER_2', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'LOW-PASS FILTER_3', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'LOW-PASS FILTER_4', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'LOW-PASS FILTER_5', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'LOW-PASS FILTER_6', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'LOW-PASS FILTER_7', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'LOW-PASS FILTER_8', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'LOW-PASS FILTER_9', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'LOW-PASS FILTER_10', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'LOW-PASS FILTER_11', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'LOW-PASS FILTER_12', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'LOW-PASS FILTER_13', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'LOW-PASS FILTER_14', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'LOW-PASS FILTER_15', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'LOW-PASS FILTER_16', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'S/H MULTIPLEXER', 'both', 75, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_002995.jpg', 50, 'CONTROL AND TIMING LOGIC', 'model1', 70, [4, 5, 6, 72.73]]\n",
      "['block_circuit_train_15k_0321_009711.jpg', 12, 'Opamp1', 'model2', 50, [2, 3, 3, 66.6667]]\n",
      "['block_circuit_train_15k_0321_009711.jpg', 12, 'Opamp2', 'none', 40, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_009711.jpg', 12, 'Phase-error-free PWM Modulator_1', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_009711.jpg', 12, 'Phase-error-free PWM Modulator_2', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_009711.jpg', 12, 'Driver & Control_1', 'model2', 0, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_009711.jpg', 12, 'Driver & Control_2', 'model2', 40, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_009711.jpg', 12, 'Amp', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_009711.jpg', 12, 'Comp', 'model2', 25, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_009711.jpg', 12, 'T1', 'model2', 20, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_009711.jpg', 12, 'T2', 'model2', 30, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_009711.jpg', 12, 'Iref', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009711.jpg', 12, 'Opamp_3', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000615.jpg', 5, 'Counter mechanism', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_000615.jpg', 5, 'Variable-length ring oscillator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000615.jpg', 5, 'Non-overlapping Clock Generator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000615.jpg', 5, 'Reconfigurable SCC', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_000615.jpg', 5, 'Switch Width Tuning', 'model1', 40, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_001133.jpg', 9, 'Middle Stage (HV)', 'model1', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_001133.jpg', 9, 'HV', 'both', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001133.jpg', 9, 'Low-Voltage Amplifier', 'model1', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_001133.jpg', 9, 'Resistive Load', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001133.jpg', 9, 'Power Boosters With Current Limiters', 'model2', 75, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_001133.jpg', 9, 'Piezoelectric Actuator', 'model2', 85, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001133.jpg', 9, 'Feedback', 'model1', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001133.jpg', 9, 'Middle Stage (LV)', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001133.jpg', 9, 'LV', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014190.jpg', 4, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014190.jpg', 4, 'G(s)', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014190.jpg', 4, 'Quantizer_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_014190.jpg', 4, 'DAC', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013011.jpg', 12, '6-bit Coarse SAR ADC', 'none', 60, [5, 9, 6, 66.67]]\n",
      "['block_circuit_train_15k_0321_013011.jpg', 12, 'SAR1', 'model2', 44.44, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_013011.jpg', 12, 'Comparator_1', 'both', 75, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_013011.jpg', 12, 'Clk. Gen.', 'model2', 20, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_013011.jpg', 12, 'Digital Correction Logic', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013011.jpg', 12, 'gm-cell', 'model2', 85, [5, 5, 4, 111.11]]\n",
      "['block_circuit_train_15k_0321_013011.jpg', 12, '5-bit Fine SAR ADC', 'model2', 40, [3, 9, 5, 42.857142857142854]]\n",
      "['block_circuit_train_15k_0321_013011.jpg', 12, 'IPLT', 'model2', 28, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_013011.jpg', 12, 'IPLB', 'none', 20, [3, 4, 1, 120]]\n",
      "['block_circuit_train_15k_0321_013011.jpg', 12, 'Resistor_Ladder_1', 'model2', 78, [5, 7, 5, 83.33]]\n",
      "['block_circuit_train_15k_0321_013011.jpg', 12, 'Comparator_2', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_013011.jpg', 12, 'SAR2', 'model2', 40, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011760.jpg', 10, 'Battery Cell Stack', 'none', 60, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_011760.jpg', 10, 'Cell Voltage Multiplexer', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011760.jpg', 10, 'Continuous Time Bandgap Reference', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011760.jpg', 10, '5.2 V LDO', 'model2', 50, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011760.jpg', 10, 'ADC', 'model2', 50, [2, 3, 5, 50]]\n",
      "['block_circuit_train_15k_0321_011760.jpg', 10, 'ΔΣ Modulator', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011760.jpg', 10, 'Digital Decimation (OSR=768)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011760.jpg', 10, 'Vbe Generation', 'model2', 22, [1, 4, 5, 22.22]]\n",
      "['block_circuit_train_15k_0321_011760.jpg', 10, 'Vref Generation', 'model1', 85, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_011760.jpg', 10, 'Dynamic Element Control', 'model2', 0, [0, 6, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002017.jpg', 8, 'Adder_1', 'model2', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_002017.jpg', 8, 'Kp+Ki/s_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_002017.jpg', 8, 'Feedforward Compensation_1', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002017.jpg', 8, 'Adder_2', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_002017.jpg', 8, 'Adder_3', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002017.jpg', 8, 'Kp+Ki/s_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002017.jpg', 8, 'Feedforward Compensation_2', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_002017.jpg', 8, 'Adder_4', 'model1', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007891.jpg', 5, 'Phase Detector', 'model2', 30, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_007891.jpg', 5, 'Charge Pump', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007891.jpg', 5, 'Delay Cell', 'model2', 30, [2, 5, 5, 40]]\n",
      "['block_circuit_train_15k_0321_007891.jpg', 5, 'Non-overlap CLKGEn', 'none', 40, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_007891.jpg', 5, 'AND_1', 'model2', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012410.jpg', 7, 'Track & Hold and DAC', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012410.jpg', 7, 'DAC', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012410.jpg', 7, 'Switch_1', 'none', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012410.jpg', 7, 'Capacitor_1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012410.jpg', 7, 'Comparator', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_012410.jpg', 7, 'Driver', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012410.jpg', 7, 'SAR Logic', 'model2', 89, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_007806.jpg', 13, 'Q', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007806.jpg', 13, 'Comparator_1', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007806.jpg', 13, 'Comparator_2', 'model2', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_007806.jpg', 13, 'Adder_1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007806.jpg', 13, 'Common Mode', 'none', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_007806.jpg', 13, 'Peak-Ave.', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_007806.jpg', 13, 'Adder_2', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007806.jpg', 13, 'Amp. & LPF', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007806.jpg', 13, 'C', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007806.jpg', 13, 'I_1', 'model1', 0, [0, 3, 0, 0.0]]\n",
      "['block_circuit_train_15k_0321_007806.jpg', 13, 'I_2', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_007806.jpg', 13, 'SW', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007806.jpg', 13, '2I', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006352.jpg', 11, 'Soil', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006352.jpg', 11, 'Rh_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006352.jpg', 11, 'Rh_2', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006352.jpg', 11, 'Buffer_1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006352.jpg', 11, 'Quadrature Oscillator', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006352.jpg', 11, 'OpAmp_1', 'none', 25, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_006352.jpg', 11, 'Rp', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006352.jpg', 11, 'Cp', 'model1', 45, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_006352.jpg', 11, 'Multiplier_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006352.jpg', 11, 'Multiplier_2', 'model1', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006352.jpg', 11, 'Signal Processing', 'model2', 67, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_006415.jpg', 11, 'Adder_1', 'model2', 0, [0, 8, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006415.jpg', 11, 'BUS PI', 'model2', 0, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006415.jpg', 11, 'Harmonic Generator Block', 'model2', 40, [4, 10, 6, 50]]\n",
      "['block_circuit_train_15k_0321_006415.jpg', 11, 'Inv. DQ de-qe to abc', 'none', 60, [5, 10, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_006415.jpg', 11, 'Current Controller', 'model2', 50, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_006415.jpg', 11, 'Inverter_1', 'model2', 60, [5, 8, 6, 71.43]]\n",
      "['block_circuit_train_15k_0321_006415.jpg', 11, 'MOSFET', 'model2', 85, [6, 6, 6, 100]]\n",
      "['block_circuit_train_15k_0321_006415.jpg', 11, 'Capacitor_1', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006415.jpg', 11, 'Capacitor_2', 'model2', 25, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_006415.jpg', 11, 'IGBT', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_006415.jpg', 11, 'SVPWM', 'model2', 25, [2, 9, 5, 28.57]]\n",
      "['block_circuit_train_15k_0321_001361.jpg', 10, 'Power Control', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001361.jpg', 10, 'Adder_1', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_001361.jpg', 10, 'Pre Amp.', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_001361.jpg', 10, 'Line Driver_1', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_001361.jpg', 10, 'Line Driver_2', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_001361.jpg', 10, 'Rf_1', 'model1', 25, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_001361.jpg', 10, 'Rf_2', 'none', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_001361.jpg', 10, 'Current Sense', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001361.jpg', 10, 'Tip', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001361.jpg', 10, 'Ring', 'model2', 50, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013208.jpg', 8, 'Constant Reference Voltage', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013208.jpg', 8, 'Programmable Power Supply', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013208.jpg', 8, 'D.U.T.', 'model2', 89, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_013208.jpg', 8, 'Synthesizer_1', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013208.jpg', 8, 'Synthesizer_2', 'none', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013208.jpg', 8, 'High-Speed Measuring System', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_013208.jpg', 8, 'Personal Computer', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_013208.jpg', 8, 'GP-IB', 'model2', 50, [2, 2, 5, 57.14]]\n",
      "['block_circuit_train_15k_0321_001493.jpg', 13, 'SignalSource_1', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001493.jpg', 13, 'Integer-N BB-DPLL', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001493.jpg', 13, 'BBPD', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_001493.jpg', 13, 'DLF', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001493.jpg', 13, 'MASH1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001493.jpg', 13, 'Adder_1', 'model1', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001493.jpg', 13, 'DCO', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001493.jpg', 13, 'PDLPF', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001493.jpg', 13, '/N/N+1', 'none', 25, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_001493.jpg', 13, 'SLDSM3', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001493.jpg', 13, 'PFD', 'model1', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001493.jpg', 13, 'VCO', 'model2', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001493.jpg', 13, '/N', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_000453.jpg', 8, 'Input Demux', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000453.jpg', 8, 'CR', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000453.jpg', 8, 'Feature Extractor Chip', 'model2', 55, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_000453.jpg', 8, 'Control and Timing Block', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000453.jpg', 8, 'I2V_1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000453.jpg', 8, 'I2V_2', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_000453.jpg', 8, 'Output Mux', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_000453.jpg', 8, 'Host Computer', 'model2', 40, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_005150.jpg', 14, 'VIN', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005150.jpg', 14, 'Inductor_1', 'none', 0, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_005150.jpg', 14, 'Resistor_1', 'model2', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_005150.jpg', 14, 'Resistor_2', 'model2', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_005150.jpg', 14, 'OpAmp_1', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005150.jpg', 14, '80C196 I/O PORT', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_005150.jpg', 14, 'XDAC', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_005150.jpg', 14, 'Resistor_3', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005150.jpg', 14, 'VA', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_005150.jpg', 14, 'VC', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_005150.jpg', 14, 'UC3854', 'model2', 20, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_005150.jpg', 14, 'ABC', 'none', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_005150.jpg', 14, 'CURRENT LOOP', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_005150.jpg', 14, 'BOOST CONVERTER', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_003952.jpg', 9, 'Demodulators', 'none', 20, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_003952.jpg', 9, '25X', 'model2', 72, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003952.jpg', 9, '3rd Order Delta-Sigma Modulator_1', 'model2', 50, [4, 6, 5, 72.73]]\n",
      "['block_circuit_train_15k_0321_003952.jpg', 9, '3rd Order Delta-Sigma Modulator_2', 'model2', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_003952.jpg', 9, 'Bandgap Ref.', 'model1', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003952.jpg', 9, 'Multiplexed FIR Filter', 'model2', 85.71, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_003952.jpg', 9, 'X/Y', 'model2', 75, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_003952.jpg', 9, 'SC DAC', 'model1', 40, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_003952.jpg', 9, 'Digital Calibration & Serial I/O', 'model2', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_010531.jpg', 11, 'DAC', 'model2', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_010531.jpg', 11, 'Adder_1', 'model1', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_010531.jpg', 11, 'M5', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010531.jpg', 11, 'CurrentSource_1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010531.jpg', 11, 'VoltageSource_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010531.jpg', 11, 'OpAmp_1', 'model1', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_010531.jpg', 11, 'CP1', 'model2', 50, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_010531.jpg', 11, 'Switch_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010531.jpg', 11, 'Cc', 'model2', 40, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010531.jpg', 11, 'Switch_2', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010531.jpg', 11, 'CP2', 'model1', 60, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_008633.jpg', 9, 'Signal Generator N5183B', 'model1', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_008633.jpg', 9, 'x8', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008633.jpg', 9, 'Spectrum Analyzer N9030B', 'model2', 60, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_008633.jpg', 9, 'Harmonic Mixer', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008633.jpg', 9, '20dB coupler', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_008633.jpg', 9, '~8dB Attenuation', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_008633.jpg', 9, 'PM4', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008633.jpg', 9, 'LNA', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008633.jpg', 9, 'GGB probes', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001072.jpg', 12, 'Adder_1', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001072.jpg', 12, 'CMP1,2', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001072.jpg', 12, '1', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001072.jpg', 12, 'K_SAR(i)', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001072.jpg', 12, 'Adder_2', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_001072.jpg', 12, 'Delay_1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001072.jpg', 12, 'G_ZOH(s)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001072.jpg', 12, 'K_DA', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001072.jpg', 12, 'Z_DAC(s)', 'model1', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001072.jpg', 12, 'K_v-t', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001072.jpg', 12, 'K_t-v', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001072.jpg', 12, 'MN1', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'V_BAT', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'Diode_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'M_P', 'model1', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'SW', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'ZCD_Amplifier_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'M_N', 'model2', 35, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'ZCD_Logic_1', 'model2', 10, [1, 7, 2, 22.22]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'DCR', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'L', 'model2', 75, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'ESR', 'model2', 30, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'C_OUT', 'model2', 20, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'R_L', 'model2', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'RF1', 'model2', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'RF2', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'EA', 'model2', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'Comparator_ERRSAW_1', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'Divider_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'SR_Latch_1', 'model2', 22, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'C_SAW', 'model2', 0, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'Comparator_Peak_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'VCO_1', 'none', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'MUX_1', 'model1', 40, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'Decoder_1', 'none', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'Comparator_PFM_1', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'Comparator_MSPWM_H_1', 'model2', 33.33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'Comparator_MSPWM_L_1', 'none', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'Switch_1', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005463.jpg', 28, 'Trapezoid_1', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004265.jpg', 15, 'CCM Control', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004265.jpg', 15, 'DCM Control', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004265.jpg', 15, 'k_m', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_004265.jpg', 15, '1 - k_m', 'model2', 75, [2, 2, 3, 80.0]]\n",
      "['block_circuit_train_15k_0321_004265.jpg', 15, 'Adder_1', 'model2', 40, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_004265.jpg', 15, 'Boost Converter', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004265.jpg', 15, 'K_crit = f(D)', 'model2', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_004265.jpg', 15, 'Adder_2', 'model2', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_004265.jpg', 15, 'k_pm', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004265.jpg', 15, 'Constant_0.5', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_004265.jpg', 15, 'Adder_3', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004265.jpg', 15, 'Saturation_1', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004265.jpg', 15, 'LPF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004265.jpg', 15, 'K = f(\\\\hat{R})', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004265.jpg', 15, '\\\\hat{R} = f(v_o,i_o)', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011462.jpg', 11, 'Sub-ADC 1', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_011462.jpg', 11, '(N+f)-bit DAC_1', 'model2', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011462.jpg', 11, 'Comparator_1', 'model2', 95, [3, 3, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011462.jpg', 11, 'Sub-ADC 2', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011462.jpg', 11, '(N+f)-bit DAC_2', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011462.jpg', 11, 'Comparator_2', 'model2', 82, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_011462.jpg', 11, 'Sub-ADC m', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_011462.jpg', 11, '(N+f)-bit DAC_m', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011462.jpg', 11, 'Comparator_m', 'model2', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_011462.jpg', 11, 'Wallace Adder', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_011462.jpg', 11, 'k-point Accumulator', 'model2', 15, [1, 5, 2, 28.57142857142857]]\n",
      "['block_circuit_train_15k_0321_012100.jpg', 5, 'SENSOR', 'model2', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012100.jpg', 5, 'Charge Pump', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012100.jpg', 5, 'MPPT', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012100.jpg', 5, 'Auxiliary Charge Pump', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_012100.jpg', 5, 'Oscillator', 'model2', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'Reference Voltage Generator', 'model2', 29, [1, 2, 5, 28.57]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'Non-overlapped Clock Generator', 'model1', 20, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'Stage1', 'model2', 70, [4, 6, 5, 72.73]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'S/A', 'none', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'S/H', 'model2', 20, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'DAC', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'Flash ADC (3-bit)', 'model1', 50, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'Op Amp', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'CMFB', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'MDAC', 'model2', 50, [2, 3, 5, 50]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'Stage2', 'model2', 30, [2, 4, 5, 44.44]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'Stage3', 'model1', 30, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'Stage4', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'Flash ADC (2-bit)_1', 'model2', 75, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'MRL-based DEC', 'model2', 0, [0, 4, 6, 0]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'ADC - Analog (Tier2)', 'none', 72, [6, 9, 7, 75]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'ADC - Digital (Tier1)', 'model2', 25, [4, 11, 11, 36.36]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'VREF_GEN', 'none', 0, [0, 6, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'SHA', 'model2', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'GS1 (2.5-bit)', 'none', 84, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'GS2 (2.5-bit)', 'model2', 75, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'GS3 (2.5-bit)', 'model2', 30, [2, 5, 6, 36.36]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'GS4 (2.5-bit)', 'model2', 40, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'Flash ADC (2-bit)_2', 'model2', 86, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'CLK_GEN', 'model2', 0, [1, 3, 5, 25]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'DFF', 'model1', 40, [3, 4, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'MRL based CLKGEN&DEC', 'model2', 30, [3, 9, 7, 37.5]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'DEC & Weighted Adder', 'model2', 0, [4, 5, 6, 72.72727272727273]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'TSV', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'Memristor', 'model2', 0, [0, 9, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'Top Electrode', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011614.jpg', 32, 'Bottom Electrode', 'model2', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_004481.jpg', 10, 'Soft x-ray AMI', 'model2', 60, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_004481.jpg', 10, 'RL 1kΩ', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004481.jpg', 10, 'Resistor_1', 'model2', 0, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004481.jpg', 10, 'MOSFET_1', 'model2', 70, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_004481.jpg', 10, 'A/D', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004481.jpg', 10, 'Switch_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004481.jpg', 10, '10bit FPN memory', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004481.jpg', 10, 'Switch_2', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004481.jpg', 10, 'Subtractor_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004481.jpg', 10, 'D/A', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010182.jpg', 19, 'H0', 'model1', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010182.jpg', 19, 'H1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010182.jpg', 19, 'Multiplier_cosΩ0t_1', 'model2', 0, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010182.jpg', 19, 'Multiplier_cosΩ1t_2', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010182.jpg', 19, 'Hc_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010182.jpg', 19, 'Hc_2', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010182.jpg', 19, 'S/H_1', 'model2', 30, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_010182.jpg', 19, 'S/H_2', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010182.jpg', 19, 'ADC_1', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010182.jpg', 19, 'ADC_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010182.jpg', 19, 'Multiplier_cosω0n_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010182.jpg', 19, 'Multiplier_cosω1n_2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010182.jpg', 19, 'Upsampler_2_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010182.jpg', 19, 'Upsampler_2_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010182.jpg', 19, 'G0', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010182.jpg', 19, 'G1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010182.jpg', 19, 'F0', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010182.jpg', 19, 'F1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010182.jpg', 19, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009186.jpg', 5, 'N/2-bit Flash_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_009186.jpg', 5, 'DAC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009186.jpg', 5, 'Adder_1', 'model2', 45, [2, 3, 3, 66.66666666666667]]\n",
      "['block_circuit_train_15k_0321_009186.jpg', 5, 'N/2-bit Flash_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009186.jpg', 5, 'Switch_1', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012437.jpg', 10, 'Adder_1', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012437.jpg', 10, 'PI', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012437.jpg', 10, 'Limiter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012437.jpg', 10, 'Calculate M & D', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012437.jpg', 10, 'Pulse Modulation', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012437.jpg', 10, 'SCL-ASBI', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012437.jpg', 10, 'LC Filter', 'model2', 30, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_012437.jpg', 10, 'Capacitor_1', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012437.jpg', 10, 'Calculate V_op', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012437.jpg', 10, 'LPF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, '1/100', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, 'DTC0', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, 'DTC1', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, 'DTC2', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, '×17 PI', 'model2', 36.36, [4, 4, 18, 36.36]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, '17:1 MUX', 'model2', 0, [1, 4, 19, 8.6956521739]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, 'Multiplexer_Start_1', 'model2', 0, [1, 8, 3, 18.18]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, 'Multiplexer_Stop_1', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, '10-bit DSSA-TDC', 'model2', 93, [7, 8, 7, 93.33]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, 'Calibration Logic (Off-chip)', 'model1', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, '1-bit TDC_1', 'none', 75, [5, 8, 5, 76.92]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, 'D_nRef,0', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, 'FlipFlop_outTDC0_1', 'model1', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, 'FlipFlop_outCalib0_2', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, '1-bit TDC_2', 'model1', 0, [0, 8, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, 'D_nRef,N', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, 'D_FF+MUX,N', 'model2', 30, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, 'D_nIn,N', 'model1', 0, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, 'Multiplexer_Din_N_1', 'model2', 0, [0, 7, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, 'FlipFlop_outTDC_N_3', 'model2', 20, [1, 5, 2, 28.57142857142857]]\n",
      "['block_circuit_train_15k_0321_001642.jpg', 21, 'FlipFlop_outCalib_N_4', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014874.jpg', 5, 'Stochastic Model', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014874.jpg', 5, 'Deterministic Model', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014874.jpg', 5, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014874.jpg', 5, 'Time-domain PLL', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014874.jpg', 5, 'Phase Demodulation', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011544.jpg', 6, 'Switched cap. network', 'model2', 20, [1, 3, 5, 25]]\n",
      "['block_circuit_train_15k_0321_011544.jpg', 6, 'S&H', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011544.jpg', 6, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011544.jpg', 6, 'DAC', 'model1', 0, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011544.jpg', 6, 'Comparator_1', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011544.jpg', 6, 'Asynchronous logic', 'none', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_000702.jpg', 9, 'N-bit CDAC', 'both', 75, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_000702.jpg', 9, 'Comparator_1', 'model1', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_000702.jpg', 9, 'SAR Logic', 'model2', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_000702.jpg', 9, 'Encoder', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_000702.jpg', 9, 'Passive Integrator', 'model2', 60, [3, 5, 5, 60]]\n",
      "['block_circuit_train_15k_0321_000702.jpg', 9, 'VCO Quantizer', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_000702.jpg', 9, 'VCO', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_000702.jpg', 9, 'Phase Quantizer', 'model2', 57, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_000702.jpg', 9, '1 - z^{-1}', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014146.jpg', 6, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014146.jpg', 6, 'K(s)', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014146.jpg', 6, 'Adder_2', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_014146.jpg', 6, 'Adder_3', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_014146.jpg', 6, 'G(s)', 'model2', 90, [4, 4, 3, 114.29]]\n",
      "['block_circuit_train_15k_0321_014146.jpg', 6, 'M(s)', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002975.jpg', 7, 'Adder_1', 'model2', 10, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_002975.jpg', 7, 'PI', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_002975.jpg', 7, 'feed-forward', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_002975.jpg', 7, 'Adder_2', 'none', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002975.jpg', 7, 'Adder_3', 'none', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_002975.jpg', 7, 'sliding mode current controller', 'model1', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002975.jpg', 7, 'boost converter', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_009945.jpg', 5, 'PTAT source', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_009945.jpg', 5, 'bandgap reference', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_009945.jpg', 5, 'A/D', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009945.jpg', 5, 'bus interface', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_009945.jpg', 5, 'microcontroller', 'model2', 50, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012276.jpg', 19, 'Dual Loop SPLL', 'model2', 20, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_012276.jpg', 19, 'Single Loop SPLL', 'model2', 15, [1, 5, 1, 33.33]]\n",
      "['block_circuit_train_15k_0321_012276.jpg', 19, '3dB Coupler_1', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012276.jpg', 19, 'PD_1', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012276.jpg', 19, '3km', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012276.jpg', 19, 'PD_2', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012276.jpg', 19, '5km', 'none', 30, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012276.jpg', 19, '3dB Coupler_2', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012276.jpg', 19, 'Amp_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012276.jpg', 19, 'Mixer+LPFA', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012276.jpg', 19, 'VCO', 'model1', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012276.jpg', 19, '3dB Coupler_3', 'model1', 80, [3, 4, 3, 85.71428571428572]]\n",
      "['block_circuit_train_15k_0321_012276.jpg', 19, '3dB Coupler_4', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012276.jpg', 19, 'Amp_2', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012276.jpg', 19, 'Laser', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012276.jpg', 19, 'EDFA', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012276.jpg', 19, 'PC', 'model2', 98, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012276.jpg', 19, 'MZM', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012276.jpg', 19, 'Spectrum Analyzer', 'model1', 85, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'floatingsupply_HS', 'model2', 75, [5, 6, 7, 76.92]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'HS-level-shift', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'HS-latch', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'HS-driver', 'model2', 84, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'Current multiplier_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'VDDP', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'Vcp', 'model2', 40, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'L_BONDING_1', 'model1', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'HS_POWER', 'both', 80, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'OCD_HS', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'Current prot_1', 'model1', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'Adaptive Gate-drive', 'model2', 40, [2, 6, 4, 40]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'floatingsupply_LS', 'model2', 50, [3, 4, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'switch control', 'both', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'LS-level-shift', 'none', 80, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'LS-latch', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'LS-driver', 'model2', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'Current multiplier_2', 'model1', 0, [0, 3, 5, 0]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'L_BONDING_2', 'model2', 0, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'LS_POWER', 'model1', 75, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'OCD_LS', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'Current prot_2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'L_BONDING_3', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004951.jpg', 24, 'VSSP', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010775.jpg', 11, 'v^2', 'model1', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_010775.jpg', 11, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010775.jpg', 11, 'Boost Converter with Ideal Current Loop', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_010775.jpg', 11, 'T_L/C', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010775.jpg', 11, '1/z-1_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010775.jpg', 11, 'Adder_2', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010775.jpg', 11, '1/z-1_2', 'model2', 60, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_010775.jpg', 11, 'h1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010775.jpg', 11, 'h2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010775.jpg', 11, 'Adder_3', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010775.jpg', 11, 'C/(T_L v^2)', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003161.jpg', 6, '32:8 MUX', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003161.jpg', 6, '8B10B Enc.', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003161.jpg', 6, 'CMOS to ECL', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003161.jpg', 6, '10:1 MUX', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_003161.jpg', 6, 'Retimer', 'model1', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003161.jpg', 6, 'PLL X40', 'model1', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_010944.jpg', 4, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010944.jpg', 4, 'H(z)', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010944.jpg', 4, 'Quantizer', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010944.jpg', 4, 'β(z)', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012894.jpg', 12, 'Adder_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012894.jpg', 12, '1/(T_s s+1)_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012894.jpg', 12, '1/(C_dc s)', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012894.jpg', 12, '-3e_d/(2V_dc)', 'model1', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012894.jpg', 12, 'K_VP1+K_VI1/s', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012894.jpg', 12, 'Adder_2', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012894.jpg', 12, '2K_Rω_cs/(s^2+2ω_cs+ω_0^2)', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012894.jpg', 12, 'K_IP+K_II/s', 'model1', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012894.jpg', 12, 'Adder_3', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012894.jpg', 12, 'K_PWM/(0.5T_PWM s+1)', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012894.jpg', 12, '1/(Ls+R)', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_012894.jpg', 12, '1/(T_s s+1)_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011010.jpg', 8, 'Level Shifters and HV Gate Driver', 'model2', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_011010.jpg', 8, 'MP', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_011010.jpg', 8, 'MN', 'model2', 30, [2, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011010.jpg', 8, 'Peak Current Sensor', 'model2', 50, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_011010.jpg', 8, 'Inductor_1', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011010.jpg', 8, 'LED_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011010.jpg', 8, 'LED_2', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011010.jpg', 8, 'RSEN', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_012123.jpg', 9, 'Signal source', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012123.jpg', 9, 'PowerSplitter_1', 'model2', 33, [2, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012123.jpg', 9, 'Mixer_1', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012123.jpg', 9, 'Delay', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012123.jpg', 9, 'PowerCombiner_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012123.jpg', 9, 'Bit generator clock data', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012123.jpg', 9, 'PLL', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012123.jpg', 9, 'Spectrum analyzer source input', 'none', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012123.jpg', 9, 'Mixer_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013938.jpg', 12, 'C_S', 'model2', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_013938.jpg', 12, 'C_F', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013938.jpg', 12, 'RAMP', 'model2', 40, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_013938.jpg', 12, '4-bit Flash', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013938.jpg', 12, 'FCW', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_013938.jpg', 12, 'Mux_Coarse_1', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013938.jpg', 12, 'K_I', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013938.jpg', 12, 'z^-1', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013938.jpg', 12, 'Mux_Sum_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013938.jpg', 12, 'K_P', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013938.jpg', 12, 'Mux_Fine_1', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013938.jpg', 12, 'DCO', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000931.jpg', 5, 'Magnetic media + Read heads + Preamp', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_000931.jpg', 5, 'VGA', 'model2', 78, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_000931.jpg', 5, 'Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000931.jpg', 5, 'ADC', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_000931.jpg', 5, 'DSP Core', 'model2', 67, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_007187.jpg', 8, 'PI Compensator_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007187.jpg', 8, 'Window DL-ADC_1', 'model2', 30, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_007187.jpg', 8, 'One-Shot_1', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_007187.jpg', 8, 'm-bit Reference Pulse Generator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007187.jpg', 8, 'Window DL-ADC_2', 'model2', 30, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_007187.jpg', 8, 'One-Shot_2', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007187.jpg', 8, 'PI Compensator_2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007187.jpg', 8, 'DPWM', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'Phase Shifter', 'model2', 30, [1, 2, 3, 40.0]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'Mixer', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'BPF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'VGA', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'CLK_REF_1', 'model2', 0, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'PFD_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'CP_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'Loop Filter_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'VCO_1', 'model2', 67, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, '/N_1', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'PNC_1', 'model2', 75, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'CLK_REF_2', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'Non-overlap', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'C1', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'C2', 'model2', 85, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'Gm', 'model2', 30, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'PFD_2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'CP_2', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'Loop Filter_2', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'VCO_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, '/N_2', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'PNC_2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009068.jpg', 23, 'Calibration', 'model2', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011153.jpg', 14, 'Adder_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011153.jpg', 14, 'Adder_2', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011153.jpg', 14, 'Adder_M', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011153.jpg', 14, 'Adder_A', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011153.jpg', 14, 'Comparator_1', 'model2', 57, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_011153.jpg', 14, 'Comparator_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011153.jpg', 14, 'Comparator_M', 'model2', 45, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_011153.jpg', 14, 'Comparator_A', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_011153.jpg', 14, 'Tap Assignment_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011153.jpg', 14, 'Tap Assignment_2', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011153.jpg', 14, '32:1 MUX_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011153.jpg', 14, '32:1 MUX_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011153.jpg', 14, 'Shift Register', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011153.jpg', 14, 'OR_1', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004427.jpg', 5, 'Proposed estimation of the grid voltage and generation of unit vectors', 'model1', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004427.jpg', 5, 'Inductor current reference generation', 'both', 100, [6, 6, 6, 100]]\n",
      "['block_circuit_train_15k_0321_004427.jpg', 5, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004427.jpg', 5, 'Gc', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004427.jpg', 5, 'Modulator and Gate Drivers', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009192.jpg', 7, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009192.jpg', 7, 'H(s)', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009192.jpg', 7, 'Sampler_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009192.jpg', 7, 'Quantizer_1', 'model2', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009192.jpg', 7, 'α_m computation', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009192.jpg', 7, 'Multiplier_1', 'model2', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009192.jpg', 7, 'RZ DAC', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011594.jpg', 10, 'VSSF', 'model2', 50, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011594.jpg', 10, 'IB1', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011594.jpg', 10, 'MC1', 'model1', 50, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011594.jpg', 10, 'NFL_IN', 'model2', 30, [2, 4, 0, 100]]\n",
      "['block_circuit_train_15k_0321_011594.jpg', 10, 'IB2', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011594.jpg', 10, 'MC2', 'model2', 80, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011594.jpg', 10, 'Cgp', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011594.jpg', 10, 'VIN', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011594.jpg', 10, 'MN', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_011594.jpg', 10, 'VOUT', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, 'Vs', 'none', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, 'Rs', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, 'C1', 'model2', 50, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, 'Summer_1', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, 'R_I', 'both', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, 'IDEAL A/D', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, 'LEVEL SHIFTING BUFFER', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, 'VCC', 'model2', 78, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, 'VEE', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, 'Q4', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, 'VR1', 'model2', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, 'R_AZ', 'model2', 40, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, 'Q3', 'model1', 35, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, 'I2', 'model2', 0, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, 'I1', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, 'C_Z', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, 'I1_2', 'model1', 0, [0, 8, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, '2I1', 'model2', 57.14, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, 'Q2', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014763.jpg', 20, 'Q1', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'VCT', 'model1', 9, [1, 8, 3, 18]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'COMP', 'model2', 0, [2, 8, 5, 30.77]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'SR FlipFlop', 'model1', 65, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'Adaptive Off-Time Circuit', 'none', 0, [1, 11, 3, 14.29]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'SAR-Controlled Modulator', 'model1', 10, [1, 12, 2, 14.29]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'AHW Modulator', 'model2', 10, [2, 7, 5, 33.33]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'Dead-time Driven ZCD', 'none', 40, [3, 6, 4, 60]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'Low-Side Current Sensor', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'L', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'PMOS', 'model2', 50, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'NMOS', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'RB1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'RB2', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'CO', 'model2', 5, [2, 24, 2, 15.38]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'RESR', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'Red LED String', 'model2', 30, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'Green LED String', 'model2', 95, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'Blue LED String', 'model2', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'EA', 'model2', 75, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'Bandgap', 'model2', 40, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_005304.jpg', 22, 'VTE Controller', 'model2', 15, [1, 8, 2, 20]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'Vg', 'model1', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'V_G1', 'model2', 56, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'M1', 'model2', 80, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'V_G2', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'M2', 'model1', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'Integrated Current Sensor', 'model2', 0, [0, 5, 5, 0]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'M3', 'model2', 80, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'V_G3', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'Inductor_1', 'model2', 15, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'V_GA', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'M_A', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'V_GB', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'M_B', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'Logics and Buffers', 'model2', 60, [6, 9, 8, 70]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'CMP_1', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'CMP_2', 'model1', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'CMP_3', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'EA_1', 'model2', 25, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'EA_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'bVoa', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'bVob', 'model2', 10, [1, 6, 2, 25]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'Capacitor_1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'Resistor_1', 'none', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'Capacitor_2', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001911.jpg', 25, 'Resistor_2', 'model2', 40, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014171.jpg', 8, 'digitally programmable delay', 'model2', 10, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_014171.jpg', 8, 'Z⁻¹', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014171.jpg', 8, 'Adder_1', 'model2', 20, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_014171.jpg', 8, 'Multiplier_1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014171.jpg', 8, 'Switch_1', 'model2', 0, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014171.jpg', 8, 'ADC k', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014171.jpg', 8, 'timing skew detection', 'model1', 80, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_014171.jpg', 8, 'Ground_1', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011830.jpg', 7, 'VCO', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011830.jpg', 7, 'Reset counter', 'model2', 50, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011830.jpg', 7, '64-bit adder', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011830.jpg', 7, 'SAFF/2', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011830.jpg', 7, 'SAFF', 'model2', 83, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_011830.jpg', 7, 'TSPC', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011830.jpg', 7, 'XOR', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'BGR', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'Configuration Selection', 'both', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'Switch Controller', 'model2', 82, [6, 7, 6, 92]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'Body Biasing', 'model1', 95, [9, 9, 9, 100]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'Driver', 'model2', 0, [1, 11, 1, 16.67]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'C1', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'L1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'L2', 'model2', 50, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'C2', 'model2', 40, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'C_L', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'C_S', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'R_L', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'P1', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'N1', 'model2', 57.14, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'P2', 'model2', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'P3', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'P4', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'SW1', 'model2', 15, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'SW2', 'model1', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'SW3', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'SW4', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'D2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001129.jpg', 23, 'D3', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011461.jpg', 14, 'row-select decoder', 'model2', 30, [1, 6, 0, 33.33]]\n",
      "['block_circuit_train_15k_0321_011461.jpg', 14, 'pixel_1', 'none', 75, [5, 8, 5, 76.92]]\n",
      "['block_circuit_train_15k_0321_011461.jpg', 14, 'pixel_2', 'model2', 80, [4, 4, 5, 88.88888888888889]]\n",
      "['block_circuit_train_15k_0321_011461.jpg', 14, 'pixel_3', 'model1', 75, [5, 8, 5, 76.92]]\n",
      "['block_circuit_train_15k_0321_011461.jpg', 14, 'pixel_4', 'both', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_011461.jpg', 14, 'pixel array', 'model2', 50, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_011461.jpg', 14, 'row buffers of correlation signal (MPY)', 'model1', 50, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_011461.jpg', 14, 'column-parallel subtraction circuit and comparator', 'model1', 89, [8, 10, 8, 88.89]]\n",
      "['block_circuit_train_15k_0321_011461.jpg', 14, 'subtraction', 'model1', 80, [5, 9, 3, 83.33]]\n",
      "['block_circuit_train_15k_0321_011461.jpg', 14, 'Cdif', 'model1', 40, [3, 9, 3, 50]]\n",
      "['block_circuit_train_15k_0321_011461.jpg', 14, 'amp.', 'model1', 88, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_011461.jpg', 14, 'source follower', 'model2', 60, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011461.jpg', 14, 'MUX', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011461.jpg', 14, 'column-select decoder', 'model2', 50, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_009904.jpg', 8, 'Tapped Buffer', 'model2', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_009904.jpg', 8, 'Two-phase clock generator', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009904.jpg', 8, '5-stage charge pump', 'model2', 20, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_009904.jpg', 8, 'VCO', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_009904.jpg', 8, 'OpAmp_1', 'model2', 15, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_009904.jpg', 8, 'RF1', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009904.jpg', 8, 'RF2', 'model2', 40, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009904.jpg', 8, 'Capacitor_1', 'model2', 30, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_012858.jpg', 9, 'Capacitor_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012858.jpg', 9, 'Capacitor_2', 'model2', 35, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012858.jpg', 9, 'IREF_1', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012858.jpg', 9, 'Voltage-to-Current Converter', 'model2', 29, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_012858.jpg', 9, 'Capacitor_3', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012858.jpg', 9, 'Capacitor_4', 'model2', 25, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012858.jpg', 9, 'IREF_2', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012858.jpg', 9, 'Comparator', 'model2', 83, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_012858.jpg', 9, 'Reference Current Generator', 'model1', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'AC_Source_1', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'Diode_1', 'model2', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'Diode_2', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'Diode_3', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'Diode_4', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'Lf', 'model2', 33.33, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'Cf', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'S1', 'model2', 80, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'D2', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'L2', 'model1', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'D3', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'D1', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'L1', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'C_B', 'model1', 33.33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'C_o', 'none', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'R_s', 'model2', 95, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'R_L', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'R_Ldet', 'model1', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'Resistor_1', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'Resistor_2', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'Comparator', 'model1', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'ref3', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'Current Sensing Amplifier', 'model1', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'Resistor_3', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011846.jpg', 25, 'Resistor_4', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003228.jpg', 12, 'Photodiode', 'model2', 75, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_003228.jpg', 12, 'AFE', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_003228.jpg', 12, 'LED', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_003228.jpg', 12, 'LED Driver', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_003228.jpg', 12, 'LogicGate_1', 'model2', 75, [2, 2, 3, 80.0]]\n",
      "['block_circuit_train_15k_0321_003228.jpg', 12, 'Pulse Gen.', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_003228.jpg', 12, 'PPG to Clock', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003228.jpg', 12, 'Adaptive Heart Beat Locked Loop', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_003228.jpg', 12, 'Heart rate calculator', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003228.jpg', 12, 'FDC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003228.jpg', 12, 'Filter_1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003228.jpg', 12, 'Adaptive Window Generator', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007748.jpg', 8, 'LSB_array_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007748.jpg', 8, 'MSB_array_1', 'model2', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007748.jpg', 8, 'LSB_array_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007748.jpg', 8, 'MSB_array_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007748.jpg', 8, 'COMP.', 'model2', 25, [3, 8, 6, 42.86]]\n",
      "['block_circuit_train_15k_0321_007748.jpg', 8, 'DAC', 'model2', 40, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_007748.jpg', 8, '7-bit Counter', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_007748.jpg', 8, 'Comp. Offset. Controller', 'model2', 50, [3, 6, 6, 50]]\n",
      "['block_circuit_train_15k_0321_011821.jpg', 7, 'Processor', 'model1', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011821.jpg', 7, 'Memory', 'model2', 30, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011821.jpg', 7, 'Voltage Sensor', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011821.jpg', 7, 'ADC', 'model2', 40, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_011821.jpg', 7, 'VoltageSource_1', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_011821.jpg', 7, 'Switch_1', 'model1', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_011821.jpg', 7, 'CurrentSource_1', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'Dead Time Generator', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'FSFS Controller', 'model2', 50, [4, 8, 5, 61.53846153846154]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'DCM/CCM Mode Control', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'Dither Generation', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'Modular Prescalar', 'model2', 18, [1, 4, 3, 28.57142857142857]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, '2nd Order ΣΔ Modulator', 'model1', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'PID Compensator (IIR Filter)', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'CIC Decimator', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'ΣΔFDC1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'ΣΔFDC2', 'none', 50, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'ΣΔFDC3', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'Σ/N', 'model1', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'Matched VCOs', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'Power Stage and Drivers', 'model1', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'S1', 'both', 82, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'S2', 'model2', 20, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'L', 'model2', 57, [2, 2, 5, 57.14]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'C', 'model2', 0, [0, 20, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'LOAD', 'model2', 80, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'Feedback', 'model2', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_007758.jpg', 22, 'Current Sensing', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010037.jpg', 14, 'ADC', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010037.jpg', 14, 'DAC', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010037.jpg', 14, 'Adder_1', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_010037.jpg', 14, 'Subtractor_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010037.jpg', 14, 'GES DAC1', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010037.jpg', 14, '1/G', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010037.jpg', 14, 'RA', 'model2', 62, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010037.jpg', 14, 'Adder_2', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010037.jpg', 14, 'GES DAC2', 'model2', 10, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_010037.jpg', 14, '2nd-Stage SAR ADC', 'model1', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010037.jpg', 14, 'H_GES(z)', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010037.jpg', 14, 'TR', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010037.jpg', 14, 'Adder_3', 'model2', 40, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_010037.jpg', 14, 'SAR', 'none', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012978.jpg', 9, 'C_tune', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012978.jpg', 9, 'L_NMR', 'model1', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012978.jpg', 9, 'NMR ASIC', 'both', 84.21, [8, 11, 8, 84.21]]\n",
      "['block_circuit_train_15k_0321_012978.jpg', 9, 'VGA_1', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012978.jpg', 9, 'LPF_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012978.jpg', 9, 'A/D-converter_1', 'model1', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012978.jpg', 9, 'VGA_2', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012978.jpg', 9, 'LPF_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012978.jpg', 9, 'A/D-converter_2', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_008961.jpg', 7, 'PVT-aware DED', 'model2', 88, [5, 5, 6, 90.91]]\n",
      "['block_circuit_train_15k_0321_008961.jpg', 7, 'Voltage level decimator', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008961.jpg', 7, 'Pass-element control logic', 'none', 85, [7, 8, 8, 87.5]]\n",
      "['block_circuit_train_15k_0321_008961.jpg', 7, 'PassElement_PMOS_Bank_1', 'model2', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_008961.jpg', 7, 'PassElement_NMOS_Bank_1', 'model2', 60, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008961.jpg', 7, 'Capacitor_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008961.jpg', 7, 'LOAD', 'model2', 65, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012763.jpg', 8, 'Delay', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012763.jpg', 8, 'Control Logic', 'model2', 30, [4, 8, 8, 50]]\n",
      "['block_circuit_train_15k_0321_012763.jpg', 8, 'VCO_1', 'model2', 82, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_012763.jpg', 8, 'VCO_2', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012763.jpg', 8, '/2 reset_1', 'none', 10, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_012763.jpg', 8, '/2 reset_2', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012763.jpg', 8, 'OR_1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012763.jpg', 8, 'DFF_1', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_008051.jpg', 5, 'K_p + K_I/s', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008051.jpg', 5, 'Triangular Carriers', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_008051.jpg', 5, 'Phase-Shifted PWM', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008051.jpg', 5, '1/(R_2 + sL_2)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008051.jpg', 5, 'Adder_1', 'model1', 30, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009837.jpg', 13, 'S/H', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009837.jpg', 13, 'Sub ADC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009837.jpg', 13, 'Sub DAC', 'model1', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009837.jpg', 13, 'Summer_1', 'model2', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_009837.jpg', 13, 'Amplifier_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009837.jpg', 13, 'The first bit-block', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_009837.jpg', 13, 'The (n-1)th bit-block', 'model2', 0, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_009837.jpg', 13, 'The n-th bit-block', 'model1', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009837.jpg', 13, 'The first Delay Unit', 'model1', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009837.jpg', 13, '(n-1)th Delay Unit', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_009837.jpg', 13, 'Digital Correction', 'model1', 40, [3, 6, 4, 60]]\n",
      "['block_circuit_train_15k_0321_009837.jpg', 13, 'Adder', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009837.jpg', 13, 'z^{-1}', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010825.jpg', 19, 'DG_m', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_010825.jpg', 19, 'R_line,m', 'model2', 0, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010825.jpg', 19, 'BDDC_m', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010825.jpg', 19, 'ESS_m', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010825.jpg', 19, 'Passive Load_1', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010825.jpg', 19, 'R_m', 'model1', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010825.jpg', 19, 'Medium-Voltage Bus', 'model2', 50, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_010825.jpg', 19, 'DC Transformer', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010825.jpg', 19, 'Converter_1', 'model2', 20, [1, 8, 2, 20]]\n",
      "['block_circuit_train_15k_0321_010825.jpg', 19, 'L_m', 'model2', 33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_010825.jpg', 19, 'Transformer', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010825.jpg', 19, 'Converter_2', 'model2', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010825.jpg', 19, 'Low-Voltage Bus', 'model1', 50, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_010825.jpg', 19, 'DG_l', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_010825.jpg', 19, 'R_line,l', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010825.jpg', 19, 'BDDC_l', 'model2', 20, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_010825.jpg', 19, 'ESS_l', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010825.jpg', 19, 'Passive Load_2', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010825.jpg', 19, 'R_l', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_007416.jpg', 9, 'SC network', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007416.jpg', 9, 'Digital logic (FPGA)', 'model2', 86, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_007416.jpg', 9, 'CMP1', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_007416.jpg', 9, 'CMP2', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_007416.jpg', 9, 'Adder_1', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_007416.jpg', 9, 'analog mux', 'model2', 22, [1, 5, 4, 22.22]]\n",
      "['block_circuit_train_15k_0321_007416.jpg', 9, 'L', 'model2', 60, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_007416.jpg', 9, 'ESR', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007416.jpg', 9, 'Cout', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001808.jpg', 3, 'Slave (Filter)', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001808.jpg', 3, 'Master', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001808.jpg', 3, 'Duty-Cycle Clock Generator', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014065.jpg', 6, 'Serializer', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014065.jpg', 6, 'Equalizer', 'model2', 98, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014065.jpg', 6, 'Line Driver', 'none', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014065.jpg', 6, 'Channel', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014065.jpg', 6, 'ESD', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014065.jpg', 6, 'PLL', 'none', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_006450.jpg', 9, 'Hybrid DAC', 'model2', 50, [4, 8, 6, 57.14]]\n",
      "['block_circuit_train_15k_0321_006450.jpg', 9, 'R-2R DAC', 'model2', 30, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_006450.jpg', 9, 'C-3C Pseudo DAC', 'both', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_006450.jpg', 9, 'S&H', 'model2', 55, [3, 6, 5, 54.54545454545454]]\n",
      "['block_circuit_train_15k_0321_006450.jpg', 9, 'Adder_1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006450.jpg', 9, 'Adder_2', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006450.jpg', 9, '2b TDC', 'model2', 40, [4, 4, 8, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_006450.jpg', 9, 'Asynchronous Logic', 'model2', 80, [5, 6, 6, 83.33]]\n",
      "['block_circuit_train_15k_0321_006450.jpg', 9, '2b/step SA Reg.', 'model2', 75, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_003034.jpg', 11, '4-bit CDAC_1', 'model2', 40, [3, 7, 3, 60]]\n",
      "['block_circuit_train_15k_0321_003034.jpg', 11, '4-bit CDAC_2', 'model1', 30, [3, 11, 3, 42.86]]\n",
      "['block_circuit_train_15k_0321_003034.jpg', 11, 'C1RN', 'model2', 75, [3, 4, 1, 120]]\n",
      "['block_circuit_train_15k_0321_003034.jpg', 11, 'C1P', 'model2', 20, [2, 9, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_003034.jpg', 11, 'C1N', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003034.jpg', 11, 'C2RP', 'model2', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_003034.jpg', 11, 'C2RN', 'model2', 65, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003034.jpg', 11, 'Comparator_1', 'model2', 0, [2, 9, 1, 40]]\n",
      "['block_circuit_train_15k_0321_003034.jpg', 11, 'NS Clocks Gen', 'none', 46, [3, 8, 5, 46.15]]\n",
      "['block_circuit_train_15k_0321_003034.jpg', 11, 'Async. SAR Logic', 'none', 40, [4, 8, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_005320.jpg', 7, 'Digital control logic', 'model2', 50, [4, 7, 6, 61.54]]\n",
      "['block_circuit_train_15k_0321_005320.jpg', 7, 'Counter1', 'model2', 29, [1, 5, 2, 28.57142857142857]]\n",
      "['block_circuit_train_15k_0321_005320.jpg', 7, 'Counter2', 'model2', 50, [3, 5, 2, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_005320.jpg', 7, 'Frequency comparator', 'none', 57.14, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_005320.jpg', 7, 'K_I-FL', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005320.jpg', 7, 'Adder_1', 'model2', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_005320.jpg', 7, 'Z^{-1}', 'model2', 65, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005797.jpg', 14, 'Switch_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005797.jpg', 14, 'Adder_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_005797.jpg', 14, 'Integrator/Gain Stage', 'model2', 83, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_005797.jpg', 14, 'Quantizer_1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005797.jpg', 14, '3-lev DAC', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005797.jpg', 14, 'Digital Filter & Logic', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_005797.jpg', 14, 'Adder_2', 'model2', 29, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_005797.jpg', 14, 'Integrator_2', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_005797.jpg', 14, 'Quantizer_2', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005797.jpg', 14, 'DAC_1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005797.jpg', 14, 'Adder_3', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005797.jpg', 14, 'Amplifier_2x', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_005797.jpg', 14, 'Quantizer_3', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005797.jpg', 14, 'DAC_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'Signal generator', 'model2', 33, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'RF Transformer_1', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'Capacitor_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'Resistor_50Ω_1', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'CurrentSource_I0_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'Vdc_1', 'model1', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'Class AB & LOG stage_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'CurrentSource_I0_2', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'Vdc_2', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'Class AB & LOG stage_2', 'none', 67, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'LOG Filter', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'ANTILOG +ve half o/p stage', 'model2', 10, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'ANTILOG -ve half o/p stage', 'model2', 35, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'Capacitor_2', 'model2', 75, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'Resistor_50Ω_2', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'Supply_1.2V', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'Resistor_50Ω_3', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'Capacitor_3', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'RF Transformer_2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015422.jpg', 20, 'Measuring device', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001681.jpg', 12, 'Vdc', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001681.jpg', 12, 'Drive', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001681.jpg', 12, 'PWM', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001681.jpg', 12, 'SignalSource_TriangleWave_1', 'model2', 40, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_001681.jpg', 12, 'MOSFET_Switch_1', 'model2', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_001681.jpg', 12, 'FreewheelDiode_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001681.jpg', 12, 'R_L', 'model2', 30, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001681.jpg', 12, 'L', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001681.jpg', 12, 'C', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_001681.jpg', 12, 'R', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001681.jpg', 12, 'Eq(3b)', 'model2', 15, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_001681.jpg', 12, 'Eq(3a)', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, '+2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, 'MUX2', 'model2', 36, [2, 7, 4, 36.36]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, 'Zener_Diode_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, 'Diode_1', 'model1', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, 'Pulser', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, 'SSPD_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, 'SSPD_2', 'model2', 0, [0, 2, 4, 0]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, 'CP1', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, 'LPF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, '20 GHz VCO with tail filtering', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, 'Amplifier_1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, '60 GHz QILO', 'model2', 95, [8, 8, 8, 100]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, 'QILO_Oscillator_1', 'none', 40, [2, 3, 5, 50]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, 'QILO_Oscillator_2', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, 'Wave shape_1', 'none', 10, [2, 7, 1, 50]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, 'Wave shape_2', 'none', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, 'Triangle_1', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, 'Diode_2', 'model1', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, 'Diode_3', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, '÷(54,55,56,57,58,59,60)', 'model2', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, 'PFD with DZ', 'model2', 30, [3, 6, 6, 50]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, 'CP2', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, 'MUX1', 'model2', 85, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, '+4.5', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, '+5', 'model2', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_003152.jpg', 26, '÷4 ILFD', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011218.jpg', 18, 'R1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_011218.jpg', 18, 'R2', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011218.jpg', 18, 'R3', 'none', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011218.jpg', 18, 'Switch_LVI_1', 'model2', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011218.jpg', 18, 'Switch_LVI_2', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011218.jpg', 18, 'OpAmp_1', 'model1', 0, [0, 4, 0, 0.0]]\n",
      "['block_circuit_train_15k_0321_011218.jpg', 18, 'OSCTRIM REG', 'none', 60, [1, 1, 2, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_011218.jpg', 18, 'Voltage and current reference', 'model2', 20, [1, 5, 4, 22.22]]\n",
      "['block_circuit_train_15k_0321_011218.jpg', 18, 'Bandgap circuit', 'model1', 15, [1, 7, 0, 28.57]]\n",
      "['block_circuit_train_15k_0321_011218.jpg', 18, 'Current source_Ich1', 'model1', 86, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_011218.jpg', 18, 'Current source_Ich2', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011218.jpg', 18, 'S1', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_011218.jpg', 18, 'C1', 'model2', 40, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_011218.jpg', 18, 'S2', 'model2', 0, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_011218.jpg', 18, 'C2', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_011218.jpg', 18, 'cmp1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011218.jpg', 18, 'cmp2', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011218.jpg', 18, 'SR latch', 'model2', 85, [4, 5, 4, 88.9]]\n",
      "['block_circuit_train_15k_0321_015486.jpg', 4, 'FGT', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015486.jpg', 4, 'Non programmable devices', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015486.jpg', 4, 'Programming circuit', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015486.jpg', 4, 'Analog feedback block', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015252.jpg', 8, 'u(t)', 'model1', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015252.jpg', 8, 'Resistor_1', 'none', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_015252.jpg', 8, 'Resistor_2', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015252.jpg', 8, 'DPF', 'model2', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_015252.jpg', 8, 'DSP CONTROLLER', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_015252.jpg', 8, 'FIRE ANGLE CONTROL', 'model2', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_015252.jpg', 8, 'ThyristorBridge_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015252.jpg', 8, 'LOAD', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001364.jpg', 6, 'ADC_k', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001364.jpg', 6, 'G_k', 'model1', 86, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_001364.jpg', 6, 'Slicer', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_001364.jpg', 6, 'Adder_1', 'model2', 0, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_001364.jpg', 6, 'Multiplier_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001364.jpg', 6, 'Accumulator', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'A1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'P2', 'model2', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'P3', 'none', 75, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'P4', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'C3', 'model2', 25, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'I1', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'DFF1', 'model2', 40, [2, 7, 3, 40]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'Inverter_1', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'Inverter_2', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'Inverter_3', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'DFF2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'A2', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'C4', 'model2', 30, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'P5', 'model1', 50, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'N2', 'model2', 10, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'I2', 'model2', 30, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'I3', 'model2', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'C5', 'model2', 0, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'C6', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'C7', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'A3', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'Switch_φB_1', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'Switch_φ_1', 'none', 0, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'Switch_φB_2', 'model2', 0, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'Switch_φ_2', 'model2', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'Switch_φB_3', 'model2', 0, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'A4', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'CTRL_Logic', 'model2', 20, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'Switch_φ_4', 'model2', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012738.jpg', 30, 'DiodeNetwork_1', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010950.jpg', 9, 'SignalSource_1', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_010950.jpg', 9, 'Adder_1', 'model2', 35, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010950.jpg', 9, 'H(s)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010950.jpg', 9, '2/(πA)', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010950.jpg', 9, 'Switch_fs_1', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010950.jpg', 9, 'Adder_2', 'model2', 45, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010950.jpg', 9, 'D_out(z)', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010950.jpg', 9, 'e^{-sdT_s}', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010950.jpg', 9, 'DAC (1b)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006991.jpg', 16, 'Adder_1', 'none', 15, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_006991.jpg', 16, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006991.jpg', 16, 'Adder_3', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_006991.jpg', 16, 'Adder_4', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006991.jpg', 16, 'Adder_5', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_006991.jpg', 16, 'Adder_6', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006991.jpg', 16, 'FIR(z)', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006991.jpg', 16, 'IIR(z)', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_006991.jpg', 16, 'D1(z)', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006991.jpg', 16, 'D2(z)', 'none', 40, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_006991.jpg', 16, 'Sigma_1', 'none', 66, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006991.jpg', 16, 'Sigma_2', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_006991.jpg', 16, 'Wi', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_006991.jpg', 16, 'LMS Engine', 'model2', 30, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_006991.jpg', 16, 'Averaging filter', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006991.jpg', 16, 'Adaptive LMS filter', 'model2', 40, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_012830.jpg', 19, 'NSH', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012830.jpg', 19, 'DAC', 'model2', 80, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012830.jpg', 19, 'Adder_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012830.jpg', 19, 'Adder_2', 'model2', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012830.jpg', 19, 'ADC', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012830.jpg', 19, 'Digital Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012830.jpg', 19, 'DPWM', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012830.jpg', 19, 'PA', 'model2', 60, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_012830.jpg', 19, 'R_1', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012830.jpg', 19, 'Rc_1', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012830.jpg', 19, 'Cc_1', 'model1', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012830.jpg', 19, 'R_2', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012830.jpg', 19, 'Rc_2', 'model2', 0, [0, 1, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012830.jpg', 19, 'Cc_2', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012830.jpg', 19, 'L_1', 'model2', 0, [1, 3, 5, 25]]\n",
      "['block_circuit_train_15k_0321_012830.jpg', 19, 'L_2', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_012830.jpg', 19, 'C_1', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012830.jpg', 19, 'C_2', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012830.jpg', 19, 'Speaker', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013792.jpg', 7, 'DTC', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013792.jpg', 7, 'Narrow-Range TDC', 'none', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013792.jpg', 7, 'FLL', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013792.jpg', 7, 'Adder_1', 'model2', 20, [1, 3, 3, 33.33333333333333]]\n",
      "['block_circuit_train_15k_0321_013792.jpg', 7, 'DLF', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013792.jpg', 7, 'DCO', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013792.jpg', 7, 'BUF', 'model2', 40, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_002761.jpg', 16, 'VARIABLE SIZED LSB ARRAY', 'both', 85, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_002761.jpg', 16, 'M1', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_002761.jpg', 16, 'M2', 'both', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002761.jpg', 16, 'M3', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002761.jpg', 16, 'Mn', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002761.jpg', 16, 'TG1', 'model2', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_002761.jpg', 16, 'TG2', 'model2', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_002761.jpg', 16, 'TGn', 'model2', 30, [1, 1, 5, 33.33]]\n",
      "['block_circuit_train_15k_0321_002761.jpg', 16, 'A1', 'model2', 47, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002761.jpg', 16, 'C1', 'model2', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_002761.jpg', 16, 'Mcc', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002761.jpg', 16, 'Ical', 'both', 95, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002761.jpg', 16, 'M_DUT', 'none', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_002761.jpg', 16, 'RBD', 'model2', 28, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_002761.jpg', 16, 'Control Logic', 'model2', 30, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_002761.jpg', 16, 'Vcomp Generator', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'PD', 'model1', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'ZCD', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'Start-up circuit', 'model2', 20, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'Digital controller', 'model2', 25, [2, 9, 6, 26.67]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'PEH', 'model2', 20, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'Snubber', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'S1', 'model2', 70, [5, 5, 8, 76.92]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'S2', 'model2', 82, [3, 4, 3, 85.714]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'S3', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'SC1', 'model2', 50, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'SC2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'SC3', 'model1', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'CP2', 'model2', 44, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'CP3', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'L', 'none', 50, [3, 4, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'Rsense', 'both', 60, [3, 4, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'Cbufp', 'model1', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'Cbufn', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'Counter', 'none', 20, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'LUT1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'LUT2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'Config', 'model2', 28.6, [1, 5, 2, 28.57142857142857]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'Oscillator', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'Delay Generator', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, '8 bit comparator', 'none', 25, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_014066.jpg', 26, 'logics', 'none', 75, [5, 8, 5, 76.92]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'SCA_Path_1', 'model2', 0, [0, 7, 1, 0]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'SCA_Path_2', 'none', 0, [0, 7, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'SCA_Path_3', 'model2', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'PC_Path_1', 'model2', 25, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'PC_Path_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'Main_OTA_1', 'model2', 75, [6, 8, 7, 80]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'Main_OTA_2', 'model2', 10, [1, 7, 1, 25]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'C_s', 'model2', 45, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'C0', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'C1', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'C2', 'model2', 20, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'C_int_1', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'C_int_2', 'model2', 0, [2, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'Switch_phi1_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'Switch_phi2_1', 'model1', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'Switch_phi2_2', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'Switch_phi1_2', 'model1', 20, [2, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'Switch_phi1_3', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'Switch_phi2_3', 'model1', 0, [0, 4, 0, 0.0]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'Switch_phi1_4', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'Switch_phi2_4', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'Inverter_-1_1', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'Uniquad', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'Biquad_Q0.62', 'model2', 0, [0, 2, 4, 0]]\n",
      "['block_circuit_train_15k_0321_015660.jpg', 25, 'Biquad_Q1.62', 'model2', 33, [1, 2, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_008205.jpg', 13, 'Adder_1', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_008205.jpg', 13, '1/(1-z^-1)', 'model2', 45, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_008205.jpg', 13, '2', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008205.jpg', 13, 'z^{-1}/1-z^{-1}', 'model2', 83, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_008205.jpg', 13, 'Adder_2', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008205.jpg', 13, 'ADC1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008205.jpg', 13, 'Logic_1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008205.jpg', 13, 'ADC2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008205.jpg', 13, 'One-Shift DEM', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008205.jpg', 13, 'DAC2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008205.jpg', 13, 'Adder_3', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_008205.jpg', 13, 'DAC1', 'model1', 50, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_008205.jpg', 13, 'Logic_2', 'model2', 10, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_010891.jpg', 19, 'Adder_1', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_010891.jpg', 19, 'Integrator_1', 'model2', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_010891.jpg', 19, 'Adder_2', 'model1', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_010891.jpg', 19, 'ADC_1', 'model2', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_010891.jpg', 19, 'DAC_1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010891.jpg', 19, 'Integrator_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010891.jpg', 19, 'Gain_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010891.jpg', 19, 'Downsampler_1', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010891.jpg', 19, 'Adder_3', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010891.jpg', 19, 'Integrator_3', 'none', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010891.jpg', 19, 'Integrator_4', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_010891.jpg', 19, 'Gain_2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010891.jpg', 19, 'Adder_4', 'none', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010891.jpg', 19, 'ADC_2', 'model2', 0, [0, 1, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010891.jpg', 19, 'DAC_2', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010891.jpg', 19, 'Integrator_5', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010891.jpg', 19, 'Integrator_6', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_010891.jpg', 19, 'Gain_3', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010891.jpg', 19, 'Downsampler_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012771.jpg', 10, 'LC tank', 'model2', 60, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_012771.jpg', 10, 'Rectifier', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012771.jpg', 10, 'Onchip DC voltage regulators', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_012771.jpg', 10, 'Power management', 'model1', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_012771.jpg', 10, 'Clock recovery', 'none', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012771.jpg', 10, 'LSK back telemetry', 'none', 30, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_012771.jpg', 10, 'Parallel to Serial interface', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012771.jpg', 10, 'Capacitance to digital converter', 'model1', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012771.jpg', 10, 'Capacitive sensor', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012771.jpg', 10, 'ASIC', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010681.jpg', 11, 'State Register: Latch 1', 'model1', 80, [4, 5, 4, 88.88888888888889]]\n",
      "['block_circuit_train_15k_0321_010681.jpg', 11, 'State Register: Latch 2', 'model2', 75, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_010681.jpg', 11, 'De-glitch', 'model2', 75, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_010681.jpg', 11, 'Counter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010681.jpg', 11, 'De-glitch Logic', 'model2', 80, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010681.jpg', 11, 'Transistor_1', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010681.jpg', 11, 'Transistor_2', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010681.jpg', 11, 'Transistor_3', 'model2', 20, [1, 7, 1, 25]]\n",
      "['block_circuit_train_15k_0321_010681.jpg', 11, 'Transistor_4', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010681.jpg', 11, 'Inverter_1', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010681.jpg', 11, 'Inverter_2', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013804.jpg', 7, 'PTAT Voltage Generator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013804.jpg', 7, 'V-to-I Converter', 'model2', 85, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_013804.jpg', 7, 'Feedback', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013804.jpg', 7, 'LPF', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013804.jpg', 7, 'Active Load', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_013804.jpg', 7, 'Leakage Compensation', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013804.jpg', 7, 'Trimming', 'model2', 0, [0, 1, 1, 0.0]]\n",
      "['block_circuit_train_15k_0321_011833.jpg', 11, 'Adder_1', 'model2', 50, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011833.jpg', 11, 'Adder_2', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011833.jpg', 11, 'Adder_M', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011833.jpg', 11, 'Comparator_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011833.jpg', 11, 'Comparator_2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011833.jpg', 11, 'Comparator_M', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011833.jpg', 11, 'M:1_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011833.jpg', 11, 'M:1_2', 'none', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_011833.jpg', 11, 'M:1_{2^N}', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011833.jpg', 11, '2^N:1 MUX', 'model1', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011833.jpg', 11, 'N-bit Shift Register', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002559.jpg', 9, 'EH Sources', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_002559.jpg', 9, 'EH Interface', 'model2', 89, [4, 4, 5, 88.88888888888889]]\n",
      "['block_circuit_train_15k_0321_002559.jpg', 9, 'MPPT', 'model1', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_002559.jpg', 9, 'Load', 'model2', 65, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_002559.jpg', 9, 'DSP/RAM', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_002559.jpg', 9, 'Data Tx', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002559.jpg', 9, 'AD/DA', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002559.jpg', 9, 'Sensor', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_002559.jpg', 9, 'Storage', 'model1', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010072.jpg', 9, 'H(p)', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010072.jpg', 9, 'Alis.', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010072.jpg', 9, 'Rec.', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010072.jpg', 9, 'A/D', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010072.jpg', 9, 'Dez.', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010072.jpg', 9, 'Adder_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010072.jpg', 9, 'S(z)', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010072.jpg', 9, 'Int.', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010072.jpg', 9, 'D/A', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'R1_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'R1_2', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'NRZ DAC1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'C1_1', 'none', 75, [4, 6, 5, 72.73]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'C1_2', 'model2', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'OpAmp_1', 'model2', 10, [1, 5, 4, 22.22]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'R2_1', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'R2_2', 'model2', 35, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'C2_1', 'none', 25, [2, 8, 4, 33.33]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'C2_2', 'model2', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'OpAmp_2', 'none', 0, [0, 4, 7, 0]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'R3_1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'R3_2', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'C3_1', 'none', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'C3_2', 'model2', 30, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'OpAmp_3', 'model2', 10, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'RF1_1', 'model2', 20, [1, 8, 2, 20]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'RF1_2', 'model1', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'RFB_1', 'model2', 0, [0, 5, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'RFB_2', 'none', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'RF2_1', 'model2', 0, [0, 6, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'RF2_2', 'none', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'RX_1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'RX_2', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'NRZ DAC2', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'RY_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'Vcm', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'RY_2', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'VCO Quantizer', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'RZ DAC', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'FF_1', 'model1', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'Implicit DWA', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'FF_2', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'DEM Logic', 'model2', 30, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013520.jpg', 35, 'FF_3', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014924.jpg', 13, 'Comp', 'model2', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_014924.jpg', 13, 'Reg for SCAN[5:0]', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_014924.jpg', 13, '+1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_014924.jpg', 13, '-1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_014924.jpg', 13, 'Compute 10 sets of TH_H,L[5:0]', 'model1', 44, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_014924.jpg', 13, '10x6 LUT', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014924.jpg', 13, 'FIR', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014924.jpg', 13, 'Comp TH_H', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_014924.jpg', 13, 'Reg for ON_d', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_014924.jpg', 13, '-n', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014924.jpg', 13, '+D', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014924.jpg', 13, '-D', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014924.jpg', 13, 'Timer', 'model2', 50, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008460.jpg', 15, 'MP', 'model2', 0, [0, 3, 6, 0]]\n",
      "['block_circuit_train_15k_0321_008460.jpg', 15, 'C_PAR_OUT', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_008460.jpg', 15, 'C_PAR_IN', 'model2', 80, [3, 2, 4, 100]]\n",
      "['block_circuit_train_15k_0321_008460.jpg', 15, 'M1', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_008460.jpg', 15, 'Linking Voltage', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008460.jpg', 15, 'M2', 'model2', 60, [3, 3, 7, 60]]\n",
      "['block_circuit_train_15k_0321_008460.jpg', 15, 'M3', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008460.jpg', 15, 'M4', 'model1', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008460.jpg', 15, 'Dynamic Bias Circuit', 'none', 0, [0, 6, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008460.jpg', 15, 'N_OP', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008460.jpg', 15, 'P_OP', 'model2', 30, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_008460.jpg', 15, 'C_T', 'model1', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_008460.jpg', 15, 'C_B', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008460.jpg', 15, 'R_T', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008460.jpg', 15, 'R_B', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011713.jpg', 10, 'Adder_1', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_011713.jpg', 10, 'G_PI(z)', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011713.jpg', 10, 'Adder_2', 'model2', 0, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_011713.jpg', 10, 'G_C(z)', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011713.jpg', 10, 'G_PWM(z)', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_011713.jpg', 10, 'Adder_3', 'model2', 0, [1, 4, 3, 28.57142857142857]]\n",
      "['block_circuit_train_15k_0321_011713.jpg', 10, 'G_PL(z)', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011713.jpg', 10, 'G_B(z)/G_B(z)', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011713.jpg', 10, 'G_B(z)/(K_PWM G_B(z))', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011713.jpg', 10, 'G_OR(z)', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008533.jpg', 16, 'Adder_1', 'model2', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_008533.jpg', 16, 'DAC3', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008533.jpg', 16, 'Digital Signal Processing', 'none', 10, [1, 7, 3, 20]]\n",
      "['block_circuit_train_15k_0321_008533.jpg', 16, 'Q3', 'model1', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008533.jpg', 16, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008533.jpg', 16, 'z^{-1}H(z)', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008533.jpg', 16, 'H(z)', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008533.jpg', 16, 'DelaySubtract_2', 'model1', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008533.jpg', 16, 'Q2', 'model2', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_008533.jpg', 16, 'Adder_3', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008533.jpg', 16, 'SC_Integrator', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008533.jpg', 16, 'Adder_4', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_008533.jpg', 16, 'DAC2', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_008533.jpg', 16, 'DAC1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008533.jpg', 16, 'DelaySubtract_1', 'none', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008533.jpg', 16, 'Q1', 'none', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_007022.jpg', 18, 'PMOS_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_007022.jpg', 18, 'NMOS_1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007022.jpg', 18, 'Q1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007022.jpg', 18, 'Q2', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007022.jpg', 18, 'Resistor_1', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007022.jpg', 18, 'Capacitor_1', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007022.jpg', 18, 'Resistor_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007022.jpg', 18, 'Capacitor_2', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007022.jpg', 18, 'OA1', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_007022.jpg', 18, \"V_COMPOSITE = V'_AVG\", 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007022.jpg', 18, 'Charge-pump level-shifter', 'model2', 40, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_007022.jpg', 18, 'PMOS_2', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007022.jpg', 18, 'NMOS_2', 'model2', 65, [3, 3, 6, 66.67]]\n",
      "['block_circuit_train_15k_0321_007022.jpg', 18, 'OA2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_007022.jpg', 18, 'Q_OUT', 'both', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_007022.jpg', 18, 'C_OUT', 'model2', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007022.jpg', 18, 'R_SENSE', 'model2', 80, [3, 2, 5, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_007022.jpg', 18, 'V_SENSE = k·I_OUT', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015511.jpg', 9, 'RO_1', 'model2', 50, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_015511.jpg', 9, 'counters_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015511.jpg', 9, 'registers_1', 'none', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_015511.jpg', 9, 'digital post-processing_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015511.jpg', 9, 'RO_2', 'model2', 15, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_015511.jpg', 9, 'counters_2', 'both', 100, ['2N', '2N', '2N', 100]]\n",
      "['block_circuit_train_15k_0321_015511.jpg', 9, 'registers_2', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_015511.jpg', 9, 'digital post-processing_2', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015511.jpg', 9, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011959.jpg', 4, 'S/H', 'model1', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011959.jpg', 4, 'Comp', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_011959.jpg', 4, 'SAR Logic', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_011959.jpg', 4, 'DAC', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_005996.jpg', 7, 'Reference Signal Generator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_005996.jpg', 7, 'Reference Voltage Generator', 'model2', 45, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_005996.jpg', 7, 'Replica Filter', 'model2', 84, [4, 4, 5, 88.8889]]\n",
      "['block_circuit_train_15k_0321_005996.jpg', 7, 'Phase Comparator', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_005996.jpg', 7, 'Amplitude Comparator', 'model2', 83, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_005996.jpg', 7, 'Control Circuit', 'model2', 75, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_005996.jpg', 7, 'Main Filter', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_004761.jpg', 9, 'CHANNEL 1 AMPLITUDE DISCRIMINATOR', 'model2', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_004761.jpg', 9, 'CHANNEL 2 AMPLITUDE DISCRIMINATOR', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004761.jpg', 9, 'MUX', 'model2', 85, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_004761.jpg', 9, 'ZCD', 'model2', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_004761.jpg', 9, 'TIME DELAY AGC', 'model2', 65, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004761.jpg', 9, 'FREQUENCY DISCRIM. FILTER', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004761.jpg', 9, 'PEAK TO PEAK DETECTOR', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004761.jpg', 9, 'DIGITAL TIMER', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004761.jpg', 9, 'DEMUX', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'Rc1', 'model2', 20, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'Rc2', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'Rc3', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'OpAmp_1', 'model1', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'OpAmp_2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'AB-driver-p', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'D-driver-p', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'Mux-p', 'model2', 70, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'AB-driver-n', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'D-driver-n', 'model1', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'Mux-n', 'model1', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'SRH', 'model2', 10, [1, 6, 2, 25]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'SRL', 'model2', 10, [1, 6, 2, 25]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'Psw', 'model2', 30, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'Pcas', 'model2', 65, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'Ncas', 'model2', 40, [3, 9, 3, 50]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'Nsw', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'VDDH', 'none', 0, [0, 6, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'VSSH', 'model2', 20, [2, 10, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'VMID', 'model2', 50, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'VDDA', 'model2', 25, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_013976.jpg', 22, 'VDDH-VDDA', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002231.jpg', 4, 'temperature sensor', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_002231.jpg', 4, 'Oscillator_1', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002231.jpg', 4, 'non-linear mapping', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002231.jpg', 4, 'Divider_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013060.jpg', 6, 'Probe and Control Unit', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013060.jpg', 6, 'Emitter/Receiver', 'model2', 95, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013060.jpg', 6, 'Gain Timing', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013060.jpg', 6, 'Microprocessor', 'none', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_013060.jpg', 6, 'Scan Converter and DSP', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013060.jpg', 6, 'GPIO and DISPLAY', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_015563.jpg', 13, 'MFCCs', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_015563.jpg', 13, 'DAC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015563.jpg', 13, 'AnalogMUX_1', 'model1', 10, [1, 5, 4, 22.22]]\n",
      "['block_circuit_train_15k_0321_015563.jpg', 13, 'HoldCircuit_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015563.jpg', 13, 'HoldCircuit_2', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015563.jpg', 13, 'HoldCircuit_3', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015563.jpg', 13, 'Speaker-1', 'model1', 40, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_015563.jpg', 13, 'Speaker-n', 'model1', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015563.jpg', 13, 'AnalogMUX_2', 'model2', 55, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_015563.jpg', 13, 'ADC', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015563.jpg', 13, 'LOG ADD', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015563.jpg', 13, 'Register', 'model1', 78, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015563.jpg', 13, 'Comparator', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'Laser', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'DPMZM', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'Driver', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'VCO', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'DAC', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'K1', 'model2', 33.33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'K2', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'z^{-1}', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, '90-deg hybrid', 'model2', 30, [2, 4, 6, 40.0]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'Diode_1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'Diode_2', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'Diode_3', 'model2', 0, [0, 0, 2, 0.0]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'Diode_4', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'Subtracter_1', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'Subtracter_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'TIA_1', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'TIA_2', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'ADC_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'ADC_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'X_k^M', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001200.jpg', 24, 'arg{}^M', 'model2', 30, [1, 4, 2, 33.33333333333333]]\n",
      "['block_circuit_train_15k_0321_003084.jpg', 7, 'Zero-crossing point detection', 'model2', 81, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_003084.jpg', 7, 'Edges exchanging condition judgment', 'model2', 80, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_003084.jpg', 7, 'Sorting capacitor voltage', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_003084.jpg', 7, 'V_ph,x,j - V_ph,x,N+1-j', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003084.jpg', 7, 'CMP', 'model2', 30, [1, 1, 3, 50]]\n",
      "['block_circuit_train_15k_0321_003084.jpg', 7, 'Leading and Falling Edges Swapping', 'model2', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_003084.jpg', 7, \"Logic operation 'AND'\", 'model1', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011935.jpg', 8, 'R1', 'model2', 60, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_011935.jpg', 8, 'R2', 'both', 45, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011935.jpg', 8, 'C1', 'model2', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_011935.jpg', 8, 'R3', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011935.jpg', 8, 'R4', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011935.jpg', 8, 'C2', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011935.jpg', 8, 'DAC', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011935.jpg', 8, 'Quantizer_1', 'model2', 67, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_013633.jpg', 8, 'Antenna', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013633.jpg', 8, 'Pre Filter', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013633.jpg', 8, 'LNA', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013633.jpg', 8, 'Mixer', 'model2', 75, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_013633.jpg', 8, 'Synthesizer', 'model2', 30, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_013633.jpg', 8, 'Baseband Chain', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_013633.jpg', 8, 'Filter + PGA', 'model2', 57.14, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_013633.jpg', 8, 'ADC', 'none', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008058.jpg', 9, 'PI Compensator_1', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008058.jpg', 9, 'Window DL-ADC_1', 'model2', 40, [3, 7, 3, 60]]\n",
      "['block_circuit_train_15k_0321_008058.jpg', 9, 'One-Shot_1', 'model2', 57.14, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_008058.jpg', 9, 'm-to-k Bits Casting', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008058.jpg', 9, 'Adder_1', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_008058.jpg', 9, 'Window DL-ADC_2', 'model2', 10, [1, 8, 3, 18.18]]\n",
      "['block_circuit_train_15k_0321_008058.jpg', 9, 'One-Shot_2', 'none', 0, [0, 5, 1, 0]]\n",
      "['block_circuit_train_15k_0321_008058.jpg', 9, 'PI Compensator_2', 'model2', 29, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_008058.jpg', 9, 'DPWM', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'OpAmp_UnitGain_1', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'OpAmp_UnitGain_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'Adder_1', 'none', 40, [2, 3, 5, 50]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'Adder_3', 'model1', 60, [4, 8, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'Adder_4', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, '-4V BIAS', 'model2', 0, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'SWITCH HOOK DETECTOR', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'ITRAN LIMIT', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'RING TRIP/GND KEY DETECTION', 'model1', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'THERMAL LIMITING', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'LOGIC', 'model2', 83, [10, 12, 11, 86.96]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'OpAmp_Output', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'RBF1', 'model2', 20, [2, 7, 2, 44.44]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'ZL', 'model2', 0, [0, 6, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'RBF2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'TF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'TIP', 'model1', 40, [3, 9, 3, 50]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'RING', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'RF', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'RCV', 'model2', 0, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'TX+', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'TX-', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'OUTPUT', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'C1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'C2', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'C3', 'none', 30, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'PB', 'model2', 0, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'GKD', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'SHD', 'none', 0, [0, 5, 2, 0]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'RC', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'RS', 'none', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_007749.jpg', 33, 'RD', 'model1', 85, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013058.jpg', 13, 'Energy Harvesters', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013058.jpg', 13, 'AC/DC DC/DC', 'model2', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_013058.jpg', 13, 'DC/DC_1', 'model2', 20, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_013058.jpg', 13, 'Power Switch', 'model2', 33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_013058.jpg', 13, 'Capacitor (1.2V – 1.5V)', 'model2', 40, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_013058.jpg', 13, 'Battery (2.9V – 3.3V)', 'none', 30, [2, 6, 4, 40]]\n",
      "['block_circuit_train_15k_0321_013058.jpg', 13, 'Capacitor (1.8V – 3.8V)', 'model2', 67, [3, 4, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_013058.jpg', 13, 'LDO Regulator', 'model2', 67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013058.jpg', 13, 'DC/DC Charger', 'none', 70, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013058.jpg', 13, 'DC/DC Volt. Reg.', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013058.jpg', 13, 'Power Loads (Internal Integrated Power Loads – 1V)', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013058.jpg', 13, 'Power Loads (Sensor, µC, µP, Comm – 1.8V – 3.6V)', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013058.jpg', 13, 'Asynchronous Controller', 'model2', 15, [2, 9, 5, 28.57]]\n",
      "['block_circuit_train_15k_0321_002753.jpg', 8, 'Buffer_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002753.jpg', 8, 'Buffer_2', 'none', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002753.jpg', 8, 'SCRAMBLER', 'model2', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_002753.jpg', 8, '2:1 MUX', 'model2', 85, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_002753.jpg', 8, 'DRIVER', 'model2', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_002753.jpg', 8, 'CURRENT SOURCE', 'model2', 35, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_002753.jpg', 8, 'PTAT CURRENT REFERENCE', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_002753.jpg', 8, 'GaAlAs LED', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010712.jpg', 6, 'AC_Source_1', 'model1', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_010712.jpg', 6, 'PFC BLOCK (DCM)', 'both', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010712.jpg', 6, 'C_b', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010712.jpg', 6, 'DC/DC BLOCK (DCM)', 'model2', 86, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_010712.jpg', 6, 'Resistor_1', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_010712.jpg', 6, 'CONTROLLER', 'model2', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_013574.jpg', 5, 'S/H', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013574.jpg', 5, 'R-string', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_013574.jpg', 5, 'CADC', 'model1', 45, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013574.jpg', 5, 'AMUX', 'model2', 82, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_013574.jpg', 5, 'FADC', 'model2', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_010115.jpg', 9, 'R1', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010115.jpg', 9, 'R2', 'model2', 40, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_010115.jpg', 9, 'MUX', 'model2', 20, [2, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_010115.jpg', 9, 'Cyclic ADC Core', 'model2', 30, [3, 6, 4, 60]]\n",
      "['block_circuit_train_15k_0321_010115.jpg', 9, 'Summation_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010115.jpg', 9, 'Summation_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010115.jpg', 9, 'Multiplier_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_010115.jpg', 9, 'Adder_1', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010115.jpg', 9, 'Parameter Search', 'model2', 40, [3, 6, 6, 50]]\n",
      "['block_circuit_train_15k_0321_001934.jpg', 9, 'DelayRegister_1', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001934.jpg', 9, 'DelayRegister_2', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001934.jpg', 9, 'DelayRegister_3', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001934.jpg', 9, 'Sliding DCT Transform', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001934.jpg', 9, 'Low Complexity Adaptive Filter', 'model2', 30, [2, 4, 6, 40]]\n",
      "['block_circuit_train_15k_0321_001934.jpg', 9, 'LOG(E_lms) BLOCK', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001934.jpg', 9, 'DelayRegister_4', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001934.jpg', 9, 'DelayRegister_5', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001934.jpg', 9, 'Adder_1', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006335.jpg', 7, 'PEAK DET', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006335.jpg', 7, 'ZERO CROSSING DET', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_006335.jpg', 7, 'DEMOD LOGIC', 'model1', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006335.jpg', 7, 'SAMPLE/HOLD/COMPARE', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_006335.jpg', 7, 'LATCHES', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006335.jpg', 7, 'MUX', 'model2', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_006335.jpg', 7, 'MEDIAN VALUE LOGIC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015053.jpg', 15, 'LOW-freq Xtal', 'model2', 30, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015053.jpg', 15, 'Fractional PLL', 'model2', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_015053.jpg', 15, '1/N_fc', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015053.jpg', 15, 'PFD', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015053.jpg', 15, 'LPF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015053.jpg', 15, 'VCO_1', 'none', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_015053.jpg', 15, 'Mixer_1', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_015053.jpg', 15, 'Auxiliary PLL', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015053.jpg', 15, 'High-freq FBAR oscillator', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015053.jpg', 15, 'Adder_1', 'none', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_015053.jpg', 15, 'H(s)_1', 'none', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_015053.jpg', 15, 'Adder_2', 'none', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_015053.jpg', 15, 'Adder_3', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015053.jpg', 15, 'H(s)_2', 'model1', 0, [2, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_015053.jpg', 15, '1/N', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006269.jpg', 18, 'Adder_1', 'model1', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_006269.jpg', 18, 'Integrator_1', 'model2', 66.67, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_006269.jpg', 18, 'Adder_2', 'model2', 0, [0, 3, 3, 0.0]]\n",
      "['block_circuit_train_15k_0321_006269.jpg', 18, 'Integrator_2', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_006269.jpg', 18, '1 bit quantizer_1', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006269.jpg', 18, '1 bit DAC_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_006269.jpg', 18, 'Delay_1', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006269.jpg', 18, 'Adder_3', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006269.jpg', 18, 'Adder_4', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_006269.jpg', 18, 'MUX', 'model1', 85, [4, 5, 4, 88.9]]\n",
      "['block_circuit_train_15k_0321_006269.jpg', 18, 'Integrator_3', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_006269.jpg', 18, '1 bit quantizer_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006269.jpg', 18, '1 bit DAC_2', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006269.jpg', 18, 'Delay_2', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006269.jpg', 18, 'Adder_5', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_006269.jpg', 18, 'Differentiator_1', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006269.jpg', 18, 'Differentiator_2', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_006269.jpg', 18, 'Adder_6', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010355.jpg', 11, 'OR_1', 'model2', 0, [0, 0, 4, 0]]\n",
      "['block_circuit_train_15k_0321_010355.jpg', 11, 'OR_2', 'model2', 10, [2, 3, 5, 50]]\n",
      "['block_circuit_train_15k_0321_010355.jpg', 11, 'PFD', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010355.jpg', 11, 'CP', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010355.jpg', 11, 'LF', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010355.jpg', 11, 'INTERPOLATOR', 'both', 91, [5, 6, 5, 90.91]]\n",
      "['block_circuit_train_15k_0321_010355.jpg', 11, 'DelayCell_1', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_010355.jpg', 11, 'DelayCell_2', 'model2', 57, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_010355.jpg', 11, 'DelayCell_3', 'model2', 0, [0, 3, 3, 0.0]]\n",
      "['block_circuit_train_15k_0321_010355.jpg', 11, '%N', 'model2', 0, [0, 1, 1, 0]]\n",
      "['block_circuit_train_15k_0321_010355.jpg', 11, 'CTRL', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004369.jpg', 10, '|x|_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_004369.jpg', 10, 'Multiplier_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004369.jpg', 10, 'PID', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004369.jpg', 10, 'auxiliary control', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004369.jpg', 10, 'Multiplier_2', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004369.jpg', 10, 'PFM', 'model2', 85, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_004369.jpg', 10, 'Circle_1', 'none', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_004369.jpg', 10, 'PI', 'model2', 0, [0, 3, 2, 0.0]]\n",
      "['block_circuit_train_15k_0321_004369.jpg', 10, '|x|_2', 'model1', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004369.jpg', 10, 'Multiplier_3', 'model2', 33.33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010206.jpg', 15, 'Driving Circuit', 'model2', 78, [4, 4, 5, 88.89]]\n",
      "['block_circuit_train_15k_0321_010206.jpg', 15, 'TG1', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_010206.jpg', 15, 'TG2', 'model2', 20, [1, 4, 5, 22.22]]\n",
      "['block_circuit_train_15k_0321_010206.jpg', 15, 'Inverter_1', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010206.jpg', 15, 'AND Gate', 'model2', 30, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_010206.jpg', 15, 'Charge-Pump', 'model2', 42, [3, 7, 6, 46.15]]\n",
      "['block_circuit_train_15k_0321_010206.jpg', 15, 'MSW1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010206.jpg', 15, 'MSW2', 'model2', 0, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_010206.jpg', 15, 'MSW3', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_010206.jpg', 15, 'C1', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010206.jpg', 15, 'C2', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010206.jpg', 15, 'Mixed Mode Reference Circuit', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_010206.jpg', 15, 'Current Comparison Circuit', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010206.jpg', 15, 'Current Sensor', 'model1', 55, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_010206.jpg', 15, 'Li-Ion Battery', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001322.jpg', 9, 'R4', 'model2', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001322.jpg', 9, 'R2', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001322.jpg', 9, 'R1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001322.jpg', 9, 'R3', 'model2', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_001322.jpg', 9, 'com', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_001322.jpg', 9, 'Resonant gate drive', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001322.jpg', 9, 'VHF dc-dc converter', 'model1', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_001322.jpg', 9, 'C_o', 'model2', 0, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_001322.jpg', 9, 'R_L', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011938.jpg', 11, 'Comparator_1', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_011938.jpg', 11, 'Comparator_2', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011938.jpg', 11, 'Comparator_3', 'model2', 45, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011938.jpg', 11, 'CLK generator', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_011938.jpg', 11, 'Barrel Shifter', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011938.jpg', 11, 'Automated PNR', 'model2', 75, [4, 5, 5, 80]]\n",
      "['block_circuit_train_15k_0321_011938.jpg', 11, 'Custom layout', 'model2', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_011938.jpg', 11, 'MOSFET_1', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011938.jpg', 11, 'MOSFET_2', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011938.jpg', 11, 'Capacitor_1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011938.jpg', 11, 'CurrentSource_1', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012838.jpg', 6, 'Ref-DA', 'model2', 85, [5, 6, 5, 90.91]]\n",
      "['block_circuit_train_15k_0321_012838.jpg', 6, 'Comparator_1', 'model2', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012838.jpg', 6, 'Loop Filter H(s)', 'model1', 40, [2, 3, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012838.jpg', 6, 'Analog Variable Controller_1', 'model2', 25, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012838.jpg', 6, 'Main DA', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_012838.jpg', 6, 'Analog Variable Controller_2', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_000925.jpg', 7, 'Digital computer', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_000925.jpg', 7, 'User interface (Matlab & Simulink)', 'model2', 72, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_000925.jpg', 7, 'Computational programs', 'model2', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_000925.jpg', 7, 'Data acquisition card', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_000925.jpg', 7, 'Analog computer / math co-processor', 'model2', 60, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_000925.jpg', 7, 'Signal sources', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_000925.jpg', 7, 'Test equipment', 'model2', 50, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011949.jpg', 15, 'abc/αβ', 'both', 100, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_011949.jpg', 15, 'SOGI_1', 'model2', 20, [1, 4, 3, 28.57142857142857]]\n",
      "['block_circuit_train_15k_0321_011949.jpg', 15, 'SOGI_2', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_011949.jpg', 15, 'PNSC', 'model2', 30, [2, 6, 6, 33.33]]\n",
      "['block_circuit_train_15k_0321_011949.jpg', 15, 'αβ/dq', 'model2', 30, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_011949.jpg', 15, 'PI', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011949.jpg', 15, 'Multiplier_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011949.jpg', 15, 'Integrator_1', 'model1', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011949.jpg', 15, 'Adder_1', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011949.jpg', 15, 'k', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011949.jpg', 15, 'Adder_2', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011949.jpg', 15, 'Multiplier_2', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011949.jpg', 15, 'Integrator_2', 'none', 28.57, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_011949.jpg', 15, 'Multiplier_3', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011949.jpg', 15, 'Integrator_3', 'model2', 15, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_007659.jpg', 5, 'Scaling Block', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_007659.jpg', 5, 'SC BP Filter', 'model1', 91, [5, 5, 6, 90.91]]\n",
      "['block_circuit_train_15k_0321_007659.jpg', 5, 'Clock Generator', 'model2', 0, [0, 6, 6, 0]]\n",
      "['block_circuit_train_15k_0321_007659.jpg', 5, 'V^2_BP + 2 V^2_LP', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_007659.jpg', 5, 'Comparator', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_005250.jpg', 18, 'COMP_CT', 'model2', 90, [5, 5, 6, 90.9090909090909]]\n",
      "['block_circuit_train_15k_0321_005250.jpg', 18, 'NOR_Gate_1', 'model2', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_005250.jpg', 18, 'PULSE_GENERATOR', 'model2', 60, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_005250.jpg', 18, 'LEVEL_CONVERTER', 'model2', 0, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_005250.jpg', 18, 'NONOV_CLK_GENERATOR', 'model1', 80, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_005250.jpg', 18, 'Inverter_1', 'model2', 0, [0, 2, 6, 0]]\n",
      "['block_circuit_train_15k_0321_005250.jpg', 18, 'Switch_phi1_1', 'model2', 0, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_005250.jpg', 18, 'Switch_phi2_1', 'model2', 20, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_005250.jpg', 18, 'C_GD_1', 'model2', 60, [4, 5, 7, 66.67]]\n",
      "['block_circuit_train_15k_0321_005250.jpg', 18, 'Switch_phi1_2', 'none', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_005250.jpg', 18, 'Switch_phi2_2', 'model2', 10, [1, 4, 7, 18.18]]\n",
      "['block_circuit_train_15k_0321_005250.jpg', 18, 'Switch_theta_1_1', 'model2', 0, [0, 12, 2, 0]]\n",
      "['block_circuit_train_15k_0321_005250.jpg', 18, 'Switch_phi1_3', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005250.jpg', 18, 'Switch_phi2_3', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005250.jpg', 18, 'C_GD_2', 'model2', 0, [3, 5, 6, 54.55]]\n",
      "['block_circuit_train_15k_0321_005250.jpg', 18, 'Switch_phi1_4', 'model2', 0, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_005250.jpg', 18, 'Switch_phi2_4', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_005250.jpg', 18, 'Switch_theta_1_2', 'model2', 0, [0, 3, 8, 0]]\n",
      "['block_circuit_train_15k_0321_013693.jpg', 9, 'Differentiator_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013693.jpg', 9, 'Differentiator_2', 'model2', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013693.jpg', 9, 'Multiplier_1', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013693.jpg', 9, 'Multiplier_2', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013693.jpg', 9, 'OpAmp_1', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013693.jpg', 9, 'OpAmp_2', 'model2', 35, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013693.jpg', 9, 'OpAmp_3', 'none', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_013693.jpg', 9, 'OpAmp_4', 'model1', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013693.jpg', 9, 'OpAmp_5', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002683.jpg', 8, 'One-Shot Circuit', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_002683.jpg', 8, 'Mode Selector', 'model2', 80, [5, 5, 5, 100]]\n",
      "['block_circuit_train_15k_0321_002683.jpg', 8, 'Differentiator', 'model2', 30, [3, 7, 5, 50]]\n",
      "['block_circuit_train_15k_0321_002683.jpg', 8, 'SR_Latch_1', 'model2', 25, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_002683.jpg', 8, 'OR_Gate_1', 'model1', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002683.jpg', 8, 'Comparator_1', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_002683.jpg', 8, 'Adder_1', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002683.jpg', 8, 'Ramp_Generator_1', 'model2', 0, [0, 3, 1, 0.0]]\n",
      "['block_circuit_train_15k_0321_011615.jpg', 8, 'VIN', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011615.jpg', 8, 'Transistor_1', 'model2', 0, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_011615.jpg', 8, 'Transistor_2', 'model2', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_011615.jpg', 8, 'Resistor_1', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_011615.jpg', 8, 'Resistor_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011615.jpg', 8, 'CurrentSource_1', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011615.jpg', 8, 'OFFSET CANCELLATION', 'model2', 0, [1, 3, 4, 28.57142857142857]]\n",
      "['block_circuit_train_15k_0321_011615.jpg', 8, 'VOUT', 'model2', 40, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_011657.jpg', 8, 'Adder_1', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_011657.jpg', 8, 'Main Path: A', 'model1', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_011657.jpg', 8, 'Passive Part', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_011657.jpg', 8, 'η', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011657.jpg', 8, 'Adder_2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011657.jpg', 8, 'Active Part: β/α', 'model2', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_011657.jpg', 8, 'Amplifier_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_011657.jpg', 8, 'Multiplier_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008601.jpg', 10, 'Reference voltage generator', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008601.jpg', 10, 'Internal supply voltage generator', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008601.jpg', 10, 'Error amplifier', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_008601.jpg', 10, 'OpAmp_1', 'model2', 85, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_008601.jpg', 10, 'Output current driver', 'model2', 40, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_008601.jpg', 10, 'PMOS_1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008601.jpg', 10, 'PMOS_2', 'model1', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008601.jpg', 10, 'NMOS_1', 'model1', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_008601.jpg', 10, 'Resistor_1', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_008601.jpg', 10, 'Resistor_2', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000429.jpg', 7, 'Switch_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_000429.jpg', 7, 'Capacitor_1', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_000429.jpg', 7, 'Comparator_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000429.jpg', 7, 'DAC', 'model2', 30, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_000429.jpg', 7, 'Register', 'model2', 33.33, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_000429.jpg', 7, 'SAR Logic', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_000429.jpg', 7, 'Binary_Weighted_Capacitor_Array', 'model2', 10, [1, 3, 5, 25]]\n",
      "['block_circuit_train_15k_0321_008266.jpg', 10, 'D/A', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008266.jpg', 10, 'M', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008266.jpg', 10, 'COMP', 'model2', 65, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008266.jpg', 10, 'Comparator_1', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008266.jpg', 10, 'Adder_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008266.jpg', 10, 'Multiplier_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008266.jpg', 10, 'Multiplier_2', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008266.jpg', 10, 'D_1', 'model2', 0, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_008266.jpg', 10, 'D_2', 'model2', 29, [1, 4, 3, 28.57142857142857]]\n",
      "['block_circuit_train_15k_0321_008266.jpg', 10, 'Tap coefficients adoption circuit', 'none', 10, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_013896.jpg', 6, 'V_Ga V_Gb', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013896.jpg', 6, 'GPIB', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013896.jpg', 6, 'PC', 'none', 70, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013896.jpg', 6, 'Bit. Diag.', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013896.jpg', 6, 'DAQ', 'model2', 80, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013896.jpg', 6, 'Circuit', 'model1', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013929.jpg', 10, 'Adder_1', 'model2', 0, [0, 4, 3, 0.0]]\n",
      "['block_circuit_train_15k_0321_013929.jpg', 10, 'K_c(t)e(t)', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013929.jpg', 10, 'C_c x̂(t)', 'none', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013929.jpg', 10, 'Adder_2', 'model2', 50, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_013929.jpg', 10, '1/s_1', 'model2', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_013929.jpg', 10, 'Freq./Phase/Amp. estimator', 'model1', 88, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_013929.jpg', 10, 'Â_c(t)x̂(t)', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_013929.jpg', 10, 'P_c(t)C_c^T r_c^{-1}', 'none', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013929.jpg', 10, '1/s_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013929.jpg', 10, 'Â_c(t)P_c(t) + P_c(t)Â_c^T(t) + Q_c - P_c(t)C_c^T r_c^{-1}C_c P_c(t)', 'none', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_011237.jpg', 12, 'Calibration Sequence Controller', 'model1', 90, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_011237.jpg', 12, 'Calibration Comparator', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011237.jpg', 12, '7b SA Registers_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011237.jpg', 12, '7b SA Registers_2', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011237.jpg', 12, '7b SA Registers_3', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011237.jpg', 12, 'Clock-Boost Input Switch', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011237.jpg', 12, '2.5b Stage with Calibration Capacitor_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011237.jpg', 12, '2.5b Stage with Calibration Capacitor_2', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011237.jpg', 12, '2.5b Stage with Calibration Capacitor_3', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011237.jpg', 12, '2.5b Stage', 'none', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011237.jpg', 12, '2b Sub-ADC', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011237.jpg', 12, 'Digital Error Correction', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_009094.jpg', 14, 'HV', 'model1', 40, [1, 4, 1, 40.0]]\n",
      "['block_circuit_train_15k_0321_009094.jpg', 14, 'R_sh', 'model2', 85, [3, 4, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009094.jpg', 14, 'Load', 'model2', 0, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_009094.jpg', 14, 'Accumulation-based S/H circuit', 'model2', 89, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_009094.jpg', 14, 'k2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009094.jpg', 14, 'P-bits SAR ADC', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_009094.jpg', 14, 'P-bits DAC', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009094.jpg', 14, 'Adder_1', 'model2', 30, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009094.jpg', 14, 'Integrator_1', 'model2', 40, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_009094.jpg', 14, 'N-levels Quantizer', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_009094.jpg', 14, 'G_ΣΔ', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_009094.jpg', 14, 'N-levels DAC', 'model2', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_009094.jpg', 14, 'Decimation filter', 'model2', 70, [3, 3, 5, 75]]\n",
      "['block_circuit_train_15k_0321_009094.jpg', 14, 'P', 'none', 0, [0, 6, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002059.jpg', 3, 'L0(z), L-order loop filter, -L1(z)', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002059.jpg', 3, 'n-bit ADC (quantizer)', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_002059.jpg', 3, 'n-bit DAC', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013545.jpg', 13, 'LNA_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013545.jpg', 13, 'Mixer_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013545.jpg', 13, 'VGA', 'model1', 75, [2, 3, 2, 80.0]]\n",
      "['block_circuit_train_15k_0321_013545.jpg', 13, 'AAF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013545.jpg', 13, 'ADC', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013545.jpg', 13, '2nd LO', 'model2', 45, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_013545.jpg', 13, 'LNA_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013545.jpg', 13, 'Mixer_2', 'none', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_013545.jpg', 13, 'Adder_1', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013545.jpg', 13, 'LC tank', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013545.jpg', 13, 'IDAC', 'model1', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013545.jpg', 13, 'ADC Backend', 'model2', 60, [2, 3, 3, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_013545.jpg', 13, 'Bandpass ΣΔ ADC', 'none', 25, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_012870.jpg', 4, 'INPUT BUFFER', 'model1', 80, [2, 2, 1, 133.33]]\n",
      "['block_circuit_train_15k_0321_012870.jpg', 4, 'SWITCH', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012870.jpg', 4, 'Chold', 'model2', 0, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_012870.jpg', 4, 'OUTPUT BUFFER', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012324.jpg', 12, 'RF Signal Generator_1', 'model2', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012324.jpg', 12, 'Power Combiner_1', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012324.jpg', 12, 'RF Signal Generator_2', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012324.jpg', 12, 'RF Signal Generator_3', 'model2', 50, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_012324.jpg', 12, 'Power Combiner_2', 'none', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012324.jpg', 12, 'Filter_1', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012324.jpg', 12, 'Transformer_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012324.jpg', 12, 'Filter_2', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012324.jpg', 12, 'Delta-Sigma Modulator', 'model2', 80, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012324.jpg', 12, 'RF Signal Generator_4', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_012324.jpg', 12, 'Logic Analyzer', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012324.jpg', 12, 'Post-Processor', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_015169.jpg', 13, 'EXTERNAL FREQUENCY', 'model1', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_015169.jpg', 13, 'PHASE COMPARATOR', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015169.jpg', 13, 'VOLTAGE-CONTROLLED OSCILLATOR', 'none', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015169.jpg', 13, 'Buffer_Amplifier_1', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015169.jpg', 13, 'OpAmp_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015169.jpg', 13, 'OpAmp_2', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_015169.jpg', 13, 'R1', 'model2', 20, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_015169.jpg', 13, 'R2', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015169.jpg', 13, 'VOLTAGE-CONTROLLED ACTIVE FILTER', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015169.jpg', 13, 'Integrator_1', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015169.jpg', 13, 'Integrator_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015169.jpg', 13, 'Integrator_3', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015169.jpg', 13, 'Integrator_4', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003487.jpg', 15, '3.3V', 'none', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_003487.jpg', 15, 'GND', 'model2', 0, [0, 2, 3, 0]]\n",
      "['block_circuit_train_15k_0321_003487.jpg', 15, 'Rising edge monostable', 'model1', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_003487.jpg', 15, 'Falling edge monostable', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_003487.jpg', 15, 'Diode_1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003487.jpg', 15, 'Diode_2', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003487.jpg', 15, 'Diode_3', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003487.jpg', 15, 'Resistor_1', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003487.jpg', 15, 'Resistor_2', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_003487.jpg', 15, 'Diode_4', 'model2', 0, [0, 1, 4, 0]]\n",
      "['block_circuit_train_15k_0321_003487.jpg', 15, 'Diode_5', 'model2', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003487.jpg', 15, 'Diode_6', 'model1', 0, [0, 1, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003487.jpg', 15, 'M_D1', 'model1', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_003487.jpg', 15, 'M_D2', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_003487.jpg', 15, 'Rising edge triggered Latch Set Reset', 'model2', 30, [2, 3, 5, 50]]\n",
      "['block_circuit_train_15k_0321_010770.jpg', 10, 'BATTERY', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010770.jpg', 10, 'MOSFET_1', 'model1', 30, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010770.jpg', 10, 'MOSFET_2', 'model2', 25, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_010770.jpg', 10, 'DRIVER_1', 'model1', 40, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_010770.jpg', 10, 'DRIVER_2', 'model2', 30, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_010770.jpg', 10, 'R_L', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010770.jpg', 10, 'L', 'model2', 75, [2, 4, 1, 80]]\n",
      "['block_circuit_train_15k_0321_010770.jpg', 10, 'C', 'model2', 0, [1, 4, 0, 50]]\n",
      "['block_circuit_train_15k_0321_010770.jpg', 10, 'R_C', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010770.jpg', 10, 'Resistor_1', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_001888.jpg', 8, 'Antenna_1', 'none', 80, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001888.jpg', 8, 'Tuner', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_001888.jpg', 8, 'Mixer_1', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_001888.jpg', 8, 'Channel Filter', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001888.jpg', 8, 'Linear A/D Conv', 'model2', 67, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_001888.jpg', 8, 'Demodulator Digital Filters & DSP', 'model2', 25, [1, 1, 5, 33.33]]\n",
      "['block_circuit_train_15k_0321_001888.jpg', 8, 'Speaker_1', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_001888.jpg', 8, 'Speaker_2', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012494.jpg', 8, '5V', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012494.jpg', 8, 'Oscillator', 'model1', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012494.jpg', 8, 'Driver', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_012494.jpg', 8, 'LV Cap', 'model2', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_012494.jpg', 8, 'Diode_1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_012494.jpg', 8, 'Diode_2', 'model1', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012494.jpg', 8, 'N-Ch Switch', 'model1', 45, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_012494.jpg', 8, '5V Cap', 'model2', 50, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_002314.jpg', 6, 'COMP', 'model2', 85, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_002314.jpg', 6, 'MUX_1', 'model2', 60, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_002314.jpg', 6, 'MUX_2', 'model2', 0, [1, 4, 5, 22.22]]\n",
      "['block_circuit_train_15k_0321_002314.jpg', 6, 'MUX_3', 'model2', 15, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_002314.jpg', 6, 'Zero Crossing Detector', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002314.jpg', 6, 'Unit Pulse Generator', 'model2', 30, [2, 2, 5, 57.14]]\n",
      "['block_circuit_train_15k_0321_015158.jpg', 7, 'Reference Model', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015158.jpg', 7, 'Adder_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015158.jpg', 7, 'Adjustment Mechanism', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015158.jpg', 7, 'Multiplier_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_015158.jpg', 7, 'Plant', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015158.jpg', 7, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015158.jpg', 7, 'Controller', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002675.jpg', 13, 'Coordinate Transformation Eqs. (6a)-(6d)', 'both', 100, [8, 8, 8, 100]]\n",
      "['block_circuit_train_15k_0321_002675.jpg', 13, 'Disturbance Observer Eqs. (14), (18), (23), (28)', 'model2', 30, [4, 8, 8, 50]]\n",
      "['block_circuit_train_15k_0321_002675.jpg', 13, 'Adder_1', 'model2', 63, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002675.jpg', 13, 'Gain_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_002675.jpg', 13, 'Reference Computation Eq. (12)', 'model1', 30, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_002675.jpg', 13, 'Eqs. (16), (26)', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_002675.jpg', 13, 'Eqs. (21), (31)', 'model2', 45, [4, 6, 8, 57.14]]\n",
      "['block_circuit_train_15k_0321_002675.jpg', 13, 'FDBC in Fig. 2', 'model1', 33, [2, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_002675.jpg', 13, 'Gate drives_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002675.jpg', 13, 'Gate drives_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002675.jpg', 13, 'Modulation 1', 'model2', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002675.jpg', 13, 'Modulation 2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_002675.jpg', 13, 'Duty Cycle Calculation Eq. (9)', 'none', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_009053.jpg', 6, 'Multiplexer_1', 'model1', 0, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_009053.jpg', 6, 'Timer', 'model2', 10, [1, 8, 4, 16.67]]\n",
      "['block_circuit_train_15k_0321_009053.jpg', 6, 'F-D', 'model2', 20, [3, 8, 5, 46.15]]\n",
      "['block_circuit_train_15k_0321_009053.jpg', 6, 'Packetizer', 'none', 66.67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_009053.jpg', 6, 'CNT_SEN', 'model2', 85, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_009053.jpg', 6, 'CNT_REF', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_003766.jpg', 4, 'REFERENCE INPUT', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_003766.jpg', 4, 'PHASE DETECTOR', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_003766.jpg', 4, 'LOOP FILTER', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003766.jpg', 4, 'VOLTAGE CONTROLLED OSCILLATOR', 'model1', 80, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012751.jpg', 17, 'S/H', 'model1', 85, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012751.jpg', 17, 'CDAC', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012751.jpg', 17, 'CMP', 'model2', 90, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_012751.jpg', 17, 'CLK', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012751.jpg', 17, 'Control Logic', 'none', 5, [1, 11, 3, 14.29]]\n",
      "['block_circuit_train_15k_0321_012751.jpg', 17, 'ORGate_1', 'model1', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012751.jpg', 17, 'SAR Logic', 'model2', 40, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_012751.jpg', 17, 'FlipFlop_CMP', 'model2', 67, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_012751.jpg', 17, 'FlipFlop_D1', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_012751.jpg', 17, 'FlipFlop_D2', 'none', 55, [3, 4, 4, 75.0]]\n",
      "['block_circuit_train_15k_0321_012751.jpg', 17, 'FlipFlop_D3', 'model2', 40, [3, 4, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_012751.jpg', 17, 'FlipFlop_D4', 'model1', 60, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_012751.jpg', 17, 'FlipFlop_VDD', 'model2', 50, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_012751.jpg', 17, 'FlipFlop_A1', 'none', 30, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_012751.jpg', 17, 'FlipFlop_A2', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_012751.jpg', 17, 'FlipFlop_A3', 'model2', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_012751.jpg', 17, 'FlipFlop_A4', 'model1', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_002198.jpg', 8, 'Mixer_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002198.jpg', 8, 'Signal generator', 'none', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_002198.jpg', 8, 'ADC', 'model1', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_002198.jpg', 8, 'Calibration engine', 'model2', 15, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_002198.jpg', 8, 'Input synchronization', 'model2', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002198.jpg', 8, 'Input prediction', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_002198.jpg', 8, 'Updating filter', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_002198.jpg', 8, 'LUT', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004696.jpg', 6, 'Trapezoid_1', 'model2', 50, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_004696.jpg', 6, 'DTC', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004696.jpg', 6, 'MUX', 'model2', 15, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_004696.jpg', 6, 'Code Converter', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004696.jpg', 6, 'Nand Delay Line', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004696.jpg', 6, 'Trapezoid_2', 'model2', 25, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012413.jpg', 12, 'Adder_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_012413.jpg', 12, 'Gain_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012413.jpg', 12, '1st Integrator', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_012413.jpg', 12, 'Adder_2', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_012413.jpg', 12, 'Gain_2', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_012413.jpg', 12, '2nd Integrator', 'none', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012413.jpg', 12, 'Flash_ADC', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_012413.jpg', 12, 'DAC1', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_012413.jpg', 12, 'Noise Enhancement', 'model2', 0, [0, 3, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012413.jpg', 12, 'H(z)', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_012413.jpg', 12, 'Adder_3', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_012413.jpg', 12, 'DAC2', 'none', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_008951.jpg', 8, 'FlipFlop_D_1', 'none', 29, [2, 10, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_008951.jpg', 8, 'Inverter_1', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008951.jpg', 8, 'Mux_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008951.jpg', 8, 'CMP_1', 'none', 66, [3, 5, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_008951.jpg', 8, 'ShiftRegister_1', 'model2', 30, [3, 7, 3, 60]]\n",
      "['block_circuit_train_15k_0321_008951.jpg', 8, 'FlipFlop_D_2', 'none', 0, [0, 9, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008951.jpg', 8, 'Buffer_1', 'model1', 0, [0, 10, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008951.jpg', 8, 'CMP_2', 'model1', 85, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'C_Battery', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'SW_A', 'model2', 100, [2, 2, 1, 133.33]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'SW_B', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'SW_C', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'SW_D', 'both', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'L', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'C_OUT', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'R_Load', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'SMS', 'model2', 40, [6, 15, 4, 63.16]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'MAX Power Selector', 'model2', 35, [3, 9, 4, 46.15]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'Driver And Dead Time Control', 'model2', 30, [3, 9, 5, 42.86]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'Current Sensor', 'model2', 50, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'Clk Generator', 'model2', 10, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'Dynamic Slope Compensation', 'model2', 20, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'DSC Generator', 'model2', 15, [1, 7, 4, 18.18]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'Error Amplifier', 'both', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'Comparator_1', 'none', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'Comparator_2', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'R_C', 'model2', 20, [1, 4, 0, 50]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'C_C', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'R1', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_015151.jpg', 22, 'R2', 'model2', 30, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_013832.jpg', 6, 'Pass Transistor', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_013832.jpg', 6, 'Error Amplifier', 'model2', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_013832.jpg', 6, 'Band Gap Ref.', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013832.jpg', 6, 'R1', 'model2', 55, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_013832.jpg', 6, 'R2', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013832.jpg', 6, 'RLOAD', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_014671.jpg', 16, 'Adder_1', 'model2', 0, [0, 6, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014671.jpg', 16, 'F_o', 'model2', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014671.jpg', 16, 'Adder_2', 'model2', 0, [0, 5, 3, 0.0]]\n",
      "['block_circuit_train_15k_0321_014671.jpg', 16, 'F_CC', 'model2', 0, [0, 6, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014671.jpg', 16, 'H_iFF', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014671.jpg', 16, 'Adder_3', 'none', 20, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_014671.jpg', 16, 'H_uFF', 'model2', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014671.jpg', 16, 'G_PLL1', 'none', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_014671.jpg', 16, 'G_PLL2', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014671.jpg', 16, 'G_PLL3', 'model2', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014671.jpg', 16, 'Adder_4', 'none', 0, [0, 6, 4, 0]]\n",
      "['block_circuit_train_15k_0321_014671.jpg', 16, 'Z_gt', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014671.jpg', 16, 'Y_r', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014671.jpg', 16, 'Adder_5', 'none', 20, [1, 5, 4, 22.22]]\n",
      "['block_circuit_train_15k_0321_014671.jpg', 16, 'Adder_6', 'model2', 30, [3, 7, 3, 60]]\n",
      "['block_circuit_train_15k_0321_014671.jpg', 16, 'G_o', 'model2', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'Grid', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'Inductor_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'Capacitor_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'Capacitor_2', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'PWM CSR', 'model2', 45, [3, 7, 4, 54.55]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'Diode_1', 'model1', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'Diode_2', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'Diode_3', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'Diode_4', 'model2', 50, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'Diode_5', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'Diode_6', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'Inductor_2', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'Load', 'model2', 95, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'LPF', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'PLL', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'SHE', 'model2', 25, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'Summer_1', 'model2', 0, [0, 5, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'cos^-1', 'none', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'Summer_2', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'PI', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013715.jpg', 21, 'DC-link current controller', 'none', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_012211.jpg', 12, 'Antenna', 'model1', 90, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_012211.jpg', 12, 'LNA', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012211.jpg', 12, '0ºLO', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012211.jpg', 12, 'Mixer_1', 'model1', 40, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_012211.jpg', 12, '90ºLO', 'model2', 20, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_012211.jpg', 12, 'Mixer_2', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_012211.jpg', 12, 'I-channel', 'model2', 89, [4, 5, 4, 88.89]]\n",
      "['block_circuit_train_15k_0321_012211.jpg', 12, 'Variable amplitude DAC', 'model1', 80, [3, 4, 2, 100]]\n",
      "['block_circuit_train_15k_0321_012211.jpg', 12, '4th-order loop filter', 'model2', 40, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_012211.jpg', 12, 'Quantizer_1', 'model2', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_012211.jpg', 12, 'ΔΣ Modulator Q-channel', 'model2', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_012211.jpg', 12, 'Decimation filter', 'both', 98, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_003461.jpg', 10, 'REF', 'model2', 67, [1, 1, 2, 66.66666666666666]]\n",
      "['block_circuit_train_15k_0321_003461.jpg', 10, 'SSPD', 'model2', 50, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_003461.jpg', 10, 'VCO', 'model2', 0, [0, 1, 3, 0]]\n",
      "['block_circuit_train_15k_0321_003461.jpg', 10, 'Resistor_1', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_003461.jpg', 10, 'Capacitor_1', 'none', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_003461.jpg', 10, 'Capacitor_2', 'model2', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_003461.jpg', 10, 'PFD', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_003461.jpg', 10, 'Deadzone', 'model2', 20, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_003461.jpg', 10, 'CP', 'model2', 30, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_003461.jpg', 10, '1/N', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010391.jpg', 19, 'Adder_1', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_010391.jpg', 19, 'P_Controller_1', 'none', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010391.jpg', 19, 'D_L1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010391.jpg', 19, 'Adder_2', 'model2', 20, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_010391.jpg', 19, 'P_Controller_2', 'model2', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_010391.jpg', 19, 'D_L2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010391.jpg', 19, 'Adder_3', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010391.jpg', 19, 'P_Controller_3', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_010391.jpg', 19, 'Limiter_1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010391.jpg', 19, 'Adder_4', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010391.jpg', 19, 'P_Controller_4', 'model2', 0, [0, 7, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010391.jpg', 19, 'Limiter_2', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010391.jpg', 19, 'Comparator_1', 'model2', 40, [3, 7, 4, 54.54545454545454]]\n",
      "['block_circuit_train_15k_0321_010391.jpg', 19, 'Buffer_1', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_010391.jpg', 19, 'Comparator_2', 'model2', 52, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_010391.jpg', 19, 'Buffer_2', 'model2', 0, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_010391.jpg', 19, 'Adder_5', 'model2', 0, [0, 1, 3, 0]]\n",
      "['block_circuit_train_15k_0321_010391.jpg', 19, 'P_Controller_5', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_010391.jpg', 19, 'Phase_Shift_Circuit', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_002444.jpg', 8, 'TRANSMITTER', 'both', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_002444.jpg', 8, 'LOSS & PMD', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_002444.jpg', 8, 'Adder_1', 'model1', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002444.jpg', 8, 'TIA & VGA', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_002444.jpg', 8, 'Adder_2', 'none', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_002444.jpg', 8, 'EQUALIZER', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_002444.jpg', 8, 'Switch_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_002444.jpg', 8, 'Quantizer_1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'VIN', 'model2', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'L', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'MOSFET_1', 'model2', 45, [2, 3, 5, 50]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'Diode_1', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'WLED1', 'model1', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'WLEDn', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'COUT', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'RREG', 'model2', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'RS', 'model2', 25, [1, 2, 0, 100]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'Current Sense Circuit', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'EA', 'model2', 80, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'Voltage Reference Circuit', 'none', 30, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'Adder_1', 'model1', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'Inverter_1', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'Inverter_2', 'model2', 30, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'Gate Driver_1', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'Comparator_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'Sawtooth Generator_1', 'model2', 50, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'RC', 'none', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_001423.jpg', 20, 'CC', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008423.jpg', 10, 'BBPD', 'model2', 50, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_008423.jpg', 10, 'Divider', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008423.jpg', 10, 'K_P', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008423.jpg', 10, 'K_I', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008423.jpg', 10, 'Adder_1', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_008423.jpg', 10, 'z^-1', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008423.jpg', 10, 'Adder_2', 'model2', 25, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_008423.jpg', 10, 'z^-D', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008423.jpg', 10, 'K_DP', 'model2', 20, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_008423.jpg', 10, 'Oscillator_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014589.jpg', 12, 'Q21', 'model2', 29, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_014589.jpg', 12, 'Q22', 'model2', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_014589.jpg', 12, 'I20', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014589.jpg', 12, 'CURRENT MIRROR', 'none', 0, [0, 4, 7, 0]]\n",
      "['block_circuit_train_15k_0321_014589.jpg', 12, 'Cm', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014589.jpg', 12, 'Rm', 'model2', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_014589.jpg', 12, 'Cp', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014589.jpg', 12, 'CL_1', 'model2', 0, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014589.jpg', 12, 'Rp', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_014589.jpg', 12, 'Q1', 'model2', 0, [0, 5, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014589.jpg', 12, 'I1', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014589.jpg', 12, 'CL_2', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'C1', 'model2', 20, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'C2', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'C3', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'C4', 'model2', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'C5', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'C6', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'C7', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'C8', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'C9', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'C10', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'C11', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'C12', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'CISDM', 'model2', 30, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'Dynamic Amp.', 'model1', 90, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'Time Amp.', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'Pulse Generator', 'model2', 75, [2, 2, 3, 80]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'Gated-Delay Oscillator_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'Gated-Delay Oscillator_2', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'Latch (Time Comp.)', 'model2', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_008969.jpg', 20, 'ISDM Logic', 'model1', 75, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_008793.jpg', 10, 'Multiloop Control (Fig. 1)', 'model1', 60, [4, 7, 5, 66.67]]\n",
      "['block_circuit_train_15k_0321_008793.jpg', 10, 'Proposed Sampling/Hold Strategy (Fig. 6)', 'model2', 10, [1, 5, 3, 25]]\n",
      "['block_circuit_train_15k_0321_008793.jpg', 10, 'Proposed SCVBC', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008793.jpg', 10, 'Adder_1', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008793.jpg', 10, 'K_P', 'model1', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008793.jpg', 10, 'Adder_2', 'model2', 45, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_008793.jpg', 10, 'WaveformGenerator_1', 'none', 0, [0, 0, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008793.jpg', 10, 'WaveformGenerator_2', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008793.jpg', 10, 'Comparator1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_008793.jpg', 10, 'Comparator2', 'model2', 25, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013551.jpg', 15, 'Adder_1', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013551.jpg', 15, 'CPI(s)_1', 'model2', 85, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_013551.jpg', 15, 'Cn(s)_1', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013551.jpg', 15, 'Cd(s)_1', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013551.jpg', 15, 'Adder_2', 'model2', 20, [1, 3, 4, 28.57]]\n",
      "['block_circuit_train_15k_0321_013551.jpg', 15, 'G11(s)', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013551.jpg', 15, 'G12(s)', 'model1', 25, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013551.jpg', 15, 'Adder_3', 'model1', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013551.jpg', 15, 'CPI(s)_2', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013551.jpg', 15, 'Cn(s)_2', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_013551.jpg', 15, 'Cd(s)_2', 'none', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013551.jpg', 15, 'Adder_4', 'model1', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013551.jpg', 15, 'G21(s)', 'none', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013551.jpg', 15, 'Adder_5', 'model1', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013551.jpg', 15, 'G22(s)', 'model2', 60, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_010677.jpg', 7, '20GHz PLL', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_010677.jpg', 7, '60GHz ILO', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_010677.jpg', 7, '÷N_1', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010677.jpg', 7, 'Calibration', 'model2', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_010677.jpg', 7, '÷N_2', 'none', 0, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_010677.jpg', 7, 'Mixer', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_010677.jpg', 7, '×2', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'pulse density number', 'model1', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'PI_1', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'Adder_1', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'anti-windup', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'PI_2', 'model1', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'Adder_2', 'model2', 0, [0, 0, 3, 0.0]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'RMS calculation', 'model2', 80, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'Inverter', 'model2', 80, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'Cp', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'Lp', 'model2', 33, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'zerocross detection', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'phase correction', 'model1', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'FPGA synchronous & interleaved gate signals', 'model1', 85, [4, 5, 4, 88.88888888888889]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'Ls1', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'Cs1', 'model2', 30, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'SBAR_1', 'model2', 50, [2, 5, 3, 50]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'Co1', 'model2', 20, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'V_L', 'model2', 80, [3, 3, 4, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'R_L', 'model1', 45, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'Lsn', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'Csn', 'model2', 40, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'SBAR_2', 'model2', 25, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_013619.jpg', 23, 'Con', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011528.jpg', 10, 'Real part', 'model2', 67, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_011528.jpg', 10, 'Imag part', 'model2', 20, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_011528.jpg', 10, 'Multiplier_c_1', 'none', 60, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011528.jpg', 10, 'Multiplier_-s_1', 'model2', 50, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_011528.jpg', 10, 'Multiplier_s_1', 'model1', 0, [0, 6, 0, 0]]\n",
      "['block_circuit_train_15k_0321_011528.jpg', 10, 'Multiplier_c_2', 'model2', 40, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_011528.jpg', 10, 'Adder_1', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011528.jpg', 10, 'Adder_2', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_011528.jpg', 10, 'Multiplier_j_1', 'model1', 30, [1, 3, 2, 40.0]]\n",
      "['block_circuit_train_15k_0321_011528.jpg', 10, 'Adder_3', 'model2', 22.22, [1, 6, 3, 22.22]]\n",
      "['block_circuit_train_15k_0321_000724.jpg', 5, 'PFD', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_000724.jpg', 5, 'CP', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000724.jpg', 5, 'Analog LF', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000724.jpg', 5, 'VCO', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_000724.jpg', 5, 'MMD', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015237.jpg', 14, 'EA', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_015237.jpg', 14, 'C_F', 'model1', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_015237.jpg', 14, 'I_B', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_015237.jpg', 14, 'MOSFET_1', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_015237.jpg', 14, 'Comparator_1', 'model2', 29, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_015237.jpg', 14, 'Inverter_1', 'model2', 0, [0, 4, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015237.jpg', 14, 'AND_1', 'model2', 0, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_015237.jpg', 14, 'AND_2', 'none', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015237.jpg', 14, 'Comparator_2', 'model2', 57, [2, 3, 4, 57.14]]\n",
      "['block_circuit_train_15k_0321_015237.jpg', 14, 'Inverter_2', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015237.jpg', 14, 'AND_3', 'model2', 0, [0, 3, 3, 0]]\n",
      "['block_circuit_train_15k_0321_015237.jpg', 14, 'Inverter_3', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_015237.jpg', 14, 'Buffer_1', 'model2', 15, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_015237.jpg', 14, 'Mux_1', 'model2', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_008183.jpg', 7, 'Digital Input', 'both', 100, [2, 2, 1, 133.33]]\n",
      "['block_circuit_train_15k_0321_008183.jpg', 7, 'MAIN-DAC', 'none', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_008183.jpg', 7, 'SUB-DAC', 'model2', 65, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_008183.jpg', 7, 'RAM', 'model1', 25, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_008183.jpg', 7, 'Error Detection Circuit', 'model2', 83, [3, 4, 3, 85.71]]\n",
      "['block_circuit_train_15k_0321_008183.jpg', 7, 'Ramp Func. Generator', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008183.jpg', 7, 'Analog Output', 'none', 67, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_003214.jpg', 4, 'αβ/dq', 'model2', 0, [0, 4, 4, 0]]\n",
      "['block_circuit_train_15k_0321_003214.jpg', 4, 'BSF_1', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003214.jpg', 4, 'BSF_2', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_003214.jpg', 4, 'dq/αβ', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006962.jpg', 14, 'V_IN', 'model2', 0, [0, 1, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006962.jpg', 14, 'Diode_Bootstrap_1', 'model2', 50, [2, 3, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_006962.jpg', 14, 'Capacitor_Bootstrap_1', 'model1', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006962.jpg', 14, 'Driver', 'model2', 84, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_006962.jpg', 14, 'On - time generator', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_006962.jpg', 14, 'MOSFET_LowSide_1', 'model2', 75, [2, 4, 1, 80]]\n",
      "['block_circuit_train_15k_0321_006962.jpg', 14, 'L_o', 'both', 100, [3, 3, 3, 100]]\n",
      "['block_circuit_train_15k_0321_006962.jpg', 14, 'C_o', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006962.jpg', 14, 'ESR', 'model2', 0, [0, 2, 2, 0]]\n",
      "['block_circuit_train_15k_0321_006962.jpg', 14, 'ESL', 'model2', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_006962.jpg', 14, 'I_LOAD', 'model2', 67, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_006962.jpg', 14, 'SummingJunction_1', 'model1', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_006962.jpg', 14, 'Comparator_1', 'model2', 20, [1, 4, 3, 28.57]]\n",
      "['block_circuit_train_15k_0321_006962.jpg', 14, 'Virtual Inductor Current', 'model2', 30, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'Power Tx&Ctrl', 'model1', 0, [0, 11, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'C1', 'model2', 95, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'L1', 'model2', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'Skin', 'model2', 30, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'C2', 'model2', 40, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'L2', 'model2', 30, [1, 3, 0, 66.67]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'Rectifier', 'none', 20, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'Regulator', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'CCS', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'Elec.&Tissue', 'model1', 75, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'Rectangular stimulus', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'Power losses @ each stage', 'model2', 0, [0, 3, 1, 0]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'Low stimulator efficiency', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'Power Tx&Ctrl_2', 'model1', 20, [1, 7, 1, 25]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'C1_2', 'model2', 0, [0, 7, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'L1_2', 'none', 0, [0, 7, 1, 0.0]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'Skin_2', 'model1', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'C2_2', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'L2_2', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'Efficient charging', 'model1', 30, [3, 12, 3, 40]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'SCS', 'model1', 30, [2, 4, 3, 57.14]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'Elec.&Tissue_2', 'both', 67, [2, 2, 4, 66.67]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'Decaying exponential stimulus', 'none', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'Direct cap. charging', 'none', 0, [0, 7, 1, 0]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'High stimulator efficiency', 'none', 0, [0, 2, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, '4-ch Dual-Control Inductive Capacitor Charger', 'model1', 0, [0, 9, 0, 0]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'Cs', 'model2', 20, [1, 4, 2, 33.33]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'Adap. Cap. Tuner', 'both', 100, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'EOC SW', 'model2', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'EQC CTL', 'model2', 25, [2, 4, 3, 57]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'RE-SET', 'model1', 0, [0, 5, 1, 0]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'C_P1', 'model2', 10, [1, 7, 2, 22.22]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'C_N1', 'model1', 44, [2, 6, 3, 44.44]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'CMPP', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'DRVP', 'none', 40, [3, 6, 4, 60]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'P1', 'none', 20, [3, 6, 3, 66.67]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'N1', 'model1', 30, [3, 12, 1, 46.15]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'DRVN', 'none', 20, [1, 5, 2, 28.57]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'CMPN', 'none', 20, [1, 3, 3, 33.33]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, '5-bit Dual DAC', 'model2', 30, [3, 7, 3, 60]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'Cap & Channel Selector', 'both', 100, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_004385.jpg', 42, 'Charge Monitor', 'none', 100, [1, 1, 1, 100]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'PGA', 'none', 0, [0, 3, 2, 0]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'R1_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'R1_2', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'C1', 'none', 20, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'OpAmp_1', 'model2', 0, [0, 6, 4, 0]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'R2', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'C2', 'model2', 90, [2, 2, 2, 100]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'OpAmp_2', 'model2', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'R3_1', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'R3_2', 'model2', 60, [1, 2, 1, 66.67]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'R3_3', 'model2', 30, [1, 2, 3, 40]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'C3', 'model2', 0, [0, 2, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'OpAmp_3', 'model2', 20, [1, 4, 1, 40]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'Comparator', 'model1', 40, [1, 3, 1, 50]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'Up/Down Controller', 'model2', 70, [3, 4, 4, 75]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'MOSFET_1', 'model1', 0, [0, 5, 0, 0]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'MOSFET_2', 'model2', 20, [2, 5, 2, 57.14]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'MOSFET_3', 'model2', 44.44, [2, 5, 4, 44.44]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'MOSFET_4', 'model1', 70, [3, 5, 3, 75]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'C3d', 'model2', 20, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'OpAmp_4', 'model2', 0, [0, 4, 1, 0]]\n",
      "['block_circuit_train_15k_0321_014460.jpg', 22, 'Up/Down Slope Compensation', 'model2', 0, [1, 4, 4, 25]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'R1_1', 'model2', 70, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'R1_2', 'model2', 0, [0, 4, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'C1_1', 'model2', 15, [1, 8, 2, 20]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'C1_2', 'none', 0, [0, 7, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'OPAMP1', 'model2', 35, [3, 3, 4, 85.71]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'R2_1', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'R2_2', 'model2', 0, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'C2_1', 'model2', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'C2_2', 'model2', 75, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'RF_1', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'RF_2', 'model2', 0, [0, 0, 2, 0]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'RR_1', 'model2', 30, [2, 6, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'RR_2', 'model2', 0, [0, 0, 3, 0]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'OPAMP2', 'none', 0, [2, 3, 0, 133.33]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'R3_1', 'model2', 40, [2, 4, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'R3_2', 'model1', 0, [0, 4, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'C3_1', 'model2', 0, [1, 3, 5, 25]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'C3_2', 'model1', 25, [1, 5, 2, 28.6]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'OPAMP3', 'model2', 50, [4, 4, 4, 100]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'DAC1', 'model2', 40, [1, 3, 2, 40]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'DAC2', 'model2', 60, [2, 3, 2, 80]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'DAC3', 'model2', 30, [1, 2, 2, 50]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'Automatic offset calibration', 'none', 0, [0, 3, 0, 0]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, '4-BIT Flash ADC', 'none', 80, [3, 4, 3, 85.71428571428571]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'DSP', 'model2', 60, [1, 1, 2, 66.67]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'D latch_1', 'none', 30, [2, 4, 4, 50]]\n",
      "['block_circuit_train_15k_0321_008414.jpg', 27, 'D latch_2', 'none', 20, [1, 3, 1, 50]]\n"
     ]
    }
   ],
   "source": [
    "for i in range(len(all_data)):\n",
    "    print(all_data[i])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [],
   "source": [
    "import pandas as pd\n",
    "df = pd.DataFrame(all_data, columns=['image_name', 'component_count', 'component_name', 'better_model', 'consistency_score', 'score_details'])\n",
    "df.to_csv('../.cache/component_consistency_results.csv', index=False)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'pandas.core.frame.DataFrame'>\n",
      "RangeIndex: 11513 entries, 0 to 11512\n",
      "Data columns (total 6 columns):\n",
      " #   Column             Non-Null Count  Dtype  \n",
      "---  ------             --------------  -----  \n",
      " 0   image_name         11513 non-null  object \n",
      " 1   component_count    11513 non-null  int64  \n",
      " 2   component_name     11513 non-null  object \n",
      " 3   better_model       11513 non-null  object \n",
      " 4   consistency_score  11513 non-null  float64\n",
      " 5   score_details      11513 non-null  object \n",
      "dtypes: float64(1), int64(1), object(4)\n",
      "memory usage: 539.8+ KB\n"
     ]
    }
   ],
   "source": [
    "df.info()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<Axes: >"
      ]
     },
     "execution_count": 28,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAjEAAAGdCAYAAADjWSL8AAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjguNCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy8fJSN1AAAACXBIWXMAAA9hAAAPYQGoP6dpAAAs3UlEQVR4nO3df3SUZX7//9eQDANhk1lCmkyyRIxdRDRot0EhaAWFJFBj6rJHrHSz2FLAKmAaqILUY9hVwqHnAG2olOVwwCVw4meP4trKhgx1xdLIr2gqIGX1NCK4CXE1TIBkJ2Nyf//wy62TAczEmUmu8HycM+fkvu537rnud4bkxTVzzzgsy7IEAABgmEF9PQEAAIDeIMQAAAAjEWIAAICRCDEAAMBIhBgAAGAkQgwAADASIQYAABiJEAMAAIwU39cTiJauri797ne/U2JiohwOR19PBwAA9IBlWTp//rwyMjI0aNDV11oGbIj53e9+p8zMzL6eBgAA6IXTp09r5MiRV60ZsCEmMTFR0pdNSEpKiuixA4GAampqlJ+fL6fTGdFj4yv0OTboc2zQ59igz7ETrV63trYqMzPT/jt+NQM2xFx6CikpKSkqISYhIUFJSUn8I4ki+hwb9Dk26HNs0OfYiXave/JSEF7YCwAAjESIAQAARiLEAAAAIxFiAACAkQgxAADASIQYAABgJEIMAAAwEiEGAAAYiRADAACMRIgBAABGIsQAAAAjEWIAAICRCDEAAMBIYYWYjRs36tZbb7U/GTo3N1e//vWv7f2WZamsrEwZGRkaOnSopkyZouPHjwcdw+/3a9GiRUpJSdGwYcNUVFSkM2fOBNW0tLSouLhYbrdbbrdbxcXFOnfuXO/PEgAADDhhhZiRI0dq9erVOnLkiI4cOaJ7771Xf/EXf2EHlTVr1mjt2rXasGGDDh8+LI/Ho7y8PJ0/f94+RklJiXbt2qWqqirt379fFy5cUGFhoTo7O+2a2bNnq76+XtXV1aqurlZ9fb2Ki4sjdMqRk122R9cve13XL3u9r6cCAMA1Jz6c4vvvvz9o+/nnn9fGjRt14MAB3XzzzVq/fr1WrFihmTNnSpJefPFFpaWlaefOnVqwYIF8Pp+2bNmi7du3a9q0aZKkyspKZWZmau/evSooKNCJEydUXV2tAwcOaMKECZKkzZs3Kzc3VydPntSYMWMicd4AAMBwYYWYr+vs7NQvf/lLXbx4Ubm5uWpoaFBTU5Py8/PtGpfLpcmTJ6u2tlYLFixQXV2dAoFAUE1GRoays7NVW1urgoICvf3223K73XaAkaSJEyfK7Xartrb2iiHG7/fL7/fb262trZKkQCCgQCDQ29O8rEvHcw2yQsYQOZd6Sm+jiz7HBn2ODfocO9HqdTjHCzvEHD16VLm5ufrDH/6g73znO9q1a5duvvlm1dbWSpLS0tKC6tPS0nTq1ClJUlNTkwYPHqzhw4eH1DQ1Ndk1qampIfebmppq11xOeXm5Vq5cGTJeU1OjhISE8E6yh342vsv+evfu3VG5D0her7evp3BNoM+xQZ9jgz7HTqR73dbW1uPasEPMmDFjVF9fr3Pnzunll1/WnDlztG/fPnu/w+EIqrcsK2Ssu+41l6v/puMsX75cpaWl9nZra6syMzOVn5+vpKSkbzyvcAQCAXm9Xj1zZJD8XV/O6VhZQUTvA1/1OS8vT06ns6+nM2DR59igz7FBn2MnWr2+9ExKT4QdYgYPHqzvf//7kqTx48fr8OHD+ud//mc99dRTkr5cSUlPT7frm5ub7dUZj8ejjo4OtbS0BK3GNDc3a9KkSXbN2bNnQ+73008/DVnl+TqXyyWXyxUy7nQ6o/ZA9nc55O902PeD6IjmzxBfoc+xQZ9jgz7HTqR7Hc6xvvX7xFiWJb/fr6ysLHk8nqBlpY6ODu3bt88OKDk5OXI6nUE1jY2NOnbsmF2Tm5srn8+nQ4cO2TUHDx6Uz+ezawAAAMJaiXn66ac1Y8YMZWZm6vz586qqqtKbb76p6upqORwOlZSUaNWqVRo9erRGjx6tVatWKSEhQbNnz5Ykud1uzZ07V0uWLNGIESOUnJyspUuXaty4cfbVSmPHjtX06dM1b948bdq0SZI0f/58FRYWcmUSAACwhRVizp49q+LiYjU2NsrtduvWW29VdXW18vLyJElPPvmk2tvb9dhjj6mlpUUTJkxQTU2NEhMT7WOsW7dO8fHxmjVrltrb2zV16lRt27ZNcXFxds2OHTu0ePFi+yqmoqIibdiwIRLnCwAABoiwQsyWLVuuut/hcKisrExlZWVXrBkyZIgqKipUUVFxxZrk5GRVVlaGMzUAAHCN4bOTAACAkQgxAADASIQYAABgJEIMAAAwEiEGAAAYiRADAACMRIgBAABGIsQAAAAjEWIAAICRCDEAAMBIhBgAAGAkQgwAADASIQYAABiJEAMAAIxEiAEAAEYixAAAACMRYgAAgJEIMQAAwEiEGAAAYCRCDAAAMBIhBgAAGIkQAwAAjESIAQAARiLEAAAAIxFiAACAkQgxAADASIQYAABgJEIMAAAwEiEGAAAYiRADAACMRIgBAABGIsQAAAAjEWIAAICRCDEAAMBIhBgAAGAkQgwAADASIQYAABiJEAMAAIxEiAEAAEYixAAAACMRYgAAgJEIMQAAwEiEGAAAYCRCDAAAMBIhBgAAGIkQAwAAjESIAQAARgorxJSXl+v2229XYmKiUlNT9cADD+jkyZNBNY888ogcDkfQbeLEiUE1fr9fixYtUkpKioYNG6aioiKdOXMmqKalpUXFxcVyu91yu90qLi7WuXPneneWAABgwAkrxOzbt0+PP/64Dhw4IK/Xqy+++EL5+fm6ePFiUN306dPV2Nho33bv3h20v6SkRLt27VJVVZX279+vCxcuqLCwUJ2dnXbN7NmzVV9fr+rqalVXV6u+vl7FxcXf4lQBAMBAEh9OcXV1ddD21q1blZqaqrq6Ot199932uMvlksfjuewxfD6ftmzZou3bt2vatGmSpMrKSmVmZmrv3r0qKCjQiRMnVF1drQMHDmjChAmSpM2bNys3N1cnT57UmDFjwjpJAAAw8IQVYrrz+XySpOTk5KDxN998U6mpqfrud7+ryZMn6/nnn1dqaqokqa6uToFAQPn5+XZ9RkaGsrOzVVtbq4KCAr399ttyu912gJGkiRMnyu12q7a29rIhxu/3y+/329utra2SpEAgoEAg8G1OM8Sl47kGWSFjiJxLPaW30UWfY4M+xwZ9jp1o9Tqc4/U6xFiWpdLSUt11113Kzs62x2fMmKEHH3xQo0aNUkNDg5555hnde++9qqurk8vlUlNTkwYPHqzhw4cHHS8tLU1NTU2SpKamJjv0fF1qaqpd0115eblWrlwZMl5TU6OEhITenuZV/Wx8l/1196fMEDler7evp3BNoM+xQZ9jgz7HTqR73dbW1uPaXoeYhQsX6r333tP+/fuDxh966CH76+zsbI0fP16jRo3S66+/rpkzZ17xeJZlyeFw2Ntf//pKNV+3fPlylZaW2tutra3KzMxUfn6+kpKSenxePREIBOT1evXMkUHyd305n2NlBRG9D3zV57y8PDmdzr6ezoBFn2ODPscGfY6daPX60jMpPdGrELNo0SK99tpreuuttzRy5Mir1qanp2vUqFH64IMPJEkej0cdHR1qaWkJWo1pbm7WpEmT7JqzZ8+GHOvTTz9VWlraZe/H5XLJ5XKFjDudzqg9kP1dDvk7Hfb9IDqi+TPEV+hzbNDn2KDPsRPpXodzrLCuTrIsSwsXLtQrr7yiN954Q1lZWd/4PZ999plOnz6t9PR0SVJOTo6cTmfQ8lNjY6OOHTtmh5jc3Fz5fD4dOnTIrjl48KB8Pp9dAwAArm1hrcQ8/vjj2rlzp371q18pMTHRfn2K2+3W0KFDdeHCBZWVlelHP/qR0tPT9dFHH+npp59WSkqKfvjDH9q1c+fO1ZIlSzRixAglJydr6dKlGjdunH210tixYzV9+nTNmzdPmzZtkiTNnz9fhYWFXJkEAAAkhRliNm7cKEmaMmVK0PjWrVv1yCOPKC4uTkePHtUvfvELnTt3Tunp6brnnnv00ksvKTEx0a5ft26d4uPjNWvWLLW3t2vq1Knatm2b4uLi7JodO3Zo8eLF9lVMRUVF2rBhQ2/PEwAADDBhhRjLsq66f+jQodqzZ883HmfIkCGqqKhQRUXFFWuSk5NVWVkZzvQAAMA1hM9OAgAARiLEAAAAIxFiAACAkQgxAADASIQYAABgJEIMAAAwEiEGAAAYiRADAACMRIgBAABGIsQAAAAjEWIAAICRCDEAAMBIhBgAAGAkQgwAADASIQYAABiJEAMAAIxEiAEAAEYixAAAACMRYgAAgJEIMQAAwEiEGAAAYCRCDAAAMBIhBgAAGIkQAwAAjESIAQAARiLEAAAAIxFiAACAkQgxAADASIQYAABgJEIMAAAwEiEGAAAYiRADAACMRIgBAABGIsQAAAAjEWIAAICRCDEAAMBIhBgAAGAkQgwAADASIQYAABiJEAMAAIxEiAEAAEYixAAAACMRYgAAgJEIMQAAwEiEGAAAYCRCDAAAMBIhBgAAGCmsEFNeXq7bb79diYmJSk1N1QMPPKCTJ08G1ViWpbKyMmVkZGjo0KGaMmWKjh8/HlTj9/u1aNEipaSkaNiwYSoqKtKZM2eCalpaWlRcXCy32y23263i4mKdO3eud2cJAAAGnLBCzL59+/T444/rwIED8nq9+uKLL5Sfn6+LFy/aNWvWrNHatWu1YcMGHT58WB6PR3l5eTp//rxdU1JSol27dqmqqkr79+/XhQsXVFhYqM7OTrtm9uzZqq+vV3V1taqrq1VfX6/i4uIInDIAABgI4sMprq6uDtreunWrUlNTVVdXp7vvvluWZWn9+vVasWKFZs6cKUl68cUXlZaWpp07d2rBggXy+XzasmWLtm/frmnTpkmSKisrlZmZqb1796qgoEAnTpxQdXW1Dhw4oAkTJkiSNm/erNzcXJ08eVJjxoyJxLkDAACDhRViuvP5fJKk5ORkSVJDQ4OampqUn59v17hcLk2ePFm1tbVasGCB6urqFAgEgmoyMjKUnZ2t2tpaFRQU6O2335bb7bYDjCRNnDhRbrdbtbW1lw0xfr9ffr/f3m5tbZUkBQIBBQKBb3OaIS4dzzXIChlD5FzqKb2NLvocG/Q5Nuhz7ESr1+Ecr9chxrIslZaW6q677lJ2drYkqampSZKUlpYWVJuWlqZTp07ZNYMHD9bw4cNDai59f1NTk1JTU0PuMzU11a7prry8XCtXrgwZr6mpUUJCQphn1zM/G99lf7179+6o3Ackr9fb11O4JtDn2KDPsUGfYyfSvW5ra+txba9DzMKFC/Xee+9p//79IfscDkfQtmVZIWPdda+5XP3VjrN8+XKVlpba262trcrMzFR+fr6SkpKuet/hCgQC8nq9eubIIPm7vpzPsbKCiN4HvupzXl6enE5nX09nwKLPsUGfY4M+x060en3pmZSe6FWIWbRokV577TW99dZbGjlypD3u8XgkfbmSkp6ebo83NzfbqzMej0cdHR1qaWkJWo1pbm7WpEmT7JqzZ8+G3O+nn34asspzicvlksvlChl3Op1ReyD7uxzydzrs+0F0RPNniK/Q59igz7FBn2Mn0r0O51hhXZ1kWZYWLlyoV155RW+88YaysrKC9mdlZcnj8QQtLXV0dGjfvn12QMnJyZHT6QyqaWxs1LFjx+ya3Nxc+Xw+HTp0yK45ePCgfD6fXQMAAK5tYa3EPP7449q5c6d+9atfKTEx0X59itvt1tChQ+VwOFRSUqJVq1Zp9OjRGj16tFatWqWEhATNnj3brp07d66WLFmiESNGKDk5WUuXLtW4cePsq5XGjh2r6dOna968edq0aZMkaf78+SosLOTKJAAAICnMELNx40ZJ0pQpU4LGt27dqkceeUSS9OSTT6q9vV2PPfaYWlpaNGHCBNXU1CgxMdGuX7duneLj4zVr1iy1t7dr6tSp2rZtm+Li4uyaHTt2aPHixfZVTEVFRdqwYUNvzhEAAAxAYYUYy7K+scbhcKisrExlZWVXrBkyZIgqKipUUVFxxZrk5GRVVlaGMz0AAHAN4bOTAACAkQgxAADASIQYAABgJEIMAAAwEiEGAAAYiRADAACMRIgBAABGIsQAAAAjEWIAAICRCDEAAMBIhBgAAGAkQgwAADASIQYAABiJEAMAAIxEiAEAAEYixAAAACMRYgAAgJEIMQAAwEiEGAAAYCRCDAAAMBIhBgAAGIkQAwAAjESIAQAARiLEAAAAIxFiAACAkQgxAADASIQYAABgJEIMAAAwEiEGAAAYiRADAACMRIgBAABGIsQAAAAjEWIAAICRCDEAAMBIhBgAAGAkQgwAADASIQYAABiJEAMAAIxEiAEAAEYixAAAACMRYgAAgJEIMQAAwEiEGAAAYCRCDAAAMBIhBgAAGIkQAwAAjESIAQAARgo7xLz11lu6//77lZGRIYfDoVdffTVo/yOPPCKHwxF0mzhxYlCN3+/XokWLlJKSomHDhqmoqEhnzpwJqmlpaVFxcbHcbrfcbreKi4t17ty5sE8QAAAMTGGHmIsXL+q2227Thg0brlgzffp0NTY22rfdu3cH7S8pKdGuXbtUVVWl/fv368KFCyosLFRnZ6ddM3v2bNXX16u6ulrV1dWqr69XcXFxuNMFAAADVHy43zBjxgzNmDHjqjUul0sej+ey+3w+n7Zs2aLt27dr2rRpkqTKykplZmZq7969Kigo0IkTJ1RdXa0DBw5owoQJkqTNmzcrNzdXJ0+e1JgxY8KdNgAAGGCi8pqYN998U6mpqbrxxhs1b948NTc32/vq6uoUCASUn59vj2VkZCg7O1u1tbWSpLfffltut9sOMJI0ceJEud1uuwYAAFzbwl6J+SYzZszQgw8+qFGjRqmhoUHPPPOM7r33XtXV1cnlcqmpqUmDBw/W8OHDg74vLS1NTU1NkqSmpialpqaGHDs1NdWu6c7v98vv99vbra2tkqRAIKBAIBCp07OPKUmuQVbIGCLnUk/pbXTR59igz7FBn2MnWr0O53gRDzEPPfSQ/XV2drbGjx+vUaNG6fXXX9fMmTOv+H2WZcnhcNjbX//6SjVfV15erpUrV4aM19TUKCEhIZxT6LGfje+yv+7+uh9Ejtfr7espXBPoc2zQ59igz7ET6V63tbX1uDbiIaa79PR0jRo1Sh988IEkyePxqKOjQy0tLUGrMc3NzZo0aZJdc/bs2ZBjffrpp0pLS7vs/SxfvlylpaX2dmtrqzIzM5Wfn6+kpKRInpICgYC8Xq+eOTJI/q4vQ9WxsoKI3ge+6nNeXp6cTmdfT2fAos+xQZ9jgz7HTrR6femZlJ6Ieoj57LPPdPr0aaWnp0uScnJy5HQ65fV6NWvWLElSY2Ojjh07pjVr1kiScnNz5fP5dOjQId1xxx2SpIMHD8rn89lBpzuXyyWXyxUy7nQ6o/ZA9nc55O902PeD6IjmzxBfoc+xQZ9jgz7HTqR7Hc6xwg4xFy5c0IcffmhvNzQ0qL6+XsnJyUpOTlZZWZl+9KMfKT09XR999JGefvpppaSk6Ic//KEkye12a+7cuVqyZIlGjBih5ORkLV26VOPGjbOvVho7dqymT5+uefPmadOmTZKk+fPnq7CwkCuTAACApF6EmCNHjuiee+6xty89hTNnzhxt3LhRR48e1S9+8QudO3dO6enpuueee/TSSy8pMTHR/p5169YpPj5es2bNUnt7u6ZOnapt27YpLi7OrtmxY4cWL15sX8VUVFR01femAQAA15awQ8yUKVNkWdYV9+/Zs+cbjzFkyBBVVFSooqLiijXJycmqrKwMd3oAAOAawWcnAQAAIxFiAACAkQgxAADASIQYAABgJEIMAAAwEiEGAAAYiRADAACMRIgBAABGIsQAAAAjEWIAAICRov4p1gAAwHzXL3s9aNsVZ2nNHX00mf8fKzEAAMBIhBgAAGAkQgwAADASIQYAABiJEAMAAIxEiAEAAEYixAAAACMRYgAAgJEIMQAAwEiEGAAAYCRCDAAAMBIhBgAAGIkQAwAAjESIAQAARiLEAAAAIxFiAACAkQgxAADASIQYAABgJEIMAAAwEiEGAAAYiRADAACMRIgBAABGIsQAAAAjEWIAAICRCDEAAMBIhBgAAGAkQgwAADASIQYAABiJEAMAAIxEiAEAAEYixAAAACMRYgAAgJHi+3oCwEBz/bLXQ8Y+Wn1fH8wEAAY2VmIAAICRCDEAAMBIhBgAAGAkQgwAADBS2CHmrbfe0v3336+MjAw5HA69+uqrQfsty1JZWZkyMjI0dOhQTZkyRcePHw+q8fv9WrRokVJSUjRs2DAVFRXpzJkzQTUtLS0qLi6W2+2W2+1WcXGxzp07F/YJAgCAgSnsEHPx4kXddttt2rBhw2X3r1mzRmvXrtWGDRt0+PBheTwe5eXl6fz583ZNSUmJdu3apaqqKu3fv18XLlxQYWGhOjs77ZrZs2ervr5e1dXVqq6uVn19vYqLi3txigAAYCAK+xLrGTNmaMaMGZfdZ1mW1q9frxUrVmjmzJmSpBdffFFpaWnauXOnFixYIJ/Ppy1btmj79u2aNm2aJKmyslKZmZnau3evCgoKdOLECVVXV+vAgQOaMGGCJGnz5s3Kzc3VyZMnNWbMmN6eLwAAGCAi+j4xDQ0NampqUn5+vj3mcrk0efJk1dbWasGCBaqrq1MgEAiqycjIUHZ2tmpra1VQUKC3335bbrfbDjCSNHHiRLndbtXW1l42xPj9fvn9fnu7tbVVkhQIBBQIBCJ5mvbxXIOskDFEzqWemtZbV5wVMtafz8HUPpuGPscGfY6e7r/bLv0NjNbf2J6IaIhpamqSJKWlpQWNp6Wl6dSpU3bN4MGDNXz48JCaS9/f1NSk1NTUkOOnpqbaNd2Vl5dr5cqVIeM1NTVKSEgI/2R64Gfju+yvd+/eHZX7gOT1evt6CmFZc0fomAmPD9P6bCr6HBv0OfIu97tNinyv29raelwblXfsdTgcQduWZYWMdde95nL1VzvO8uXLVVpaam+3trYqMzNT+fn5SkpKCmf63ygQCMjr9eqZI4Pk7/pyPsfKCiJ6H/iqz3l5eXI6nX09nR7LLtsTMtafHx+m9tk09Dk26HP0dP/d5hpk6WfjuyLe60vPpPREREOMx+OR9OVKSnp6uj3e3Nxsr854PB51dHSopaUlaDWmublZkyZNsmvOnj0bcvxPP/00ZJXnEpfLJZfLFTLudDqj9kD2dznk73TY94PoiObPMBouPSa+zoT5m9ZnU9Hn2KDPkXe5321S5HsdzrEi+j4xWVlZ8ng8QUtLHR0d2rdvnx1QcnJy5HQ6g2oaGxt17NgxuyY3N1c+n0+HDh2yaw4ePCifz2fXAACAa1vYKzEXLlzQhx9+aG83NDSovr5eycnJuu6661RSUqJVq1Zp9OjRGj16tFatWqWEhATNnj1bkuR2uzV37lwtWbJEI0aMUHJyspYuXapx48bZVyuNHTtW06dP17x587Rp0yZJ0vz581VYWMiVSQAAQFIvQsyRI0d0zz332NuXXocyZ84cbdu2TU8++aTa29v12GOPqaWlRRMmTFBNTY0SExPt71m3bp3i4+M1a9Ystbe3a+rUqdq2bZvi4uLsmh07dmjx4sX2VUxFRUVXfG8aAABw7Qk7xEyZMkWWFXoJ6SUOh0NlZWUqKyu7Ys2QIUNUUVGhioqKK9YkJyersrIy3OkBAIBrBJ+dBAAAjESIAQAARiLEAAAAI0Xlze4AINquX/Z6yNhHq+/rg5kA6CusxAAAACMRYgAAgJEIMQAAwEi8Jgb9XnbZHvszO3jNAwDgElZiAACAkQgxAADASIQYAABgJEIMAAAwEiEGAAAYiRADAACMRIgBAABGIsQAAAAjEWIAAICRCDEAAMBIhBgAAGAkQgwAADASIQYAABiJEAMAAIxEiAEAAEYixAAAACMRYgAAgJEIMQAAwEjxfT0BAMC16fplrwdtf7T6vj6aCUzFSgwAADASIQYAABiJEAMAAIxEiAEAAEYixAAAACMRYgAAgJEIMQAAwEi8TwwASVJ22R75Ox32Nu/ZAaC/YyUGAAAYiRADAACMRIgBAABGIsQAAAAjEWIAAICRCDEAAMBIhBgAAGAkQgwAADASIQYAABiJEAMAAIxEiAEAAEYixAAAACNFPMSUlZXJ4XAE3Twej73fsiyVlZUpIyNDQ4cO1ZQpU3T8+PGgY/j9fi1atEgpKSkaNmyYioqKdObMmUhPFQAAGCwqKzG33HKLGhsb7dvRo0ftfWvWrNHatWu1YcMGHT58WB6PR3l5eTp//rxdU1JSol27dqmqqkr79+/XhQsXVFhYqM7OzmhMFwAAGCg+KgeNjw9afbnEsiytX79eK1as0MyZMyVJL774otLS0rRz504tWLBAPp9PW7Zs0fbt2zVt2jRJUmVlpTIzM7V3714VFBREY8oAAMAwUQkxH3zwgTIyMuRyuTRhwgStWrVKN9xwgxoaGtTU1KT8/Hy71uVyafLkyaqtrdWCBQtUV1enQCAQVJORkaHs7GzV1tZeMcT4/X75/X57u7W1VZIUCAQUCAQien6XjucaZIWMIXJM7bMrzgoZ68/zvlyfvz7eX5na5/48x1jr/jOMRG/oc/R0/3ld+p0Rrb+xPeGwLCv0N8G38Otf/1ptbW268cYbdfbsWT333HP63//9Xx0/flwnT57UnXfeqU8++UQZGRn298yfP1+nTp3Snj17tHPnTv31X/91UCCRpPz8fGVlZWnTpk2Xvd+ysjKtXLkyZHznzp1KSEiI5CkCAIAoaWtr0+zZs+Xz+ZSUlHTV2oivxMyYMcP+ety4ccrNzdUf//Ef68UXX9TEiRMlSQ6HI+h7LMsKGevum2qWL1+u0tJSe7u1tVWZmZnKz8//xiaEKxAIyOv16pkjg+Tv+nJOx8p4mivSTO1zdtmekLH+PO/L9Vnq33OWzO1zXl6enE5nX0+nX+j+M4zEz48+R0/3n5drkKWfje+KeK8vPZPSE1F5Ounrhg0bpnHjxumDDz7QAw88IElqampSenq6XdPc3Ky0tDRJksfjUUdHh1paWjR8+PCgmkmTJl3xflwul1wuV8i40+mM2gPZ3+WQv9Nh3w+iw7Q+X5rr1xkx76/1Wer/cza1z9H8nWSa7j/DSPaFPkfe5f7NSZHvdTjHivr7xPj9fp04cULp6enKysqSx+OR1+u193d0dGjfvn12QMnJyZHT6QyqaWxs1LFjx64aYgAAwLUl4isxS5cu1f3336/rrrtOzc3Neu6559Ta2qo5c+bI4XCopKREq1at0ujRozV69GitWrVKCQkJmj17tiTJ7XZr7ty5WrJkiUaMGKHk5GQtXbpU48aNs69WAgAAiHiIOXPmjB5++GH9/ve/1x/90R9p4sSJOnDggEaNGiVJevLJJ9Xe3q7HHntMLS0tmjBhgmpqapSYmGgfY926dYqPj9esWbPU3t6uqVOnatu2bYqLi4v0dAEAgKEiHmKqqqquut/hcKisrExlZWVXrBkyZIgqKipUUVER4dkBAICBgs9OAgAARiLEAAAAIxFiAACAkQgxAADASIQYAABgJEIMAAAwUtQ/dgAA8JXssj1Bb9/+0er7+nA2Axd9vjawEgMAAIxEiAEAAEYixAAAACMRYgAAgJEIMQAAwEiEGAAAYCRCDAAAMBIhBgAAGIkQAwAAjESIAQAARiLEAAAAIxFiAACAkQgxAADASIQYAABgJEIMAAAwEiEGAAAYiRADAACMRIgBAABGIsQAAAAjxff1BIC+cP2y10PGPlp9Xx/MBADQW6zEAAAAIxFiAACAkXg6CQCuEd2fRuUpVJiOlRgAAGAkQgwAADASTycBANBDXNnYvxBiAAAYwAZy8CLEAP0EL7oEgPAQYgAAVzSQ/xcP8xFiAADoB1iNDR8hBkBU8YsZQLQQYq4h/DEBAAwkvE8MAAAwEisxANALrGwCfY+VGAAAYCRWYvCtcQkmAKAvsBIDAACMxEoM8C1dbiUKABB9hBgAGAB4oTGuRYQYwCD8oQKih9f3maffh5gXXnhB//RP/6TGxkbdcsstWr9+vf7sz/6sr6cFYAAjLF4bIvVUMI+XvtOvQ8xLL72kkpISvfDCC7rzzju1adMmzZgxQ++//76uu+66vp4erkG8/gWmGKiPVVZL8HX9OsSsXbtWc+fO1d/+7d9KktavX689e/Zo48aNKi8v7+PZob/gf0H9x0D9w4mrI1igr/TbENPR0aG6ujotW7YsaDw/P1+1tbUh9X6/X36/3972+XySpM8//1yBQCCicwsEAmpra1N8YJA6uxySpM8++yyi9xEN8V9cDNqO1Jy7H7enx55Q/p9B2weXTw3a7mmfe3NevZ3z5b6vJ3pz7J6c6/eX/r+Qmu59/CaX6/OV7v+b9KQ/ff24682xI/G4i2SfL6c3j81I/VuJ1L+nSMwnnD735vHa28d49993l9P9D3Ik/n1Lkfu30v048V2W2tq69Nlnn8npdIZ9vCs5f/68JMmyrG8utvqpTz75xJJk/fd//3fQ+PPPP2/deOONIfXPPvusJYkbN27cuHHjNgBup0+f/sas0G9XYi5xOBxB25ZlhYxJ0vLly1VaWmpvd3V16fPPP9eIESMuW/9ttLa2KjMzU6dPn1ZSUlJEj42v0OfYoM+xQZ9jgz7HTrR6bVmWzp8/r4yMjG+s7bchJiUlRXFxcWpqagoab25uVlpaWki9y+WSy+UKGvvud78bzSkqKSmJfyQxQJ9jgz7HBn2ODfocO9Hotdvt7lFdv/3YgcGDBysnJ0derzdo3Ov1atKkSX00KwAA0F/025UYSSotLVVxcbHGjx+v3Nxc/fznP9fHH3+sRx99tK+nBgAA+li/DjEPPfSQPvvsM/30pz9VY2OjsrOztXv3bo0aNapP5+VyufTss8+GPH2FyKLPsUGfY4M+xwZ9jp3+0GuHZfXkGiYAAID+pd++JgYAAOBqCDEAAMBIhBgAAGAkQgwAADASISZML7zwgrKysjRkyBDl5OTov/7rv/p6SkYrLy/X7bffrsTERKWmpuqBBx7QyZMng2osy1JZWZkyMjI0dOhQTZkyRcePH++jGQ8M5eXlcjgcKikpscfoc2R88skn+vGPf6wRI0YoISFBf/Inf6K6ujp7P32OjC+++EL/+I//qKysLA0dOlQ33HCDfvrTn6qrq8uuodfhe+utt3T//fcrIyNDDodDr776atD+nvTU7/dr0aJFSklJ0bBhw1RUVKQzZ85EZ8Lf9jOOriVVVVWW0+m0Nm/ebL3//vvWE088YQ0bNsw6depUX0/NWAUFBdbWrVutY8eOWfX19dZ9991nXXfdddaFCxfsmtWrV1uJiYnWyy+/bB09etR66KGHrPT0dKu1tbUPZ26uQ4cOWddff7116623Wk888YQ9Tp+/vc8//9waNWqU9cgjj1gHDx60GhoarL1791offvihXUOfI+O5556zRowYYf3Hf/yH1dDQYP3yl7+0vvOd71jr16+3a+h1+Hbv3m2tWLHCevnlly1J1q5du4L296Snjz76qPW9733P8nq91jvvvGPdc8891m233WZ98cUXEZ8vISYMd9xxh/Xoo48Gjd10003WsmXL+mhGA09zc7Mlydq3b59lWZbV1dVleTwea/Xq1XbNH/7wB8vtdlv/9m//1lfTNNb58+et0aNHW16v15o8ebIdYuhzZDz11FPWXXfddcX99Dly7rvvPutv/uZvgsZmzpxp/fjHP7Ysi15HQvcQ05Oenjt3znI6nVZVVZVd88knn1iDBg2yqqurIz5Hnk7qoY6ODtXV1Sk/Pz9oPD8/X7W1tX00q4HH5/NJkpKTkyVJDQ0NampqCuq7y+XS5MmT6XsvPP7447rvvvs0bdq0oHH6HBmvvfaaxo8frwcffFCpqan6wQ9+oM2bN9v76XPk3HXXXfrP//xP/fa3v5Uk/c///I/279+vP//zP5dEr6OhJz2tq6tTIBAIqsnIyFB2dnZU+t6v37G3P/n973+vzs7OkA+fTEtLC/mQSvSOZVkqLS3VXXfdpezsbEmye3u5vp86dSrmczRZVVWV3nnnHR0+fDhkH32OjP/7v//Txo0bVVpaqqefflqHDh3S4sWL5XK59JOf/IQ+R9BTTz0ln8+nm266SXFxcers7NTzzz+vhx9+WBKP6WjoSU+bmpo0ePBgDR8+PKQmGn8rCTFhcjgcQduWZYWMoXcWLlyo9957T/v37w/ZR9+/ndOnT+uJJ55QTU2NhgwZcsU6+vztdHV1afz48Vq1apUk6Qc/+IGOHz+ujRs36ic/+YldR5+/vZdeekmVlZXauXOnbrnlFtXX16ukpEQZGRmaM2eOXUevI683PY1W33k6qYdSUlIUFxcXkiSbm5tDUinCt2jRIr322mv6zW9+o5EjR9rjHo9Hkuj7t1RXV6fm5mbl5OQoPj5e8fHx2rdvn/7lX/5F8fHxdi/p87eTnp6um2++OWhs7Nix+vjjjyXxeI6kf/iHf9CyZcv0l3/5lxo3bpyKi4v193//9yovL5dEr6OhJz31eDzq6OhQS0vLFWsiiRDTQ4MHD1ZOTo68Xm/QuNfr1aRJk/poVuazLEsLFy7UK6+8ojfeeENZWVlB+7OysuTxeIL63tHRoX379tH3MEydOlVHjx5VfX29fRs/frz+6q/+SvX19brhhhvocwTceeedIW8R8Nvf/tb+0Foez5HT1tamQYOC/4TFxcXZl1jT68jrSU9zcnLkdDqDahobG3Xs2LHo9D3iLxUewC5dYr1lyxbr/ffft0pKSqxhw4ZZH330UV9PzVh/93d/Z7ndbuvNN9+0Ghsb7VtbW5tds3r1asvtdluvvPKKdfToUevhhx/mMskI+PrVSZZFnyPh0KFDVnx8vPX8889bH3zwgbVjxw4rISHBqqystGvoc2TMmTPH+t73vmdfYv3KK69YKSkp1pNPPmnX0OvwnT9/3nr33Xetd99915JkrV271nr33XfttxLpSU8fffRRa+TIkdbevXutd955x7r33nu5xLq/+Nd//Vdr1KhR1uDBg60//dM/tS8FRu9Iuuxt69atdk1XV5f17LPPWh6Px3K5XNbdd99tHT16tO8mPUB0DzH0OTL+/d//3crOzrZcLpd10003WT//+c+D9tPnyGhtbbWeeOIJ67rrrrOGDBli3XDDDdaKFSssv99v19Dr8P3mN7+57O/kOXPmWJbVs562t7dbCxcutJKTk62hQ4dahYWF1scffxyV+Tosy7Iiv74DAAAQXbwmBgAAGIkQAwAAjESIAQAARiLEAAAAIxFiAACAkQgxAADASIQYAABgJEIMAAAwEiEGAAAYiRADAACMRIgBAABGIsQAAAAj/X+xflCsrQlm1AAAAABJRU5ErkJggg==",
      "text/plain": [
       "<Figure size 640x480 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "df.consistency_score.hist(bins=100)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0.11986434108527132 0.13439922480620156 0.15106589147286822 0.17344961240310078\n"
     ]
    }
   ],
   "source": [
    "# 计算>95分的占比\n",
    "P95= df[df.consistency_score > 95].shape[0] / df.shape[0]\n",
    "# 计算>90分的占比\n",
    "P90= df[df.consistency_score > 90].shape[0] / df.shape[0]\n",
    "# 计算>85分的占比\n",
    "P85= df[df.consistency_score > 85].shape[0] / df.shape[0]\n",
    "# 计算>80分的占比\n",
    "P80= df[df.consistency_score > 80].shape[0] / df.shape[0]\n",
    "\n",
    "\n",
    "print( P95\n",
    "      ,P90\n",
    "      ,P85\n",
    "      ,P80)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<Axes: >"
      ]
     },
     "execution_count": 32,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAhYAAAGdCAYAAABO2DpVAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjguNCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy8fJSN1AAAACXBIWXMAAA9hAAAPYQGoP6dpAAAfoUlEQVR4nO3df5CU9X0H8M8Cy+JZjkSQAOFEYqtGUZKKE9BEjRYIiUab1h/BEpImmf4gpoZ0Ik3H8WiaSPrD2tYJ0dRgOi0xkyLWGaN4TgBNEAOKLVqDJNJII+hg9A65cV25p39k7vTgfu3xveV29/Wa2dHn2e/zfT6f+/rcvt29uyeXZVkWAAAJjDjaBQAAtUOwAACSESwAgGQECwAgGcECAEhGsAAAkhEsAIBkBAsAIJlRlT5hR0dHPP/88zF27NjI5XKVPj0AMAhZlsX+/ftjypQpMWJE7+9LVDxYPP/889HU1FTp0wIACezevTumTp3a6/MVDxZjx46NiF8X1tjYmGzeUqkUDzzwQMybNy/y+XyyeYejeuo1or761Wvtqqd+9Vqb2traoqmpqet1vDcVDxadH380NjYmDxYNDQ3R2NhY84tbT71G1Fe/eq1d9dSvXmtbfz/G4Ic3AYBkBAsAIBnBAgBIRrAAAJIRLACAZAQLACAZwQIASEawAACSESwAgGQECwAgmbKDxS9/+cv4gz/4gxg/fnw0NDTEe97znnjssceGojYAoMqUda+Ql19+Oc4999z44Ac/GPfdd19MnDgxfv7zn8fb3va2ISoPAKgmZQWLr3/969HU1BSrVq3q2nfiiSemrgkAqFJlBYt77rkn5s+fH5dffnls3Lgx3vnOd8af/umfxmc/+9lejykWi1EsFru229raIuLXd4QrlUqDLPtwnXOlnHO4qqdeI+qrX73WrnrqV6+1aaA95rIsywY66ZgxYyIiYunSpXH55ZfHT37yk7j22mvj1ltvjU984hM9HtPc3BzLly8/bP/q1aujoaFhoKcGAI6i9vb2WLhwYbS2tkZjY2Ov48oKFqNHj45Zs2bFpk2buvZ9/vOfjy1btsQjjzzS4zE9vWPR1NQU+/bt67OwcpVKpWhpaYm5c+dGPp9PNu9wVE+9RtRXv3qtXfXUr14ra0bzum7bTzbPH5LztLW1xYQJE/oNFmV9FDJ58uQ47bTTuu1797vfHWvWrOn1mEKhEIVC4bD9+Xx+SBZhqOYdjuqp14j66levtaue+tVrZRQP5g6rZSgMdN6yft303HPPjR07dnTb98wzz8S0adPKmQYAqFFlBYsvfOELsXnz5vja174WP/vZz2L16tVx2223xZIlS4aqPgCgipQVLM4+++xYu3ZtfPe7340ZM2bEV77ylbj55pvj6quvHqr6AIAqUtbPWEREXHzxxXHxxRcPRS0AQJVzrxAAIBnBAgBIRrAAAJIRLACAZAQLACAZwQIASEawAACSESwAgGQECwAgGcECAEhGsAAAkhEsAIBkBAsAIBnBAgBIRrAAAJIRLACAZAQLACAZwQIASEawAACSESwAgGQECwAgGcECAEhGsAAAkhEsAIBkBAsAIBnBAgBIRrAAAJIRLACAZAQLACAZwQIASEawAACSESwAgGQECwAgGcECAEhGsAAAkhEsAIBkBAsAIBnBAgBIRrAAAJIRLACAZAQLACAZwQIASEawAACSESwAgGQECwAgGcECAEhGsAAAkhEsAIBkygoWzc3Nkcvluj0mTZo0VLUBAFVmVLkHnH766fHggw92bY8cOTJpQQBA9So7WIwaNcq7FABAj8oOFjt37owpU6ZEoVCI973vffG1r30t3vWud/U6vlgsRrFY7Npua2uLiIhSqRSlUmkQJfesc66Ucw5X9dRrRH31q9faVU/96rWyCiOzbttDVctA581lWZb1P+zX7rvvvmhvb4+TTz45Xnjhhfjrv/7r+OlPfxpPPfVUjB8/vsdjmpubY/ny5YftX716dTQ0NAz01ADAUdTe3h4LFy6M1tbWaGxs7HVcWcHiUAcOHIiTTjopvvSlL8XSpUt7HNPTOxZNTU2xb9++PgsrV6lUipaWlrh+64goduS69j/ZPD/J/DOa13XbTjXvYHT2Onfu3Mjn80etjkqpp371WrvqqV+9VlalXp/a2tpiwoQJ/QaLsj8Keatjjz02zjjjjNi5c2evYwqFQhQKhcP25/P5IVmEYkcuigffDBapzvHWOVPOeySG6ms4XNVTv3qtXfXUr14ro1KvTwOd94j+jkWxWIynn346Jk+efCTTAAA1oqxg8ed//uexcePG2LVrVzz66KPx+7//+9HW1haLFy8eqvoAgCpS1kch//d//xcf//jHY9++fXH88cfH7NmzY/PmzTFt2rShqg8AqCJlBYs777xzqOoAAGqAe4UAAMkIFgBAMoIFAJCMYAEAJCNYAADJCBYAQDKCBQCQjGABACQjWAAAyQgWAEAyggUAkIxgAQAkI1gAAMkIFgBAMoIFAJCMYAEAJCNYAADJCBYAQDKCBQCQjGABACQjWAAAyQgWAEAyggUAkIxgAQAkI1gAAMkIFgBAMoIFAJCMYAEAJCNYAADJCBYAQDKCBQCQjGABACQjWAAAyQgWAEAyggUAkIxgAQAkI1gAAMkIFgBAMoIFAJCMYAEAJCNYAADJCBYAQDKCBQCQjGABACQjWAAAyQgWAEAyggUAkMwRBYsbb7wxcrlcXHvttYnKAQCq2aCDxZYtW+K2226LM888M2U9AEAVG1SwePXVV+Pqq6+Ob33rW/H2t789dU0AQJUaVLBYsmRJfOQjH4nf+Z3fSV0PAFDFRpV7wJ133hmPP/54bNmyZUDji8ViFIvFru22traIiCiVSlEqlco9fa865yqMyHrcf6QKI4dm3sHoPPfRrKGS6qlfvdaueupXr5VVqdengc6by7Is63/Yr+3evTtmzZoVDzzwQMycOTMiIi644IJ4z3veEzfffHOPxzQ3N8fy5csP27969epoaGgY6KkBgKOovb09Fi5cGK2trdHY2NjruLKCxd133x2/+7u/GyNHjuzad/DgwcjlcjFixIgoFovdnovo+R2Lpqam2LdvX5+FlatUKkVLS0tcv3VEFDtyXfufbJ6fZP4Zzeu6baeadzA6e507d27k8/mjVkel1FO/eq1d9dSvXiurUq9PbW1tMWHChH6DRVkfhVx00UWxffv2bvs+9alPxamnnhrXXXfdYaEiIqJQKEShUDhsfz6fH5JFKHbkonjwzWCR6hxvnTPlvEdiqL6Gw1U99avX2lVP/eq1Mir1+jTQecsKFmPHjo0ZM2Z023fsscfG+PHjD9sPANQff3kTAEim7N8KOdSGDRsSlAEA1ALvWAAAyQgWAEAyggUAkIxgAQAkI1gAAMkIFgBAMoIFAJCMYAEAJCNYAADJCBYAQDKCBQCQjGABACQjWAAAyQgWAEAyggUAkIxgAQAkI1gAAMkIFgBAMoIFAJCMYAEAJCNYAADJCBYAQDKCBQCQjGABACQjWAAAyQgWAEAyggUAkIxgAQAkI1gAAMkIFgBAMoIFAJCMYAEAJCNYAADJCBYAQDKCBQCQjGABACQjWAAAyQgWAEAyggUAkIxgAQAkI1gAAMkIFgBAMoIFAJCMYAEAJCNYAADJCBYAQDKCBQCQjGABACRTVrBYuXJlnHnmmdHY2BiNjY0xZ86cuO+++4aqNgCgypQVLKZOnRorVqyIrVu3xtatW+PCCy+MSy+9NJ566qmhqg8AqCKjyhl8ySWXdNv+6le/GitXrozNmzfH6aefnrQwAKD6lBUs3urgwYPx/e9/Pw4cOBBz5szpdVyxWIxisdi13dbWFhERpVIpSqXSYE9/mM65CiOyHvcfqcLIoZl3MDrPfTRrqKR66levtaue+tVrZVXq9Wmg8+ayLMv6H/am7du3x5w5c+K1116L3/iN34jVq1fHhz/84V7HNzc3x/Llyw/bv3r16mhoaCjn1ADAUdLe3h4LFy6M1tbWaGxs7HVc2cHi9ddfj+eeey5eeeWVWLNmTfzLv/xLbNy4MU477bQex/f0jkVTU1Ps27evz8LKVSqVoqWlJa7fOiKKHbmu/U82z08y/4zmdd22U807GJ29zp07N/L5/FGroxJmNK+LwogsvjKro2ttj+bXfqjV09rWU68R9dWvXiurUq9PbW1tMWHChH6DRdkfhYwePTp+8zd/MyIiZs2aFVu2bIl//Md/jFtvvbXH8YVCIQqFwmH78/n8kCxCsSMXxYNvBotU53jrnCnnPRJD9TUcTt76de9c21rvOaI+1rZTPfUaUV/96rUyKvX6NNB5j/jvWGRZ1u0dCQCgfpX1jsWXv/zlWLBgQTQ1NcX+/fvjzjvvjA0bNsT9998/VPUBAFWkrGDxwgsvxKJFi2LPnj0xbty4OPPMM+P++++PuXPnDlV9AEAVKStY3H777UNVBwBQA9wrBABIRrAAAJIRLACAZAQLACAZwQIASEawAACSESwAgGQECwAgGcECAEhGsAAAkhEsAIBkBAsAIBnBAgBIRrAAAJIRLACAZAQLACAZwQIASEawAACSESwAgGQECwAgGcECAEhGsAAAkhEsAIBkBAsAIBnBAgBIRrAAAJIRLACAZAQLACAZwQIASEawAACSESwAgGQECwAgGcECAEhGsAAAkhEsAIBkBAsAIBnBAgBIRrAAAJIRLACAZAQLACAZwQIASEawAACSESwAgGQECwAgGcECAEhGsAAAkhEsAIBkBAsAIJmygsWNN94YZ599dowdOzYmTpwYl112WezYsWOoagMAqkxZwWLjxo2xZMmS2Lx5c7S0tMQbb7wR8+bNiwMHDgxVfQBAFRlVzuD777+/2/aqVati4sSJ8dhjj8V5552XtDAAoPqUFSwO1draGhERxx13XK9jisViFIvFru22traIiCiVSlEqlY7k9N10zlUYkfW4/0gVRg7NvIPRee6jWUOlFEZmXWva+c9a7rue1raeeo2or371WlmVen0a6Ly5LMuy/ocdLsuyuPTSS+Pll1+Ohx9+uNdxzc3NsXz58sP2r169OhoaGgZzagCgwtrb22PhwoXR2toajY2NvY4bdLBYsmRJ3HvvvfGjH/0opk6d2uu4nt6xaGpqin379vVZWLlKpVK0tLTE9VtHRLEj17X/yeb5Seaf0byu23aqeQejs9e5c+dGPp/vddxwqnmwZjSvi8KILL4yq6Nrbauxj4Ea6NrWgnrqNaK++tVrZVXqe31bW1tMmDCh32AxqI9CrrnmmrjnnnvioYce6jNUREQUCoUoFAqH7c/n80OyCMWOXBQPvhksUp3jrXOmnPdI9Pc1HI41l+utPXSubTX2Ua6huj6Go3rqNaK++tVrZVTqe/1A5y0rWGRZFtdcc02sXbs2NmzYENOnTx9UcQBAbSorWCxZsiRWr14d//mf/xljx46NvXv3RkTEuHHj4phjjhmSAgGA6lHW37FYuXJltLa2xgUXXBCTJ0/uenzve98bqvoAgCpS9kchAAC9ca8QACAZwQIASEawAACSESwAgGQECwAgGcECAEhGsAAAkhEsAIBkBAsAIBnBAgBIRrAAAJIRLACAZAQLACAZwQIASEawAACSESwAgGQECwAgGcECAEhGsAAAkhEsAIBkBAsAIBnBAgBIRrAAAJIRLACAZAQLACAZwQIASEawAACSESwAgGQECwAgGcECAEhGsAAAkhEsAIBkBAsAIBnBAgBIRrAAAJIRLACAZAQLACAZwQIASEawAACSESwAgGQECwAgGcECAEhGsAAAkhEsAIBkBAsAIBnBAgBIRrAAAJIpO1g89NBDcckll8SUKVMil8vF3XffPQRlAQDVqOxgceDAgZg5c2bccsstQ1EPAFDFRpV7wIIFC2LBggVDUQsAUOX8jAUAkEzZ71iUq1gsRrFY7Npua2uLiIhSqRSlUinZeTrnKozIetx/pAojh2beweg8d381DKeaB6swMuta085/VmMfAzXQta0F9dRrRH31q9fKqtT3+oHOm8uyLOt/WC8H53Kxdu3auOyyy3od09zcHMuXLz9s/+rVq6OhoWGwpwYAKqi9vT0WLlwYra2t0djY2Ou4IQ8WPb1j0dTUFPv27euzsHKVSqVoaWmJ67eOiGJHrmv/k83zk8w/o3ldt+1U8w5GZ69z586NfD7f67jhVPNgzWheF4URWXxlVkfX2lZjHwM10LWtBfXUa0R99avXyqrU9/q2traYMGFCv8FiyD8KKRQKUSgUDtufz+eHZBGKHbkoHnwzWKQ6x1vnTDnvkejvazgcay7XW3voXNtq7KNcQ3V9DEf11GtEffWr18qo1Pf6gc5bdrB49dVX42c/+1nX9q5du+KJJ56I4447Lk444YRypwMAakjZwWLr1q3xwQ9+sGt76dKlERGxePHiuOOOO5IVBgBUn7KDxQUXXBBH8GMZAEAN83csAIBkBAsAIBnBAgBIRrAAAJIRLACAZAQLACAZwQIASEawAACSESwAgGQECwAgGcECAEhGsAAAkhEsAIBkBAsAIBnBAgBIRrAAAJIRLACAZAQLACAZwQIASEawAACSESwAgGQECwAgGcECAEhGsAAAkhEsAIBkBAsAIBnBAgBIRrAAAJIRLACAZAQLACAZwQIASEawAACSESwAgGQECwAgGcECAEhGsAAAkhEsAIBkBAsAIBnBAgBIRrAAAJIRLACAZAQLACAZwQIASEawAACSESwAgGQECwAgGcECAEhGsAAAkhlUsPjGN74R06dPjzFjxsRZZ50VDz/8cOq6AIAqVHaw+N73vhfXXntt/OVf/mVs27YtPvCBD8SCBQviueeeG4r6AIAqUnawuOmmm+LTn/50fOYzn4l3v/vdcfPNN0dTU1OsXLlyKOoDAKrIqHIGv/766/HYY4/FsmXLuu2fN29ebNq0qcdjisViFIvFru3W1taIiPjVr34VpVKp3Hp7VSqVor29PUaVRsTBjlzX/pdeeinJ/KPeONBtO9W8g9HZ60svvRT5fL7XccOp5sEa9caBGNWRRXt7R9faVmMfAzXQta0F9dRrRH31q9fKqtT3+v3790dERJZlfQ/MyvDLX/4yi4jsxz/+cbf9X/3qV7OTTz65x2NuuOGGLCI8PDw8PDw8auCxe/fuPrNCWe9YdMrlct22syw7bF+nv/iLv4ilS5d2bXd0dMSvfvWrGD9+fK/HDEZbW1s0NTXF7t27o7GxMdm8w1E99RpRX/3qtXbVU796rU1ZlsX+/ftjypQpfY4rK1hMmDAhRo4cGXv37u22/8UXX4x3vOMdPR5TKBSiUCh02/e2t72tnNOWpbGxseYXt1M99RpRX/3qtXbVU796rT3jxo3rd0xZP7w5evToOOuss6KlpaXb/paWljjnnHPKqw4AqDllfxSydOnSWLRoUcyaNSvmzJkTt912Wzz33HPxx3/8x0NRHwBQRcoOFldeeWW89NJL8Vd/9VexZ8+emDFjRvzgBz+IadOmDUV9A1YoFOKGG2447GOXWlRPvUbUV796rV311K9e61su6/f3RgAABsa9QgCAZAQLACAZwQIASEawAACSqYpg0dzcHLlcrttj0qRJfR6zcePGOOuss2LMmDHxrne9K775zW9WqNojd+KJJx7Wby6XiyVLlvQ4fsOGDT2O/+lPf1rhyvv30EMPxSWXXBJTpkyJXC4Xd999d7fnsyyL5ubmmDJlShxzzDFxwQUXxFNPPdXvvGvWrInTTjstCoVCnHbaabF27doh6mDg+uq1VCrFddddF2eccUYce+yxMWXKlPjEJz4Rzz//fJ9z3nHHHT2u9WuvvTbE3fSvv7X95Cc/eVjds2fP7nfealvbiOhxjXK5XPzt3/5tr3MO17W98cYb4+yzz46xY8fGxIkT47LLLosdO3Z0G1Mr121/vdbidTsUqiJYREScfvrpsWfPnq7H9u3bex27a9eu+PCHPxwf+MAHYtu2bfHlL385Pv/5z8eaNWsqWPHgbdmypVuvnX+Q7PLLL+/zuB07dnQ77rd+67cqUW5ZDhw4EDNnzoxbbrmlx+f/5m/+Jm666aa45ZZbYsuWLTFp0qSYO3du181vevLII4/ElVdeGYsWLYr/+q//ikWLFsUVV1wRjz766FC1MSB99dre3h6PP/54XH/99fH444/HXXfdFc8880x89KMf7XfexsbGbuu8Z8+eGDNmzFC0UJb+1jYi4kMf+lC3un/wgx/0OWc1rm1EHLY+3/72tyOXy8Xv/d7v9TnvcFzbjRs3xpIlS2Lz5s3R0tISb7zxRsybNy8OHHjzxle1ct3212stXrdDopybkB0tN9xwQzZz5swBj//Sl76UnXrqqd32/dEf/VE2e/bsxJVVxp/92Z9lJ510UtbR0dHj8+vXr88iInv55ZcrW9gRiohs7dq1XdsdHR3ZpEmTshUrVnTte+2117Jx48Zl3/zmN3ud54orrsg+9KEPdds3f/787Kqrrkpe82Ad2mtPfvKTn2QRkf3iF7/odcyqVauycePGpS1uCPTU7+LFi7NLL720rHlqZW0vvfTS7MILL+xzTLWs7YsvvphFRLZx48Ysy2r7uj20157U0nWbStW8Y7Fz586YMmVKTJ8+Pa666qp49tlnex37yCOPxLx587rtmz9/fmzdujXprdor4fXXX49/+7d/iz/8wz/s96Zt733ve2Py5Mlx0UUXxfr16ytUYTq7du2KvXv3dlu7QqEQ559/fmzatKnX43pb776OGY5aW1sjl8v1ey+dV199NaZNmxZTp06Niy++OLZt21aZAhPYsGFDTJw4MU4++eT47Gc/Gy+++GKf42thbV944YW4995749Of/nS/Y6thbVtbWyMi4rjjjouI2r5uD+21tzG1ft2WqyqCxfve977413/911i3bl1861vfir1798Y555zT6z3n9+7de9hN0d7xjnfEG2+8Efv27atEycncfffd8corr8QnP/nJXsdMnjw5brvttlizZk3cddddccopp8RFF10UDz30UOUKTaDz5nY9rd2hN7479LhyjxluXnvttVi2bFksXLiwzxsZnXrqqXHHHXfEPffcE9/97ndjzJgxce6558bOnTsrWO3gLFiwIP793/89fvjDH8bf//3fx5YtW+LCCy+MYrHY6zG1sLbf+c53YuzYsfGxj32sz3HVsLZZlsXSpUvj/e9/f8yYMSMiave67anXQ9XDdTsYg7pteqUtWLCg69/POOOMmDNnTpx00knxne98p9st2d+qp1u797R/uLv99ttjwYIFfd6m9pRTTolTTjmla3vOnDmxe/fu+Lu/+7s477zzKlFmUj2tXX/rNphjhotSqRRXXXVVdHR0xDe+8Y0+x86ePbvbDzyee+658du//dvxz//8z/FP//RPQ13qEbnyyiu7/n3GjBkxa9asmDZtWtx77719vuhW89pGRHz729+Oq6++ut/P06thbT/3uc/Ff//3f8ePfvSjw56rteu2r14j6ue6HYyqeMfiUMcee2ycccYZvaa9SZMm9Xhr91GjRsX48eMrUWISv/jFL+LBBx+Mz3zmM2UfO3v27KpLw52/6dPT2h36fzaHHlfuMcNFqVSKK664Inbt2hUtLS1l33Z5xIgRcfbZZ1fdWkf8+p22adOm9Vl7Na9tRMTDDz8cO3bsGNQ1PNzW9pprrol77rkn1q9fH1OnTu3aX4vXbW+9dqrn63YgqjJYFIvFePrpp2Py5Mk9Pj9nzpzDbu3+wAMPxKxZsyKfz1eixCRWrVoVEydOjI985CNlH7tt27Zevz7D1fTp02PSpEnd1u7111+PjRs3xjnnnNPrcb2td1/HDAed35x27twZDz744KBCb5Zl8cQTT1TdWkdEvPTSS7F79+4+a6/Wte10++23x1lnnRUzZ84s+9jhsrZZlsXnPve5uOuuu+KHP/xhTJ8+vdvztXTd9tdrhOt2QI7Kj4yW6Ytf/GK2YcOG7Nlnn802b96cXXzxxdnYsWOz//3f/82yLMuWLVuWLVq0qGv8s88+mzU0NGRf+MIXsv/5n//Jbr/99iyfz2f/8R//cbRaKNvBgwezE044IbvuuusOe+7Qfv/hH/4hW7t2bfbMM89kTz75ZLZs2bIsIrI1a9ZUsuQB2b9/f7Zt27Zs27ZtWURkN910U7Zt27aun6hesWJFNm7cuOyuu+7Ktm/fnn384x/PJk+enLW1tXXNsWjRomzZsmVd2z/+8Y+zkSNHZitWrMiefvrpbMWKFdmoUaOyzZs3V7y/t+qr11KplH30ox/Npk6dmj3xxBPZnj17uh7FYrFrjkN7bW5uzu6///7s5z//ebZt27bsU5/6VDZq1Kjs0UcfPRotdtNXv/v378+++MUvZps2bcp27dqVrV+/PpszZ072zne+s+bWtlNra2vW0NCQrVy5ssc5qmVt/+RP/iQbN25ctmHDhm7/nba3t3eNqZXrtr9ea/G6HQpVESyuvPLKbPLkyVk+n8+mTJmSfexjH8ueeuqprucXL16cnX/++d2O2bBhQ/be9743Gz16dHbiiSf2enEPV+vWrcsiItuxY8dhzx3a79e//vXspJNOysaMGZO9/e1vz97//vdn9957bwWrHbjOX4099LF48eIsy379q2s33HBDNmnSpKxQKGTnnXdetn379m5znH/++V3jO33/+9/PTjnllCyfz2ennnrqsAhVffW6a9euHp+LiGz9+vVdcxza67XXXpudcMIJ2ejRo7Pjjz8+mzdvXrZp06bKN9eDvvptb2/P5s2blx1//PFZPp/PTjjhhGzx4sXZc889122OWljbTrfeemt2zDHHZK+88kqPc1TL2vb23+mqVau6xtTKddtfr7V43Q4Ft00HAJKpyp+xAACGJ8ECAEhGsAAAkhEsAIBkBAsAIBnBAgBIRrAAAJIRLACAZAQLACAZwQIASEawAACSESwAgGT+H7OXs4Z4CnhJAAAAAElFTkSuQmCC",
      "text/plain": [
       "<Figure size 640x480 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "df[df.consistency_score > 95].component_count.hist(bins=100)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "2367"
      ]
     },
     "execution_count": 30,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(df[df.consistency_score >= 80])"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "swall",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
