#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5f48e6a47f30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5f48e6aa33f0 .scope module, "test_ptw" "test_ptw" 3 292;
 .timescale 0 0;
v0x5f48e6b008b0_0 .var "clk", 0 0;
v0x5f48e6b00970 .array "expected_ptes", 9 0, 31 0;
v0x5f48e6b00a10_0 .var/i "i", 31 0;
v0x5f48e6b00ad0_0 .net "mem_addr_o", 31 0, v0x5f48e6afe9d0_0;  1 drivers
v0x5f48e6b00bc0_0 .var "mem_data_i", 31 0;
v0x5f48e6b00cb0_0 .var "mem_req_ready_i", 0 0;
v0x5f48e6b00d80_0 .net "mem_req_valid_o", 0 0, v0x5f48e6afec50_0;  1 drivers
v0x5f48e6b00e50_0 .net "mem_resp_ready_o", 0 0, v0x5f48e6afed10_0;  1 drivers
v0x5f48e6b00f20_0 .var "mem_resp_valid_i", 0 0;
v0x5f48e6b00ff0_0 .net "ptw_pte_o", 31 0, v0x5f48e6afef70_0;  1 drivers
v0x5f48e6b010c0_0 .net "ptw_req_ready_o", 0 0, v0x5f48e6aff050_0;  1 drivers
v0x5f48e6b01190_0 .var "ptw_req_valid_i", 0 0;
v0x5f48e6b01260_0 .var "ptw_resp_ready_i", 0 0;
v0x5f48e6b01330_0 .net "ptw_resp_valid_o", 0 0, v0x5f48e6aff290_0;  1 drivers
v0x5f48e6b01400_0 .var "ptw_vaddr_i", 31 0;
v0x5f48e6b014d0_0 .var "received_pte", 31 0;
v0x5f48e6b01570_0 .var "rst", 0 0;
v0x5f48e6b01640 .array "sim_mem", 1023 0, 31 0;
v0x5f48e6b016e0_0 .var/i "test_failed", 31 0;
v0x5f48e6b01780_0 .var/i "test_passed", 31 0;
v0x5f48e6b01820 .array "test_vaddrs", 9 0, 31 0;
E_0x5f48e6add7d0 .event edge, v0x5f48e6aff290_0;
E_0x5f48e6addf20 .event edge, v0x5f48e6afed10_0;
S_0x5f48e6aa3580 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 347, 3 347 0, S_0x5f48e6aa33f0;
 .timescale 0 0;
v0x5f48e6a75c60_0 .var/i "i", 31 0;
S_0x5f48e6afd7b0 .scope module, "dut" "ptw" 3 323, 4 219 0, S_0x5f48e6aa33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ptw_req_valid_i";
    .port_info 3 /OUTPUT 1 "ptw_req_ready_o";
    .port_info 4 /INPUT 32 "ptw_vaddr_i";
    .port_info 5 /OUTPUT 1 "ptw_resp_valid_o";
    .port_info 6 /INPUT 1 "ptw_resp_ready_i";
    .port_info 7 /OUTPUT 32 "ptw_pte_o";
    .port_info 8 /OUTPUT 1 "mem_req_valid_o";
    .port_info 9 /INPUT 1 "mem_req_ready_i";
    .port_info 10 /OUTPUT 32 "mem_addr_o";
    .port_info 11 /INPUT 1 "mem_resp_valid_i";
    .port_info 12 /OUTPUT 1 "mem_resp_ready_o";
    .port_info 13 /INPUT 32 "mem_data_i";
P_0x5f48e6a49c40 .param/l "ACCEPT_REQ" 0 4 249, C4<000>;
P_0x5f48e6a49c80 .param/l "READ_LEVEL1" 0 4 250, C4<001>;
P_0x5f48e6a49cc0 .param/l "READ_LEVEL2" 0 4 252, C4<011>;
P_0x5f48e6a49d00 .param/l "RESPOND" 0 4 254, C4<101>;
P_0x5f48e6a49d40 .param/l "SATP_PPN" 0 4 246, C4<00000000000000000000010000000000>;
P_0x5f48e6a49d80 .param/l "WAIT_LEVEL1" 0 4 251, C4<010>;
P_0x5f48e6a49dc0 .param/l "WAIT_LEVEL2" 0 4 253, C4<100>;
v0x5f48e6a760c0_0 .net *"_ivl_10", 31 0, L_0x5f48e6b11c70;  1 drivers
L_0x743e4fbb70a8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f48e6a76520_0 .net *"_ivl_13", 19 0, L_0x743e4fbb70a8;  1 drivers
v0x5f48e6a76730_0 .net *"_ivl_17", 21 0, L_0x5f48e6b11f20;  1 drivers
L_0x743e4fbb70f0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5f48e6a76a80_0 .net/2u *"_ivl_18", 9 0, L_0x743e4fbb70f0;  1 drivers
v0x5f48e6abdb50_0 .net *"_ivl_20", 31 0, L_0x5f48e6b12000;  1 drivers
L_0x743e4fbb7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f48e6ac4250_0 .net/2u *"_ivl_22", 1 0, L_0x743e4fbb7138;  1 drivers
v0x5f48e6afe050_0 .net *"_ivl_24", 11 0, L_0x5f48e6b121c0;  1 drivers
v0x5f48e6afe130_0 .net *"_ivl_26", 31 0, L_0x5f48e6b12350;  1 drivers
L_0x743e4fbb7180 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f48e6afe210_0 .net *"_ivl_29", 19 0, L_0x743e4fbb7180;  1 drivers
L_0x743e4fbb7018 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x5f48e6afe2f0_0 .net/2u *"_ivl_4", 31 0, L_0x743e4fbb7018;  1 drivers
L_0x743e4fbb7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f48e6afe3d0_0 .net/2u *"_ivl_6", 1 0, L_0x743e4fbb7060;  1 drivers
v0x5f48e6afe4b0_0 .net *"_ivl_8", 11 0, L_0x5f48e6b11b00;  1 drivers
v0x5f48e6afe590_0 .net "clk", 0 0, v0x5f48e6b008b0_0;  1 drivers
v0x5f48e6afe650_0 .var "level1_pte", 31 0;
v0x5f48e6afe730_0 .net "level1_pte_addr", 31 0, L_0x5f48e6b11de0;  1 drivers
v0x5f48e6afe810_0 .var "level2_pte", 31 0;
v0x5f48e6afe8f0_0 .net "level2_pte_addr", 31 0, L_0x5f48e6b12490;  1 drivers
v0x5f48e6afe9d0_0 .var "mem_addr_o", 31 0;
v0x5f48e6afeab0_0 .net "mem_data_i", 31 0, v0x5f48e6b00bc0_0;  1 drivers
v0x5f48e6afeb90_0 .net "mem_req_ready_i", 0 0, v0x5f48e6b00cb0_0;  1 drivers
v0x5f48e6afec50_0 .var "mem_req_valid_o", 0 0;
v0x5f48e6afed10_0 .var "mem_resp_ready_o", 0 0;
v0x5f48e6afedd0_0 .net "mem_resp_valid_i", 0 0, v0x5f48e6b00f20_0;  1 drivers
v0x5f48e6afee90_0 .var "next_state", 2 0;
v0x5f48e6afef70_0 .var "ptw_pte_o", 31 0;
v0x5f48e6aff050_0 .var "ptw_req_ready_o", 0 0;
v0x5f48e6aff110_0 .net "ptw_req_valid_i", 0 0, v0x5f48e6b01190_0;  1 drivers
v0x5f48e6aff1d0_0 .net "ptw_resp_ready_i", 0 0, v0x5f48e6b01260_0;  1 drivers
v0x5f48e6aff290_0 .var "ptw_resp_valid_o", 0 0;
v0x5f48e6aff350_0 .net "ptw_vaddr_i", 31 0, v0x5f48e6b01400_0;  1 drivers
v0x5f48e6aff430_0 .net "rst", 0 0, v0x5f48e6b01570_0;  1 drivers
v0x5f48e6aff4f0_0 .var "state", 2 0;
v0x5f48e6aff5d0_0 .var "vaddr_reg", 31 0;
v0x5f48e6aff6b0_0 .net "vpn0", 9 0, L_0x5f48e6b019c0;  1 drivers
v0x5f48e6aff790_0 .net "vpn1", 9 0, L_0x5f48e6b018c0;  1 drivers
E_0x5f48e6addf60 .event posedge, v0x5f48e6afe590_0;
E_0x5f48e6addfa0/0 .event edge, v0x5f48e6aff4f0_0, v0x5f48e6aff110_0, v0x5f48e6aff050_0, v0x5f48e6afeb90_0;
E_0x5f48e6addfa0/1 .event edge, v0x5f48e6afec50_0, v0x5f48e6afedd0_0, v0x5f48e6afed10_0, v0x5f48e6afeab0_0;
E_0x5f48e6addfa0/2 .event edge, v0x5f48e6aff1d0_0, v0x5f48e6aff290_0;
E_0x5f48e6addfa0 .event/or E_0x5f48e6addfa0/0, E_0x5f48e6addfa0/1, E_0x5f48e6addfa0/2;
L_0x5f48e6b018c0 .part v0x5f48e6aff5d0_0, 22, 10;
L_0x5f48e6b019c0 .part v0x5f48e6aff5d0_0, 12, 10;
L_0x5f48e6b11b00 .concat [ 2 10 0 0], L_0x743e4fbb7060, L_0x5f48e6b018c0;
L_0x5f48e6b11c70 .concat [ 12 20 0 0], L_0x5f48e6b11b00, L_0x743e4fbb70a8;
L_0x5f48e6b11de0 .arith/sum 32, L_0x743e4fbb7018, L_0x5f48e6b11c70;
L_0x5f48e6b11f20 .part v0x5f48e6afe650_0, 10, 22;
L_0x5f48e6b12000 .concat [ 10 22 0 0], L_0x743e4fbb70f0, L_0x5f48e6b11f20;
L_0x5f48e6b121c0 .concat [ 2 10 0 0], L_0x743e4fbb7138, L_0x5f48e6b019c0;
L_0x5f48e6b12350 .concat [ 12 20 0 0], L_0x5f48e6b121c0, L_0x743e4fbb7180;
L_0x5f48e6b12490 .arith/sum 32, L_0x5f48e6b12000, L_0x5f48e6b12350;
S_0x5f48e6affa30 .scope task, "ptw_translate" "ptw_translate" 3 411, 3 411 0, S_0x5f48e6aa33f0;
 .timescale 0 0;
v0x5f48e6affbc0_0 .var "pte_result", 31 0;
v0x5f48e6affca0_0 .var "vaddr", 31 0;
TD_test_ptw.ptw_translate ;
    %vpi_call/w 3 416 "$display", "  [PTW] Starting translation for vaddr=0x%08h", v0x5f48e6affca0_0 {0 0 0};
T_0.0 ;
    %load/vec4 v0x5f48e6b010c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x5f48e6addf60;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f48e6b01190_0, 0, 1;
    %load/vec4 v0x5f48e6affca0_0;
    %store/vec4 v0x5f48e6b01400_0, 0, 32;
T_0.2 ;
    %wait E_0x5f48e6addf60;
    %load/vec4 v0x5f48e6b010c0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f48e6b01190_0, 0, 1;
T_0.3 ;
    %load/vec4 v0x5f48e6b01330_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.4, 6;
    %wait E_0x5f48e6addf60;
    %jmp T_0.3;
T_0.4 ;
    %load/vec4 v0x5f48e6b00ff0_0;
    %store/vec4 v0x5f48e6affbc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f48e6b01260_0, 0, 1;
    %wait E_0x5f48e6addf60;
    %wait E_0x5f48e6addf60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f48e6b01260_0, 0, 1;
    %wait E_0x5f48e6addf60;
    %vpi_call/w 3 438 "$display", "  [PTW] Translation complete: pte=0x%08h", v0x5f48e6affbc0_0 {0 0 0};
    %end;
S_0x5f48e6affd80 .scope task, "reset_dut" "reset_dut" 3 396, 3 396 0, S_0x5f48e6aa33f0;
 .timescale 0 0;
TD_test_ptw.reset_dut ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f48e6b01570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f48e6b01190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f48e6b01260_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f48e6b01400_0, 0, 32;
    %wait E_0x5f48e6addf60;
    %wait E_0x5f48e6addf60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f48e6b01570_0, 0, 1;
    %wait E_0x5f48e6addf60;
    %vpi_call/w 3 406 "$display", "PTW reset completed" {0 0 0};
    %end;
S_0x5f48e6afff60 .scope task, "verify_result" "verify_result" 3 486, 3 486 0, S_0x5f48e6aa33f0;
 .timescale 0 0;
v0x5f48e6b00190_0 .var "exp_pte", 31 0;
v0x5f48e6b00290_0 .var "got_pte", 31 0;
v0x5f48e6b00370_0 .var "test_name", 255 0;
TD_test_ptw.verify_result ;
    %load/vec4 v0x5f48e6b00290_0;
    %load/vec4 v0x5f48e6b00190_0;
    %cmp/ne;
    %jmp/0xz  T_2.5, 6;
    %vpi_call/w 3 493 "$display", "ERROR [%s]: PTE mismatch", v0x5f48e6b00370_0 {0 0 0};
    %vpi_call/w 3 494 "$display", "  Expected: 0x%08h", v0x5f48e6b00190_0 {0 0 0};
    %vpi_call/w 3 495 "$display", "  Got:      0x%08h", v0x5f48e6b00290_0 {0 0 0};
    %load/vec4 v0x5f48e6b016e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f48e6b016e0_0, 0, 32;
    %jmp T_2.6;
T_2.5 ;
    %vpi_call/w 3 498 "$display", "PASS [%s]: pte=0x%08h", v0x5f48e6b00370_0, v0x5f48e6b00290_0 {0 0 0};
    %load/vec4 v0x5f48e6b01780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f48e6b01780_0, 0, 32;
T_2.6 ;
    %end;
S_0x5f48e6b00430 .scope task, "verify_translation" "verify_translation" 3 504, 3 504 0, S_0x5f48e6aa33f0;
 .timescale 0 0;
v0x5f48e6b00610_0 .var "exp_pte", 31 0;
v0x5f48e6b00710_0 .var "test_name", 255 0;
v0x5f48e6b007f0_0 .var "vaddr", 31 0;
TD_test_ptw.verify_translation ;
    %vpi_call/w 3 510 "$display", "Testing [%s]: vaddr=0x%08h", v0x5f48e6b00710_0, v0x5f48e6b007f0_0 {0 0 0};
    %load/vec4 v0x5f48e6b007f0_0;
    %store/vec4 v0x5f48e6affca0_0, 0, 32;
    %fork TD_test_ptw.ptw_translate, S_0x5f48e6affa30;
    %join;
    %load/vec4 v0x5f48e6affbc0_0;
    %store/vec4 v0x5f48e6b014d0_0, 0, 32;
    %load/vec4 v0x5f48e6b014d0_0;
    %load/vec4 v0x5f48e6b00610_0;
    %cmp/ne;
    %jmp/0xz  T_3.7, 6;
    %vpi_call/w 3 513 "$display", "ERROR [%s]: Translation mismatch", v0x5f48e6b00710_0 {0 0 0};
    %vpi_call/w 3 514 "$display", "  VAddr:    0x%08h", v0x5f48e6b007f0_0 {0 0 0};
    %vpi_call/w 3 515 "$display", "  Expected: 0x%08h", v0x5f48e6b00610_0 {0 0 0};
    %vpi_call/w 3 516 "$display", "  Got:      0x%08h", v0x5f48e6b014d0_0 {0 0 0};
    %load/vec4 v0x5f48e6b016e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f48e6b016e0_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %vpi_call/w 3 519 "$display", "PASS [%s]: vaddr=0x%08h -> pte=0x%08h", v0x5f48e6b00710_0, v0x5f48e6b007f0_0, v0x5f48e6b014d0_0 {0 0 0};
    %load/vec4 v0x5f48e6b01780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f48e6b01780_0, 0, 32;
T_3.8 ;
    %vpi_call/w 3 522 "$display", "\000" {0 0 0};
    %end;
    .scope S_0x5f48e6afd7b0;
T_4 ;
    %wait E_0x5f48e6addf60;
    %load/vec4 v0x5f48e6aff430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5f48e6aff4f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5f48e6afee90_0;
    %assign/vec4 v0x5f48e6aff4f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5f48e6afd7b0;
T_5 ;
    %wait E_0x5f48e6addfa0;
    %load/vec4 v0x5f48e6aff4f0_0;
    %store/vec4 v0x5f48e6afee90_0, 0, 3;
    %load/vec4 v0x5f48e6aff4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f48e6afee90_0, 0, 3;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x5f48e6aff110_0;
    %load/vec4 v0x5f48e6aff050_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5f48e6afee90_0, 0, 3;
T_5.8 ;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x5f48e6afeb90_0;
    %load/vec4 v0x5f48e6afec50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5f48e6afee90_0, 0, 3;
T_5.10 ;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x5f48e6afedd0_0;
    %load/vec4 v0x5f48e6afed10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x5f48e6afeab0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5f48e6afee90_0, 0, 3;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5f48e6afee90_0, 0, 3;
T_5.15 ;
T_5.12 ;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x5f48e6afeb90_0;
    %load/vec4 v0x5f48e6afec50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5f48e6afee90_0, 0, 3;
T_5.16 ;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x5f48e6afedd0_0;
    %load/vec4 v0x5f48e6afed10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5f48e6afee90_0, 0, 3;
T_5.18 ;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x5f48e6aff1d0_0;
    %load/vec4 v0x5f48e6aff290_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f48e6afee90_0, 0, 3;
T_5.20 ;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5f48e6afd7b0;
T_6 ;
    %wait E_0x5f48e6addf60;
    %load/vec4 v0x5f48e6aff430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f48e6aff050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f48e6aff290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f48e6afef70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f48e6afec50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f48e6afe9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f48e6afed10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f48e6aff5d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f48e6afe650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f48e6afe810_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5f48e6aff4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f48e6aff050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f48e6aff290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f48e6afec50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f48e6afed10_0, 0;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0x5f48e6aff110_0;
    %load/vec4 v0x5f48e6aff050_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0x5f48e6aff350_0;
    %assign/vec4 v0x5f48e6aff5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f48e6aff050_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f48e6aff050_0, 0;
T_6.11 ;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0x5f48e6afeb90_0;
    %load/vec4 v0x5f48e6afec50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f48e6afec50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f48e6afed10_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x5f48e6afe730_0;
    %assign/vec4 v0x5f48e6afe9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f48e6afec50_0, 0;
T_6.13 ;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x5f48e6afedd0_0;
    %load/vec4 v0x5f48e6afed10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x5f48e6afeab0_0;
    %assign/vec4 v0x5f48e6afe650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f48e6afed10_0, 0;
    %load/vec4 v0x5f48e6afeab0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f48e6afef70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f48e6aff290_0, 0;
T_6.16 ;
T_6.14 ;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0x5f48e6afeb90_0;
    %load/vec4 v0x5f48e6afec50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f48e6afec50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f48e6afed10_0, 0;
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v0x5f48e6afe8f0_0;
    %assign/vec4 v0x5f48e6afe9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f48e6afec50_0, 0;
T_6.19 ;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0x5f48e6afedd0_0;
    %load/vec4 v0x5f48e6afed10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %load/vec4 v0x5f48e6afeab0_0;
    %assign/vec4 v0x5f48e6afe810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f48e6afed10_0, 0;
    %load/vec4 v0x5f48e6afeab0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.22, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f48e6afef70_0, 0;
    %jmp T_6.23;
T_6.22 ;
    %load/vec4 v0x5f48e6afeab0_0;
    %assign/vec4 v0x5f48e6afef70_0, 0;
T_6.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f48e6aff290_0, 0;
T_6.20 ;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0x5f48e6aff1d0_0;
    %load/vec4 v0x5f48e6aff290_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f48e6aff290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f48e6aff050_0, 0;
T_6.24 ;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5f48e6afd7b0;
T_7 ;
    %wait E_0x5f48e6addf60;
    %load/vec4 v0x5f48e6aff110_0;
    %load/vec4 v0x5f48e6aff050_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call/w 4 454 "$display", "[PTW] Request: vaddr=0x%08h, vpn1=%d, vpn0=%d", v0x5f48e6aff350_0, &PV<v0x5f48e6aff350_0, 22, 10>, &PV<v0x5f48e6aff350_0, 12, 10> {0 0 0};
T_7.0 ;
    %load/vec4 v0x5f48e6afec50_0;
    %load/vec4 v0x5f48e6afeb90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %vpi_call/w 4 457 "$display", "[PTW] Memory Request: addr=0x%08h", v0x5f48e6afe9d0_0 {0 0 0};
T_7.2 ;
    %load/vec4 v0x5f48e6afedd0_0;
    %load/vec4 v0x5f48e6afed10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %vpi_call/w 4 460 "$display", "[PTW] Memory Response: data=0x%08h", v0x5f48e6afeab0_0 {0 0 0};
T_7.4 ;
    %load/vec4 v0x5f48e6aff290_0;
    %load/vec4 v0x5f48e6aff1d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %vpi_call/w 4 463 "$display", "[PTW] Response: pte=0x%08h", v0x5f48e6afef70_0 {0 0 0};
T_7.6 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5f48e6aa33f0;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x5f48e6b008b0_0;
    %inv;
    %store/vec4 v0x5f48e6b008b0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5f48e6aa33f0;
T_9 ;
    %fork t_1, S_0x5f48e6aa3580;
    %jmp t_0;
    .scope S_0x5f48e6aa3580;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f48e6a75c60_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x5f48e6a75c60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5f48e6a75c60_0;
    %store/vec4a v0x5f48e6b01640, 4, 0;
    %load/vec4 v0x5f48e6a75c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f48e6a75c60_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 2049, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f48e6b01640, 4, 0;
    %pushi/vec4 305397767, 0, 32;
    %ix/load 4, 257, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f48e6b01640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 258, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f48e6b01640, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f48e6b01640, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 513, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f48e6b01640, 4, 0;
    %pushi/vec4 301989895, 0, 32;
    %ix/load 4, 514, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f48e6b01640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 515, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f48e6b01640, 4, 0;
    %end;
    .scope S_0x5f48e6aa33f0;
t_0 %join;
    %end;
    .thread T_9;
    .scope S_0x5f48e6aa33f0;
T_10 ;
    %wait E_0x5f48e6addf60;
    %load/vec4 v0x5f48e6b01570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f48e6b00f20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f48e6b00bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f48e6b00cb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5f48e6b00d80_0;
    %load/vec4 v0x5f48e6b00cb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f48e6b00cb0_0, 0;
    %wait E_0x5f48e6addf60;
    %load/vec4 v0x5f48e6b00ad0_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_10.4, 5;
    %load/vec4 v0x5f48e6b00ad0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5f48e6b01640, 4;
    %assign/vec4 v0x5f48e6b00bc0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f48e6b00bc0_0, 0;
T_10.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f48e6b00f20_0, 0;
T_10.6 ;
    %load/vec4 v0x5f48e6b00e50_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.7, 6;
    %wait E_0x5f48e6addf20;
    %jmp T_10.6;
T_10.7 ;
    %wait E_0x5f48e6addf60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f48e6b00f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f48e6b00cb0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5f48e6aa33f0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f48e6b008b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f48e6b01780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f48e6b016e0_0, 0, 32;
    %vpi_call/w 3 536 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 537 "$display", "PTW Unit Test Starting" {0 0 0};
    %vpi_call/w 3 538 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 541 "$display", "\012=== Test 1: Reset Functionality ===" {0 0 0};
    %fork TD_test_ptw.reset_dut, S_0x5f48e6affd80;
    %join;
    %load/vec4 v0x5f48e6b010c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call/w 3 544 "$display", "ERROR: PTW not ready after reset" {0 0 0};
    %load/vec4 v0x5f48e6b016e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f48e6b016e0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 547 "$display", "PASS: PTW ready after reset" {0 0 0};
    %load/vec4 v0x5f48e6b01780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f48e6b01780_0, 0, 32;
T_11.1 ;
    %vpi_call/w 3 552 "$display", "\012=== Test 2: Two-Level Page Table Walk ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f48e6b007f0_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5f48e6b00610_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 3427104, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1885431653, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539828310, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f48e6b00710_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f48e6b00430;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5f48e6b007f0_0, 0, 32;
    %pushi/vec4 285212687, 0, 32;
    %store/vec4 v0x5f48e6b00610_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 3427104, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1885431653, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539828310, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f48e6b00710_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f48e6b00430;
    %join;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5f48e6b007f0_0, 0, 32;
    %pushi/vec4 301989895, 0, 32;
    %store/vec4 v0x5f48e6b00610_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 3427104, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1885431653, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539828310, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347301693, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808212048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784242, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f48e6b00710_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f48e6b00430;
    %join;
    %vpi_call/w 3 563 "$display", "\012=== Test 4: Invalid Page Table Entries ===" {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x5f48e6b007f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f48e6b00610_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1231976033, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818846240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1278287973, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1853125241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f48e6b00710_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f48e6b00430;
    %join;
    %pushi/vec4 12288, 0, 32;
    %store/vec4 v0x5f48e6b007f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f48e6b00610_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1231976033, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818846240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1278353509, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1853125241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f48e6b00710_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f48e6b00430;
    %join;
    %vpi_call/w 3 571 "$display", "\012=== Test 5: Address Decomposition Test ===" {0 0 0};
    %vpi_call/w 3 572 "$display", "Testing VPN extraction:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f48e6b007f0_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5f48e6b00610_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 22096, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311849776, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 740316752, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f48e6b00710_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f48e6b00430;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5f48e6b007f0_0, 0, 32;
    %pushi/vec4 285212687, 0, 32;
    %store/vec4 v0x5f48e6b00610_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 22096, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311849776, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 740316752, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1311784241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f48e6b00710_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f48e6b00430;
    %join;
    %vpi_call/w 3 581 "$display", "\012=== Test 6: Edge Cases ===" {0 0 0};
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5f48e6b007f0_0, 0, 32;
    %pushi/vec4 301989895, 0, 32;
    %store/vec4 v0x5f48e6b00610_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5005683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1948284513, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1818846240, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1278353509, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1853125241, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f48e6b00710_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f48e6b00430;
    %join;
    %vpi_call/w 3 587 "$display", "\012=== Test 7: Back-to-Back Translations ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f48e6b007f0_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5f48e6b00610_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 16993, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1667968372, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1865245281, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1667964977, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f48e6b00710_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f48e6b00430;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5f48e6b007f0_0, 0, 32;
    %pushi/vec4 285212687, 0, 32;
    %store/vec4 v0x5f48e6b00610_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 16993, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1667968372, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1865245281, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1667964978, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f48e6b00710_0, 0, 256;
    %fork TD_test_ptw.verify_translation, S_0x5f48e6b00430;
    %join;
    %vpi_call/w 3 592 "$display", "\012=== Test 8: Response Delay Handling ===" {0 0 0};
    %fork t_3, S_0x5f48e6aa33f0;
    %fork t_4, S_0x5f48e6aa33f0;
    %join;
    %join;
    %jmp t_2;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f48e6affca0_0, 0, 32;
    %fork TD_test_ptw.ptw_translate, S_0x5f48e6affa30;
    %join;
    %load/vec4 v0x5f48e6affbc0_0;
    %store/vec4 v0x5f48e6b014d0_0, 0, 32;
    %load/vec4 v0x5f48e6b014d0_0;
    %store/vec4 v0x5f48e6b00290_0, 0, 32;
    %pushi/vec4 268435471, 0, 32;
    %store/vec4 v0x5f48e6b00190_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1147497569, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2036687904, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1919251312, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1869509477, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5f48e6b00370_0, 0, 256;
    %fork TD_test_ptw.verify_result, S_0x5f48e6afff60;
    %join;
    %end;
t_4 ;
T_11.2 ;
    %load/vec4 v0x5f48e6b01330_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.3, 6;
    %wait E_0x5f48e6add7d0;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 3, 0, 32;
T_11.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.5, 5;
    %jmp/1 T_11.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f48e6addf60;
    %jmp T_11.4;
T_11.5 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5f48e6aa33f0;
t_2 ;
    %vpi_call/w 3 606 "$display", "\012=== Test 9: Rapid Sequential Translations ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f48e6b01820, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f48e6b00970, 4, 0;
    %pushi/vec4 4096, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f48e6b01820, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f48e6b00970, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f48e6b01820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5f48e6b00970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f48e6b00a10_0, 0, 32;
T_11.6 ;
    %load/vec4 v0x5f48e6b00a10_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.7, 5;
    %ix/getv/s 4, v0x5f48e6b00a10_0;
    %load/vec4a v0x5f48e6b01820, 4;
    %store/vec4 v0x5f48e6affca0_0, 0, 32;
    %fork TD_test_ptw.ptw_translate, S_0x5f48e6affa30;
    %join;
    %load/vec4 v0x5f48e6affbc0_0;
    %store/vec4 v0x5f48e6b014d0_0, 0, 32;
    %load/vec4 v0x5f48e6b014d0_0;
    %ix/getv/s 4, v0x5f48e6b00a10_0;
    %load/vec4a v0x5f48e6b00970, 4;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %vpi_call/w 3 615 "$display", "ERROR: Rapid test %d failed. vaddr=0x%08h, exp=0x%08h, got=0x%08h", v0x5f48e6b00a10_0, &A<v0x5f48e6b01820, v0x5f48e6b00a10_0 >, &A<v0x5f48e6b00970, v0x5f48e6b00a10_0 >, v0x5f48e6b014d0_0 {0 0 0};
    %load/vec4 v0x5f48e6b016e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f48e6b016e0_0, 0, 32;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 3 619 "$display", "PASS: Rapid test %d: vaddr=0x%08h -> pte=0x%08h", v0x5f48e6b00a10_0, &A<v0x5f48e6b01820, v0x5f48e6b00a10_0 >, v0x5f48e6b014d0_0 {0 0 0};
    %load/vec4 v0x5f48e6b01780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f48e6b01780_0, 0, 32;
T_11.9 ;
    %load/vec4 v0x5f48e6b00a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f48e6b00a10_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
    %delay 100, 0;
    %vpi_call/w 3 683 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 684 "$display", "PTW Test Summary:" {0 0 0};
    %vpi_call/w 3 685 "$display", "  Tests Passed: %d", v0x5f48e6b01780_0 {0 0 0};
    %vpi_call/w 3 686 "$display", "  Tests Failed: %d", v0x5f48e6b016e0_0 {0 0 0};
    %load/vec4 v0x5f48e6b016e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_call/w 3 689 "$display", "  ALL TESTS PASSED!" {0 0 0};
    %jmp T_11.11;
T_11.10 ;
    %vpi_call/w 3 691 "$display", "  SOME TESTS FAILED!" {0 0 0};
T_11.11 ;
    %vpi_call/w 3 693 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 695 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5f48e6aa33f0;
T_12 ;
    %delay 100000, 0;
    %vpi_call/w 3 701 "$display", "ERROR: PTW test timeout!" {0 0 0};
    %vpi_call/w 3 702 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5f48e6aa33f0;
T_13 ;
    %wait E_0x5f48e6addf60;
    %load/vec4 v0x5f48e6b01190_0;
    %load/vec4 v0x5f48e6b010c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %vpi_call/w 3 708 "$display", "  [DEBUG] PTW request: vaddr=0x%08h, VPN1=%d, VPN0=%d", v0x5f48e6b01400_0, &PV<v0x5f48e6b01400_0, 22, 10>, &PV<v0x5f48e6b01400_0, 12, 10> {0 0 0};
T_13.0 ;
    %load/vec4 v0x5f48e6b00d80_0;
    %load/vec4 v0x5f48e6b00cb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %vpi_call/w 3 712 "$display", "  [DEBUG] Memory request: addr=0x%08h", v0x5f48e6b00ad0_0 {0 0 0};
T_13.2 ;
    %load/vec4 v0x5f48e6b00f20_0;
    %load/vec4 v0x5f48e6b00e50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %vpi_call/w 3 715 "$display", "  [DEBUG] Memory response: data=0x%08h", v0x5f48e6b00bc0_0 {0 0 0};
T_13.4 ;
    %load/vec4 v0x5f48e6b01330_0;
    %load/vec4 v0x5f48e6b01260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %vpi_call/w 3 718 "$display", "  [DEBUG] PTW response: pte=0x%08h", v0x5f48e6b00ff0_0 {0 0 0};
T_13.6 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5f48e6aa33f0;
T_14 ;
    %wait E_0x5f48e6addf60;
    %load/vec4 v0x5f48e6aff4f0_0;
    %load/vec4 v0x5f48e6afee90_0;
    %cmp/ne;
    %jmp/0xz  T_14.0, 4;
    %vpi_call/w 3 724 "$display", "[%0t] PTW State: %d -> %d", $time, v0x5f48e6aff4f0_0, v0x5f48e6afee90_0 {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "test_ptw.v";
    "ptw.v";
