#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Dec 06 11:10:58 2016
# Process ID: 7152
# Current directory: D:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite/tb/AXI_Lite_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2784 D:\IMSLAB\VivadoProject\AXI_Total\AXI_Lite\tb\AXI_Lite_test\AXI_Lite_test.xpr
# Log file: D:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite/tb/AXI_Lite_test/vivado.log
# Journal file: D:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite/tb/AXI_Lite_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite/tb/AXI_Lite_test/AXI_Lite_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'd:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite/tb/AXI_Lite_test'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lite_system_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite/tb/AXI_Lite_test/AXI_Lite_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj lite_system_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite/tb/AXI_Lite_test/AXI_Lite_test.srcs/sources_1/bd/AXI_Lite_test/ipshared/pkuims_chenqiang/axi_lite_master_v1_0/axi_lite_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite/tb/AXI_Lite_test/AXI_Lite_test.srcs/sources_1/bd/AXI_Lite_test/ip/AXI_Lite_test_axi_lite_master_0_0/sim/AXI_Lite_test_axi_lite_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Lite_test_axi_lite_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite/tb/AXI_Lite_test/AXI_Lite_test.srcs/sources_1/bd/AXI_Lite_test/ipshared/pkuims_chenqiang/axi_lite_slave_v1_0/axi_lite_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite/tb/AXI_Lite_test/AXI_Lite_test.srcs/sources_1/bd/AXI_Lite_test/ip/AXI_Lite_test_axi_lite_slave_0_0/sim/AXI_Lite_test_axi_lite_slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Lite_test_axi_lite_slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite/tb/AXI_Lite_test/AXI_Lite_test.srcs/sources_1/bd/AXI_Lite_test/hdl/AXI_Lite_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Lite_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite/tb/AXI_Lite_test/AXI_Lite_test.srcs/sources_1/bd/AXI_Lite_test/hdl/AXI_Lite_test_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Lite_test_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite/tb/AXI_Lite_test/AXI_Lite_test.srcs/sim_1/imports/tb/lite_system_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lite_system_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite/tb/AXI_Lite_test/AXI_Lite_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite/tb/AXI_Lite_test/AXI_Lite_test.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 637d4aa740c142cb9c5dd0ef00ad7a92 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lite_system_wrapper_tb_behav xil_defaultlib.lite_system_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_lite_master_default
Compiling module xil_defaultlib.AXI_Lite_test_axi_lite_master_0_...
Compiling module xil_defaultlib.axi_lite_slave
Compiling module xil_defaultlib.AXI_Lite_test_axi_lite_slave_0_0
Compiling module xil_defaultlib.AXI_Lite_test
Compiling module xil_defaultlib.AXI_Lite_test_wrapper
Compiling module xil_defaultlib.lite_system_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lite_system_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite/tb/AXI_Lite_test/AXI_Lite_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lite_system_wrapper_tb_behav -key {Behavioral:sim_1:Functional:lite_system_wrapper_tb} -tclbatch {lite_system_wrapper_tb.tcl} -view {D:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite/tb/AXI_Lite_test/lite_system_wrapper_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
open_wave_config D:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite/tb/AXI_Lite_test/lite_system_wrapper_tb_behav.wcfg
source lite_system_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 1355 ps : File "D:/IMSLAB/VivadoProject/AXI_Total/AXI_Lite/tb/AXI_Lite_test/AXI_Lite_test.srcs/sim_1/imports/tb/lite_system_wrapper_tb.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lite_system_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 06 15:14:44 2016...
