// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module morphological_filter_Loop_loop_height_proc1581 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        heightloop_1_reload_dout,
        heightloop_1_reload_empty_n,
        heightloop_1_reload_read,
        widthloop_1_reload_dout,
        widthloop_1_reload_empty_n,
        widthloop_1_reload_read,
        rows,
        p_neg392_i_i_i2_cast_reload_dout,
        p_neg392_i_i_i2_cast_reload_empty_n,
        p_neg392_i_i_i2_cast_reload_read,
        p_neg392_i_i_i2_cast27809_reload_dout,
        p_neg392_i_i_i2_cast27809_reload_empty_n,
        p_neg392_i_i_i2_cast27809_reload_read,
        p_neg392_i_i_i2_reload_dout,
        p_neg392_i_i_i2_reload_empty_n,
        p_neg392_i_i_i2_reload_read,
        tmp_41_cast_reload_dout,
        tmp_41_cast_reload_empty_n,
        tmp_41_cast_reload_read,
        tmp_41_reload_dout,
        tmp_41_reload_empty_n,
        tmp_41_reload_read,
        cols,
        img_1_data_stream_0_V_dout,
        img_1_data_stream_0_V_empty_n,
        img_1_data_stream_0_V_read,
        p_neg392_i_i_i2_cast27810_reload_dout,
        p_neg392_i_i_i2_cast27810_reload_empty_n,
        p_neg392_i_i_i2_cast27810_reload_read,
        img_2_data_stream_0_V_din,
        img_2_data_stream_0_V_full_n,
        img_2_data_stream_0_V_write,
        wdw_val_0_0_reload_dout,
        wdw_val_0_0_reload_empty_n,
        wdw_val_0_0_reload_read,
        wdw_val_0_1_reload_dout,
        wdw_val_0_1_reload_empty_n,
        wdw_val_0_1_reload_read,
        wdw_val_0_2_reload_dout,
        wdw_val_0_2_reload_empty_n,
        wdw_val_0_2_reload_read,
        wdw_val_0_3_reload_dout,
        wdw_val_0_3_reload_empty_n,
        wdw_val_0_3_reload_read,
        wdw_val_0_4_reload_dout,
        wdw_val_0_4_reload_empty_n,
        wdw_val_0_4_reload_read,
        wdw_val_0_5_reload_dout,
        wdw_val_0_5_reload_empty_n,
        wdw_val_0_5_reload_read,
        wdw_val_0_6_reload_dout,
        wdw_val_0_6_reload_empty_n,
        wdw_val_0_6_reload_read,
        wdw_val_0_7_reload_dout,
        wdw_val_0_7_reload_empty_n,
        wdw_val_0_7_reload_read,
        wdw_val_0_8_reload_dout,
        wdw_val_0_8_reload_empty_n,
        wdw_val_0_8_reload_read,
        wdw_val_0_9_reload_dout,
        wdw_val_0_9_reload_empty_n,
        wdw_val_0_9_reload_read,
        wdw_val_1_0_reload_dout,
        wdw_val_1_0_reload_empty_n,
        wdw_val_1_0_reload_read,
        wdw_val_1_1_reload_dout,
        wdw_val_1_1_reload_empty_n,
        wdw_val_1_1_reload_read,
        wdw_val_1_2_reload_dout,
        wdw_val_1_2_reload_empty_n,
        wdw_val_1_2_reload_read,
        wdw_val_1_3_reload_dout,
        wdw_val_1_3_reload_empty_n,
        wdw_val_1_3_reload_read,
        wdw_val_1_4_reload_dout,
        wdw_val_1_4_reload_empty_n,
        wdw_val_1_4_reload_read,
        wdw_val_1_5_reload_dout,
        wdw_val_1_5_reload_empty_n,
        wdw_val_1_5_reload_read,
        wdw_val_1_6_reload_dout,
        wdw_val_1_6_reload_empty_n,
        wdw_val_1_6_reload_read,
        wdw_val_1_7_reload_dout,
        wdw_val_1_7_reload_empty_n,
        wdw_val_1_7_reload_read,
        wdw_val_1_8_reload_dout,
        wdw_val_1_8_reload_empty_n,
        wdw_val_1_8_reload_read,
        wdw_val_1_9_reload_dout,
        wdw_val_1_9_reload_empty_n,
        wdw_val_1_9_reload_read,
        wdw_val_2_0_reload_dout,
        wdw_val_2_0_reload_empty_n,
        wdw_val_2_0_reload_read,
        wdw_val_2_1_reload_dout,
        wdw_val_2_1_reload_empty_n,
        wdw_val_2_1_reload_read,
        wdw_val_2_2_reload_dout,
        wdw_val_2_2_reload_empty_n,
        wdw_val_2_2_reload_read,
        wdw_val_2_3_reload_dout,
        wdw_val_2_3_reload_empty_n,
        wdw_val_2_3_reload_read,
        wdw_val_2_4_reload_dout,
        wdw_val_2_4_reload_empty_n,
        wdw_val_2_4_reload_read,
        wdw_val_2_5_reload_dout,
        wdw_val_2_5_reload_empty_n,
        wdw_val_2_5_reload_read,
        wdw_val_2_6_reload_dout,
        wdw_val_2_6_reload_empty_n,
        wdw_val_2_6_reload_read,
        wdw_val_2_7_reload_dout,
        wdw_val_2_7_reload_empty_n,
        wdw_val_2_7_reload_read,
        wdw_val_2_8_reload_dout,
        wdw_val_2_8_reload_empty_n,
        wdw_val_2_8_reload_read,
        wdw_val_2_9_reload_dout,
        wdw_val_2_9_reload_empty_n,
        wdw_val_2_9_reload_read,
        wdw_val_3_0_reload_dout,
        wdw_val_3_0_reload_empty_n,
        wdw_val_3_0_reload_read,
        wdw_val_3_1_reload_dout,
        wdw_val_3_1_reload_empty_n,
        wdw_val_3_1_reload_read,
        wdw_val_3_2_reload_dout,
        wdw_val_3_2_reload_empty_n,
        wdw_val_3_2_reload_read,
        wdw_val_3_3_reload_dout,
        wdw_val_3_3_reload_empty_n,
        wdw_val_3_3_reload_read,
        wdw_val_3_4_reload_dout,
        wdw_val_3_4_reload_empty_n,
        wdw_val_3_4_reload_read,
        wdw_val_3_5_reload_dout,
        wdw_val_3_5_reload_empty_n,
        wdw_val_3_5_reload_read,
        wdw_val_3_6_reload_dout,
        wdw_val_3_6_reload_empty_n,
        wdw_val_3_6_reload_read,
        wdw_val_3_7_reload_dout,
        wdw_val_3_7_reload_empty_n,
        wdw_val_3_7_reload_read,
        wdw_val_3_8_reload_dout,
        wdw_val_3_8_reload_empty_n,
        wdw_val_3_8_reload_read,
        wdw_val_3_9_reload_dout,
        wdw_val_3_9_reload_empty_n,
        wdw_val_3_9_reload_read,
        wdw_val_4_0_reload_dout,
        wdw_val_4_0_reload_empty_n,
        wdw_val_4_0_reload_read,
        wdw_val_4_1_reload_dout,
        wdw_val_4_1_reload_empty_n,
        wdw_val_4_1_reload_read,
        wdw_val_4_2_reload_dout,
        wdw_val_4_2_reload_empty_n,
        wdw_val_4_2_reload_read,
        wdw_val_4_3_reload_dout,
        wdw_val_4_3_reload_empty_n,
        wdw_val_4_3_reload_read,
        wdw_val_4_4_reload_dout,
        wdw_val_4_4_reload_empty_n,
        wdw_val_4_4_reload_read,
        wdw_val_4_5_reload_dout,
        wdw_val_4_5_reload_empty_n,
        wdw_val_4_5_reload_read,
        wdw_val_4_6_reload_dout,
        wdw_val_4_6_reload_empty_n,
        wdw_val_4_6_reload_read,
        wdw_val_4_7_reload_dout,
        wdw_val_4_7_reload_empty_n,
        wdw_val_4_7_reload_read,
        wdw_val_4_8_reload_dout,
        wdw_val_4_8_reload_empty_n,
        wdw_val_4_8_reload_read,
        wdw_val_4_9_reload_dout,
        wdw_val_4_9_reload_empty_n,
        wdw_val_4_9_reload_read,
        wdw_val_5_0_reload_dout,
        wdw_val_5_0_reload_empty_n,
        wdw_val_5_0_reload_read,
        wdw_val_5_1_reload_dout,
        wdw_val_5_1_reload_empty_n,
        wdw_val_5_1_reload_read,
        wdw_val_5_2_reload_dout,
        wdw_val_5_2_reload_empty_n,
        wdw_val_5_2_reload_read,
        wdw_val_5_3_reload_dout,
        wdw_val_5_3_reload_empty_n,
        wdw_val_5_3_reload_read,
        wdw_val_5_4_reload_dout,
        wdw_val_5_4_reload_empty_n,
        wdw_val_5_4_reload_read,
        wdw_val_5_5_reload_dout,
        wdw_val_5_5_reload_empty_n,
        wdw_val_5_5_reload_read,
        wdw_val_5_6_reload_dout,
        wdw_val_5_6_reload_empty_n,
        wdw_val_5_6_reload_read,
        wdw_val_5_7_reload_dout,
        wdw_val_5_7_reload_empty_n,
        wdw_val_5_7_reload_read,
        wdw_val_5_8_reload_dout,
        wdw_val_5_8_reload_empty_n,
        wdw_val_5_8_reload_read,
        wdw_val_5_9_reload_dout,
        wdw_val_5_9_reload_empty_n,
        wdw_val_5_9_reload_read,
        wdw_val_6_0_reload_dout,
        wdw_val_6_0_reload_empty_n,
        wdw_val_6_0_reload_read,
        wdw_val_6_1_reload_dout,
        wdw_val_6_1_reload_empty_n,
        wdw_val_6_1_reload_read,
        wdw_val_6_2_reload_dout,
        wdw_val_6_2_reload_empty_n,
        wdw_val_6_2_reload_read,
        wdw_val_6_3_reload_dout,
        wdw_val_6_3_reload_empty_n,
        wdw_val_6_3_reload_read,
        wdw_val_6_4_reload_dout,
        wdw_val_6_4_reload_empty_n,
        wdw_val_6_4_reload_read,
        wdw_val_6_5_reload_dout,
        wdw_val_6_5_reload_empty_n,
        wdw_val_6_5_reload_read,
        wdw_val_6_6_reload_dout,
        wdw_val_6_6_reload_empty_n,
        wdw_val_6_6_reload_read,
        wdw_val_6_7_reload_dout,
        wdw_val_6_7_reload_empty_n,
        wdw_val_6_7_reload_read,
        wdw_val_6_8_reload_dout,
        wdw_val_6_8_reload_empty_n,
        wdw_val_6_8_reload_read,
        wdw_val_6_9_reload_dout,
        wdw_val_6_9_reload_empty_n,
        wdw_val_6_9_reload_read,
        wdw_val_7_0_reload_dout,
        wdw_val_7_0_reload_empty_n,
        wdw_val_7_0_reload_read,
        wdw_val_7_1_reload_dout,
        wdw_val_7_1_reload_empty_n,
        wdw_val_7_1_reload_read,
        wdw_val_7_2_reload_dout,
        wdw_val_7_2_reload_empty_n,
        wdw_val_7_2_reload_read,
        wdw_val_7_3_reload_dout,
        wdw_val_7_3_reload_empty_n,
        wdw_val_7_3_reload_read,
        wdw_val_7_4_reload_dout,
        wdw_val_7_4_reload_empty_n,
        wdw_val_7_4_reload_read,
        wdw_val_7_5_reload_dout,
        wdw_val_7_5_reload_empty_n,
        wdw_val_7_5_reload_read,
        wdw_val_7_6_reload_dout,
        wdw_val_7_6_reload_empty_n,
        wdw_val_7_6_reload_read,
        wdw_val_7_7_reload_dout,
        wdw_val_7_7_reload_empty_n,
        wdw_val_7_7_reload_read,
        wdw_val_7_8_reload_dout,
        wdw_val_7_8_reload_empty_n,
        wdw_val_7_8_reload_read,
        wdw_val_7_9_reload_dout,
        wdw_val_7_9_reload_empty_n,
        wdw_val_7_9_reload_read,
        wdw_val_8_0_reload_dout,
        wdw_val_8_0_reload_empty_n,
        wdw_val_8_0_reload_read,
        wdw_val_8_1_reload_dout,
        wdw_val_8_1_reload_empty_n,
        wdw_val_8_1_reload_read,
        wdw_val_8_2_reload_dout,
        wdw_val_8_2_reload_empty_n,
        wdw_val_8_2_reload_read,
        wdw_val_8_3_reload_dout,
        wdw_val_8_3_reload_empty_n,
        wdw_val_8_3_reload_read,
        wdw_val_8_4_reload_dout,
        wdw_val_8_4_reload_empty_n,
        wdw_val_8_4_reload_read,
        wdw_val_8_5_reload_dout,
        wdw_val_8_5_reload_empty_n,
        wdw_val_8_5_reload_read,
        wdw_val_8_6_reload_dout,
        wdw_val_8_6_reload_empty_n,
        wdw_val_8_6_reload_read,
        wdw_val_8_7_reload_dout,
        wdw_val_8_7_reload_empty_n,
        wdw_val_8_7_reload_read,
        wdw_val_8_8_reload_dout,
        wdw_val_8_8_reload_empty_n,
        wdw_val_8_8_reload_read,
        wdw_val_8_9_reload_dout,
        wdw_val_8_9_reload_empty_n,
        wdw_val_8_9_reload_read,
        wdw_val_9_0_reload_dout,
        wdw_val_9_0_reload_empty_n,
        wdw_val_9_0_reload_read,
        wdw_val_9_1_reload_dout,
        wdw_val_9_1_reload_empty_n,
        wdw_val_9_1_reload_read,
        wdw_val_9_2_reload_dout,
        wdw_val_9_2_reload_empty_n,
        wdw_val_9_2_reload_read,
        wdw_val_9_3_reload_dout,
        wdw_val_9_3_reload_empty_n,
        wdw_val_9_3_reload_read,
        wdw_val_9_4_reload_dout,
        wdw_val_9_4_reload_empty_n,
        wdw_val_9_4_reload_read,
        wdw_val_9_5_reload_dout,
        wdw_val_9_5_reload_empty_n,
        wdw_val_9_5_reload_read,
        wdw_val_9_6_reload_dout,
        wdw_val_9_6_reload_empty_n,
        wdw_val_9_6_reload_read,
        wdw_val_9_7_reload_dout,
        wdw_val_9_7_reload_empty_n,
        wdw_val_9_7_reload_read,
        wdw_val_9_9_reload_dout,
        wdw_val_9_9_reload_empty_n,
        wdw_val_9_9_reload_read,
        wdw_val_9_8_reload_dout,
        wdw_val_9_8_reload_empty_n,
        wdw_val_9_8_reload_read,
        heightloop_1_reload_out_din,
        heightloop_1_reload_out_full_n,
        heightloop_1_reload_out_write,
        widthloop_1_reload_out_din,
        widthloop_1_reload_out_full_n,
        widthloop_1_reload_out_write,
        p_neg392_i_i_i2_cast_reload_out_din,
        p_neg392_i_i_i2_cast_reload_out_full_n,
        p_neg392_i_i_i2_cast_reload_out_write,
        p_neg392_i_i_i2_cast27809_reload_out_din,
        p_neg392_i_i_i2_cast27809_reload_out_full_n,
        p_neg392_i_i_i2_cast27809_reload_out_write,
        p_neg392_i_i_i2_reload_out_din,
        p_neg392_i_i_i2_reload_out_full_n,
        p_neg392_i_i_i2_reload_out_write,
        tmp_41_cast_reload_out_din,
        tmp_41_cast_reload_out_full_n,
        tmp_41_cast_reload_out_write,
        tmp_41_reload_out_din,
        tmp_41_reload_out_full_n,
        tmp_41_reload_out_write,
        p_neg392_i_i_i2_cast27810_reload_out_din,
        p_neg392_i_i_i2_cast27810_reload_out_full_n,
        p_neg392_i_i_i2_cast27810_reload_out_write,
        wdw_val_0_0_reload_out_din,
        wdw_val_0_0_reload_out_full_n,
        wdw_val_0_0_reload_out_write,
        wdw_val_0_1_reload_out_din,
        wdw_val_0_1_reload_out_full_n,
        wdw_val_0_1_reload_out_write,
        wdw_val_0_2_reload_out_din,
        wdw_val_0_2_reload_out_full_n,
        wdw_val_0_2_reload_out_write,
        wdw_val_0_3_reload_out_din,
        wdw_val_0_3_reload_out_full_n,
        wdw_val_0_3_reload_out_write,
        wdw_val_0_4_reload_out_din,
        wdw_val_0_4_reload_out_full_n,
        wdw_val_0_4_reload_out_write,
        wdw_val_0_5_reload_out_din,
        wdw_val_0_5_reload_out_full_n,
        wdw_val_0_5_reload_out_write,
        wdw_val_0_6_reload_out_din,
        wdw_val_0_6_reload_out_full_n,
        wdw_val_0_6_reload_out_write,
        wdw_val_0_7_reload_out_din,
        wdw_val_0_7_reload_out_full_n,
        wdw_val_0_7_reload_out_write,
        wdw_val_0_8_reload_out_din,
        wdw_val_0_8_reload_out_full_n,
        wdw_val_0_8_reload_out_write,
        wdw_val_0_9_reload_out_din,
        wdw_val_0_9_reload_out_full_n,
        wdw_val_0_9_reload_out_write,
        wdw_val_1_0_reload_out_din,
        wdw_val_1_0_reload_out_full_n,
        wdw_val_1_0_reload_out_write,
        wdw_val_1_1_reload_out_din,
        wdw_val_1_1_reload_out_full_n,
        wdw_val_1_1_reload_out_write,
        wdw_val_1_2_reload_out_din,
        wdw_val_1_2_reload_out_full_n,
        wdw_val_1_2_reload_out_write,
        wdw_val_1_3_reload_out_din,
        wdw_val_1_3_reload_out_full_n,
        wdw_val_1_3_reload_out_write,
        wdw_val_1_4_reload_out_din,
        wdw_val_1_4_reload_out_full_n,
        wdw_val_1_4_reload_out_write,
        wdw_val_1_5_reload_out_din,
        wdw_val_1_5_reload_out_full_n,
        wdw_val_1_5_reload_out_write,
        wdw_val_1_6_reload_out_din,
        wdw_val_1_6_reload_out_full_n,
        wdw_val_1_6_reload_out_write,
        wdw_val_1_7_reload_out_din,
        wdw_val_1_7_reload_out_full_n,
        wdw_val_1_7_reload_out_write,
        wdw_val_1_8_reload_out_din,
        wdw_val_1_8_reload_out_full_n,
        wdw_val_1_8_reload_out_write,
        wdw_val_1_9_reload_out_din,
        wdw_val_1_9_reload_out_full_n,
        wdw_val_1_9_reload_out_write,
        wdw_val_2_0_reload_out_din,
        wdw_val_2_0_reload_out_full_n,
        wdw_val_2_0_reload_out_write,
        wdw_val_2_1_reload_out_din,
        wdw_val_2_1_reload_out_full_n,
        wdw_val_2_1_reload_out_write,
        wdw_val_2_2_reload_out_din,
        wdw_val_2_2_reload_out_full_n,
        wdw_val_2_2_reload_out_write,
        wdw_val_2_3_reload_out_din,
        wdw_val_2_3_reload_out_full_n,
        wdw_val_2_3_reload_out_write,
        wdw_val_2_4_reload_out_din,
        wdw_val_2_4_reload_out_full_n,
        wdw_val_2_4_reload_out_write,
        wdw_val_2_5_reload_out_din,
        wdw_val_2_5_reload_out_full_n,
        wdw_val_2_5_reload_out_write,
        wdw_val_2_6_reload_out_din,
        wdw_val_2_6_reload_out_full_n,
        wdw_val_2_6_reload_out_write,
        wdw_val_2_7_reload_out_din,
        wdw_val_2_7_reload_out_full_n,
        wdw_val_2_7_reload_out_write,
        wdw_val_2_8_reload_out_din,
        wdw_val_2_8_reload_out_full_n,
        wdw_val_2_8_reload_out_write,
        wdw_val_2_9_reload_out_din,
        wdw_val_2_9_reload_out_full_n,
        wdw_val_2_9_reload_out_write,
        wdw_val_3_0_reload_out_din,
        wdw_val_3_0_reload_out_full_n,
        wdw_val_3_0_reload_out_write,
        wdw_val_3_1_reload_out_din,
        wdw_val_3_1_reload_out_full_n,
        wdw_val_3_1_reload_out_write,
        wdw_val_3_2_reload_out_din,
        wdw_val_3_2_reload_out_full_n,
        wdw_val_3_2_reload_out_write,
        wdw_val_3_3_reload_out_din,
        wdw_val_3_3_reload_out_full_n,
        wdw_val_3_3_reload_out_write,
        wdw_val_3_4_reload_out_din,
        wdw_val_3_4_reload_out_full_n,
        wdw_val_3_4_reload_out_write,
        wdw_val_3_5_reload_out_din,
        wdw_val_3_5_reload_out_full_n,
        wdw_val_3_5_reload_out_write,
        wdw_val_3_6_reload_out_din,
        wdw_val_3_6_reload_out_full_n,
        wdw_val_3_6_reload_out_write,
        wdw_val_3_7_reload_out_din,
        wdw_val_3_7_reload_out_full_n,
        wdw_val_3_7_reload_out_write,
        wdw_val_3_8_reload_out_din,
        wdw_val_3_8_reload_out_full_n,
        wdw_val_3_8_reload_out_write,
        wdw_val_3_9_reload_out_din,
        wdw_val_3_9_reload_out_full_n,
        wdw_val_3_9_reload_out_write,
        wdw_val_4_0_reload_out_din,
        wdw_val_4_0_reload_out_full_n,
        wdw_val_4_0_reload_out_write,
        wdw_val_4_1_reload_out_din,
        wdw_val_4_1_reload_out_full_n,
        wdw_val_4_1_reload_out_write,
        wdw_val_4_2_reload_out_din,
        wdw_val_4_2_reload_out_full_n,
        wdw_val_4_2_reload_out_write,
        wdw_val_4_3_reload_out_din,
        wdw_val_4_3_reload_out_full_n,
        wdw_val_4_3_reload_out_write,
        wdw_val_4_4_reload_out_din,
        wdw_val_4_4_reload_out_full_n,
        wdw_val_4_4_reload_out_write,
        wdw_val_4_5_reload_out_din,
        wdw_val_4_5_reload_out_full_n,
        wdw_val_4_5_reload_out_write,
        wdw_val_4_6_reload_out_din,
        wdw_val_4_6_reload_out_full_n,
        wdw_val_4_6_reload_out_write,
        wdw_val_4_7_reload_out_din,
        wdw_val_4_7_reload_out_full_n,
        wdw_val_4_7_reload_out_write,
        wdw_val_4_8_reload_out_din,
        wdw_val_4_8_reload_out_full_n,
        wdw_val_4_8_reload_out_write,
        wdw_val_4_9_reload_out_din,
        wdw_val_4_9_reload_out_full_n,
        wdw_val_4_9_reload_out_write,
        wdw_val_5_0_reload_out_din,
        wdw_val_5_0_reload_out_full_n,
        wdw_val_5_0_reload_out_write,
        wdw_val_5_1_reload_out_din,
        wdw_val_5_1_reload_out_full_n,
        wdw_val_5_1_reload_out_write,
        wdw_val_5_2_reload_out_din,
        wdw_val_5_2_reload_out_full_n,
        wdw_val_5_2_reload_out_write,
        wdw_val_5_3_reload_out_din,
        wdw_val_5_3_reload_out_full_n,
        wdw_val_5_3_reload_out_write,
        wdw_val_5_4_reload_out_din,
        wdw_val_5_4_reload_out_full_n,
        wdw_val_5_4_reload_out_write,
        wdw_val_5_5_reload_out_din,
        wdw_val_5_5_reload_out_full_n,
        wdw_val_5_5_reload_out_write,
        wdw_val_5_6_reload_out_din,
        wdw_val_5_6_reload_out_full_n,
        wdw_val_5_6_reload_out_write,
        wdw_val_5_7_reload_out_din,
        wdw_val_5_7_reload_out_full_n,
        wdw_val_5_7_reload_out_write,
        wdw_val_5_8_reload_out_din,
        wdw_val_5_8_reload_out_full_n,
        wdw_val_5_8_reload_out_write,
        wdw_val_5_9_reload_out_din,
        wdw_val_5_9_reload_out_full_n,
        wdw_val_5_9_reload_out_write,
        wdw_val_6_0_reload_out_din,
        wdw_val_6_0_reload_out_full_n,
        wdw_val_6_0_reload_out_write,
        wdw_val_6_1_reload_out_din,
        wdw_val_6_1_reload_out_full_n,
        wdw_val_6_1_reload_out_write,
        wdw_val_6_2_reload_out_din,
        wdw_val_6_2_reload_out_full_n,
        wdw_val_6_2_reload_out_write,
        wdw_val_6_3_reload_out_din,
        wdw_val_6_3_reload_out_full_n,
        wdw_val_6_3_reload_out_write,
        wdw_val_6_4_reload_out_din,
        wdw_val_6_4_reload_out_full_n,
        wdw_val_6_4_reload_out_write,
        wdw_val_6_5_reload_out_din,
        wdw_val_6_5_reload_out_full_n,
        wdw_val_6_5_reload_out_write,
        wdw_val_6_6_reload_out_din,
        wdw_val_6_6_reload_out_full_n,
        wdw_val_6_6_reload_out_write,
        wdw_val_6_7_reload_out_din,
        wdw_val_6_7_reload_out_full_n,
        wdw_val_6_7_reload_out_write,
        wdw_val_6_8_reload_out_din,
        wdw_val_6_8_reload_out_full_n,
        wdw_val_6_8_reload_out_write,
        wdw_val_6_9_reload_out_din,
        wdw_val_6_9_reload_out_full_n,
        wdw_val_6_9_reload_out_write,
        wdw_val_7_0_reload_out_din,
        wdw_val_7_0_reload_out_full_n,
        wdw_val_7_0_reload_out_write,
        wdw_val_7_1_reload_out_din,
        wdw_val_7_1_reload_out_full_n,
        wdw_val_7_1_reload_out_write,
        wdw_val_7_2_reload_out_din,
        wdw_val_7_2_reload_out_full_n,
        wdw_val_7_2_reload_out_write,
        wdw_val_7_3_reload_out_din,
        wdw_val_7_3_reload_out_full_n,
        wdw_val_7_3_reload_out_write,
        wdw_val_7_4_reload_out_din,
        wdw_val_7_4_reload_out_full_n,
        wdw_val_7_4_reload_out_write,
        wdw_val_7_5_reload_out_din,
        wdw_val_7_5_reload_out_full_n,
        wdw_val_7_5_reload_out_write,
        wdw_val_7_6_reload_out_din,
        wdw_val_7_6_reload_out_full_n,
        wdw_val_7_6_reload_out_write,
        wdw_val_7_7_reload_out_din,
        wdw_val_7_7_reload_out_full_n,
        wdw_val_7_7_reload_out_write,
        wdw_val_7_8_reload_out_din,
        wdw_val_7_8_reload_out_full_n,
        wdw_val_7_8_reload_out_write,
        wdw_val_7_9_reload_out_din,
        wdw_val_7_9_reload_out_full_n,
        wdw_val_7_9_reload_out_write,
        wdw_val_8_0_reload_out_din,
        wdw_val_8_0_reload_out_full_n,
        wdw_val_8_0_reload_out_write,
        wdw_val_8_1_reload_out_din,
        wdw_val_8_1_reload_out_full_n,
        wdw_val_8_1_reload_out_write,
        wdw_val_8_2_reload_out_din,
        wdw_val_8_2_reload_out_full_n,
        wdw_val_8_2_reload_out_write,
        wdw_val_8_3_reload_out_din,
        wdw_val_8_3_reload_out_full_n,
        wdw_val_8_3_reload_out_write,
        wdw_val_8_4_reload_out_din,
        wdw_val_8_4_reload_out_full_n,
        wdw_val_8_4_reload_out_write,
        wdw_val_8_5_reload_out_din,
        wdw_val_8_5_reload_out_full_n,
        wdw_val_8_5_reload_out_write,
        wdw_val_8_6_reload_out_din,
        wdw_val_8_6_reload_out_full_n,
        wdw_val_8_6_reload_out_write,
        wdw_val_8_7_reload_out_din,
        wdw_val_8_7_reload_out_full_n,
        wdw_val_8_7_reload_out_write,
        wdw_val_8_8_reload_out_din,
        wdw_val_8_8_reload_out_full_n,
        wdw_val_8_8_reload_out_write,
        wdw_val_8_9_reload_out_din,
        wdw_val_8_9_reload_out_full_n,
        wdw_val_8_9_reload_out_write,
        wdw_val_9_0_reload_out_din,
        wdw_val_9_0_reload_out_full_n,
        wdw_val_9_0_reload_out_write,
        wdw_val_9_1_reload_out_din,
        wdw_val_9_1_reload_out_full_n,
        wdw_val_9_1_reload_out_write,
        wdw_val_9_2_reload_out_din,
        wdw_val_9_2_reload_out_full_n,
        wdw_val_9_2_reload_out_write,
        wdw_val_9_3_reload_out_din,
        wdw_val_9_3_reload_out_full_n,
        wdw_val_9_3_reload_out_write,
        wdw_val_9_4_reload_out_din,
        wdw_val_9_4_reload_out_full_n,
        wdw_val_9_4_reload_out_write,
        wdw_val_9_5_reload_out_din,
        wdw_val_9_5_reload_out_full_n,
        wdw_val_9_5_reload_out_write,
        wdw_val_9_6_reload_out_din,
        wdw_val_9_6_reload_out_full_n,
        wdw_val_9_6_reload_out_write,
        wdw_val_9_7_reload_out_din,
        wdw_val_9_7_reload_out_full_n,
        wdw_val_9_7_reload_out_write,
        wdw_val_9_9_reload_out_din,
        wdw_val_9_9_reload_out_full_n,
        wdw_val_9_9_reload_out_write,
        wdw_val_9_8_reload_out_din,
        wdw_val_9_8_reload_out_full_n,
        wdw_val_9_8_reload_out_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 4'b100;
parameter    ap_ST_st66_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv10_4 = 10'b100;
parameter    ap_const_lv10_2 = 10'b10;
parameter    ap_const_lv10_3 = 10'b11;
parameter    ap_const_lv10_3FF = 10'b1111111111;
parameter    ap_const_lv10_3FE = 10'b1111111110;
parameter    ap_const_lv11_7FD = 11'b11111111101;
parameter    ap_const_lv11_7FC = 11'b11111111100;
parameter    ap_const_lv11_7FB = 11'b11111111011;
parameter    ap_const_lv11_7FA = 11'b11111111010;
parameter    ap_const_lv11_7F9 = 11'b11111111001;
parameter    ap_const_lv11_7F8 = 11'b11111111000;
parameter    ap_const_lv11_7F7 = 11'b11111110111;
parameter    ap_const_lv11_7F6 = 11'b11111110110;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_8 = 11'b1000;
parameter    ap_const_lv12_FFB = 12'b111111111011;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [9:0] heightloop_1_reload_dout;
input   heightloop_1_reload_empty_n;
output   heightloop_1_reload_read;
input  [10:0] widthloop_1_reload_dout;
input   widthloop_1_reload_empty_n;
output   widthloop_1_reload_read;
input  [9:0] rows;
input  [3:0] p_neg392_i_i_i2_cast_reload_dout;
input   p_neg392_i_i_i2_cast_reload_empty_n;
output   p_neg392_i_i_i2_cast_reload_read;
input  [9:0] p_neg392_i_i_i2_cast27809_reload_dout;
input   p_neg392_i_i_i2_cast27809_reload_empty_n;
output   p_neg392_i_i_i2_cast27809_reload_read;
input  [9:0] p_neg392_i_i_i2_reload_dout;
input   p_neg392_i_i_i2_reload_empty_n;
output   p_neg392_i_i_i2_reload_read;
input  [10:0] tmp_41_cast_reload_dout;
input   tmp_41_cast_reload_empty_n;
output   tmp_41_cast_reload_read;
input  [10:0] tmp_41_reload_dout;
input   tmp_41_reload_empty_n;
output   tmp_41_reload_read;
input  [10:0] cols;
input  [7:0] img_1_data_stream_0_V_dout;
input   img_1_data_stream_0_V_empty_n;
output   img_1_data_stream_0_V_read;
input  [0:0] p_neg392_i_i_i2_cast27810_reload_dout;
input   p_neg392_i_i_i2_cast27810_reload_empty_n;
output   p_neg392_i_i_i2_cast27810_reload_read;
output  [7:0] img_2_data_stream_0_V_din;
input   img_2_data_stream_0_V_full_n;
output   img_2_data_stream_0_V_write;
input  [7:0] wdw_val_0_0_reload_dout;
input   wdw_val_0_0_reload_empty_n;
output   wdw_val_0_0_reload_read;
input  [7:0] wdw_val_0_1_reload_dout;
input   wdw_val_0_1_reload_empty_n;
output   wdw_val_0_1_reload_read;
input  [7:0] wdw_val_0_2_reload_dout;
input   wdw_val_0_2_reload_empty_n;
output   wdw_val_0_2_reload_read;
input  [7:0] wdw_val_0_3_reload_dout;
input   wdw_val_0_3_reload_empty_n;
output   wdw_val_0_3_reload_read;
input  [7:0] wdw_val_0_4_reload_dout;
input   wdw_val_0_4_reload_empty_n;
output   wdw_val_0_4_reload_read;
input  [7:0] wdw_val_0_5_reload_dout;
input   wdw_val_0_5_reload_empty_n;
output   wdw_val_0_5_reload_read;
input  [7:0] wdw_val_0_6_reload_dout;
input   wdw_val_0_6_reload_empty_n;
output   wdw_val_0_6_reload_read;
input  [7:0] wdw_val_0_7_reload_dout;
input   wdw_val_0_7_reload_empty_n;
output   wdw_val_0_7_reload_read;
input  [7:0] wdw_val_0_8_reload_dout;
input   wdw_val_0_8_reload_empty_n;
output   wdw_val_0_8_reload_read;
input  [7:0] wdw_val_0_9_reload_dout;
input   wdw_val_0_9_reload_empty_n;
output   wdw_val_0_9_reload_read;
input  [7:0] wdw_val_1_0_reload_dout;
input   wdw_val_1_0_reload_empty_n;
output   wdw_val_1_0_reload_read;
input  [7:0] wdw_val_1_1_reload_dout;
input   wdw_val_1_1_reload_empty_n;
output   wdw_val_1_1_reload_read;
input  [7:0] wdw_val_1_2_reload_dout;
input   wdw_val_1_2_reload_empty_n;
output   wdw_val_1_2_reload_read;
input  [7:0] wdw_val_1_3_reload_dout;
input   wdw_val_1_3_reload_empty_n;
output   wdw_val_1_3_reload_read;
input  [7:0] wdw_val_1_4_reload_dout;
input   wdw_val_1_4_reload_empty_n;
output   wdw_val_1_4_reload_read;
input  [7:0] wdw_val_1_5_reload_dout;
input   wdw_val_1_5_reload_empty_n;
output   wdw_val_1_5_reload_read;
input  [7:0] wdw_val_1_6_reload_dout;
input   wdw_val_1_6_reload_empty_n;
output   wdw_val_1_6_reload_read;
input  [7:0] wdw_val_1_7_reload_dout;
input   wdw_val_1_7_reload_empty_n;
output   wdw_val_1_7_reload_read;
input  [7:0] wdw_val_1_8_reload_dout;
input   wdw_val_1_8_reload_empty_n;
output   wdw_val_1_8_reload_read;
input  [7:0] wdw_val_1_9_reload_dout;
input   wdw_val_1_9_reload_empty_n;
output   wdw_val_1_9_reload_read;
input  [7:0] wdw_val_2_0_reload_dout;
input   wdw_val_2_0_reload_empty_n;
output   wdw_val_2_0_reload_read;
input  [7:0] wdw_val_2_1_reload_dout;
input   wdw_val_2_1_reload_empty_n;
output   wdw_val_2_1_reload_read;
input  [7:0] wdw_val_2_2_reload_dout;
input   wdw_val_2_2_reload_empty_n;
output   wdw_val_2_2_reload_read;
input  [7:0] wdw_val_2_3_reload_dout;
input   wdw_val_2_3_reload_empty_n;
output   wdw_val_2_3_reload_read;
input  [7:0] wdw_val_2_4_reload_dout;
input   wdw_val_2_4_reload_empty_n;
output   wdw_val_2_4_reload_read;
input  [7:0] wdw_val_2_5_reload_dout;
input   wdw_val_2_5_reload_empty_n;
output   wdw_val_2_5_reload_read;
input  [7:0] wdw_val_2_6_reload_dout;
input   wdw_val_2_6_reload_empty_n;
output   wdw_val_2_6_reload_read;
input  [7:0] wdw_val_2_7_reload_dout;
input   wdw_val_2_7_reload_empty_n;
output   wdw_val_2_7_reload_read;
input  [7:0] wdw_val_2_8_reload_dout;
input   wdw_val_2_8_reload_empty_n;
output   wdw_val_2_8_reload_read;
input  [7:0] wdw_val_2_9_reload_dout;
input   wdw_val_2_9_reload_empty_n;
output   wdw_val_2_9_reload_read;
input  [7:0] wdw_val_3_0_reload_dout;
input   wdw_val_3_0_reload_empty_n;
output   wdw_val_3_0_reload_read;
input  [7:0] wdw_val_3_1_reload_dout;
input   wdw_val_3_1_reload_empty_n;
output   wdw_val_3_1_reload_read;
input  [7:0] wdw_val_3_2_reload_dout;
input   wdw_val_3_2_reload_empty_n;
output   wdw_val_3_2_reload_read;
input  [7:0] wdw_val_3_3_reload_dout;
input   wdw_val_3_3_reload_empty_n;
output   wdw_val_3_3_reload_read;
input  [7:0] wdw_val_3_4_reload_dout;
input   wdw_val_3_4_reload_empty_n;
output   wdw_val_3_4_reload_read;
input  [7:0] wdw_val_3_5_reload_dout;
input   wdw_val_3_5_reload_empty_n;
output   wdw_val_3_5_reload_read;
input  [7:0] wdw_val_3_6_reload_dout;
input   wdw_val_3_6_reload_empty_n;
output   wdw_val_3_6_reload_read;
input  [7:0] wdw_val_3_7_reload_dout;
input   wdw_val_3_7_reload_empty_n;
output   wdw_val_3_7_reload_read;
input  [7:0] wdw_val_3_8_reload_dout;
input   wdw_val_3_8_reload_empty_n;
output   wdw_val_3_8_reload_read;
input  [7:0] wdw_val_3_9_reload_dout;
input   wdw_val_3_9_reload_empty_n;
output   wdw_val_3_9_reload_read;
input  [7:0] wdw_val_4_0_reload_dout;
input   wdw_val_4_0_reload_empty_n;
output   wdw_val_4_0_reload_read;
input  [7:0] wdw_val_4_1_reload_dout;
input   wdw_val_4_1_reload_empty_n;
output   wdw_val_4_1_reload_read;
input  [7:0] wdw_val_4_2_reload_dout;
input   wdw_val_4_2_reload_empty_n;
output   wdw_val_4_2_reload_read;
input  [7:0] wdw_val_4_3_reload_dout;
input   wdw_val_4_3_reload_empty_n;
output   wdw_val_4_3_reload_read;
input  [7:0] wdw_val_4_4_reload_dout;
input   wdw_val_4_4_reload_empty_n;
output   wdw_val_4_4_reload_read;
input  [7:0] wdw_val_4_5_reload_dout;
input   wdw_val_4_5_reload_empty_n;
output   wdw_val_4_5_reload_read;
input  [7:0] wdw_val_4_6_reload_dout;
input   wdw_val_4_6_reload_empty_n;
output   wdw_val_4_6_reload_read;
input  [7:0] wdw_val_4_7_reload_dout;
input   wdw_val_4_7_reload_empty_n;
output   wdw_val_4_7_reload_read;
input  [7:0] wdw_val_4_8_reload_dout;
input   wdw_val_4_8_reload_empty_n;
output   wdw_val_4_8_reload_read;
input  [7:0] wdw_val_4_9_reload_dout;
input   wdw_val_4_9_reload_empty_n;
output   wdw_val_4_9_reload_read;
input  [7:0] wdw_val_5_0_reload_dout;
input   wdw_val_5_0_reload_empty_n;
output   wdw_val_5_0_reload_read;
input  [7:0] wdw_val_5_1_reload_dout;
input   wdw_val_5_1_reload_empty_n;
output   wdw_val_5_1_reload_read;
input  [7:0] wdw_val_5_2_reload_dout;
input   wdw_val_5_2_reload_empty_n;
output   wdw_val_5_2_reload_read;
input  [7:0] wdw_val_5_3_reload_dout;
input   wdw_val_5_3_reload_empty_n;
output   wdw_val_5_3_reload_read;
input  [7:0] wdw_val_5_4_reload_dout;
input   wdw_val_5_4_reload_empty_n;
output   wdw_val_5_4_reload_read;
input  [7:0] wdw_val_5_5_reload_dout;
input   wdw_val_5_5_reload_empty_n;
output   wdw_val_5_5_reload_read;
input  [7:0] wdw_val_5_6_reload_dout;
input   wdw_val_5_6_reload_empty_n;
output   wdw_val_5_6_reload_read;
input  [7:0] wdw_val_5_7_reload_dout;
input   wdw_val_5_7_reload_empty_n;
output   wdw_val_5_7_reload_read;
input  [7:0] wdw_val_5_8_reload_dout;
input   wdw_val_5_8_reload_empty_n;
output   wdw_val_5_8_reload_read;
input  [7:0] wdw_val_5_9_reload_dout;
input   wdw_val_5_9_reload_empty_n;
output   wdw_val_5_9_reload_read;
input  [7:0] wdw_val_6_0_reload_dout;
input   wdw_val_6_0_reload_empty_n;
output   wdw_val_6_0_reload_read;
input  [7:0] wdw_val_6_1_reload_dout;
input   wdw_val_6_1_reload_empty_n;
output   wdw_val_6_1_reload_read;
input  [7:0] wdw_val_6_2_reload_dout;
input   wdw_val_6_2_reload_empty_n;
output   wdw_val_6_2_reload_read;
input  [7:0] wdw_val_6_3_reload_dout;
input   wdw_val_6_3_reload_empty_n;
output   wdw_val_6_3_reload_read;
input  [7:0] wdw_val_6_4_reload_dout;
input   wdw_val_6_4_reload_empty_n;
output   wdw_val_6_4_reload_read;
input  [7:0] wdw_val_6_5_reload_dout;
input   wdw_val_6_5_reload_empty_n;
output   wdw_val_6_5_reload_read;
input  [7:0] wdw_val_6_6_reload_dout;
input   wdw_val_6_6_reload_empty_n;
output   wdw_val_6_6_reload_read;
input  [7:0] wdw_val_6_7_reload_dout;
input   wdw_val_6_7_reload_empty_n;
output   wdw_val_6_7_reload_read;
input  [7:0] wdw_val_6_8_reload_dout;
input   wdw_val_6_8_reload_empty_n;
output   wdw_val_6_8_reload_read;
input  [7:0] wdw_val_6_9_reload_dout;
input   wdw_val_6_9_reload_empty_n;
output   wdw_val_6_9_reload_read;
input  [7:0] wdw_val_7_0_reload_dout;
input   wdw_val_7_0_reload_empty_n;
output   wdw_val_7_0_reload_read;
input  [7:0] wdw_val_7_1_reload_dout;
input   wdw_val_7_1_reload_empty_n;
output   wdw_val_7_1_reload_read;
input  [7:0] wdw_val_7_2_reload_dout;
input   wdw_val_7_2_reload_empty_n;
output   wdw_val_7_2_reload_read;
input  [7:0] wdw_val_7_3_reload_dout;
input   wdw_val_7_3_reload_empty_n;
output   wdw_val_7_3_reload_read;
input  [7:0] wdw_val_7_4_reload_dout;
input   wdw_val_7_4_reload_empty_n;
output   wdw_val_7_4_reload_read;
input  [7:0] wdw_val_7_5_reload_dout;
input   wdw_val_7_5_reload_empty_n;
output   wdw_val_7_5_reload_read;
input  [7:0] wdw_val_7_6_reload_dout;
input   wdw_val_7_6_reload_empty_n;
output   wdw_val_7_6_reload_read;
input  [7:0] wdw_val_7_7_reload_dout;
input   wdw_val_7_7_reload_empty_n;
output   wdw_val_7_7_reload_read;
input  [7:0] wdw_val_7_8_reload_dout;
input   wdw_val_7_8_reload_empty_n;
output   wdw_val_7_8_reload_read;
input  [7:0] wdw_val_7_9_reload_dout;
input   wdw_val_7_9_reload_empty_n;
output   wdw_val_7_9_reload_read;
input  [7:0] wdw_val_8_0_reload_dout;
input   wdw_val_8_0_reload_empty_n;
output   wdw_val_8_0_reload_read;
input  [7:0] wdw_val_8_1_reload_dout;
input   wdw_val_8_1_reload_empty_n;
output   wdw_val_8_1_reload_read;
input  [7:0] wdw_val_8_2_reload_dout;
input   wdw_val_8_2_reload_empty_n;
output   wdw_val_8_2_reload_read;
input  [7:0] wdw_val_8_3_reload_dout;
input   wdw_val_8_3_reload_empty_n;
output   wdw_val_8_3_reload_read;
input  [7:0] wdw_val_8_4_reload_dout;
input   wdw_val_8_4_reload_empty_n;
output   wdw_val_8_4_reload_read;
input  [7:0] wdw_val_8_5_reload_dout;
input   wdw_val_8_5_reload_empty_n;
output   wdw_val_8_5_reload_read;
input  [7:0] wdw_val_8_6_reload_dout;
input   wdw_val_8_6_reload_empty_n;
output   wdw_val_8_6_reload_read;
input  [7:0] wdw_val_8_7_reload_dout;
input   wdw_val_8_7_reload_empty_n;
output   wdw_val_8_7_reload_read;
input  [7:0] wdw_val_8_8_reload_dout;
input   wdw_val_8_8_reload_empty_n;
output   wdw_val_8_8_reload_read;
input  [7:0] wdw_val_8_9_reload_dout;
input   wdw_val_8_9_reload_empty_n;
output   wdw_val_8_9_reload_read;
input  [7:0] wdw_val_9_0_reload_dout;
input   wdw_val_9_0_reload_empty_n;
output   wdw_val_9_0_reload_read;
input  [7:0] wdw_val_9_1_reload_dout;
input   wdw_val_9_1_reload_empty_n;
output   wdw_val_9_1_reload_read;
input  [7:0] wdw_val_9_2_reload_dout;
input   wdw_val_9_2_reload_empty_n;
output   wdw_val_9_2_reload_read;
input  [7:0] wdw_val_9_3_reload_dout;
input   wdw_val_9_3_reload_empty_n;
output   wdw_val_9_3_reload_read;
input  [7:0] wdw_val_9_4_reload_dout;
input   wdw_val_9_4_reload_empty_n;
output   wdw_val_9_4_reload_read;
input  [7:0] wdw_val_9_5_reload_dout;
input   wdw_val_9_5_reload_empty_n;
output   wdw_val_9_5_reload_read;
input  [7:0] wdw_val_9_6_reload_dout;
input   wdw_val_9_6_reload_empty_n;
output   wdw_val_9_6_reload_read;
input  [7:0] wdw_val_9_7_reload_dout;
input   wdw_val_9_7_reload_empty_n;
output   wdw_val_9_7_reload_read;
input  [7:0] wdw_val_9_9_reload_dout;
input   wdw_val_9_9_reload_empty_n;
output   wdw_val_9_9_reload_read;
input  [7:0] wdw_val_9_8_reload_dout;
input   wdw_val_9_8_reload_empty_n;
output   wdw_val_9_8_reload_read;
output  [9:0] heightloop_1_reload_out_din;
input   heightloop_1_reload_out_full_n;
output   heightloop_1_reload_out_write;
output  [10:0] widthloop_1_reload_out_din;
input   widthloop_1_reload_out_full_n;
output   widthloop_1_reload_out_write;
output  [3:0] p_neg392_i_i_i2_cast_reload_out_din;
input   p_neg392_i_i_i2_cast_reload_out_full_n;
output   p_neg392_i_i_i2_cast_reload_out_write;
output  [9:0] p_neg392_i_i_i2_cast27809_reload_out_din;
input   p_neg392_i_i_i2_cast27809_reload_out_full_n;
output   p_neg392_i_i_i2_cast27809_reload_out_write;
output  [9:0] p_neg392_i_i_i2_reload_out_din;
input   p_neg392_i_i_i2_reload_out_full_n;
output   p_neg392_i_i_i2_reload_out_write;
output  [10:0] tmp_41_cast_reload_out_din;
input   tmp_41_cast_reload_out_full_n;
output   tmp_41_cast_reload_out_write;
output  [10:0] tmp_41_reload_out_din;
input   tmp_41_reload_out_full_n;
output   tmp_41_reload_out_write;
output  [0:0] p_neg392_i_i_i2_cast27810_reload_out_din;
input   p_neg392_i_i_i2_cast27810_reload_out_full_n;
output   p_neg392_i_i_i2_cast27810_reload_out_write;
output  [7:0] wdw_val_0_0_reload_out_din;
input   wdw_val_0_0_reload_out_full_n;
output   wdw_val_0_0_reload_out_write;
output  [7:0] wdw_val_0_1_reload_out_din;
input   wdw_val_0_1_reload_out_full_n;
output   wdw_val_0_1_reload_out_write;
output  [7:0] wdw_val_0_2_reload_out_din;
input   wdw_val_0_2_reload_out_full_n;
output   wdw_val_0_2_reload_out_write;
output  [7:0] wdw_val_0_3_reload_out_din;
input   wdw_val_0_3_reload_out_full_n;
output   wdw_val_0_3_reload_out_write;
output  [7:0] wdw_val_0_4_reload_out_din;
input   wdw_val_0_4_reload_out_full_n;
output   wdw_val_0_4_reload_out_write;
output  [7:0] wdw_val_0_5_reload_out_din;
input   wdw_val_0_5_reload_out_full_n;
output   wdw_val_0_5_reload_out_write;
output  [7:0] wdw_val_0_6_reload_out_din;
input   wdw_val_0_6_reload_out_full_n;
output   wdw_val_0_6_reload_out_write;
output  [7:0] wdw_val_0_7_reload_out_din;
input   wdw_val_0_7_reload_out_full_n;
output   wdw_val_0_7_reload_out_write;
output  [7:0] wdw_val_0_8_reload_out_din;
input   wdw_val_0_8_reload_out_full_n;
output   wdw_val_0_8_reload_out_write;
output  [7:0] wdw_val_0_9_reload_out_din;
input   wdw_val_0_9_reload_out_full_n;
output   wdw_val_0_9_reload_out_write;
output  [7:0] wdw_val_1_0_reload_out_din;
input   wdw_val_1_0_reload_out_full_n;
output   wdw_val_1_0_reload_out_write;
output  [7:0] wdw_val_1_1_reload_out_din;
input   wdw_val_1_1_reload_out_full_n;
output   wdw_val_1_1_reload_out_write;
output  [7:0] wdw_val_1_2_reload_out_din;
input   wdw_val_1_2_reload_out_full_n;
output   wdw_val_1_2_reload_out_write;
output  [7:0] wdw_val_1_3_reload_out_din;
input   wdw_val_1_3_reload_out_full_n;
output   wdw_val_1_3_reload_out_write;
output  [7:0] wdw_val_1_4_reload_out_din;
input   wdw_val_1_4_reload_out_full_n;
output   wdw_val_1_4_reload_out_write;
output  [7:0] wdw_val_1_5_reload_out_din;
input   wdw_val_1_5_reload_out_full_n;
output   wdw_val_1_5_reload_out_write;
output  [7:0] wdw_val_1_6_reload_out_din;
input   wdw_val_1_6_reload_out_full_n;
output   wdw_val_1_6_reload_out_write;
output  [7:0] wdw_val_1_7_reload_out_din;
input   wdw_val_1_7_reload_out_full_n;
output   wdw_val_1_7_reload_out_write;
output  [7:0] wdw_val_1_8_reload_out_din;
input   wdw_val_1_8_reload_out_full_n;
output   wdw_val_1_8_reload_out_write;
output  [7:0] wdw_val_1_9_reload_out_din;
input   wdw_val_1_9_reload_out_full_n;
output   wdw_val_1_9_reload_out_write;
output  [7:0] wdw_val_2_0_reload_out_din;
input   wdw_val_2_0_reload_out_full_n;
output   wdw_val_2_0_reload_out_write;
output  [7:0] wdw_val_2_1_reload_out_din;
input   wdw_val_2_1_reload_out_full_n;
output   wdw_val_2_1_reload_out_write;
output  [7:0] wdw_val_2_2_reload_out_din;
input   wdw_val_2_2_reload_out_full_n;
output   wdw_val_2_2_reload_out_write;
output  [7:0] wdw_val_2_3_reload_out_din;
input   wdw_val_2_3_reload_out_full_n;
output   wdw_val_2_3_reload_out_write;
output  [7:0] wdw_val_2_4_reload_out_din;
input   wdw_val_2_4_reload_out_full_n;
output   wdw_val_2_4_reload_out_write;
output  [7:0] wdw_val_2_5_reload_out_din;
input   wdw_val_2_5_reload_out_full_n;
output   wdw_val_2_5_reload_out_write;
output  [7:0] wdw_val_2_6_reload_out_din;
input   wdw_val_2_6_reload_out_full_n;
output   wdw_val_2_6_reload_out_write;
output  [7:0] wdw_val_2_7_reload_out_din;
input   wdw_val_2_7_reload_out_full_n;
output   wdw_val_2_7_reload_out_write;
output  [7:0] wdw_val_2_8_reload_out_din;
input   wdw_val_2_8_reload_out_full_n;
output   wdw_val_2_8_reload_out_write;
output  [7:0] wdw_val_2_9_reload_out_din;
input   wdw_val_2_9_reload_out_full_n;
output   wdw_val_2_9_reload_out_write;
output  [7:0] wdw_val_3_0_reload_out_din;
input   wdw_val_3_0_reload_out_full_n;
output   wdw_val_3_0_reload_out_write;
output  [7:0] wdw_val_3_1_reload_out_din;
input   wdw_val_3_1_reload_out_full_n;
output   wdw_val_3_1_reload_out_write;
output  [7:0] wdw_val_3_2_reload_out_din;
input   wdw_val_3_2_reload_out_full_n;
output   wdw_val_3_2_reload_out_write;
output  [7:0] wdw_val_3_3_reload_out_din;
input   wdw_val_3_3_reload_out_full_n;
output   wdw_val_3_3_reload_out_write;
output  [7:0] wdw_val_3_4_reload_out_din;
input   wdw_val_3_4_reload_out_full_n;
output   wdw_val_3_4_reload_out_write;
output  [7:0] wdw_val_3_5_reload_out_din;
input   wdw_val_3_5_reload_out_full_n;
output   wdw_val_3_5_reload_out_write;
output  [7:0] wdw_val_3_6_reload_out_din;
input   wdw_val_3_6_reload_out_full_n;
output   wdw_val_3_6_reload_out_write;
output  [7:0] wdw_val_3_7_reload_out_din;
input   wdw_val_3_7_reload_out_full_n;
output   wdw_val_3_7_reload_out_write;
output  [7:0] wdw_val_3_8_reload_out_din;
input   wdw_val_3_8_reload_out_full_n;
output   wdw_val_3_8_reload_out_write;
output  [7:0] wdw_val_3_9_reload_out_din;
input   wdw_val_3_9_reload_out_full_n;
output   wdw_val_3_9_reload_out_write;
output  [7:0] wdw_val_4_0_reload_out_din;
input   wdw_val_4_0_reload_out_full_n;
output   wdw_val_4_0_reload_out_write;
output  [7:0] wdw_val_4_1_reload_out_din;
input   wdw_val_4_1_reload_out_full_n;
output   wdw_val_4_1_reload_out_write;
output  [7:0] wdw_val_4_2_reload_out_din;
input   wdw_val_4_2_reload_out_full_n;
output   wdw_val_4_2_reload_out_write;
output  [7:0] wdw_val_4_3_reload_out_din;
input   wdw_val_4_3_reload_out_full_n;
output   wdw_val_4_3_reload_out_write;
output  [7:0] wdw_val_4_4_reload_out_din;
input   wdw_val_4_4_reload_out_full_n;
output   wdw_val_4_4_reload_out_write;
output  [7:0] wdw_val_4_5_reload_out_din;
input   wdw_val_4_5_reload_out_full_n;
output   wdw_val_4_5_reload_out_write;
output  [7:0] wdw_val_4_6_reload_out_din;
input   wdw_val_4_6_reload_out_full_n;
output   wdw_val_4_6_reload_out_write;
output  [7:0] wdw_val_4_7_reload_out_din;
input   wdw_val_4_7_reload_out_full_n;
output   wdw_val_4_7_reload_out_write;
output  [7:0] wdw_val_4_8_reload_out_din;
input   wdw_val_4_8_reload_out_full_n;
output   wdw_val_4_8_reload_out_write;
output  [7:0] wdw_val_4_9_reload_out_din;
input   wdw_val_4_9_reload_out_full_n;
output   wdw_val_4_9_reload_out_write;
output  [7:0] wdw_val_5_0_reload_out_din;
input   wdw_val_5_0_reload_out_full_n;
output   wdw_val_5_0_reload_out_write;
output  [7:0] wdw_val_5_1_reload_out_din;
input   wdw_val_5_1_reload_out_full_n;
output   wdw_val_5_1_reload_out_write;
output  [7:0] wdw_val_5_2_reload_out_din;
input   wdw_val_5_2_reload_out_full_n;
output   wdw_val_5_2_reload_out_write;
output  [7:0] wdw_val_5_3_reload_out_din;
input   wdw_val_5_3_reload_out_full_n;
output   wdw_val_5_3_reload_out_write;
output  [7:0] wdw_val_5_4_reload_out_din;
input   wdw_val_5_4_reload_out_full_n;
output   wdw_val_5_4_reload_out_write;
output  [7:0] wdw_val_5_5_reload_out_din;
input   wdw_val_5_5_reload_out_full_n;
output   wdw_val_5_5_reload_out_write;
output  [7:0] wdw_val_5_6_reload_out_din;
input   wdw_val_5_6_reload_out_full_n;
output   wdw_val_5_6_reload_out_write;
output  [7:0] wdw_val_5_7_reload_out_din;
input   wdw_val_5_7_reload_out_full_n;
output   wdw_val_5_7_reload_out_write;
output  [7:0] wdw_val_5_8_reload_out_din;
input   wdw_val_5_8_reload_out_full_n;
output   wdw_val_5_8_reload_out_write;
output  [7:0] wdw_val_5_9_reload_out_din;
input   wdw_val_5_9_reload_out_full_n;
output   wdw_val_5_9_reload_out_write;
output  [7:0] wdw_val_6_0_reload_out_din;
input   wdw_val_6_0_reload_out_full_n;
output   wdw_val_6_0_reload_out_write;
output  [7:0] wdw_val_6_1_reload_out_din;
input   wdw_val_6_1_reload_out_full_n;
output   wdw_val_6_1_reload_out_write;
output  [7:0] wdw_val_6_2_reload_out_din;
input   wdw_val_6_2_reload_out_full_n;
output   wdw_val_6_2_reload_out_write;
output  [7:0] wdw_val_6_3_reload_out_din;
input   wdw_val_6_3_reload_out_full_n;
output   wdw_val_6_3_reload_out_write;
output  [7:0] wdw_val_6_4_reload_out_din;
input   wdw_val_6_4_reload_out_full_n;
output   wdw_val_6_4_reload_out_write;
output  [7:0] wdw_val_6_5_reload_out_din;
input   wdw_val_6_5_reload_out_full_n;
output   wdw_val_6_5_reload_out_write;
output  [7:0] wdw_val_6_6_reload_out_din;
input   wdw_val_6_6_reload_out_full_n;
output   wdw_val_6_6_reload_out_write;
output  [7:0] wdw_val_6_7_reload_out_din;
input   wdw_val_6_7_reload_out_full_n;
output   wdw_val_6_7_reload_out_write;
output  [7:0] wdw_val_6_8_reload_out_din;
input   wdw_val_6_8_reload_out_full_n;
output   wdw_val_6_8_reload_out_write;
output  [7:0] wdw_val_6_9_reload_out_din;
input   wdw_val_6_9_reload_out_full_n;
output   wdw_val_6_9_reload_out_write;
output  [7:0] wdw_val_7_0_reload_out_din;
input   wdw_val_7_0_reload_out_full_n;
output   wdw_val_7_0_reload_out_write;
output  [7:0] wdw_val_7_1_reload_out_din;
input   wdw_val_7_1_reload_out_full_n;
output   wdw_val_7_1_reload_out_write;
output  [7:0] wdw_val_7_2_reload_out_din;
input   wdw_val_7_2_reload_out_full_n;
output   wdw_val_7_2_reload_out_write;
output  [7:0] wdw_val_7_3_reload_out_din;
input   wdw_val_7_3_reload_out_full_n;
output   wdw_val_7_3_reload_out_write;
output  [7:0] wdw_val_7_4_reload_out_din;
input   wdw_val_7_4_reload_out_full_n;
output   wdw_val_7_4_reload_out_write;
output  [7:0] wdw_val_7_5_reload_out_din;
input   wdw_val_7_5_reload_out_full_n;
output   wdw_val_7_5_reload_out_write;
output  [7:0] wdw_val_7_6_reload_out_din;
input   wdw_val_7_6_reload_out_full_n;
output   wdw_val_7_6_reload_out_write;
output  [7:0] wdw_val_7_7_reload_out_din;
input   wdw_val_7_7_reload_out_full_n;
output   wdw_val_7_7_reload_out_write;
output  [7:0] wdw_val_7_8_reload_out_din;
input   wdw_val_7_8_reload_out_full_n;
output   wdw_val_7_8_reload_out_write;
output  [7:0] wdw_val_7_9_reload_out_din;
input   wdw_val_7_9_reload_out_full_n;
output   wdw_val_7_9_reload_out_write;
output  [7:0] wdw_val_8_0_reload_out_din;
input   wdw_val_8_0_reload_out_full_n;
output   wdw_val_8_0_reload_out_write;
output  [7:0] wdw_val_8_1_reload_out_din;
input   wdw_val_8_1_reload_out_full_n;
output   wdw_val_8_1_reload_out_write;
output  [7:0] wdw_val_8_2_reload_out_din;
input   wdw_val_8_2_reload_out_full_n;
output   wdw_val_8_2_reload_out_write;
output  [7:0] wdw_val_8_3_reload_out_din;
input   wdw_val_8_3_reload_out_full_n;
output   wdw_val_8_3_reload_out_write;
output  [7:0] wdw_val_8_4_reload_out_din;
input   wdw_val_8_4_reload_out_full_n;
output   wdw_val_8_4_reload_out_write;
output  [7:0] wdw_val_8_5_reload_out_din;
input   wdw_val_8_5_reload_out_full_n;
output   wdw_val_8_5_reload_out_write;
output  [7:0] wdw_val_8_6_reload_out_din;
input   wdw_val_8_6_reload_out_full_n;
output   wdw_val_8_6_reload_out_write;
output  [7:0] wdw_val_8_7_reload_out_din;
input   wdw_val_8_7_reload_out_full_n;
output   wdw_val_8_7_reload_out_write;
output  [7:0] wdw_val_8_8_reload_out_din;
input   wdw_val_8_8_reload_out_full_n;
output   wdw_val_8_8_reload_out_write;
output  [7:0] wdw_val_8_9_reload_out_din;
input   wdw_val_8_9_reload_out_full_n;
output   wdw_val_8_9_reload_out_write;
output  [7:0] wdw_val_9_0_reload_out_din;
input   wdw_val_9_0_reload_out_full_n;
output   wdw_val_9_0_reload_out_write;
output  [7:0] wdw_val_9_1_reload_out_din;
input   wdw_val_9_1_reload_out_full_n;
output   wdw_val_9_1_reload_out_write;
output  [7:0] wdw_val_9_2_reload_out_din;
input   wdw_val_9_2_reload_out_full_n;
output   wdw_val_9_2_reload_out_write;
output  [7:0] wdw_val_9_3_reload_out_din;
input   wdw_val_9_3_reload_out_full_n;
output   wdw_val_9_3_reload_out_write;
output  [7:0] wdw_val_9_4_reload_out_din;
input   wdw_val_9_4_reload_out_full_n;
output   wdw_val_9_4_reload_out_write;
output  [7:0] wdw_val_9_5_reload_out_din;
input   wdw_val_9_5_reload_out_full_n;
output   wdw_val_9_5_reload_out_write;
output  [7:0] wdw_val_9_6_reload_out_din;
input   wdw_val_9_6_reload_out_full_n;
output   wdw_val_9_6_reload_out_write;
output  [7:0] wdw_val_9_7_reload_out_din;
input   wdw_val_9_7_reload_out_full_n;
output   wdw_val_9_7_reload_out_write;
output  [7:0] wdw_val_9_9_reload_out_din;
input   wdw_val_9_9_reload_out_full_n;
output   wdw_val_9_9_reload_out_write;
output  [7:0] wdw_val_9_8_reload_out_din;
input   wdw_val_9_8_reload_out_full_n;
output   wdw_val_9_8_reload_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg heightloop_1_reload_read;
reg widthloop_1_reload_read;
reg p_neg392_i_i_i2_cast_reload_read;
reg p_neg392_i_i_i2_cast27809_reload_read;
reg p_neg392_i_i_i2_reload_read;
reg tmp_41_cast_reload_read;
reg tmp_41_reload_read;
reg img_1_data_stream_0_V_read;
reg p_neg392_i_i_i2_cast27810_reload_read;
reg img_2_data_stream_0_V_write;
reg wdw_val_0_0_reload_read;
reg wdw_val_0_1_reload_read;
reg wdw_val_0_2_reload_read;
reg wdw_val_0_3_reload_read;
reg wdw_val_0_4_reload_read;
reg wdw_val_0_5_reload_read;
reg wdw_val_0_6_reload_read;
reg wdw_val_0_7_reload_read;
reg wdw_val_0_8_reload_read;
reg wdw_val_0_9_reload_read;
reg wdw_val_1_0_reload_read;
reg wdw_val_1_1_reload_read;
reg wdw_val_1_2_reload_read;
reg wdw_val_1_3_reload_read;
reg wdw_val_1_4_reload_read;
reg wdw_val_1_5_reload_read;
reg wdw_val_1_6_reload_read;
reg wdw_val_1_7_reload_read;
reg wdw_val_1_8_reload_read;
reg wdw_val_1_9_reload_read;
reg wdw_val_2_0_reload_read;
reg wdw_val_2_1_reload_read;
reg wdw_val_2_2_reload_read;
reg wdw_val_2_3_reload_read;
reg wdw_val_2_4_reload_read;
reg wdw_val_2_5_reload_read;
reg wdw_val_2_6_reload_read;
reg wdw_val_2_7_reload_read;
reg wdw_val_2_8_reload_read;
reg wdw_val_2_9_reload_read;
reg wdw_val_3_0_reload_read;
reg wdw_val_3_1_reload_read;
reg wdw_val_3_2_reload_read;
reg wdw_val_3_3_reload_read;
reg wdw_val_3_4_reload_read;
reg wdw_val_3_5_reload_read;
reg wdw_val_3_6_reload_read;
reg wdw_val_3_7_reload_read;
reg wdw_val_3_8_reload_read;
reg wdw_val_3_9_reload_read;
reg wdw_val_4_0_reload_read;
reg wdw_val_4_1_reload_read;
reg wdw_val_4_2_reload_read;
reg wdw_val_4_3_reload_read;
reg wdw_val_4_4_reload_read;
reg wdw_val_4_5_reload_read;
reg wdw_val_4_6_reload_read;
reg wdw_val_4_7_reload_read;
reg wdw_val_4_8_reload_read;
reg wdw_val_4_9_reload_read;
reg wdw_val_5_0_reload_read;
reg wdw_val_5_1_reload_read;
reg wdw_val_5_2_reload_read;
reg wdw_val_5_3_reload_read;
reg wdw_val_5_4_reload_read;
reg wdw_val_5_5_reload_read;
reg wdw_val_5_6_reload_read;
reg wdw_val_5_7_reload_read;
reg wdw_val_5_8_reload_read;
reg wdw_val_5_9_reload_read;
reg wdw_val_6_0_reload_read;
reg wdw_val_6_1_reload_read;
reg wdw_val_6_2_reload_read;
reg wdw_val_6_3_reload_read;
reg wdw_val_6_4_reload_read;
reg wdw_val_6_5_reload_read;
reg wdw_val_6_6_reload_read;
reg wdw_val_6_7_reload_read;
reg wdw_val_6_8_reload_read;
reg wdw_val_6_9_reload_read;
reg wdw_val_7_0_reload_read;
reg wdw_val_7_1_reload_read;
reg wdw_val_7_2_reload_read;
reg wdw_val_7_3_reload_read;
reg wdw_val_7_4_reload_read;
reg wdw_val_7_5_reload_read;
reg wdw_val_7_6_reload_read;
reg wdw_val_7_7_reload_read;
reg wdw_val_7_8_reload_read;
reg wdw_val_7_9_reload_read;
reg wdw_val_8_0_reload_read;
reg wdw_val_8_1_reload_read;
reg wdw_val_8_2_reload_read;
reg wdw_val_8_3_reload_read;
reg wdw_val_8_4_reload_read;
reg wdw_val_8_5_reload_read;
reg wdw_val_8_6_reload_read;
reg wdw_val_8_7_reload_read;
reg wdw_val_8_8_reload_read;
reg wdw_val_8_9_reload_read;
reg wdw_val_9_0_reload_read;
reg wdw_val_9_1_reload_read;
reg wdw_val_9_2_reload_read;
reg wdw_val_9_3_reload_read;
reg wdw_val_9_4_reload_read;
reg wdw_val_9_5_reload_read;
reg wdw_val_9_6_reload_read;
reg wdw_val_9_7_reload_read;
reg wdw_val_9_9_reload_read;
reg wdw_val_9_8_reload_read;
reg heightloop_1_reload_out_write;
reg widthloop_1_reload_out_write;
reg p_neg392_i_i_i2_cast_reload_out_write;
reg p_neg392_i_i_i2_cast27809_reload_out_write;
reg p_neg392_i_i_i2_reload_out_write;
reg tmp_41_cast_reload_out_write;
reg tmp_41_reload_out_write;
reg p_neg392_i_i_i2_cast27810_reload_out_write;
reg wdw_val_0_0_reload_out_write;
reg wdw_val_0_1_reload_out_write;
reg wdw_val_0_2_reload_out_write;
reg wdw_val_0_3_reload_out_write;
reg wdw_val_0_4_reload_out_write;
reg wdw_val_0_5_reload_out_write;
reg wdw_val_0_6_reload_out_write;
reg wdw_val_0_7_reload_out_write;
reg wdw_val_0_8_reload_out_write;
reg wdw_val_0_9_reload_out_write;
reg wdw_val_1_0_reload_out_write;
reg wdw_val_1_1_reload_out_write;
reg wdw_val_1_2_reload_out_write;
reg wdw_val_1_3_reload_out_write;
reg wdw_val_1_4_reload_out_write;
reg wdw_val_1_5_reload_out_write;
reg wdw_val_1_6_reload_out_write;
reg wdw_val_1_7_reload_out_write;
reg wdw_val_1_8_reload_out_write;
reg wdw_val_1_9_reload_out_write;
reg wdw_val_2_0_reload_out_write;
reg wdw_val_2_1_reload_out_write;
reg wdw_val_2_2_reload_out_write;
reg wdw_val_2_3_reload_out_write;
reg wdw_val_2_4_reload_out_write;
reg wdw_val_2_5_reload_out_write;
reg wdw_val_2_6_reload_out_write;
reg wdw_val_2_7_reload_out_write;
reg wdw_val_2_8_reload_out_write;
reg wdw_val_2_9_reload_out_write;
reg wdw_val_3_0_reload_out_write;
reg wdw_val_3_1_reload_out_write;
reg wdw_val_3_2_reload_out_write;
reg wdw_val_3_3_reload_out_write;
reg wdw_val_3_4_reload_out_write;
reg wdw_val_3_5_reload_out_write;
reg wdw_val_3_6_reload_out_write;
reg wdw_val_3_7_reload_out_write;
reg wdw_val_3_8_reload_out_write;
reg wdw_val_3_9_reload_out_write;
reg wdw_val_4_0_reload_out_write;
reg wdw_val_4_1_reload_out_write;
reg wdw_val_4_2_reload_out_write;
reg wdw_val_4_3_reload_out_write;
reg wdw_val_4_4_reload_out_write;
reg wdw_val_4_5_reload_out_write;
reg wdw_val_4_6_reload_out_write;
reg wdw_val_4_7_reload_out_write;
reg wdw_val_4_8_reload_out_write;
reg wdw_val_4_9_reload_out_write;
reg wdw_val_5_0_reload_out_write;
reg wdw_val_5_1_reload_out_write;
reg wdw_val_5_2_reload_out_write;
reg wdw_val_5_3_reload_out_write;
reg wdw_val_5_4_reload_out_write;
reg wdw_val_5_5_reload_out_write;
reg wdw_val_5_6_reload_out_write;
reg wdw_val_5_7_reload_out_write;
reg wdw_val_5_8_reload_out_write;
reg wdw_val_5_9_reload_out_write;
reg wdw_val_6_0_reload_out_write;
reg wdw_val_6_1_reload_out_write;
reg wdw_val_6_2_reload_out_write;
reg wdw_val_6_3_reload_out_write;
reg wdw_val_6_4_reload_out_write;
reg wdw_val_6_5_reload_out_write;
reg wdw_val_6_6_reload_out_write;
reg wdw_val_6_7_reload_out_write;
reg wdw_val_6_8_reload_out_write;
reg wdw_val_6_9_reload_out_write;
reg wdw_val_7_0_reload_out_write;
reg wdw_val_7_1_reload_out_write;
reg wdw_val_7_2_reload_out_write;
reg wdw_val_7_3_reload_out_write;
reg wdw_val_7_4_reload_out_write;
reg wdw_val_7_5_reload_out_write;
reg wdw_val_7_6_reload_out_write;
reg wdw_val_7_7_reload_out_write;
reg wdw_val_7_8_reload_out_write;
reg wdw_val_7_9_reload_out_write;
reg wdw_val_8_0_reload_out_write;
reg wdw_val_8_1_reload_out_write;
reg wdw_val_8_2_reload_out_write;
reg wdw_val_8_3_reload_out_write;
reg wdw_val_8_4_reload_out_write;
reg wdw_val_8_5_reload_out_write;
reg wdw_val_8_6_reload_out_write;
reg wdw_val_8_7_reload_out_write;
reg wdw_val_8_8_reload_out_write;
reg wdw_val_8_9_reload_out_write;
reg wdw_val_9_0_reload_out_write;
reg wdw_val_9_1_reload_out_write;
reg wdw_val_9_2_reload_out_write;
reg wdw_val_9_3_reload_out_write;
reg wdw_val_9_4_reload_out_write;
reg wdw_val_9_5_reload_out_write;
reg wdw_val_9_6_reload_out_write;
reg wdw_val_9_7_reload_out_write;
reg wdw_val_9_9_reload_out_write;
reg wdw_val_9_8_reload_out_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm = 4'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_23;
reg   [10:0] p_027_0_i_i_i2_i_reg_2711;
reg    ap_sig_bdd_1343;
reg   [9:0] heightloop_1_reload_read_reg_7941;
reg   [10:0] widthloop_1_reload_read_reg_7946;
reg   [3:0] p_neg392_i_i_i2_cast_reload_rea_reg_7951;
wire   [3:0] tmp_fu_2722_p1;
reg   [3:0] tmp_reg_7965;
reg   [10:0] tmp_41_reload_read_reg_7970;
wire   [11:0] tmp_s_fu_2726_p1;
wire   [10:0] tmp_3_fu_2730_p1;
wire   [10:0] y_2_5_cast_i_fu_2746_p1;
reg   [10:0] y_2_5_cast_i_reg_7992;
wire   [0:0] tmp_343_0_i_fu_2750_p2;
reg   [0:0] tmp_343_0_i_reg_7997;
wire   [0:0] tmp_343_0_1_i_fu_2756_p2;
reg   [0:0] tmp_343_0_1_i_reg_8002;
wire   [0:0] tmp_343_0_2_i_fu_2762_p2;
reg   [0:0] tmp_343_0_2_i_reg_8007;
wire   [0:0] tmp_343_0_3_i_fu_2768_p2;
reg   [0:0] tmp_343_0_3_i_reg_8012;
wire   [0:0] tmp_343_0_4_i_fu_2774_p2;
reg   [0:0] tmp_343_0_4_i_reg_8017;
wire   [0:0] tmp_343_0_5_i_fu_2780_p2;
reg   [0:0] tmp_343_0_5_i_reg_8022;
wire   [0:0] tmp_343_0_6_i_fu_2786_p2;
reg   [0:0] tmp_343_0_6_i_reg_8027;
wire   [0:0] tmp_343_0_7_i_fu_2792_p2;
reg   [0:0] tmp_343_0_7_i_reg_8032;
wire   [0:0] tmp_343_0_8_i_fu_2798_p2;
reg   [0:0] tmp_343_0_8_i_reg_8037;
wire   [0:0] tmp_343_0_9_i_fu_2804_p2;
reg   [0:0] tmp_343_0_9_i_reg_8042;
wire   [0:0] tmp_343_1_i_fu_2810_p2;
reg   [0:0] tmp_343_1_i_reg_8047;
wire   [0:0] tmp_343_1_1_i_fu_2816_p2;
reg   [0:0] tmp_343_1_1_i_reg_8052;
wire   [0:0] tmp_343_1_2_i_fu_2822_p2;
reg   [0:0] tmp_343_1_2_i_reg_8057;
wire   [0:0] tmp_343_1_3_i_fu_2828_p2;
reg   [0:0] tmp_343_1_3_i_reg_8062;
wire   [0:0] tmp_343_1_4_i_fu_2834_p2;
reg   [0:0] tmp_343_1_4_i_reg_8067;
wire   [0:0] tmp_343_1_5_i_fu_2840_p2;
reg   [0:0] tmp_343_1_5_i_reg_8072;
wire   [0:0] tmp_343_1_6_i_fu_2846_p2;
reg   [0:0] tmp_343_1_6_i_reg_8077;
wire   [0:0] tmp_343_1_7_i_fu_2852_p2;
reg   [0:0] tmp_343_1_7_i_reg_8082;
wire   [0:0] tmp_343_1_8_i_fu_2858_p2;
reg   [0:0] tmp_343_1_8_i_reg_8087;
wire   [0:0] tmp_343_1_9_i_fu_2864_p2;
reg   [0:0] tmp_343_1_9_i_reg_8092;
wire   [0:0] tmp_343_2_i_fu_2870_p2;
reg   [0:0] tmp_343_2_i_reg_8097;
wire   [0:0] tmp_343_2_1_i_fu_2876_p2;
reg   [0:0] tmp_343_2_1_i_reg_8102;
wire   [0:0] tmp_343_2_2_i_fu_2882_p2;
reg   [0:0] tmp_343_2_2_i_reg_8107;
wire   [0:0] tmp_343_2_3_i_fu_2888_p2;
reg   [0:0] tmp_343_2_3_i_reg_8112;
wire   [0:0] tmp_343_2_4_i_fu_2894_p2;
reg   [0:0] tmp_343_2_4_i_reg_8117;
wire   [0:0] tmp_343_2_5_i_fu_2900_p2;
reg   [0:0] tmp_343_2_5_i_reg_8122;
wire   [0:0] tmp_343_2_6_i_fu_2906_p2;
reg   [0:0] tmp_343_2_6_i_reg_8127;
wire   [0:0] tmp_343_2_7_i_fu_2912_p2;
reg   [0:0] tmp_343_2_7_i_reg_8132;
wire   [0:0] tmp_343_2_8_i_fu_2918_p2;
reg   [0:0] tmp_343_2_8_i_reg_8137;
wire   [0:0] tmp_343_2_9_i_fu_2924_p2;
reg   [0:0] tmp_343_2_9_i_reg_8142;
wire   [0:0] tmp_343_3_i_fu_2930_p2;
reg   [0:0] tmp_343_3_i_reg_8147;
wire   [0:0] tmp_343_3_1_i_fu_2936_p2;
reg   [0:0] tmp_343_3_1_i_reg_8152;
wire   [0:0] tmp_343_3_2_i_fu_2942_p2;
reg   [0:0] tmp_343_3_2_i_reg_8157;
wire   [0:0] tmp_343_3_3_i_fu_2948_p2;
reg   [0:0] tmp_343_3_3_i_reg_8162;
wire   [0:0] tmp_343_3_4_i_fu_2954_p2;
reg   [0:0] tmp_343_3_4_i_reg_8167;
wire   [0:0] tmp_343_3_5_i_fu_2960_p2;
reg   [0:0] tmp_343_3_5_i_reg_8172;
wire   [0:0] tmp_343_3_6_i_fu_2966_p2;
reg   [0:0] tmp_343_3_6_i_reg_8177;
wire   [0:0] tmp_343_3_7_i_fu_2972_p2;
reg   [0:0] tmp_343_3_7_i_reg_8182;
wire   [0:0] tmp_343_3_8_i_fu_2978_p2;
reg   [0:0] tmp_343_3_8_i_reg_8187;
wire   [0:0] tmp_343_3_9_i_fu_2984_p2;
reg   [0:0] tmp_343_3_9_i_reg_8192;
wire   [0:0] tmp_343_4_i_fu_2990_p2;
reg   [0:0] tmp_343_4_i_reg_8197;
wire   [0:0] tmp_343_4_1_i_fu_2996_p2;
reg   [0:0] tmp_343_4_1_i_reg_8202;
wire   [0:0] tmp_343_4_2_i_fu_3002_p2;
reg   [0:0] tmp_343_4_2_i_reg_8207;
wire   [0:0] tmp_343_4_3_i_fu_3008_p2;
reg   [0:0] tmp_343_4_3_i_reg_8212;
wire   [0:0] tmp_343_4_4_i_fu_3014_p2;
reg   [0:0] tmp_343_4_4_i_reg_8217;
wire   [0:0] tmp_343_4_5_i_fu_3020_p2;
reg   [0:0] tmp_343_4_5_i_reg_8222;
wire   [0:0] tmp_343_4_6_i_fu_3026_p2;
reg   [0:0] tmp_343_4_6_i_reg_8227;
wire   [0:0] tmp_343_4_7_i_fu_3032_p2;
reg   [0:0] tmp_343_4_7_i_reg_8232;
wire   [0:0] tmp_343_4_8_i_fu_3038_p2;
reg   [0:0] tmp_343_4_8_i_reg_8237;
wire   [0:0] tmp_343_4_9_i_fu_3044_p2;
reg   [0:0] tmp_343_4_9_i_reg_8242;
wire   [0:0] tmp_343_5_i_fu_3050_p2;
reg   [0:0] tmp_343_5_i_reg_8247;
wire   [0:0] tmp_343_5_1_i_fu_3056_p2;
reg   [0:0] tmp_343_5_1_i_reg_8252;
wire   [0:0] tmp_343_5_2_i_fu_3062_p2;
reg   [0:0] tmp_343_5_2_i_reg_8257;
wire   [0:0] tmp_343_5_3_i_fu_3068_p2;
reg   [0:0] tmp_343_5_3_i_reg_8262;
wire   [0:0] tmp_343_5_4_i_fu_3074_p2;
reg   [0:0] tmp_343_5_4_i_reg_8267;
wire   [0:0] tmp_343_5_5_i_fu_3080_p2;
reg   [0:0] tmp_343_5_5_i_reg_8272;
wire   [0:0] tmp_343_5_6_i_fu_3086_p2;
reg   [0:0] tmp_343_5_6_i_reg_8277;
wire   [0:0] tmp_343_5_7_i_fu_3092_p2;
reg   [0:0] tmp_343_5_7_i_reg_8282;
wire   [0:0] tmp_343_5_8_i_fu_3098_p2;
reg   [0:0] tmp_343_5_8_i_reg_8287;
wire   [0:0] tmp_343_5_9_i_fu_3104_p2;
reg   [0:0] tmp_343_5_9_i_reg_8292;
wire   [0:0] tmp_343_6_i_fu_3110_p2;
reg   [0:0] tmp_343_6_i_reg_8297;
wire   [0:0] tmp_343_6_1_i_fu_3116_p2;
reg   [0:0] tmp_343_6_1_i_reg_8302;
wire   [0:0] tmp_343_6_2_i_fu_3122_p2;
reg   [0:0] tmp_343_6_2_i_reg_8307;
wire   [0:0] tmp_343_6_3_i_fu_3128_p2;
reg   [0:0] tmp_343_6_3_i_reg_8312;
wire   [0:0] tmp_343_6_4_i_fu_3134_p2;
reg   [0:0] tmp_343_6_4_i_reg_8317;
wire   [0:0] tmp_343_6_5_i_fu_3140_p2;
reg   [0:0] tmp_343_6_5_i_reg_8322;
wire   [0:0] tmp_343_6_6_i_fu_3146_p2;
reg   [0:0] tmp_343_6_6_i_reg_8327;
wire   [0:0] tmp_343_6_7_i_fu_3152_p2;
reg   [0:0] tmp_343_6_7_i_reg_8332;
wire   [0:0] tmp_343_6_8_i_fu_3158_p2;
reg   [0:0] tmp_343_6_8_i_reg_8337;
wire   [0:0] tmp_343_6_9_i_fu_3164_p2;
reg   [0:0] tmp_343_6_9_i_reg_8342;
wire   [0:0] tmp_343_7_i_fu_3170_p2;
reg   [0:0] tmp_343_7_i_reg_8347;
wire   [0:0] tmp_343_7_1_i_fu_3176_p2;
reg   [0:0] tmp_343_7_1_i_reg_8352;
wire   [0:0] tmp_343_7_2_i_fu_3182_p2;
reg   [0:0] tmp_343_7_2_i_reg_8357;
wire   [0:0] tmp_343_7_3_i_fu_3188_p2;
reg   [0:0] tmp_343_7_3_i_reg_8362;
wire   [0:0] tmp_343_7_4_i_fu_3194_p2;
reg   [0:0] tmp_343_7_4_i_reg_8367;
wire   [0:0] tmp_343_7_5_i_fu_3200_p2;
reg   [0:0] tmp_343_7_5_i_reg_8372;
wire   [0:0] tmp_343_7_6_i_fu_3206_p2;
reg   [0:0] tmp_343_7_6_i_reg_8377;
wire   [0:0] tmp_343_7_7_i_fu_3212_p2;
reg   [0:0] tmp_343_7_7_i_reg_8382;
wire   [0:0] tmp_343_7_8_i_fu_3218_p2;
reg   [0:0] tmp_343_7_8_i_reg_8387;
wire   [0:0] tmp_343_7_9_i_fu_3224_p2;
reg   [0:0] tmp_343_7_9_i_reg_8392;
wire   [0:0] tmp_343_8_i_fu_3230_p2;
reg   [0:0] tmp_343_8_i_reg_8397;
wire   [0:0] tmp_343_8_1_i_fu_3236_p2;
reg   [0:0] tmp_343_8_1_i_reg_8402;
wire   [0:0] tmp_343_8_2_i_fu_3242_p2;
reg   [0:0] tmp_343_8_2_i_reg_8407;
wire   [0:0] tmp_343_8_3_i_fu_3248_p2;
reg   [0:0] tmp_343_8_3_i_reg_8412;
wire   [0:0] tmp_343_8_4_i_fu_3254_p2;
reg   [0:0] tmp_343_8_4_i_reg_8417;
wire   [0:0] tmp_343_8_5_i_fu_3260_p2;
reg   [0:0] tmp_343_8_5_i_reg_8422;
wire   [0:0] tmp_343_8_6_i_fu_3266_p2;
reg   [0:0] tmp_343_8_6_i_reg_8427;
wire   [0:0] tmp_343_8_7_i_fu_3272_p2;
reg   [0:0] tmp_343_8_7_i_reg_8432;
wire   [0:0] tmp_343_8_8_i_fu_3278_p2;
reg   [0:0] tmp_343_8_8_i_reg_8437;
wire   [0:0] tmp_343_8_9_i_fu_3284_p2;
reg   [0:0] tmp_343_8_9_i_reg_8442;
wire   [0:0] tmp_343_9_i_fu_3290_p2;
reg   [0:0] tmp_343_9_i_reg_8447;
wire   [0:0] tmp_343_9_1_i_fu_3296_p2;
reg   [0:0] tmp_343_9_1_i_reg_8452;
wire   [0:0] tmp_343_9_2_i_fu_3302_p2;
reg   [0:0] tmp_343_9_2_i_reg_8457;
wire   [0:0] tmp_343_9_3_i_fu_3308_p2;
reg   [0:0] tmp_343_9_3_i_reg_8462;
wire   [0:0] tmp_343_9_4_i_fu_3314_p2;
reg   [0:0] tmp_343_9_4_i_reg_8467;
wire   [0:0] tmp_343_9_5_i_fu_3320_p2;
reg   [0:0] tmp_343_9_5_i_reg_8472;
wire   [0:0] tmp_343_9_6_i_fu_3326_p2;
reg   [0:0] tmp_343_9_6_i_reg_8477;
wire   [0:0] tmp_343_9_7_i_fu_3332_p2;
reg   [0:0] tmp_343_9_7_i_reg_8482;
wire   [0:0] tmp_343_9_8_i_fu_3338_p2;
reg   [0:0] tmp_343_9_8_i_reg_8487;
wire   [0:0] tmp_343_9_9_i_fu_3344_p2;
reg   [0:0] tmp_343_9_9_i_reg_8492;
wire   [3:0] tmp_142_fu_3350_p1;
reg   [3:0] tmp_142_reg_8497;
wire   [3:0] tmp_144_fu_3354_p1;
reg   [3:0] tmp_144_reg_8508;
wire   [0:0] exitcond1_fu_3362_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_1573;
wire   [9:0] i_V_fu_3367_p2;
reg   [9:0] i_V_reg_8519;
wire   [0:0] tmp_46_i_fu_3373_p2;
reg   [0:0] tmp_46_i_reg_8524;
wire   [0:0] tmp_126_not_i_fu_3378_p2;
reg   [0:0] tmp_126_not_i_reg_8528;
wire   [0:0] tmp_140_i_fu_3384_p2;
reg   [0:0] tmp_140_i_reg_8533;
wire   [0:0] tmp_223_i_fu_3390_p2;
reg   [0:0] tmp_223_i_reg_8538;
wire   [0:0] tmp_223_5_i_fu_3396_p2;
reg   [0:0] tmp_223_5_i_reg_8542;
wire   [0:0] tmp_223_6_i_fu_3401_p2;
reg   [0:0] tmp_223_6_i_reg_8546;
wire   [0:0] tmp_223_7_i_fu_3407_p2;
reg   [0:0] tmp_223_7_i_reg_8550;
wire   [0:0] tmp_223_8_i_fu_3413_p2;
reg   [0:0] tmp_223_8_i_reg_8554;
wire   [0:0] tmp_223_9_i_fu_3419_p2;
reg   [0:0] tmp_223_9_i_reg_8558;
wire   [0:0] tmp_3011_i_fu_3425_p2;
reg   [0:0] tmp_3011_i_reg_8562;
wire   [3:0] row_assign_15_i_fu_3452_p2;
reg   [3:0] row_assign_15_i_reg_8576;
wire   [3:0] row_assign_15_1_t_i_fu_3479_p2;
reg   [3:0] row_assign_15_1_t_i_reg_8581;
wire   [3:0] row_assign_15_2_t_i_fu_3506_p2;
reg   [3:0] row_assign_15_2_t_i_reg_8586;
wire   [3:0] row_assign_15_3_t_i_fu_3533_p2;
reg   [3:0] row_assign_15_3_t_i_reg_8591;
wire   [3:0] row_assign_15_4_t_i_fu_3560_p2;
reg   [3:0] row_assign_15_4_t_i_reg_8596;
wire   [3:0] row_assign_15_5_t_i_fu_3587_p2;
reg   [3:0] row_assign_15_5_t_i_reg_8601;
wire   [3:0] row_assign_15_6_t_i_fu_3614_p2;
reg   [3:0] row_assign_15_6_t_i_reg_8606;
wire   [3:0] row_assign_15_7_t_i_fu_3641_p2;
reg   [3:0] row_assign_15_7_t_i_reg_8611;
wire   [3:0] row_assign_15_8_t_i_fu_3668_p2;
reg   [3:0] row_assign_15_8_t_i_reg_8616;
wire   [3:0] row_assign_15_9_t_i_fu_3731_p2;
reg   [3:0] row_assign_15_9_t_i_reg_8621;
wire   [0:0] exitcond_fu_3740_p2;
reg   [0:0] exitcond_reg_8626;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_bdd_1627;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it1;
reg   [0:0] or_cond_i_i_i_i2_i_reg_8640;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1;
reg    ap_sig_bdd_1651;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg    ap_reg_ppiten_pp0_it35 = 1'b0;
reg    ap_reg_ppiten_pp0_it36 = 1'b0;
reg    ap_reg_ppiten_pp0_it37 = 1'b0;
reg    ap_reg_ppiten_pp0_it38 = 1'b0;
reg    ap_reg_ppiten_pp0_it39 = 1'b0;
reg    ap_reg_ppiten_pp0_it40 = 1'b0;
reg    ap_reg_ppiten_pp0_it41 = 1'b0;
reg    ap_reg_ppiten_pp0_it42 = 1'b0;
reg    ap_reg_ppiten_pp0_it43 = 1'b0;
reg    ap_reg_ppiten_pp0_it44 = 1'b0;
reg    ap_reg_ppiten_pp0_it45 = 1'b0;
reg    ap_reg_ppiten_pp0_it46 = 1'b0;
reg    ap_reg_ppiten_pp0_it47 = 1'b0;
reg    ap_reg_ppiten_pp0_it48 = 1'b0;
reg    ap_reg_ppiten_pp0_it49 = 1'b0;
reg    ap_reg_ppiten_pp0_it50 = 1'b0;
reg    ap_reg_ppiten_pp0_it51 = 1'b0;
reg    ap_reg_ppiten_pp0_it52 = 1'b0;
reg    ap_reg_ppiten_pp0_it53 = 1'b0;
reg    ap_reg_ppiten_pp0_it54 = 1'b0;
reg    ap_reg_ppiten_pp0_it55 = 1'b0;
reg    ap_reg_ppiten_pp0_it56 = 1'b0;
reg    ap_reg_ppiten_pp0_it57 = 1'b0;
reg    ap_reg_ppiten_pp0_it58 = 1'b0;
reg    ap_reg_ppiten_pp0_it59 = 1'b0;
reg    ap_reg_ppiten_pp0_it60 = 1'b0;
reg    ap_reg_ppiten_pp0_it61 = 1'b0;
reg   [0:0] or_cond_i_i_i2_i_reg_8664;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it61;
reg    ap_sig_bdd_1779;
reg    ap_reg_ppiten_pp0_it62 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it10;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it11;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it12;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it13;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it14;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it15;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it16;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it17;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it18;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it19;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it20;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it21;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it22;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it23;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it24;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it25;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it26;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it27;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it28;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it29;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it30;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it31;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it32;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it33;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it34;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it35;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it36;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it37;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it38;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it39;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it40;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it41;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it42;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it43;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it44;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it45;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it46;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it47;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it48;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it49;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it50;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it51;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it52;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it53;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it54;
reg   [0:0] ap_reg_ppstg_exitcond_reg_8626_pp0_it55;
wire   [10:0] j_V_fu_3745_p2;
wire   [10:0] tmp_180_fu_3763_p1;
reg   [10:0] tmp_180_reg_8635;
wire   [0:0] or_cond_i_i_i_i2_i_fu_3786_p2;
reg   [0:0] tmp_182_reg_8645;
wire   [0:0] brmerge4_i_fu_3800_p2;
reg   [0:0] brmerge4_i_reg_8650;
reg   [0:0] ap_reg_ppstg_brmerge4_i_reg_8650_pp0_it1;
wire   [0:0] or_cond_i_i_i2_i_fu_3805_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it12;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it13;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it14;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it15;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it16;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it17;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it18;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it19;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it20;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it21;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it22;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it23;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it24;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it25;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it26;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it27;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it28;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it29;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it30;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it31;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it32;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it33;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it34;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it35;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it36;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it37;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it38;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it39;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it40;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it41;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it42;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it43;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it44;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it45;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it46;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it47;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it48;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it49;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it50;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it51;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it52;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it53;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it54;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it55;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it56;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it57;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it58;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it59;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it60;
wire   [3:0] col_assign_fu_3840_p2;
reg   [3:0] col_assign_reg_8668;
reg   [10:0] k_buf_0_val_10_3_i_addr_reg_8682;
reg   [10:0] k_buf_0_val_11_3_i_addr_reg_8688;
reg   [10:0] k_buf_0_val_12_3_i_addr_reg_8694;
reg   [10:0] k_buf_0_val_13_3_i_addr_reg_8700;
reg   [10:0] k_buf_0_val_14_3_i_addr_reg_8706;
reg   [10:0] k_buf_0_val_15_3_i_addr_reg_8712;
reg   [10:0] k_buf_0_val_16_3_i_addr_reg_8718;
reg   [10:0] k_buf_0_val_17_3_i_addr_reg_8724;
reg   [10:0] k_buf_0_val_18_3_i_addr_reg_8730;
reg   [10:0] k_buf_0_val_19_3_i_addr_reg_8736;
reg   [7:0] src_kernel_win_0_val_9_7_4_reg_8742;
reg   [7:0] src_kernel_win_0_val_9_6_4_reg_8747;
reg   [7:0] src_kernel_win_0_val_9_5_4_reg_8753;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_5_4_reg_8753_pp0_it3;
reg   [7:0] src_kernel_win_0_val_9_4_4_reg_8759;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_4_4_reg_8759_pp0_it3;
reg   [7:0] src_kernel_win_0_val_9_3_3_reg_8765;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_3_3_reg_8765_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_3_3_reg_8765_pp0_it4;
reg   [7:0] src_kernel_win_0_val_9_2_2_reg_8771;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8771_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8771_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8771_pp0_it5;
reg   [7:0] src_kernel_win_0_val_9_1_1_reg_8777;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8777_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8777_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8777_pp0_it5;
wire   [7:0] src_kernel_win_0_val_0_0_fu_4294_p3;
reg   [7:0] src_kernel_win_0_val_0_0_reg_8783;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it48;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it49;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it50;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it54;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it55;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it56;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it59;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it60;
wire   [7:0] src_kernel_win_0_val_1_0_fu_4326_p3;
reg   [7:0] src_kernel_win_0_val_1_0_reg_8790;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it48;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it49;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it50;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it54;
wire   [7:0] src_kernel_win_0_val_2_0_fu_4358_p3;
reg   [7:0] src_kernel_win_0_val_2_0_reg_8797;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it42;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it43;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it44;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it48;
wire   [7:0] src_kernel_win_0_val_3_0_fu_4390_p3;
reg   [7:0] src_kernel_win_0_val_3_0_reg_8804;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it36;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it37;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it38;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it42;
wire   [7:0] src_kernel_win_0_val_4_0_fu_4422_p3;
reg   [7:0] src_kernel_win_0_val_4_0_reg_8811;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it30;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it31;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it32;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it36;
wire   [7:0] src_kernel_win_0_val_5_0_fu_4454_p3;
reg   [7:0] src_kernel_win_0_val_5_0_reg_8818;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it24;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it25;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it26;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it30;
wire   [7:0] src_kernel_win_0_val_6_0_fu_4486_p3;
reg   [7:0] src_kernel_win_0_val_6_0_reg_8825;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it18;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it19;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it20;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it24;
wire   [7:0] src_kernel_win_0_val_7_0_fu_4518_p3;
reg   [7:0] src_kernel_win_0_val_7_0_reg_8832;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it12;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it13;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it14;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it18;
wire   [7:0] src_kernel_win_0_val_8_0_fu_4550_p3;
reg   [7:0] src_kernel_win_0_val_8_0_reg_8839;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it12;
wire   [7:0] src_kernel_win_0_val_9_0_fu_4582_p3;
reg   [7:0] src_kernel_win_0_val_9_0_reg_8846;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8846_pp0_it3;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8846_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8846_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8846_pp0_it6;
wire   [7:0] p_059_i_i_i328_3_0_1_i_fu_4613_p3;
reg   [7:0] p_059_i_i_i328_3_0_1_i_reg_8852;
wire   [0:0] tmp_355_0_2_i_fu_4620_p2;
reg   [0:0] tmp_355_0_2_i_reg_8858;
wire   [7:0] p_059_i_i_i328_3_0_3_i_fu_4694_p3;
reg   [7:0] p_059_i_i_i328_3_0_3_i_reg_8863;
wire   [7:0] p_059_i_i_i328_3_0_4_i_fu_4711_p3;
reg   [7:0] p_059_i_i_i328_3_0_4_i_reg_8870;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_4_fu_4722_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_4_reg_8875;
wire   [7:0] p_059_i_i_i328_3_0_6_i_fu_4746_p3;
reg   [7:0] p_059_i_i_i328_3_0_6_i_reg_8880;
wire   [0:0] tmp_355_0_7_i_fu_4753_p2;
reg   [0:0] tmp_355_0_7_i_reg_8886;
wire   [7:0] p_059_i_i_i328_3_0_8_i_fu_4781_p3;
reg   [7:0] p_059_i_i_i328_3_0_8_i_reg_8891;
wire   [7:0] p_059_i_i_i328_3_0_9_i_fu_4798_p3;
reg   [7:0] p_059_i_i_i328_3_0_9_i_reg_8898;
reg   [7:0] src_kernel_win_0_val_8_1_lo_4_reg_8905;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8905_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8905_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8905_pp0_it11;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8905_pp0_it12;
reg   [7:0] src_kernel_win_0_val_8_2_lo_4_reg_8911;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8911_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8911_pp0_it10;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8911_pp0_it11;
reg   [7:0] src_kernel_win_0_val_8_3_lo_4_reg_8917;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_4_reg_8917_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_4_reg_8917_pp0_it10;
reg   [7:0] src_kernel_win_0_val_8_4_lo_4_reg_8923;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_4_reg_8923_pp0_it9;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_4_reg_8923_pp0_it10;
reg   [7:0] src_kernel_win_0_val_8_5_lo_4_reg_8929;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_4_reg_8929_pp0_it9;
reg   [7:0] src_kernel_win_0_val_8_6_lo_4_reg_8935;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_4_reg_8935_pp0_it9;
reg   [7:0] src_kernel_win_0_val_8_7_lo_4_reg_8941;
wire   [7:0] p_059_i_i_i328_3_1_i_fu_4843_p3;
reg   [7:0] p_059_i_i_i328_3_1_i_reg_8947;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_fu_4855_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_reg_8952;
wire   [7:0] p_059_i_i_i328_3_1_2_i_fu_4948_p3;
reg   [7:0] p_059_i_i_i328_3_1_2_i_reg_8957;
wire   [0:0] tmp_355_1_3_i_fu_4955_p2;
reg   [0:0] tmp_355_1_3_i_reg_8963;
wire   [7:0] p_059_i_i_i328_3_1_4_i_fu_4983_p3;
reg   [7:0] p_059_i_i_i328_3_1_4_i_reg_8968;
wire   [7:0] p_059_i_i_i328_3_1_5_i_fu_5000_p3;
reg   [7:0] p_059_i_i_i328_3_1_5_i_reg_8975;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_14_fu_5011_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_14_reg_8980;
wire   [7:0] p_059_i_i_i328_3_1_7_i_fu_5035_p3;
reg   [7:0] p_059_i_i_i328_3_1_7_i_reg_8985;
wire   [0:0] tmp_355_1_8_i_fu_5042_p2;
reg   [0:0] tmp_355_1_8_i_reg_8991;
wire   [7:0] p_059_i_i_i328_3_1_9_i_fu_5070_p3;
reg   [7:0] p_059_i_i_i328_3_1_9_i_reg_8996;
reg   [7:0] src_kernel_win_0_val_7_1_lo_4_reg_9003;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_9003_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_9003_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_9003_pp0_it17;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_9003_pp0_it18;
reg   [7:0] src_kernel_win_0_val_7_2_lo_4_reg_9009;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_9009_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_9009_pp0_it16;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_9009_pp0_it17;
reg   [7:0] src_kernel_win_0_val_7_3_lo_4_reg_9015;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_4_reg_9015_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_4_reg_9015_pp0_it16;
reg   [7:0] src_kernel_win_0_val_7_4_lo_4_reg_9021;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_4_reg_9021_pp0_it15;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_4_reg_9021_pp0_it16;
reg   [7:0] src_kernel_win_0_val_7_5_lo_4_reg_9027;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_4_reg_9027_pp0_it15;
reg   [7:0] src_kernel_win_0_val_7_6_lo_4_reg_9033;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_4_reg_9033_pp0_it15;
reg   [7:0] src_kernel_win_0_val_7_7_lo_4_reg_9039;
wire   [7:0] p_059_i_i_i328_3_2_i_fu_5116_p3;
reg   [7:0] p_059_i_i_i328_3_2_i_reg_9045;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_19_fu_5128_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_19_reg_9050;
wire   [7:0] p_059_i_i_i328_3_2_2_i_fu_5221_p3;
reg   [7:0] p_059_i_i_i328_3_2_2_i_reg_9055;
wire   [0:0] tmp_355_2_3_i_fu_5228_p2;
reg   [0:0] tmp_355_2_3_i_reg_9061;
wire   [7:0] p_059_i_i_i328_3_2_4_i_fu_5256_p3;
reg   [7:0] p_059_i_i_i328_3_2_4_i_reg_9066;
wire   [7:0] p_059_i_i_i328_3_2_5_i_fu_5273_p3;
reg   [7:0] p_059_i_i_i328_3_2_5_i_reg_9073;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_24_fu_5284_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_24_reg_9078;
wire   [7:0] p_059_i_i_i328_3_2_7_i_fu_5308_p3;
reg   [7:0] p_059_i_i_i328_3_2_7_i_reg_9083;
wire   [0:0] tmp_355_2_8_i_fu_5315_p2;
reg   [0:0] tmp_355_2_8_i_reg_9089;
wire   [7:0] p_059_i_i_i328_3_2_9_i_fu_5343_p3;
reg   [7:0] p_059_i_i_i328_3_2_9_i_reg_9094;
reg   [7:0] src_kernel_win_0_val_6_1_lo_4_reg_9101;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9101_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9101_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9101_pp0_it23;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9101_pp0_it24;
reg   [7:0] src_kernel_win_0_val_6_2_lo_4_reg_9107;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9107_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9107_pp0_it22;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9107_pp0_it23;
reg   [7:0] src_kernel_win_0_val_6_3_lo_4_reg_9113;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_4_reg_9113_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_4_reg_9113_pp0_it22;
reg   [7:0] src_kernel_win_0_val_6_4_lo_4_reg_9119;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_4_reg_9119_pp0_it21;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_4_reg_9119_pp0_it22;
reg   [7:0] src_kernel_win_0_val_6_5_lo_4_reg_9125;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_4_reg_9125_pp0_it21;
reg   [7:0] src_kernel_win_0_val_6_6_lo_4_reg_9131;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_4_reg_9131_pp0_it21;
reg   [7:0] src_kernel_win_0_val_6_7_lo_4_reg_9137;
wire   [7:0] p_059_i_i_i328_3_3_i_fu_5389_p3;
reg   [7:0] p_059_i_i_i328_3_3_i_reg_9143;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_29_fu_5401_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_29_reg_9148;
wire   [7:0] p_059_i_i_i328_3_3_2_i_fu_5494_p3;
reg   [7:0] p_059_i_i_i328_3_3_2_i_reg_9153;
wire   [0:0] tmp_355_3_3_i_fu_5501_p2;
reg   [0:0] tmp_355_3_3_i_reg_9159;
wire   [7:0] p_059_i_i_i328_3_3_4_i_fu_5529_p3;
reg   [7:0] p_059_i_i_i328_3_3_4_i_reg_9164;
wire   [7:0] p_059_i_i_i328_3_3_5_i_fu_5546_p3;
reg   [7:0] p_059_i_i_i328_3_3_5_i_reg_9171;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_34_fu_5557_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_34_reg_9176;
wire   [7:0] p_059_i_i_i328_3_3_7_i_fu_5581_p3;
reg   [7:0] p_059_i_i_i328_3_3_7_i_reg_9181;
wire   [0:0] tmp_355_3_8_i_fu_5588_p2;
reg   [0:0] tmp_355_3_8_i_reg_9187;
wire   [7:0] p_059_i_i_i328_3_3_9_i_fu_5616_p3;
reg   [7:0] p_059_i_i_i328_3_3_9_i_reg_9192;
reg   [7:0] src_kernel_win_0_val_5_1_lo_4_reg_9199;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9199_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9199_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9199_pp0_it29;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9199_pp0_it30;
reg   [7:0] src_kernel_win_0_val_5_2_lo_4_reg_9205;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9205_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9205_pp0_it28;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9205_pp0_it29;
reg   [7:0] src_kernel_win_0_val_5_3_lo_4_reg_9211;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_4_reg_9211_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_4_reg_9211_pp0_it28;
reg   [7:0] src_kernel_win_0_val_5_4_lo_4_reg_9217;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_4_reg_9217_pp0_it27;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_4_reg_9217_pp0_it28;
reg   [7:0] src_kernel_win_0_val_5_5_lo_4_reg_9223;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_4_reg_9223_pp0_it27;
reg   [7:0] src_kernel_win_0_val_5_6_lo_4_reg_9229;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_4_reg_9229_pp0_it27;
reg   [7:0] src_kernel_win_0_val_5_7_lo_4_reg_9235;
wire   [7:0] p_059_i_i_i328_3_4_i_fu_5662_p3;
reg   [7:0] p_059_i_i_i328_3_4_i_reg_9241;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_39_fu_5674_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_39_reg_9246;
wire   [7:0] p_059_i_i_i328_3_4_2_i_fu_5767_p3;
reg   [7:0] p_059_i_i_i328_3_4_2_i_reg_9251;
wire   [0:0] tmp_355_4_3_i_fu_5774_p2;
reg   [0:0] tmp_355_4_3_i_reg_9257;
wire   [7:0] p_059_i_i_i328_3_4_4_i_fu_5802_p3;
reg   [7:0] p_059_i_i_i328_3_4_4_i_reg_9262;
wire   [7:0] p_059_i_i_i328_3_4_5_i_fu_5819_p3;
reg   [7:0] p_059_i_i_i328_3_4_5_i_reg_9269;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_44_fu_5830_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_44_reg_9274;
wire   [7:0] p_059_i_i_i328_3_4_7_i_fu_5854_p3;
reg   [7:0] p_059_i_i_i328_3_4_7_i_reg_9279;
wire   [0:0] tmp_355_4_8_i_fu_5861_p2;
reg   [0:0] tmp_355_4_8_i_reg_9285;
wire   [7:0] p_059_i_i_i328_3_4_9_i_fu_5889_p3;
reg   [7:0] p_059_i_i_i328_3_4_9_i_reg_9290;
reg   [7:0] src_kernel_win_0_val_4_1_lo_4_reg_9297;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9297_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9297_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9297_pp0_it35;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9297_pp0_it36;
reg   [7:0] src_kernel_win_0_val_4_2_lo_4_reg_9303;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9303_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9303_pp0_it34;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9303_pp0_it35;
reg   [7:0] src_kernel_win_0_val_4_3_lo_4_reg_9309;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_4_reg_9309_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_4_reg_9309_pp0_it34;
reg   [7:0] src_kernel_win_0_val_4_4_lo_4_reg_9315;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_4_reg_9315_pp0_it33;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_4_reg_9315_pp0_it34;
reg   [7:0] src_kernel_win_0_val_4_5_lo_4_reg_9321;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_4_reg_9321_pp0_it33;
reg   [7:0] src_kernel_win_0_val_4_6_lo_4_reg_9327;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_4_reg_9327_pp0_it33;
reg   [7:0] src_kernel_win_0_val_4_7_lo_4_reg_9333;
wire   [7:0] p_059_i_i_i328_3_5_i_fu_5935_p3;
reg   [7:0] p_059_i_i_i328_3_5_i_reg_9339;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_49_fu_5947_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_49_reg_9344;
wire   [7:0] p_059_i_i_i328_3_5_2_i_fu_6040_p3;
reg   [7:0] p_059_i_i_i328_3_5_2_i_reg_9349;
wire   [0:0] tmp_355_5_3_i_fu_6047_p2;
reg   [0:0] tmp_355_5_3_i_reg_9355;
wire   [7:0] p_059_i_i_i328_3_5_4_i_fu_6075_p3;
reg   [7:0] p_059_i_i_i328_3_5_4_i_reg_9360;
wire   [7:0] p_059_i_i_i328_3_5_5_i_fu_6092_p3;
reg   [7:0] p_059_i_i_i328_3_5_5_i_reg_9367;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_54_fu_6103_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_54_reg_9372;
wire   [7:0] p_059_i_i_i328_3_5_7_i_fu_6127_p3;
reg   [7:0] p_059_i_i_i328_3_5_7_i_reg_9377;
wire   [0:0] tmp_355_5_8_i_fu_6134_p2;
reg   [0:0] tmp_355_5_8_i_reg_9383;
wire   [7:0] p_059_i_i_i328_3_5_9_i_fu_6162_p3;
reg   [7:0] p_059_i_i_i328_3_5_9_i_reg_9388;
reg   [7:0] src_kernel_win_0_val_3_1_lo_4_reg_9395;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9395_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9395_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9395_pp0_it41;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9395_pp0_it42;
reg   [7:0] src_kernel_win_0_val_3_2_lo_4_reg_9401;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9401_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9401_pp0_it40;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9401_pp0_it41;
reg   [7:0] src_kernel_win_0_val_3_3_lo_4_reg_9407;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_4_reg_9407_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_4_reg_9407_pp0_it40;
reg   [7:0] src_kernel_win_0_val_3_4_lo_4_reg_9413;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_4_reg_9413_pp0_it39;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_4_reg_9413_pp0_it40;
reg   [7:0] src_kernel_win_0_val_3_5_lo_4_reg_9419;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_4_reg_9419_pp0_it39;
reg   [7:0] src_kernel_win_0_val_3_6_lo_4_reg_9425;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_4_reg_9425_pp0_it39;
reg   [7:0] src_kernel_win_0_val_3_7_lo_4_reg_9431;
wire   [7:0] p_059_i_i_i328_3_6_i_fu_6208_p3;
reg   [7:0] p_059_i_i_i328_3_6_i_reg_9437;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_59_fu_6220_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_59_reg_9442;
wire   [7:0] p_059_i_i_i328_3_6_2_i_fu_6313_p3;
reg   [7:0] p_059_i_i_i328_3_6_2_i_reg_9447;
wire   [0:0] tmp_355_6_3_i_fu_6320_p2;
reg   [0:0] tmp_355_6_3_i_reg_9453;
wire   [7:0] p_059_i_i_i328_3_6_4_i_fu_6348_p3;
reg   [7:0] p_059_i_i_i328_3_6_4_i_reg_9458;
wire   [7:0] p_059_i_i_i328_3_6_5_i_fu_6365_p3;
reg   [7:0] p_059_i_i_i328_3_6_5_i_reg_9465;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_64_fu_6376_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_64_reg_9470;
wire   [7:0] p_059_i_i_i328_3_6_7_i_fu_6400_p3;
reg   [7:0] p_059_i_i_i328_3_6_7_i_reg_9475;
wire   [0:0] tmp_355_6_8_i_fu_6407_p2;
reg   [0:0] tmp_355_6_8_i_reg_9481;
wire   [7:0] p_059_i_i_i328_3_6_9_i_fu_6435_p3;
reg   [7:0] p_059_i_i_i328_3_6_9_i_reg_9486;
reg   [7:0] src_kernel_win_0_val_2_1_lo_4_reg_9493;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9493_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9493_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9493_pp0_it47;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9493_pp0_it48;
reg   [7:0] src_kernel_win_0_val_2_2_lo_4_reg_9499;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9499_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9499_pp0_it46;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9499_pp0_it47;
reg   [7:0] src_kernel_win_0_val_2_3_lo_4_reg_9505;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_4_reg_9505_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_4_reg_9505_pp0_it46;
reg   [7:0] src_kernel_win_0_val_2_4_lo_4_reg_9511;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_4_reg_9511_pp0_it45;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_4_reg_9511_pp0_it46;
reg   [7:0] src_kernel_win_0_val_2_5_lo_4_reg_9517;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_4_reg_9517_pp0_it45;
reg   [7:0] src_kernel_win_0_val_2_6_lo_4_reg_9523;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_4_reg_9523_pp0_it45;
reg   [7:0] src_kernel_win_0_val_2_7_lo_4_reg_9529;
wire   [7:0] p_059_i_i_i328_3_7_i_fu_6481_p3;
reg   [7:0] p_059_i_i_i328_3_7_i_reg_9535;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_69_fu_6493_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_69_reg_9540;
wire   [7:0] p_059_i_i_i328_3_7_2_i_fu_6586_p3;
reg   [7:0] p_059_i_i_i328_3_7_2_i_reg_9545;
wire   [0:0] tmp_355_7_3_i_fu_6593_p2;
reg   [0:0] tmp_355_7_3_i_reg_9551;
wire   [7:0] p_059_i_i_i328_3_7_4_i_fu_6621_p3;
reg   [7:0] p_059_i_i_i328_3_7_4_i_reg_9556;
wire   [7:0] p_059_i_i_i328_3_7_5_i_fu_6638_p3;
reg   [7:0] p_059_i_i_i328_3_7_5_i_reg_9563;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_74_fu_6649_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_74_reg_9568;
wire   [7:0] p_059_i_i_i328_3_7_7_i_fu_6673_p3;
reg   [7:0] p_059_i_i_i328_3_7_7_i_reg_9573;
wire   [0:0] tmp_355_7_8_i_fu_6680_p2;
reg   [0:0] tmp_355_7_8_i_reg_9579;
wire   [7:0] p_059_i_i_i328_3_7_9_i_fu_6708_p3;
reg   [7:0] p_059_i_i_i328_3_7_9_i_reg_9584;
reg   [7:0] src_kernel_win_0_val_1_1_lo_4_reg_9591;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9591_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9591_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9591_pp0_it53;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9591_pp0_it54;
reg   [7:0] src_kernel_win_0_val_1_2_lo_4_reg_9597;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9597_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9597_pp0_it52;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9597_pp0_it53;
reg   [7:0] src_kernel_win_0_val_1_3_lo_4_reg_9603;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_4_reg_9603_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_4_reg_9603_pp0_it52;
reg   [7:0] src_kernel_win_0_val_1_4_lo_4_reg_9609;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_4_reg_9609_pp0_it51;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_4_reg_9609_pp0_it52;
reg   [7:0] src_kernel_win_0_val_1_5_lo_4_reg_9615;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_4_reg_9615_pp0_it51;
reg   [7:0] src_kernel_win_0_val_1_6_lo_4_reg_9621;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_4_reg_9621_pp0_it51;
reg   [7:0] src_kernel_win_0_val_1_7_lo_4_reg_9627;
wire   [7:0] p_059_i_i_i328_3_8_i_fu_6754_p3;
reg   [7:0] p_059_i_i_i328_3_8_i_reg_9633;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_79_fu_6766_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_79_reg_9638;
wire   [7:0] p_059_i_i_i328_3_8_2_i_fu_6859_p3;
reg   [7:0] p_059_i_i_i328_3_8_2_i_reg_9643;
wire   [0:0] tmp_355_8_3_i_fu_6866_p2;
reg   [0:0] tmp_355_8_3_i_reg_9649;
wire   [7:0] p_059_i_i_i328_3_8_4_i_fu_6894_p3;
reg   [7:0] p_059_i_i_i328_3_8_4_i_reg_9654;
wire   [7:0] p_059_i_i_i328_3_8_5_i_fu_6911_p3;
reg   [7:0] p_059_i_i_i328_3_8_5_i_reg_9661;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_84_fu_6922_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_84_reg_9666;
wire   [7:0] p_059_i_i_i328_3_8_7_i_fu_6946_p3;
reg   [7:0] p_059_i_i_i328_3_8_7_i_reg_9671;
wire   [0:0] tmp_355_8_8_i_fu_6953_p2;
reg   [0:0] tmp_355_8_8_i_reg_9677;
wire   [7:0] p_059_i_i_i328_3_8_9_i_fu_6981_p3;
reg   [7:0] p_059_i_i_i328_3_8_9_i_reg_9682;
reg   [7:0] src_kernel_win_0_val_0_1_lo_2_reg_9689;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9689_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9689_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9689_pp0_it59;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9689_pp0_it60;
reg   [7:0] src_kernel_win_0_val_0_2_lo_3_reg_9695;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9695_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9695_pp0_it58;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9695_pp0_it59;
reg   [7:0] src_kernel_win_0_val_0_3_lo_4_reg_9701;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_4_reg_9701_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_4_reg_9701_pp0_it58;
reg   [7:0] src_kernel_win_0_val_0_4_lo_4_reg_9707;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_4_reg_9707_pp0_it57;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_4_reg_9707_pp0_it58;
reg   [7:0] src_kernel_win_0_val_0_5_lo_4_reg_9713;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_4_reg_9713_pp0_it57;
reg   [7:0] src_kernel_win_0_val_0_6_lo_4_reg_9719;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_4_reg_9719_pp0_it57;
reg   [7:0] src_kernel_win_0_val_0_7_lo_4_reg_9725;
wire   [7:0] p_059_i_i_i328_3_9_i_fu_7027_p3;
reg   [7:0] p_059_i_i_i328_3_9_i_reg_9731;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_89_fu_7039_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_89_reg_9736;
wire   [7:0] p_059_i_i_i328_3_9_2_i_fu_7132_p3;
reg   [7:0] p_059_i_i_i328_3_9_2_i_reg_9741;
wire   [0:0] tmp_355_9_3_i_fu_7139_p2;
reg   [0:0] tmp_355_9_3_i_reg_9747;
wire   [7:0] p_059_i_i_i328_3_9_4_i_fu_7167_p3;
reg   [7:0] p_059_i_i_i328_3_9_4_i_reg_9752;
wire   [7:0] p_059_i_i_i328_3_9_5_i_fu_7184_p3;
reg   [7:0] p_059_i_i_i328_3_9_5_i_reg_9759;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_94_fu_7195_p3;
reg   [7:0] temp_0_i_i_i_i452_059_i_i_i32_94_reg_9764;
wire   [7:0] p_059_i_i_i328_3_9_7_i_fu_7219_p3;
reg   [7:0] p_059_i_i_i328_3_9_7_i_reg_9769;
wire   [0:0] tmp_355_9_8_i_fu_7226_p2;
reg   [0:0] tmp_355_9_8_i_reg_9775;
wire   [7:0] tmp_4_fu_7254_p3;
reg   [7:0] tmp_4_reg_9780;
wire   [10:0] k_buf_0_val_10_3_i_address0;
reg    k_buf_0_val_10_3_i_ce0;
wire   [7:0] k_buf_0_val_10_3_i_q0;
wire   [10:0] k_buf_0_val_10_3_i_address1;
reg    k_buf_0_val_10_3_i_ce1;
reg    k_buf_0_val_10_3_i_we1;
wire   [7:0] k_buf_0_val_10_3_i_d1;
wire   [10:0] k_buf_0_val_11_3_i_address0;
reg    k_buf_0_val_11_3_i_ce0;
wire   [7:0] k_buf_0_val_11_3_i_q0;
wire   [10:0] k_buf_0_val_11_3_i_address1;
reg    k_buf_0_val_11_3_i_ce1;
reg    k_buf_0_val_11_3_i_we1;
reg   [7:0] k_buf_0_val_11_3_i_d1;
wire   [10:0] k_buf_0_val_12_3_i_address0;
reg    k_buf_0_val_12_3_i_ce0;
wire   [7:0] k_buf_0_val_12_3_i_q0;
wire   [10:0] k_buf_0_val_12_3_i_address1;
reg    k_buf_0_val_12_3_i_ce1;
reg    k_buf_0_val_12_3_i_we1;
reg   [7:0] k_buf_0_val_12_3_i_d1;
wire   [10:0] k_buf_0_val_13_3_i_address0;
reg    k_buf_0_val_13_3_i_ce0;
wire   [7:0] k_buf_0_val_13_3_i_q0;
wire   [10:0] k_buf_0_val_13_3_i_address1;
reg    k_buf_0_val_13_3_i_ce1;
reg    k_buf_0_val_13_3_i_we1;
reg   [7:0] k_buf_0_val_13_3_i_d1;
wire   [10:0] k_buf_0_val_14_3_i_address0;
reg    k_buf_0_val_14_3_i_ce0;
wire   [7:0] k_buf_0_val_14_3_i_q0;
wire   [10:0] k_buf_0_val_14_3_i_address1;
reg    k_buf_0_val_14_3_i_ce1;
reg    k_buf_0_val_14_3_i_we1;
reg   [7:0] k_buf_0_val_14_3_i_d1;
wire   [10:0] k_buf_0_val_15_3_i_address0;
reg    k_buf_0_val_15_3_i_ce0;
wire   [7:0] k_buf_0_val_15_3_i_q0;
wire   [10:0] k_buf_0_val_15_3_i_address1;
reg    k_buf_0_val_15_3_i_ce1;
reg    k_buf_0_val_15_3_i_we1;
reg   [7:0] k_buf_0_val_15_3_i_d1;
wire   [10:0] k_buf_0_val_16_3_i_address0;
reg    k_buf_0_val_16_3_i_ce0;
wire   [7:0] k_buf_0_val_16_3_i_q0;
wire   [10:0] k_buf_0_val_16_3_i_address1;
reg    k_buf_0_val_16_3_i_ce1;
reg    k_buf_0_val_16_3_i_we1;
reg   [7:0] k_buf_0_val_16_3_i_d1;
wire   [10:0] k_buf_0_val_17_3_i_address0;
reg    k_buf_0_val_17_3_i_ce0;
wire   [7:0] k_buf_0_val_17_3_i_q0;
wire   [10:0] k_buf_0_val_17_3_i_address1;
reg    k_buf_0_val_17_3_i_ce1;
reg    k_buf_0_val_17_3_i_we1;
reg   [7:0] k_buf_0_val_17_3_i_d1;
wire   [10:0] k_buf_0_val_18_3_i_address0;
reg    k_buf_0_val_18_3_i_ce0;
wire   [7:0] k_buf_0_val_18_3_i_q0;
wire   [10:0] k_buf_0_val_18_3_i_address1;
reg    k_buf_0_val_18_3_i_ce1;
reg    k_buf_0_val_18_3_i_we1;
reg   [7:0] k_buf_0_val_18_3_i_d1;
wire   [10:0] k_buf_0_val_19_3_i_address0;
reg    k_buf_0_val_19_3_i_ce0;
wire   [7:0] k_buf_0_val_19_3_i_q0;
wire   [10:0] k_buf_0_val_19_3_i_address1;
reg    k_buf_0_val_19_3_i_ce1;
reg    k_buf_0_val_19_3_i_we1;
reg   [7:0] k_buf_0_val_19_3_i_d1;
reg   [9:0] p_014_0_i_i_i2_i_reg_2700;
reg    ap_sig_cseq_ST_st66_fsm_3;
reg    ap_sig_bdd_3398;
wire   [63:0] tmp_70_i_fu_3826_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_564;
reg   [7:0] src_kernel_win_0_val_0_2_fu_568;
reg   [7:0] src_kernel_win_0_val_0_3_fu_572;
reg   [7:0] src_kernel_win_0_val_0_4_fu_576;
reg   [7:0] src_kernel_win_0_val_0_5_fu_580;
reg   [7:0] src_kernel_win_0_val_0_6_fu_584;
reg   [7:0] src_kernel_win_0_val_0_7_fu_588;
reg   [7:0] src_kernel_win_0_val_0_8_fu_592;
reg   [7:0] src_kernel_win_0_val_0_9_fu_596;
reg   [7:0] src_kernel_win_0_val_1_1_fu_600;
reg   [7:0] src_kernel_win_0_val_1_2_fu_604;
reg   [7:0] src_kernel_win_0_val_1_3_fu_608;
reg   [7:0] src_kernel_win_0_val_1_4_fu_612;
reg   [7:0] src_kernel_win_0_val_1_5_fu_616;
reg   [7:0] src_kernel_win_0_val_1_6_fu_620;
reg   [7:0] src_kernel_win_0_val_1_7_fu_624;
reg   [7:0] src_kernel_win_0_val_1_8_fu_628;
reg   [7:0] src_kernel_win_0_val_1_9_fu_632;
reg   [7:0] src_kernel_win_0_val_9_9_fu_636;
reg   [7:0] src_kernel_win_0_val_2_1_fu_640;
reg   [7:0] src_kernel_win_0_val_2_2_fu_644;
reg   [7:0] src_kernel_win_0_val_2_3_fu_648;
reg   [7:0] src_kernel_win_0_val_2_4_fu_652;
reg   [7:0] src_kernel_win_0_val_2_5_fu_656;
reg   [7:0] src_kernel_win_0_val_2_6_fu_660;
reg   [7:0] src_kernel_win_0_val_2_7_fu_664;
reg   [7:0] src_kernel_win_0_val_2_8_fu_668;
reg   [7:0] src_kernel_win_0_val_2_9_fu_672;
reg   [7:0] src_kernel_win_0_val_9_8_fu_676;
reg   [7:0] src_kernel_win_0_val_3_1_fu_680;
reg   [7:0] src_kernel_win_0_val_3_2_fu_684;
reg   [7:0] src_kernel_win_0_val_3_3_fu_688;
reg   [7:0] src_kernel_win_0_val_3_4_fu_692;
reg   [7:0] src_kernel_win_0_val_3_5_fu_696;
reg   [7:0] src_kernel_win_0_val_3_6_fu_700;
reg   [7:0] src_kernel_win_0_val_3_7_fu_704;
reg   [7:0] src_kernel_win_0_val_3_8_fu_708;
reg   [7:0] src_kernel_win_0_val_3_9_fu_712;
reg   [7:0] src_kernel_win_0_val_9_7_fu_716;
reg   [7:0] src_kernel_win_0_val_4_1_fu_720;
reg   [7:0] src_kernel_win_0_val_4_2_fu_724;
reg   [7:0] src_kernel_win_0_val_4_3_fu_728;
reg   [7:0] src_kernel_win_0_val_4_4_fu_732;
reg   [7:0] src_kernel_win_0_val_4_5_fu_736;
reg   [7:0] src_kernel_win_0_val_4_6_fu_740;
reg   [7:0] src_kernel_win_0_val_4_7_fu_744;
reg   [7:0] src_kernel_win_0_val_4_8_fu_748;
reg   [7:0] src_kernel_win_0_val_4_9_fu_752;
reg   [7:0] src_kernel_win_0_val_9_6_fu_756;
reg   [7:0] src_kernel_win_0_val_5_1_fu_760;
reg   [7:0] src_kernel_win_0_val_5_2_fu_764;
reg   [7:0] src_kernel_win_0_val_5_3_fu_768;
reg   [7:0] src_kernel_win_0_val_5_4_fu_772;
reg   [7:0] src_kernel_win_0_val_5_5_fu_776;
reg   [7:0] src_kernel_win_0_val_5_6_fu_780;
reg   [7:0] src_kernel_win_0_val_5_7_fu_784;
reg   [7:0] src_kernel_win_0_val_5_8_fu_788;
reg   [7:0] src_kernel_win_0_val_5_9_fu_792;
reg   [7:0] src_kernel_win_0_val_9_5_fu_796;
reg   [7:0] src_kernel_win_0_val_6_1_fu_800;
reg   [7:0] src_kernel_win_0_val_6_2_fu_804;
reg   [7:0] src_kernel_win_0_val_6_3_fu_808;
reg   [7:0] src_kernel_win_0_val_6_4_fu_812;
reg   [7:0] src_kernel_win_0_val_6_5_fu_816;
reg   [7:0] src_kernel_win_0_val_6_6_fu_820;
reg   [7:0] src_kernel_win_0_val_6_7_fu_824;
reg   [7:0] src_kernel_win_0_val_6_8_fu_828;
reg   [7:0] src_kernel_win_0_val_6_9_fu_832;
reg   [7:0] src_kernel_win_0_val_9_4_fu_836;
reg   [7:0] src_kernel_win_0_val_7_1_fu_840;
reg   [7:0] src_kernel_win_0_val_7_2_fu_844;
reg   [7:0] src_kernel_win_0_val_7_3_fu_848;
reg   [7:0] src_kernel_win_0_val_7_4_fu_852;
reg   [7:0] src_kernel_win_0_val_7_5_fu_856;
reg   [7:0] src_kernel_win_0_val_7_6_fu_860;
reg   [7:0] src_kernel_win_0_val_7_7_fu_864;
reg   [7:0] src_kernel_win_0_val_7_8_fu_868;
reg   [7:0] src_kernel_win_0_val_7_9_fu_872;
reg   [7:0] src_kernel_win_0_val_9_3_fu_876;
reg   [7:0] src_kernel_win_0_val_8_1_fu_880;
reg   [7:0] src_kernel_win_0_val_8_2_fu_884;
reg   [7:0] src_kernel_win_0_val_8_3_fu_888;
reg   [7:0] src_kernel_win_0_val_8_4_fu_892;
reg   [7:0] src_kernel_win_0_val_8_5_fu_896;
reg   [7:0] src_kernel_win_0_val_8_6_fu_900;
reg   [7:0] src_kernel_win_0_val_8_7_fu_904;
reg   [7:0] src_kernel_win_0_val_8_8_fu_908;
reg   [7:0] src_kernel_win_0_val_8_9_fu_912;
reg   [7:0] src_kernel_win_0_val_9_2_fu_916;
reg   [7:0] src_kernel_win_0_val_9_1_fu_920;
reg   [7:0] right_border_buf_0_val_9_0_fu_924;
wire   [7:0] col_buf_0_val_9_0_fu_4212_p3;
reg   [7:0] right_border_buf_0_val_8_0_fu_928;
wire   [7:0] col_buf_0_val_8_0_fu_4180_p3;
reg   [7:0] right_border_buf_0_val_0_0_fu_932;
wire   [7:0] col_buf_0_val_0_0_fu_3924_p3;
reg   [7:0] right_border_buf_0_val_7_0_fu_936;
wire   [7:0] col_buf_0_val_7_0_fu_4148_p3;
reg   [7:0] right_border_buf_0_val_6_0_fu_940;
wire   [7:0] col_buf_0_val_6_0_fu_4116_p3;
reg   [7:0] right_border_buf_0_val_5_0_fu_944;
wire   [7:0] col_buf_0_val_5_0_fu_4084_p3;
reg   [7:0] right_border_buf_0_val_4_0_fu_948;
wire   [7:0] col_buf_0_val_4_0_fu_4052_p3;
reg   [7:0] right_border_buf_0_val_3_0_fu_952;
wire   [7:0] col_buf_0_val_3_0_fu_4020_p3;
reg   [7:0] right_border_buf_0_val_2_0_fu_956;
wire   [7:0] col_buf_0_val_2_0_fu_3988_p3;
reg   [7:0] right_border_buf_0_val_1_0_fu_960;
wire   [7:0] col_buf_0_val_1_0_fu_3956_p3;
wire   [0:0] tmp_207_5_i_fu_2734_p2;
wire   [0:0] y_2_5_i_fu_2740_p2;
wire   [10:0] tmp_42_cast27807_i_fu_3358_p1;
wire   [9:0] tmp_3061_i_fu_3430_p2;
wire   [0:0] tmp_3081_i_fu_3436_p2;
wire   [3:0] tmp_146_fu_3441_p1;
wire   [3:0] tmp_93_fu_3445_p3;
wire   [9:0] p_assign_12_1_i_fu_3457_p2;
wire   [0:0] tmp_308_1_i_fu_3463_p2;
wire   [3:0] tmp_169_fu_3468_p1;
wire   [3:0] tmp_96_fu_3472_p3;
wire   [10:0] p_assign_12_2_i_fu_3484_p2;
wire   [0:0] tmp_308_2_i_fu_3490_p2;
wire   [3:0] tmp_170_fu_3495_p1;
wire   [3:0] tmp_121_fu_3499_p3;
wire   [10:0] p_assign_12_3_i_fu_3511_p2;
wire   [0:0] tmp_308_3_i_fu_3517_p2;
wire   [3:0] tmp_171_fu_3522_p1;
wire   [3:0] tmp_122_fu_3526_p3;
wire   [10:0] p_assign_12_4_i_fu_3538_p2;
wire   [0:0] tmp_308_4_i_fu_3544_p2;
wire   [3:0] tmp_172_fu_3549_p1;
wire   [3:0] tmp_123_fu_3553_p3;
wire   [10:0] p_assign_12_5_i_fu_3565_p2;
wire   [0:0] tmp_308_5_i_fu_3571_p2;
wire   [3:0] tmp_173_fu_3576_p1;
wire   [3:0] tmp_124_fu_3580_p3;
wire   [10:0] p_assign_12_6_i_fu_3592_p2;
wire   [0:0] tmp_308_6_i_fu_3598_p2;
wire   [3:0] tmp_174_fu_3603_p1;
wire   [3:0] tmp_125_fu_3607_p3;
wire   [10:0] p_assign_12_7_i_fu_3619_p2;
wire   [0:0] tmp_308_7_i_fu_3625_p2;
wire   [3:0] tmp_175_fu_3630_p1;
wire   [3:0] tmp_126_fu_3634_p3;
wire   [10:0] p_assign_12_8_i_fu_3646_p2;
wire   [0:0] tmp_308_8_i_fu_3652_p2;
wire   [3:0] tmp_176_fu_3657_p1;
wire   [3:0] tmp_127_fu_3661_p3;
wire   [10:0] p_assign_12_9_i_fu_3673_p2;
wire   [0:0] tmp_177_fu_3679_p3;
wire   [0:0] tmp_308_9_i_fu_3693_p2;
wire   [0:0] rev_fu_3687_p2;
wire   [0:0] tmp_178_fu_3704_p3;
wire   [0:0] or_cond_i411_i_i_i2_9_i_fu_3698_p2;
wire   [3:0] tmp_179_fu_3712_p1;
wire   [3:0] tmp_128_fu_3716_p3;
wire   [3:0] tmp_129_fu_3723_p3;
wire   [11:0] tmp_51_cast27806_i_fu_3736_p1;
wire   [11:0] ImagLoc_x_fu_3757_p2;
wire   [0:0] tmp_181_fu_3767_p3;
wire   [0:0] tmp_61_i_fu_3781_p2;
wire   [0:0] rev2_fu_3775_p2;
wire   [0:0] tmp_58_i_fu_3751_p2;
wire   [10:0] p_assign_4_fu_3810_p3;
wire   [10:0] x_fu_3816_p3;
wire   [3:0] tmp_183_fu_3822_p1;
wire   [7:0] tmp_130_fu_3899_p12;
wire   [7:0] tmp_131_fu_3931_p12;
wire   [7:0] tmp_132_fu_3963_p12;
wire   [7:0] tmp_133_fu_3995_p12;
wire   [7:0] tmp_134_fu_4027_p12;
wire   [7:0] tmp_135_fu_4059_p12;
wire   [7:0] tmp_136_fu_4091_p12;
wire   [7:0] tmp_137_fu_4123_p12;
wire   [7:0] tmp_138_fu_4155_p12;
wire   [7:0] tmp_139_fu_4187_p12;
wire   [7:0] tmp_140_fu_4269_p12;
wire   [7:0] tmp_141_fu_4301_p12;
wire   [7:0] tmp_143_fu_4333_p12;
wire   [7:0] tmp_145_fu_4365_p12;
wire   [7:0] tmp_147_fu_4397_p12;
wire   [7:0] tmp_148_fu_4429_p12;
wire   [7:0] tmp_149_fu_4461_p12;
wire   [7:0] tmp_150_fu_4493_p12;
wire   [7:0] tmp_151_fu_4525_p12;
wire   [7:0] tmp_152_fu_4557_p12;
wire   [7:0] p_temp_1_0_i_fu_4592_p3;
wire   [0:0] tmp_355_0_1_i_fu_4599_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i_fu_4605_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_1_fu_4671_p3;
wire   [7:0] p_059_i_i_i328_3_0_2_i_fu_4676_p3;
wire   [0:0] tmp_355_0_3_i_fu_4682_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_2_fu_4687_p3;
wire   [0:0] tmp_355_0_4_i_fu_4701_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_3_fu_4705_p3;
wire   [0:0] tmp_355_0_5_i_fu_4717_p2;
wire   [7:0] p_059_i_i_i328_3_0_5_i_fu_4729_p3;
wire   [0:0] tmp_355_0_6_i_fu_4734_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_5_fu_4739_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_6_fu_4758_p3;
wire   [7:0] p_059_i_i_i328_3_0_7_i_fu_4763_p3;
wire   [0:0] tmp_355_0_8_i_fu_4769_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_7_fu_4774_p3;
wire   [0:0] tmp_355_0_9_i_fu_4788_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_8_fu_4792_p3;
wire   [0:0] tmp_355_1_i_fu_4831_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_9_fu_4836_p3;
wire   [0:0] tmp_355_1_1_i_fu_4849_p2;
wire   [7:0] p_059_i_i_i328_3_1_1_i_fu_4931_p3;
wire   [0:0] tmp_355_1_2_i_fu_4936_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_10_fu_4941_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_11_fu_4960_p3;
wire   [7:0] p_059_i_i_i328_3_1_3_i_fu_4965_p3;
wire   [0:0] tmp_355_1_4_i_fu_4971_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_12_fu_4976_p3;
wire   [0:0] tmp_355_1_5_i_fu_4990_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_13_fu_4994_p3;
wire   [0:0] tmp_355_1_6_i_fu_5006_p2;
wire   [7:0] p_059_i_i_i328_3_1_6_i_fu_5018_p3;
wire   [0:0] tmp_355_1_7_i_fu_5023_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_15_fu_5028_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_16_fu_5047_p3;
wire   [7:0] p_059_i_i_i328_3_1_8_i_fu_5052_p3;
wire   [0:0] tmp_355_1_9_i_fu_5058_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_17_fu_5063_p3;
wire   [0:0] tmp_355_2_i_fu_5104_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_18_fu_5109_p3;
wire   [0:0] tmp_355_2_1_i_fu_5122_p2;
wire   [7:0] p_059_i_i_i328_3_2_1_i_fu_5204_p3;
wire   [0:0] tmp_355_2_2_i_fu_5209_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_20_fu_5214_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_21_fu_5233_p3;
wire   [7:0] p_059_i_i_i328_3_2_3_i_fu_5238_p3;
wire   [0:0] tmp_355_2_4_i_fu_5244_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_22_fu_5249_p3;
wire   [0:0] tmp_355_2_5_i_fu_5263_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_23_fu_5267_p3;
wire   [0:0] tmp_355_2_6_i_fu_5279_p2;
wire   [7:0] p_059_i_i_i328_3_2_6_i_fu_5291_p3;
wire   [0:0] tmp_355_2_7_i_fu_5296_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_25_fu_5301_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_26_fu_5320_p3;
wire   [7:0] p_059_i_i_i328_3_2_8_i_fu_5325_p3;
wire   [0:0] tmp_355_2_9_i_fu_5331_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_27_fu_5336_p3;
wire   [0:0] tmp_355_3_i_fu_5377_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_28_fu_5382_p3;
wire   [0:0] tmp_355_3_1_i_fu_5395_p2;
wire   [7:0] p_059_i_i_i328_3_3_1_i_fu_5477_p3;
wire   [0:0] tmp_355_3_2_i_fu_5482_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_30_fu_5487_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_31_fu_5506_p3;
wire   [7:0] p_059_i_i_i328_3_3_3_i_fu_5511_p3;
wire   [0:0] tmp_355_3_4_i_fu_5517_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_32_fu_5522_p3;
wire   [0:0] tmp_355_3_5_i_fu_5536_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_33_fu_5540_p3;
wire   [0:0] tmp_355_3_6_i_fu_5552_p2;
wire   [7:0] p_059_i_i_i328_3_3_6_i_fu_5564_p3;
wire   [0:0] tmp_355_3_7_i_fu_5569_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_35_fu_5574_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_36_fu_5593_p3;
wire   [7:0] p_059_i_i_i328_3_3_8_i_fu_5598_p3;
wire   [0:0] tmp_355_3_9_i_fu_5604_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_37_fu_5609_p3;
wire   [0:0] tmp_355_4_i_fu_5650_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_38_fu_5655_p3;
wire   [0:0] tmp_355_4_1_i_fu_5668_p2;
wire   [7:0] p_059_i_i_i328_3_4_1_i_fu_5750_p3;
wire   [0:0] tmp_355_4_2_i_fu_5755_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_40_fu_5760_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_41_fu_5779_p3;
wire   [7:0] p_059_i_i_i328_3_4_3_i_fu_5784_p3;
wire   [0:0] tmp_355_4_4_i_fu_5790_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_42_fu_5795_p3;
wire   [0:0] tmp_355_4_5_i_fu_5809_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_43_fu_5813_p3;
wire   [0:0] tmp_355_4_6_i_fu_5825_p2;
wire   [7:0] p_059_i_i_i328_3_4_6_i_fu_5837_p3;
wire   [0:0] tmp_355_4_7_i_fu_5842_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_45_fu_5847_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_46_fu_5866_p3;
wire   [7:0] p_059_i_i_i328_3_4_8_i_fu_5871_p3;
wire   [0:0] tmp_355_4_9_i_fu_5877_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_47_fu_5882_p3;
wire   [0:0] tmp_355_5_i_fu_5923_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_48_fu_5928_p3;
wire   [0:0] tmp_355_5_1_i_fu_5941_p2;
wire   [7:0] p_059_i_i_i328_3_5_1_i_fu_6023_p3;
wire   [0:0] tmp_355_5_2_i_fu_6028_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_50_fu_6033_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_51_fu_6052_p3;
wire   [7:0] p_059_i_i_i328_3_5_3_i_fu_6057_p3;
wire   [0:0] tmp_355_5_4_i_fu_6063_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_52_fu_6068_p3;
wire   [0:0] tmp_355_5_5_i_fu_6082_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_53_fu_6086_p3;
wire   [0:0] tmp_355_5_6_i_fu_6098_p2;
wire   [7:0] p_059_i_i_i328_3_5_6_i_fu_6110_p3;
wire   [0:0] tmp_355_5_7_i_fu_6115_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_55_fu_6120_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_56_fu_6139_p3;
wire   [7:0] p_059_i_i_i328_3_5_8_i_fu_6144_p3;
wire   [0:0] tmp_355_5_9_i_fu_6150_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_57_fu_6155_p3;
wire   [0:0] tmp_355_6_i_fu_6196_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_58_fu_6201_p3;
wire   [0:0] tmp_355_6_1_i_fu_6214_p2;
wire   [7:0] p_059_i_i_i328_3_6_1_i_fu_6296_p3;
wire   [0:0] tmp_355_6_2_i_fu_6301_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_60_fu_6306_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_61_fu_6325_p3;
wire   [7:0] p_059_i_i_i328_3_6_3_i_fu_6330_p3;
wire   [0:0] tmp_355_6_4_i_fu_6336_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_62_fu_6341_p3;
wire   [0:0] tmp_355_6_5_i_fu_6355_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_63_fu_6359_p3;
wire   [0:0] tmp_355_6_6_i_fu_6371_p2;
wire   [7:0] p_059_i_i_i328_3_6_6_i_fu_6383_p3;
wire   [0:0] tmp_355_6_7_i_fu_6388_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_65_fu_6393_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_66_fu_6412_p3;
wire   [7:0] p_059_i_i_i328_3_6_8_i_fu_6417_p3;
wire   [0:0] tmp_355_6_9_i_fu_6423_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_67_fu_6428_p3;
wire   [0:0] tmp_355_7_i_fu_6469_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_68_fu_6474_p3;
wire   [0:0] tmp_355_7_1_i_fu_6487_p2;
wire   [7:0] p_059_i_i_i328_3_7_1_i_fu_6569_p3;
wire   [0:0] tmp_355_7_2_i_fu_6574_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_70_fu_6579_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_71_fu_6598_p3;
wire   [7:0] p_059_i_i_i328_3_7_3_i_fu_6603_p3;
wire   [0:0] tmp_355_7_4_i_fu_6609_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_72_fu_6614_p3;
wire   [0:0] tmp_355_7_5_i_fu_6628_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_73_fu_6632_p3;
wire   [0:0] tmp_355_7_6_i_fu_6644_p2;
wire   [7:0] p_059_i_i_i328_3_7_6_i_fu_6656_p3;
wire   [0:0] tmp_355_7_7_i_fu_6661_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_75_fu_6666_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_76_fu_6685_p3;
wire   [7:0] p_059_i_i_i328_3_7_8_i_fu_6690_p3;
wire   [0:0] tmp_355_7_9_i_fu_6696_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_77_fu_6701_p3;
wire   [0:0] tmp_355_8_i_fu_6742_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_78_fu_6747_p3;
wire   [0:0] tmp_355_8_1_i_fu_6760_p2;
wire   [7:0] p_059_i_i_i328_3_8_1_i_fu_6842_p3;
wire   [0:0] tmp_355_8_2_i_fu_6847_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_80_fu_6852_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_81_fu_6871_p3;
wire   [7:0] p_059_i_i_i328_3_8_3_i_fu_6876_p3;
wire   [0:0] tmp_355_8_4_i_fu_6882_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_82_fu_6887_p3;
wire   [0:0] tmp_355_8_5_i_fu_6901_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_83_fu_6905_p3;
wire   [0:0] tmp_355_8_6_i_fu_6917_p2;
wire   [7:0] p_059_i_i_i328_3_8_6_i_fu_6929_p3;
wire   [0:0] tmp_355_8_7_i_fu_6934_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_85_fu_6939_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_86_fu_6958_p3;
wire   [7:0] p_059_i_i_i328_3_8_8_i_fu_6963_p3;
wire   [0:0] tmp_355_8_9_i_fu_6969_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_87_fu_6974_p3;
wire   [0:0] tmp_355_9_i_fu_7015_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_88_fu_7020_p3;
wire   [0:0] tmp_355_9_1_i_fu_7033_p2;
wire   [7:0] p_059_i_i_i328_3_9_1_i_fu_7115_p3;
wire   [0:0] tmp_355_9_2_i_fu_7120_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_90_fu_7125_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_91_fu_7144_p3;
wire   [7:0] p_059_i_i_i328_3_9_3_i_fu_7149_p3;
wire   [0:0] tmp_355_9_4_i_fu_7155_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_92_fu_7160_p3;
wire   [0:0] tmp_355_9_5_i_fu_7174_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_93_fu_7178_p3;
wire   [0:0] tmp_355_9_6_i_fu_7190_p2;
wire   [7:0] p_059_i_i_i328_3_9_6_i_fu_7202_p3;
wire   [0:0] tmp_355_9_7_i_fu_7207_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_95_fu_7212_p3;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_96_fu_7231_p3;
wire   [7:0] p_059_i_i_i328_3_9_8_i_fu_7236_p3;
wire   [0:0] tmp_355_9_9_i_fu_7242_p2;
wire   [7:0] temp_0_i_i_i_i452_059_i_i_i32_97_fu_7247_p3;
reg   [3:0] ap_NS_fsm;
reg    ap_sig_bdd_6934;
reg    ap_sig_bdd_6936;
reg    ap_sig_bdd_6933;
reg    ap_sig_bdd_6939;
reg    ap_sig_bdd_6941;
reg    ap_sig_bdd_6943;
reg    ap_sig_bdd_6945;


morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_10_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_10_3_i_address0 ),
    .ce0( k_buf_0_val_10_3_i_ce0 ),
    .q0( k_buf_0_val_10_3_i_q0 ),
    .address1( k_buf_0_val_10_3_i_address1 ),
    .ce1( k_buf_0_val_10_3_i_ce1 ),
    .we1( k_buf_0_val_10_3_i_we1 ),
    .d1( k_buf_0_val_10_3_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_11_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_11_3_i_address0 ),
    .ce0( k_buf_0_val_11_3_i_ce0 ),
    .q0( k_buf_0_val_11_3_i_q0 ),
    .address1( k_buf_0_val_11_3_i_address1 ),
    .ce1( k_buf_0_val_11_3_i_ce1 ),
    .we1( k_buf_0_val_11_3_i_we1 ),
    .d1( k_buf_0_val_11_3_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_12_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_12_3_i_address0 ),
    .ce0( k_buf_0_val_12_3_i_ce0 ),
    .q0( k_buf_0_val_12_3_i_q0 ),
    .address1( k_buf_0_val_12_3_i_address1 ),
    .ce1( k_buf_0_val_12_3_i_ce1 ),
    .we1( k_buf_0_val_12_3_i_we1 ),
    .d1( k_buf_0_val_12_3_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_13_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_13_3_i_address0 ),
    .ce0( k_buf_0_val_13_3_i_ce0 ),
    .q0( k_buf_0_val_13_3_i_q0 ),
    .address1( k_buf_0_val_13_3_i_address1 ),
    .ce1( k_buf_0_val_13_3_i_ce1 ),
    .we1( k_buf_0_val_13_3_i_we1 ),
    .d1( k_buf_0_val_13_3_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_14_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_14_3_i_address0 ),
    .ce0( k_buf_0_val_14_3_i_ce0 ),
    .q0( k_buf_0_val_14_3_i_q0 ),
    .address1( k_buf_0_val_14_3_i_address1 ),
    .ce1( k_buf_0_val_14_3_i_ce1 ),
    .we1( k_buf_0_val_14_3_i_we1 ),
    .d1( k_buf_0_val_14_3_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_15_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_15_3_i_address0 ),
    .ce0( k_buf_0_val_15_3_i_ce0 ),
    .q0( k_buf_0_val_15_3_i_q0 ),
    .address1( k_buf_0_val_15_3_i_address1 ),
    .ce1( k_buf_0_val_15_3_i_ce1 ),
    .we1( k_buf_0_val_15_3_i_we1 ),
    .d1( k_buf_0_val_15_3_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_16_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_16_3_i_address0 ),
    .ce0( k_buf_0_val_16_3_i_ce0 ),
    .q0( k_buf_0_val_16_3_i_q0 ),
    .address1( k_buf_0_val_16_3_i_address1 ),
    .ce1( k_buf_0_val_16_3_i_ce1 ),
    .we1( k_buf_0_val_16_3_i_we1 ),
    .d1( k_buf_0_val_16_3_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_17_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_17_3_i_address0 ),
    .ce0( k_buf_0_val_17_3_i_ce0 ),
    .q0( k_buf_0_val_17_3_i_q0 ),
    .address1( k_buf_0_val_17_3_i_address1 ),
    .ce1( k_buf_0_val_17_3_i_ce1 ),
    .we1( k_buf_0_val_17_3_i_we1 ),
    .d1( k_buf_0_val_17_3_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_18_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_18_3_i_address0 ),
    .ce0( k_buf_0_val_18_3_i_ce0 ),
    .q0( k_buf_0_val_18_3_i_q0 ),
    .address1( k_buf_0_val_18_3_i_address1 ),
    .ce1( k_buf_0_val_18_3_i_ce1 ),
    .we1( k_buf_0_val_18_3_i_we1 ),
    .d1( k_buf_0_val_18_3_i_d1 )
);

morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_19_3_i_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_19_3_i_address0 ),
    .ce0( k_buf_0_val_19_3_i_ce0 ),
    .q0( k_buf_0_val_19_3_i_q0 ),
    .address1( k_buf_0_val_19_3_i_address1 ),
    .ce1( k_buf_0_val_19_3_i_ce1 ),
    .we1( k_buf_0_val_19_3_i_we1 ),
    .d1( k_buf_0_val_19_3_i_d1 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U350(
    .din1( right_border_buf_0_val_0_0_fu_932 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8668 ),
    .dout( tmp_130_fu_3899_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U351(
    .din1( right_border_buf_0_val_1_0_fu_960 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8668 ),
    .dout( tmp_131_fu_3931_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U352(
    .din1( right_border_buf_0_val_2_0_fu_956 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8668 ),
    .dout( tmp_132_fu_3963_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U353(
    .din1( right_border_buf_0_val_3_0_fu_952 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8668 ),
    .dout( tmp_133_fu_3995_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U354(
    .din1( right_border_buf_0_val_4_0_fu_948 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8668 ),
    .dout( tmp_134_fu_4027_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U355(
    .din1( right_border_buf_0_val_5_0_fu_944 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8668 ),
    .dout( tmp_135_fu_4059_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U356(
    .din1( right_border_buf_0_val_6_0_fu_940 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8668 ),
    .dout( tmp_136_fu_4091_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U357(
    .din1( right_border_buf_0_val_7_0_fu_936 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8668 ),
    .dout( tmp_137_fu_4123_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U358(
    .din1( right_border_buf_0_val_8_0_fu_928 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8668 ),
    .dout( tmp_138_fu_4155_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U359(
    .din1( right_border_buf_0_val_9_0_fu_924 ),
    .din2( ap_const_lv8_0 ),
    .din3( ap_const_lv8_0 ),
    .din4( ap_const_lv8_0 ),
    .din5( ap_const_lv8_0 ),
    .din6( ap_const_lv8_0 ),
    .din7( ap_const_lv8_0 ),
    .din8( ap_const_lv8_0 ),
    .din9( ap_const_lv8_0 ),
    .din10( ap_const_lv8_0 ),
    .din11( col_assign_reg_8668 ),
    .dout( tmp_139_fu_4187_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U360(
    .din1( col_buf_0_val_0_0_fu_3924_p3 ),
    .din2( col_buf_0_val_1_0_fu_3956_p3 ),
    .din3( col_buf_0_val_2_0_fu_3988_p3 ),
    .din4( col_buf_0_val_3_0_fu_4020_p3 ),
    .din5( col_buf_0_val_4_0_fu_4052_p3 ),
    .din6( col_buf_0_val_5_0_fu_4084_p3 ),
    .din7( col_buf_0_val_6_0_fu_4116_p3 ),
    .din8( col_buf_0_val_7_0_fu_4148_p3 ),
    .din9( col_buf_0_val_8_0_fu_4180_p3 ),
    .din10( col_buf_0_val_9_0_fu_4212_p3 ),
    .din11( row_assign_15_i_reg_8576 ),
    .dout( tmp_140_fu_4269_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U361(
    .din1( col_buf_0_val_0_0_fu_3924_p3 ),
    .din2( col_buf_0_val_1_0_fu_3956_p3 ),
    .din3( col_buf_0_val_2_0_fu_3988_p3 ),
    .din4( col_buf_0_val_3_0_fu_4020_p3 ),
    .din5( col_buf_0_val_4_0_fu_4052_p3 ),
    .din6( col_buf_0_val_5_0_fu_4084_p3 ),
    .din7( col_buf_0_val_6_0_fu_4116_p3 ),
    .din8( col_buf_0_val_7_0_fu_4148_p3 ),
    .din9( col_buf_0_val_8_0_fu_4180_p3 ),
    .din10( col_buf_0_val_9_0_fu_4212_p3 ),
    .din11( row_assign_15_1_t_i_reg_8581 ),
    .dout( tmp_141_fu_4301_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U362(
    .din1( col_buf_0_val_0_0_fu_3924_p3 ),
    .din2( col_buf_0_val_1_0_fu_3956_p3 ),
    .din3( col_buf_0_val_2_0_fu_3988_p3 ),
    .din4( col_buf_0_val_3_0_fu_4020_p3 ),
    .din5( col_buf_0_val_4_0_fu_4052_p3 ),
    .din6( col_buf_0_val_5_0_fu_4084_p3 ),
    .din7( col_buf_0_val_6_0_fu_4116_p3 ),
    .din8( col_buf_0_val_7_0_fu_4148_p3 ),
    .din9( col_buf_0_val_8_0_fu_4180_p3 ),
    .din10( col_buf_0_val_9_0_fu_4212_p3 ),
    .din11( row_assign_15_2_t_i_reg_8586 ),
    .dout( tmp_143_fu_4333_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U363(
    .din1( col_buf_0_val_0_0_fu_3924_p3 ),
    .din2( col_buf_0_val_1_0_fu_3956_p3 ),
    .din3( col_buf_0_val_2_0_fu_3988_p3 ),
    .din4( col_buf_0_val_3_0_fu_4020_p3 ),
    .din5( col_buf_0_val_4_0_fu_4052_p3 ),
    .din6( col_buf_0_val_5_0_fu_4084_p3 ),
    .din7( col_buf_0_val_6_0_fu_4116_p3 ),
    .din8( col_buf_0_val_7_0_fu_4148_p3 ),
    .din9( col_buf_0_val_8_0_fu_4180_p3 ),
    .din10( col_buf_0_val_9_0_fu_4212_p3 ),
    .din11( row_assign_15_3_t_i_reg_8591 ),
    .dout( tmp_145_fu_4365_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U364(
    .din1( col_buf_0_val_0_0_fu_3924_p3 ),
    .din2( col_buf_0_val_1_0_fu_3956_p3 ),
    .din3( col_buf_0_val_2_0_fu_3988_p3 ),
    .din4( col_buf_0_val_3_0_fu_4020_p3 ),
    .din5( col_buf_0_val_4_0_fu_4052_p3 ),
    .din6( col_buf_0_val_5_0_fu_4084_p3 ),
    .din7( col_buf_0_val_6_0_fu_4116_p3 ),
    .din8( col_buf_0_val_7_0_fu_4148_p3 ),
    .din9( col_buf_0_val_8_0_fu_4180_p3 ),
    .din10( col_buf_0_val_9_0_fu_4212_p3 ),
    .din11( row_assign_15_4_t_i_reg_8596 ),
    .dout( tmp_147_fu_4397_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U365(
    .din1( col_buf_0_val_0_0_fu_3924_p3 ),
    .din2( col_buf_0_val_1_0_fu_3956_p3 ),
    .din3( col_buf_0_val_2_0_fu_3988_p3 ),
    .din4( col_buf_0_val_3_0_fu_4020_p3 ),
    .din5( col_buf_0_val_4_0_fu_4052_p3 ),
    .din6( col_buf_0_val_5_0_fu_4084_p3 ),
    .din7( col_buf_0_val_6_0_fu_4116_p3 ),
    .din8( col_buf_0_val_7_0_fu_4148_p3 ),
    .din9( col_buf_0_val_8_0_fu_4180_p3 ),
    .din10( col_buf_0_val_9_0_fu_4212_p3 ),
    .din11( row_assign_15_5_t_i_reg_8601 ),
    .dout( tmp_148_fu_4429_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U366(
    .din1( col_buf_0_val_0_0_fu_3924_p3 ),
    .din2( col_buf_0_val_1_0_fu_3956_p3 ),
    .din3( col_buf_0_val_2_0_fu_3988_p3 ),
    .din4( col_buf_0_val_3_0_fu_4020_p3 ),
    .din5( col_buf_0_val_4_0_fu_4052_p3 ),
    .din6( col_buf_0_val_5_0_fu_4084_p3 ),
    .din7( col_buf_0_val_6_0_fu_4116_p3 ),
    .din8( col_buf_0_val_7_0_fu_4148_p3 ),
    .din9( col_buf_0_val_8_0_fu_4180_p3 ),
    .din10( col_buf_0_val_9_0_fu_4212_p3 ),
    .din11( row_assign_15_6_t_i_reg_8606 ),
    .dout( tmp_149_fu_4461_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U367(
    .din1( col_buf_0_val_0_0_fu_3924_p3 ),
    .din2( col_buf_0_val_1_0_fu_3956_p3 ),
    .din3( col_buf_0_val_2_0_fu_3988_p3 ),
    .din4( col_buf_0_val_3_0_fu_4020_p3 ),
    .din5( col_buf_0_val_4_0_fu_4052_p3 ),
    .din6( col_buf_0_val_5_0_fu_4084_p3 ),
    .din7( col_buf_0_val_6_0_fu_4116_p3 ),
    .din8( col_buf_0_val_7_0_fu_4148_p3 ),
    .din9( col_buf_0_val_8_0_fu_4180_p3 ),
    .din10( col_buf_0_val_9_0_fu_4212_p3 ),
    .din11( row_assign_15_7_t_i_reg_8611 ),
    .dout( tmp_150_fu_4493_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U368(
    .din1( col_buf_0_val_0_0_fu_3924_p3 ),
    .din2( col_buf_0_val_1_0_fu_3956_p3 ),
    .din3( col_buf_0_val_2_0_fu_3988_p3 ),
    .din4( col_buf_0_val_3_0_fu_4020_p3 ),
    .din5( col_buf_0_val_4_0_fu_4052_p3 ),
    .din6( col_buf_0_val_5_0_fu_4084_p3 ),
    .din7( col_buf_0_val_6_0_fu_4116_p3 ),
    .din8( col_buf_0_val_7_0_fu_4148_p3 ),
    .din9( col_buf_0_val_8_0_fu_4180_p3 ),
    .din10( col_buf_0_val_9_0_fu_4212_p3 ),
    .din11( row_assign_15_8_t_i_reg_8616 ),
    .dout( tmp_151_fu_4525_p12 )
);

morphological_filter_mux_10to1_sel4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
morphological_filter_mux_10to1_sel4_8_1_U369(
    .din1( col_buf_0_val_0_0_fu_3924_p3 ),
    .din2( col_buf_0_val_1_0_fu_3956_p3 ),
    .din3( col_buf_0_val_2_0_fu_3988_p3 ),
    .din4( col_buf_0_val_3_0_fu_4020_p3 ),
    .din5( col_buf_0_val_4_0_fu_4052_p3 ),
    .din6( col_buf_0_val_5_0_fu_4084_p3 ),
    .din7( col_buf_0_val_6_0_fu_4116_p3 ),
    .din8( col_buf_0_val_7_0_fu_4148_p3 ),
    .din9( col_buf_0_val_8_0_fu_4180_p3 ),
    .din10( col_buf_0_val_9_0_fu_4212_p3 ),
    .din11( row_assign_15_9_t_i_reg_8621 ),
    .dout( tmp_152_fu_4557_p12 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_3362_p2 == ap_const_lv1_0))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == exitcond_fu_3740_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3362_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3362_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it39
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it40
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it41
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it42
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it43
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it44
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it45
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it46
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it47
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it48
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it49
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it50
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it51
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it52
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it53
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it53 <= ap_reg_ppiten_pp0_it52;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it54
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it54 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it54 <= ap_reg_ppiten_pp0_it53;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it55
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it55 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it55 <= ap_reg_ppiten_pp0_it54;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it56
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it56 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it56 <= ap_reg_ppiten_pp0_it55;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it57
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it57 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it57 <= ap_reg_ppiten_pp0_it56;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it58
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it58 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it58 <= ap_reg_ppiten_pp0_it57;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it59
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it59 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it59 <= ap_reg_ppiten_pp0_it58;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it60
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it60 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it60 <= ap_reg_ppiten_pp0_it59;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it61
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it61 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it61 <= ap_reg_ppiten_pp0_it60;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it62
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it62 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it62 <= ap_reg_ppiten_pp0_it61;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3362_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it62 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st66_fsm_3)) begin
        p_014_0_i_i_i2_i_reg_2700 <= i_V_reg_8519;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_014_0_i_i_i2_i_reg_2700 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_fu_3740_p2))) begin
        p_027_0_i_i_i2_i_reg_2711 <= j_V_fu_3745_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3362_p2 == ap_const_lv1_0))) begin
        p_027_0_i_i_i2_i_reg_2711 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        ap_reg_ppstg_brmerge4_i_reg_8650_pp0_it1 <= brmerge4_i_reg_8650;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it1 <= exitcond_reg_8626;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it1 <= or_cond_i_i_i2_i_reg_8664;
        ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 <= or_cond_i_i_i_i2_i_reg_8640;
        exitcond_reg_8626 <= exitcond_fu_3740_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) begin
        ap_reg_ppstg_exitcond_reg_8626_pp0_it10 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it9;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it11 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it10;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it12 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it11;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it13 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it12;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it14 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it13;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it15 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it14;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it16 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it15;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it17 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it16;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it18 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it17;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it19 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it18;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it2 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it1;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it20 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it19;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it21 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it20;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it22 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it21;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it23 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it22;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it24 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it23;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it25 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it24;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it26 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it25;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it27 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it26;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it28 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it27;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it29 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it28;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it3 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it2;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it30 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it29;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it31 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it30;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it32 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it31;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it33 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it32;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it34 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it33;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it35 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it34;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it36 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it35;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it37 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it36;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it38 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it37;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it39 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it38;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it4 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it3;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it40 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it39;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it41 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it40;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it42 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it41;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it43 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it42;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it44 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it43;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it45 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it44;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it46 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it45;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it47 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it46;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it48 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it47;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it49 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it48;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it5 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it4;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it50 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it49;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it51 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it50;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it52 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it51;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it53 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it52;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it54 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it53;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it55 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it54;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it6 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it5;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it7 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it6;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it8 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it7;
        ap_reg_ppstg_exitcond_reg_8626_pp0_it9 <= ap_reg_ppstg_exitcond_reg_8626_pp0_it8;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it10 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it9;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it11 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it10;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it12 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it11;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it13 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it12;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it14 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it13;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it15 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it14;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it16 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it15;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it17 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it16;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it18 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it17;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it19 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it18;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it2 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it1;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it20 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it19;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it21 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it20;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it22 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it21;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it23 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it22;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it24 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it23;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it25 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it24;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it26 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it25;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it27 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it26;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it28 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it27;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it29 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it28;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it3 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it2;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it30 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it29;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it31 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it30;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it32 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it31;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it33 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it32;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it34 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it33;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it35 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it34;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it36 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it35;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it37 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it36;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it38 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it37;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it39 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it38;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it4 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it3;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it40 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it39;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it41 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it40;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it42 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it41;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it43 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it42;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it44 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it43;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it45 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it44;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it46 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it45;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it47 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it46;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it48 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it47;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it49 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it48;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it5 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it4;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it50 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it49;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it51 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it50;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it52 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it51;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it53 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it52;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it54 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it53;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it55 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it54;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it56 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it55;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it57 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it56;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it58 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it57;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it59 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it58;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it6 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it5;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it60 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it59;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it61 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it60;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it7 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it6;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it8 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it7;
        ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it9 <= ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it3 <= src_kernel_win_0_val_0_0_reg_8783;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it49 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it48;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it50 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it49;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it51 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it50;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it55 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it54;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it56 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it55;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it57 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it56;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it60 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it59;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9689_pp0_it57 <= src_kernel_win_0_val_0_1_lo_2_reg_9689;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9689_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9689_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9689_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9689_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9689_pp0_it60 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9689_pp0_it59;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9695_pp0_it57 <= src_kernel_win_0_val_0_2_lo_3_reg_9695;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9695_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9695_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9695_pp0_it59 <= ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9695_pp0_it58;
        ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_4_reg_9701_pp0_it57 <= src_kernel_win_0_val_0_3_lo_4_reg_9701;
        ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_4_reg_9701_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_4_reg_9701_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_4_reg_9707_pp0_it57 <= src_kernel_win_0_val_0_4_lo_4_reg_9707;
        ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_4_reg_9707_pp0_it58 <= ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_4_reg_9707_pp0_it57;
        ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_4_reg_9713_pp0_it57 <= src_kernel_win_0_val_0_5_lo_4_reg_9713;
        ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_4_reg_9719_pp0_it57 <= src_kernel_win_0_val_0_6_lo_4_reg_9719;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it3 <= src_kernel_win_0_val_1_0_reg_8790;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it49 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it48;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it50 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it49;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it51 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it50;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9591_pp0_it51 <= src_kernel_win_0_val_1_1_lo_4_reg_9591;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9591_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9591_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9591_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9591_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9591_pp0_it54 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9591_pp0_it53;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9597_pp0_it51 <= src_kernel_win_0_val_1_2_lo_4_reg_9597;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9597_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9597_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9597_pp0_it53 <= ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9597_pp0_it52;
        ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_4_reg_9603_pp0_it51 <= src_kernel_win_0_val_1_3_lo_4_reg_9603;
        ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_4_reg_9603_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_4_reg_9603_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_4_reg_9609_pp0_it51 <= src_kernel_win_0_val_1_4_lo_4_reg_9609;
        ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_4_reg_9609_pp0_it52 <= ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_4_reg_9609_pp0_it51;
        ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_4_reg_9615_pp0_it51 <= src_kernel_win_0_val_1_5_lo_4_reg_9615;
        ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_4_reg_9621_pp0_it51 <= src_kernel_win_0_val_1_6_lo_4_reg_9621;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it3 <= src_kernel_win_0_val_2_0_reg_8797;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it43 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it42;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it44 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it43;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it45 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it44;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9493_pp0_it45 <= src_kernel_win_0_val_2_1_lo_4_reg_9493;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9493_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9493_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9493_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9493_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9493_pp0_it48 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9493_pp0_it47;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9499_pp0_it45 <= src_kernel_win_0_val_2_2_lo_4_reg_9499;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9499_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9499_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9499_pp0_it47 <= ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9499_pp0_it46;
        ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_4_reg_9505_pp0_it45 <= src_kernel_win_0_val_2_3_lo_4_reg_9505;
        ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_4_reg_9505_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_4_reg_9505_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_4_reg_9511_pp0_it45 <= src_kernel_win_0_val_2_4_lo_4_reg_9511;
        ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_4_reg_9511_pp0_it46 <= ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_4_reg_9511_pp0_it45;
        ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_4_reg_9517_pp0_it45 <= src_kernel_win_0_val_2_5_lo_4_reg_9517;
        ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_4_reg_9523_pp0_it45 <= src_kernel_win_0_val_2_6_lo_4_reg_9523;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it3 <= src_kernel_win_0_val_3_0_reg_8804;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it37 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it36;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it38 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it37;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it39 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it38;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9395_pp0_it39 <= src_kernel_win_0_val_3_1_lo_4_reg_9395;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9395_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9395_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9395_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9395_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9395_pp0_it42 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9395_pp0_it41;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9401_pp0_it39 <= src_kernel_win_0_val_3_2_lo_4_reg_9401;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9401_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9401_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9401_pp0_it41 <= ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9401_pp0_it40;
        ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_4_reg_9407_pp0_it39 <= src_kernel_win_0_val_3_3_lo_4_reg_9407;
        ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_4_reg_9407_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_4_reg_9407_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_4_reg_9413_pp0_it39 <= src_kernel_win_0_val_3_4_lo_4_reg_9413;
        ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_4_reg_9413_pp0_it40 <= ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_4_reg_9413_pp0_it39;
        ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_4_reg_9419_pp0_it39 <= src_kernel_win_0_val_3_5_lo_4_reg_9419;
        ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_4_reg_9425_pp0_it39 <= src_kernel_win_0_val_3_6_lo_4_reg_9425;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it3 <= src_kernel_win_0_val_4_0_reg_8811;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it31 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it30;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it32 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it31;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it33 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it32;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9297_pp0_it33 <= src_kernel_win_0_val_4_1_lo_4_reg_9297;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9297_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9297_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9297_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9297_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9297_pp0_it36 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9297_pp0_it35;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9303_pp0_it33 <= src_kernel_win_0_val_4_2_lo_4_reg_9303;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9303_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9303_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9303_pp0_it35 <= ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9303_pp0_it34;
        ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_4_reg_9309_pp0_it33 <= src_kernel_win_0_val_4_3_lo_4_reg_9309;
        ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_4_reg_9309_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_4_reg_9309_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_4_reg_9315_pp0_it33 <= src_kernel_win_0_val_4_4_lo_4_reg_9315;
        ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_4_reg_9315_pp0_it34 <= ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_4_reg_9315_pp0_it33;
        ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_4_reg_9321_pp0_it33 <= src_kernel_win_0_val_4_5_lo_4_reg_9321;
        ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_4_reg_9327_pp0_it33 <= src_kernel_win_0_val_4_6_lo_4_reg_9327;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it25 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it24;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it26 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it25;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it27 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it26;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it3 <= src_kernel_win_0_val_5_0_reg_8818;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9199_pp0_it27 <= src_kernel_win_0_val_5_1_lo_4_reg_9199;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9199_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9199_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9199_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9199_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9199_pp0_it30 <= ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9199_pp0_it29;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9205_pp0_it27 <= src_kernel_win_0_val_5_2_lo_4_reg_9205;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9205_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9205_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9205_pp0_it29 <= ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9205_pp0_it28;
        ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_4_reg_9211_pp0_it27 <= src_kernel_win_0_val_5_3_lo_4_reg_9211;
        ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_4_reg_9211_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_4_reg_9211_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_4_reg_9217_pp0_it27 <= src_kernel_win_0_val_5_4_lo_4_reg_9217;
        ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_4_reg_9217_pp0_it28 <= ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_4_reg_9217_pp0_it27;
        ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_4_reg_9223_pp0_it27 <= src_kernel_win_0_val_5_5_lo_4_reg_9223;
        ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_4_reg_9229_pp0_it27 <= src_kernel_win_0_val_5_6_lo_4_reg_9229;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it19 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it18;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it20 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it19;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it21 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it20;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it3 <= src_kernel_win_0_val_6_0_reg_8825;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9101_pp0_it21 <= src_kernel_win_0_val_6_1_lo_4_reg_9101;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9101_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9101_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9101_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9101_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9101_pp0_it24 <= ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9101_pp0_it23;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9107_pp0_it21 <= src_kernel_win_0_val_6_2_lo_4_reg_9107;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9107_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9107_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9107_pp0_it23 <= ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9107_pp0_it22;
        ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_4_reg_9113_pp0_it21 <= src_kernel_win_0_val_6_3_lo_4_reg_9113;
        ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_4_reg_9113_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_4_reg_9113_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_4_reg_9119_pp0_it21 <= src_kernel_win_0_val_6_4_lo_4_reg_9119;
        ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_4_reg_9119_pp0_it22 <= ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_4_reg_9119_pp0_it21;
        ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_4_reg_9125_pp0_it21 <= src_kernel_win_0_val_6_5_lo_4_reg_9125;
        ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_4_reg_9131_pp0_it21 <= src_kernel_win_0_val_6_6_lo_4_reg_9131;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it13 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it12;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it14 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it13;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it15 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it14;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it3 <= src_kernel_win_0_val_7_0_reg_8832;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_9003_pp0_it15 <= src_kernel_win_0_val_7_1_lo_4_reg_9003;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_9003_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_9003_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_9003_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_9003_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_9003_pp0_it18 <= ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_9003_pp0_it17;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_9009_pp0_it15 <= src_kernel_win_0_val_7_2_lo_4_reg_9009;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_9009_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_9009_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_9009_pp0_it17 <= ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_9009_pp0_it16;
        ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_4_reg_9015_pp0_it15 <= src_kernel_win_0_val_7_3_lo_4_reg_9015;
        ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_4_reg_9015_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_4_reg_9015_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_4_reg_9021_pp0_it15 <= src_kernel_win_0_val_7_4_lo_4_reg_9021;
        ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_4_reg_9021_pp0_it16 <= ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_4_reg_9021_pp0_it15;
        ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_4_reg_9027_pp0_it15 <= src_kernel_win_0_val_7_5_lo_4_reg_9027;
        ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_4_reg_9033_pp0_it15 <= src_kernel_win_0_val_7_6_lo_4_reg_9033;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it3 <= src_kernel_win_0_val_8_0_reg_8839;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8905_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8905_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8905_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8905_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8905_pp0_it12 <= ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8905_pp0_it11;
        ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8905_pp0_it9 <= src_kernel_win_0_val_8_1_lo_4_reg_8905;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8911_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8911_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8911_pp0_it11 <= ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8911_pp0_it10;
        ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8911_pp0_it9 <= src_kernel_win_0_val_8_2_lo_4_reg_8911;
        ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_4_reg_8917_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_4_reg_8917_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_4_reg_8917_pp0_it9 <= src_kernel_win_0_val_8_3_lo_4_reg_8917;
        ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_4_reg_8923_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_4_reg_8923_pp0_it9;
        ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_4_reg_8923_pp0_it9 <= src_kernel_win_0_val_8_4_lo_4_reg_8923;
        ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_4_reg_8929_pp0_it9 <= src_kernel_win_0_val_8_5_lo_4_reg_8929;
        ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_4_reg_8935_pp0_it9 <= src_kernel_win_0_val_8_6_lo_4_reg_8935;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8846_pp0_it3 <= src_kernel_win_0_val_9_0_reg_8846;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8846_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8846_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8846_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8846_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8846_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8846_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8777_pp0_it3 <= src_kernel_win_0_val_9_1_1_reg_8777;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8777_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8777_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8777_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8777_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8771_pp0_it3 <= src_kernel_win_0_val_9_2_2_reg_8771;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8771_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8771_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8771_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8771_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_9_3_3_reg_8765_pp0_it3 <= src_kernel_win_0_val_9_3_3_reg_8765;
        ap_reg_ppstg_src_kernel_win_0_val_9_3_3_reg_8765_pp0_it4 <= ap_reg_ppstg_src_kernel_win_0_val_9_3_3_reg_8765_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_9_4_4_reg_8759_pp0_it3 <= src_kernel_win_0_val_9_4_4_reg_8759;
        ap_reg_ppstg_src_kernel_win_0_val_9_5_4_reg_8753_pp0_it3 <= src_kernel_win_0_val_9_5_4_reg_8753;
        src_kernel_win_0_val_9_1_1_reg_8777 <= src_kernel_win_0_val_9_1_fu_920;
        src_kernel_win_0_val_9_2_2_reg_8771 <= src_kernel_win_0_val_9_2_fu_916;
        src_kernel_win_0_val_9_3_3_reg_8765 <= src_kernel_win_0_val_9_3_fu_876;
        src_kernel_win_0_val_9_4_4_reg_8759 <= src_kernel_win_0_val_9_4_fu_836;
        src_kernel_win_0_val_9_5_4_reg_8753 <= src_kernel_win_0_val_9_5_fu_796;
        src_kernel_win_0_val_9_6_4_reg_8747 <= src_kernel_win_0_val_9_6_fu_756;
        src_kernel_win_0_val_9_7_4_reg_8742 <= src_kernel_win_0_val_9_7_fu_716;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_fu_3740_p2))) begin
        brmerge4_i_reg_8650 <= brmerge4_i_fu_3800_p2;
        or_cond_i_i_i2_i_reg_8664 <= or_cond_i_i_i2_i_fu_3805_p2;
        or_cond_i_i_i_i2_i_reg_8640 <= or_cond_i_i_i_i2_i_fu_3786_p2;
        tmp_180_reg_8635 <= tmp_180_fu_3763_p1;
        tmp_182_reg_8645 <= ImagLoc_x_fu_3757_p2[ap_const_lv32_B];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == exitcond_reg_8626))) begin
        col_assign_reg_8668 <= col_assign_fu_3840_p2;
        k_buf_0_val_10_3_i_addr_reg_8682 <= tmp_70_i_fu_3826_p1;
        k_buf_0_val_11_3_i_addr_reg_8688 <= tmp_70_i_fu_3826_p1;
        k_buf_0_val_12_3_i_addr_reg_8694 <= tmp_70_i_fu_3826_p1;
        k_buf_0_val_13_3_i_addr_reg_8700 <= tmp_70_i_fu_3826_p1;
        k_buf_0_val_14_3_i_addr_reg_8706 <= tmp_70_i_fu_3826_p1;
        k_buf_0_val_15_3_i_addr_reg_8712 <= tmp_70_i_fu_3826_p1;
        k_buf_0_val_16_3_i_addr_reg_8718 <= tmp_70_i_fu_3826_p1;
        k_buf_0_val_17_3_i_addr_reg_8724 <= tmp_70_i_fu_3826_p1;
        k_buf_0_val_18_3_i_addr_reg_8730 <= tmp_70_i_fu_3826_p1;
        k_buf_0_val_19_3_i_addr_reg_8736 <= tmp_70_i_fu_3826_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        heightloop_1_reload_read_reg_7941 <= heightloop_1_reload_dout;
        p_neg392_i_i_i2_cast_reload_rea_reg_7951 <= p_neg392_i_i_i2_cast_reload_dout;
        tmp_142_reg_8497 <= tmp_142_fu_3350_p1;
        tmp_144_reg_8508 <= tmp_144_fu_3354_p1;
        tmp_343_0_1_i_reg_8002 <= tmp_343_0_1_i_fu_2756_p2;
        tmp_343_0_2_i_reg_8007 <= tmp_343_0_2_i_fu_2762_p2;
        tmp_343_0_3_i_reg_8012 <= tmp_343_0_3_i_fu_2768_p2;
        tmp_343_0_4_i_reg_8017 <= tmp_343_0_4_i_fu_2774_p2;
        tmp_343_0_5_i_reg_8022 <= tmp_343_0_5_i_fu_2780_p2;
        tmp_343_0_6_i_reg_8027 <= tmp_343_0_6_i_fu_2786_p2;
        tmp_343_0_7_i_reg_8032 <= tmp_343_0_7_i_fu_2792_p2;
        tmp_343_0_8_i_reg_8037 <= tmp_343_0_8_i_fu_2798_p2;
        tmp_343_0_9_i_reg_8042 <= tmp_343_0_9_i_fu_2804_p2;
        tmp_343_0_i_reg_7997 <= tmp_343_0_i_fu_2750_p2;
        tmp_343_1_1_i_reg_8052 <= tmp_343_1_1_i_fu_2816_p2;
        tmp_343_1_2_i_reg_8057 <= tmp_343_1_2_i_fu_2822_p2;
        tmp_343_1_3_i_reg_8062 <= tmp_343_1_3_i_fu_2828_p2;
        tmp_343_1_4_i_reg_8067 <= tmp_343_1_4_i_fu_2834_p2;
        tmp_343_1_5_i_reg_8072 <= tmp_343_1_5_i_fu_2840_p2;
        tmp_343_1_6_i_reg_8077 <= tmp_343_1_6_i_fu_2846_p2;
        tmp_343_1_7_i_reg_8082 <= tmp_343_1_7_i_fu_2852_p2;
        tmp_343_1_8_i_reg_8087 <= tmp_343_1_8_i_fu_2858_p2;
        tmp_343_1_9_i_reg_8092 <= tmp_343_1_9_i_fu_2864_p2;
        tmp_343_1_i_reg_8047 <= tmp_343_1_i_fu_2810_p2;
        tmp_343_2_1_i_reg_8102 <= tmp_343_2_1_i_fu_2876_p2;
        tmp_343_2_2_i_reg_8107 <= tmp_343_2_2_i_fu_2882_p2;
        tmp_343_2_3_i_reg_8112 <= tmp_343_2_3_i_fu_2888_p2;
        tmp_343_2_4_i_reg_8117 <= tmp_343_2_4_i_fu_2894_p2;
        tmp_343_2_5_i_reg_8122 <= tmp_343_2_5_i_fu_2900_p2;
        tmp_343_2_6_i_reg_8127 <= tmp_343_2_6_i_fu_2906_p2;
        tmp_343_2_7_i_reg_8132 <= tmp_343_2_7_i_fu_2912_p2;
        tmp_343_2_8_i_reg_8137 <= tmp_343_2_8_i_fu_2918_p2;
        tmp_343_2_9_i_reg_8142 <= tmp_343_2_9_i_fu_2924_p2;
        tmp_343_2_i_reg_8097 <= tmp_343_2_i_fu_2870_p2;
        tmp_343_3_1_i_reg_8152 <= tmp_343_3_1_i_fu_2936_p2;
        tmp_343_3_2_i_reg_8157 <= tmp_343_3_2_i_fu_2942_p2;
        tmp_343_3_3_i_reg_8162 <= tmp_343_3_3_i_fu_2948_p2;
        tmp_343_3_4_i_reg_8167 <= tmp_343_3_4_i_fu_2954_p2;
        tmp_343_3_5_i_reg_8172 <= tmp_343_3_5_i_fu_2960_p2;
        tmp_343_3_6_i_reg_8177 <= tmp_343_3_6_i_fu_2966_p2;
        tmp_343_3_7_i_reg_8182 <= tmp_343_3_7_i_fu_2972_p2;
        tmp_343_3_8_i_reg_8187 <= tmp_343_3_8_i_fu_2978_p2;
        tmp_343_3_9_i_reg_8192 <= tmp_343_3_9_i_fu_2984_p2;
        tmp_343_3_i_reg_8147 <= tmp_343_3_i_fu_2930_p2;
        tmp_343_4_1_i_reg_8202 <= tmp_343_4_1_i_fu_2996_p2;
        tmp_343_4_2_i_reg_8207 <= tmp_343_4_2_i_fu_3002_p2;
        tmp_343_4_3_i_reg_8212 <= tmp_343_4_3_i_fu_3008_p2;
        tmp_343_4_4_i_reg_8217 <= tmp_343_4_4_i_fu_3014_p2;
        tmp_343_4_5_i_reg_8222 <= tmp_343_4_5_i_fu_3020_p2;
        tmp_343_4_6_i_reg_8227 <= tmp_343_4_6_i_fu_3026_p2;
        tmp_343_4_7_i_reg_8232 <= tmp_343_4_7_i_fu_3032_p2;
        tmp_343_4_8_i_reg_8237 <= tmp_343_4_8_i_fu_3038_p2;
        tmp_343_4_9_i_reg_8242 <= tmp_343_4_9_i_fu_3044_p2;
        tmp_343_4_i_reg_8197 <= tmp_343_4_i_fu_2990_p2;
        tmp_343_5_1_i_reg_8252 <= tmp_343_5_1_i_fu_3056_p2;
        tmp_343_5_2_i_reg_8257 <= tmp_343_5_2_i_fu_3062_p2;
        tmp_343_5_3_i_reg_8262 <= tmp_343_5_3_i_fu_3068_p2;
        tmp_343_5_4_i_reg_8267 <= tmp_343_5_4_i_fu_3074_p2;
        tmp_343_5_5_i_reg_8272 <= tmp_343_5_5_i_fu_3080_p2;
        tmp_343_5_6_i_reg_8277 <= tmp_343_5_6_i_fu_3086_p2;
        tmp_343_5_7_i_reg_8282 <= tmp_343_5_7_i_fu_3092_p2;
        tmp_343_5_8_i_reg_8287 <= tmp_343_5_8_i_fu_3098_p2;
        tmp_343_5_9_i_reg_8292 <= tmp_343_5_9_i_fu_3104_p2;
        tmp_343_5_i_reg_8247 <= tmp_343_5_i_fu_3050_p2;
        tmp_343_6_1_i_reg_8302 <= tmp_343_6_1_i_fu_3116_p2;
        tmp_343_6_2_i_reg_8307 <= tmp_343_6_2_i_fu_3122_p2;
        tmp_343_6_3_i_reg_8312 <= tmp_343_6_3_i_fu_3128_p2;
        tmp_343_6_4_i_reg_8317 <= tmp_343_6_4_i_fu_3134_p2;
        tmp_343_6_5_i_reg_8322 <= tmp_343_6_5_i_fu_3140_p2;
        tmp_343_6_6_i_reg_8327 <= tmp_343_6_6_i_fu_3146_p2;
        tmp_343_6_7_i_reg_8332 <= tmp_343_6_7_i_fu_3152_p2;
        tmp_343_6_8_i_reg_8337 <= tmp_343_6_8_i_fu_3158_p2;
        tmp_343_6_9_i_reg_8342 <= tmp_343_6_9_i_fu_3164_p2;
        tmp_343_6_i_reg_8297 <= tmp_343_6_i_fu_3110_p2;
        tmp_343_7_1_i_reg_8352 <= tmp_343_7_1_i_fu_3176_p2;
        tmp_343_7_2_i_reg_8357 <= tmp_343_7_2_i_fu_3182_p2;
        tmp_343_7_3_i_reg_8362 <= tmp_343_7_3_i_fu_3188_p2;
        tmp_343_7_4_i_reg_8367 <= tmp_343_7_4_i_fu_3194_p2;
        tmp_343_7_5_i_reg_8372 <= tmp_343_7_5_i_fu_3200_p2;
        tmp_343_7_6_i_reg_8377 <= tmp_343_7_6_i_fu_3206_p2;
        tmp_343_7_7_i_reg_8382 <= tmp_343_7_7_i_fu_3212_p2;
        tmp_343_7_8_i_reg_8387 <= tmp_343_7_8_i_fu_3218_p2;
        tmp_343_7_9_i_reg_8392 <= tmp_343_7_9_i_fu_3224_p2;
        tmp_343_7_i_reg_8347 <= tmp_343_7_i_fu_3170_p2;
        tmp_343_8_1_i_reg_8402 <= tmp_343_8_1_i_fu_3236_p2;
        tmp_343_8_2_i_reg_8407 <= tmp_343_8_2_i_fu_3242_p2;
        tmp_343_8_3_i_reg_8412 <= tmp_343_8_3_i_fu_3248_p2;
        tmp_343_8_4_i_reg_8417 <= tmp_343_8_4_i_fu_3254_p2;
        tmp_343_8_5_i_reg_8422 <= tmp_343_8_5_i_fu_3260_p2;
        tmp_343_8_6_i_reg_8427 <= tmp_343_8_6_i_fu_3266_p2;
        tmp_343_8_7_i_reg_8432 <= tmp_343_8_7_i_fu_3272_p2;
        tmp_343_8_8_i_reg_8437 <= tmp_343_8_8_i_fu_3278_p2;
        tmp_343_8_9_i_reg_8442 <= tmp_343_8_9_i_fu_3284_p2;
        tmp_343_8_i_reg_8397 <= tmp_343_8_i_fu_3230_p2;
        tmp_343_9_1_i_reg_8452 <= tmp_343_9_1_i_fu_3296_p2;
        tmp_343_9_2_i_reg_8457 <= tmp_343_9_2_i_fu_3302_p2;
        tmp_343_9_3_i_reg_8462 <= tmp_343_9_3_i_fu_3308_p2;
        tmp_343_9_4_i_reg_8467 <= tmp_343_9_4_i_fu_3314_p2;
        tmp_343_9_5_i_reg_8472 <= tmp_343_9_5_i_fu_3320_p2;
        tmp_343_9_6_i_reg_8477 <= tmp_343_9_6_i_fu_3326_p2;
        tmp_343_9_7_i_reg_8482 <= tmp_343_9_7_i_fu_3332_p2;
        tmp_343_9_8_i_reg_8487 <= tmp_343_9_8_i_fu_3338_p2;
        tmp_343_9_9_i_reg_8492 <= tmp_343_9_9_i_fu_3344_p2;
        tmp_343_9_i_reg_8447 <= tmp_343_9_i_fu_3290_p2;
        tmp_41_reload_read_reg_7970 <= tmp_41_reload_dout;
        tmp_reg_7965 <= tmp_fu_2722_p1;
        widthloop_1_reload_read_reg_7946 <= widthloop_1_reload_dout;
        y_2_5_cast_i_reg_7992[0] <= y_2_5_cast_i_fu_2746_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_V_reg_8519 <= i_V_fu_3367_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it1))) begin
        p_059_i_i_i328_3_0_1_i_reg_8852 <= p_059_i_i_i328_3_0_1_i_fu_4613_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it2))) begin
        p_059_i_i_i328_3_0_3_i_reg_8863 <= p_059_i_i_i328_3_0_3_i_fu_4694_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it3))) begin
        p_059_i_i_i328_3_0_4_i_reg_8870 <= p_059_i_i_i328_3_0_4_i_fu_4711_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it4))) begin
        p_059_i_i_i328_3_0_6_i_reg_8880 <= p_059_i_i_i328_3_0_6_i_fu_4746_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it5))) begin
        p_059_i_i_i328_3_0_8_i_reg_8891 <= p_059_i_i_i328_3_0_8_i_fu_4781_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it6))) begin
        p_059_i_i_i328_3_0_9_i_reg_8898 <= p_059_i_i_i328_3_0_9_i_fu_4798_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it8))) begin
        p_059_i_i_i328_3_1_2_i_reg_8957 <= p_059_i_i_i328_3_1_2_i_fu_4948_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it9))) begin
        p_059_i_i_i328_3_1_4_i_reg_8968 <= p_059_i_i_i328_3_1_4_i_fu_4983_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it10))) begin
        p_059_i_i_i328_3_1_5_i_reg_8975 <= p_059_i_i_i328_3_1_5_i_fu_5000_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it11))) begin
        p_059_i_i_i328_3_1_7_i_reg_8985 <= p_059_i_i_i328_3_1_7_i_fu_5035_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it12))) begin
        p_059_i_i_i328_3_1_9_i_reg_8996 <= p_059_i_i_i328_3_1_9_i_fu_5070_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it7))) begin
        p_059_i_i_i328_3_1_i_reg_8947 <= p_059_i_i_i328_3_1_i_fu_4843_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it14))) begin
        p_059_i_i_i328_3_2_2_i_reg_9055 <= p_059_i_i_i328_3_2_2_i_fu_5221_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it15))) begin
        p_059_i_i_i328_3_2_4_i_reg_9066 <= p_059_i_i_i328_3_2_4_i_fu_5256_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it16))) begin
        p_059_i_i_i328_3_2_5_i_reg_9073 <= p_059_i_i_i328_3_2_5_i_fu_5273_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it17))) begin
        p_059_i_i_i328_3_2_7_i_reg_9083 <= p_059_i_i_i328_3_2_7_i_fu_5308_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it18))) begin
        p_059_i_i_i328_3_2_9_i_reg_9094 <= p_059_i_i_i328_3_2_9_i_fu_5343_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it13))) begin
        p_059_i_i_i328_3_2_i_reg_9045 <= p_059_i_i_i328_3_2_i_fu_5116_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it20))) begin
        p_059_i_i_i328_3_3_2_i_reg_9153 <= p_059_i_i_i328_3_3_2_i_fu_5494_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it21))) begin
        p_059_i_i_i328_3_3_4_i_reg_9164 <= p_059_i_i_i328_3_3_4_i_fu_5529_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it22))) begin
        p_059_i_i_i328_3_3_5_i_reg_9171 <= p_059_i_i_i328_3_3_5_i_fu_5546_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it23))) begin
        p_059_i_i_i328_3_3_7_i_reg_9181 <= p_059_i_i_i328_3_3_7_i_fu_5581_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it24))) begin
        p_059_i_i_i328_3_3_9_i_reg_9192 <= p_059_i_i_i328_3_3_9_i_fu_5616_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it19))) begin
        p_059_i_i_i328_3_3_i_reg_9143 <= p_059_i_i_i328_3_3_i_fu_5389_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it26))) begin
        p_059_i_i_i328_3_4_2_i_reg_9251 <= p_059_i_i_i328_3_4_2_i_fu_5767_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it27))) begin
        p_059_i_i_i328_3_4_4_i_reg_9262 <= p_059_i_i_i328_3_4_4_i_fu_5802_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it28))) begin
        p_059_i_i_i328_3_4_5_i_reg_9269 <= p_059_i_i_i328_3_4_5_i_fu_5819_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it29))) begin
        p_059_i_i_i328_3_4_7_i_reg_9279 <= p_059_i_i_i328_3_4_7_i_fu_5854_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it30))) begin
        p_059_i_i_i328_3_4_9_i_reg_9290 <= p_059_i_i_i328_3_4_9_i_fu_5889_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it25))) begin
        p_059_i_i_i328_3_4_i_reg_9241 <= p_059_i_i_i328_3_4_i_fu_5662_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it32))) begin
        p_059_i_i_i328_3_5_2_i_reg_9349 <= p_059_i_i_i328_3_5_2_i_fu_6040_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it33))) begin
        p_059_i_i_i328_3_5_4_i_reg_9360 <= p_059_i_i_i328_3_5_4_i_fu_6075_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it34))) begin
        p_059_i_i_i328_3_5_5_i_reg_9367 <= p_059_i_i_i328_3_5_5_i_fu_6092_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it35))) begin
        p_059_i_i_i328_3_5_7_i_reg_9377 <= p_059_i_i_i328_3_5_7_i_fu_6127_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it36))) begin
        p_059_i_i_i328_3_5_9_i_reg_9388 <= p_059_i_i_i328_3_5_9_i_fu_6162_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it31))) begin
        p_059_i_i_i328_3_5_i_reg_9339 <= p_059_i_i_i328_3_5_i_fu_5935_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it38))) begin
        p_059_i_i_i328_3_6_2_i_reg_9447 <= p_059_i_i_i328_3_6_2_i_fu_6313_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it39))) begin
        p_059_i_i_i328_3_6_4_i_reg_9458 <= p_059_i_i_i328_3_6_4_i_fu_6348_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it40))) begin
        p_059_i_i_i328_3_6_5_i_reg_9465 <= p_059_i_i_i328_3_6_5_i_fu_6365_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it41))) begin
        p_059_i_i_i328_3_6_7_i_reg_9475 <= p_059_i_i_i328_3_6_7_i_fu_6400_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it42))) begin
        p_059_i_i_i328_3_6_9_i_reg_9486 <= p_059_i_i_i328_3_6_9_i_fu_6435_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it37))) begin
        p_059_i_i_i328_3_6_i_reg_9437 <= p_059_i_i_i328_3_6_i_fu_6208_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it44))) begin
        p_059_i_i_i328_3_7_2_i_reg_9545 <= p_059_i_i_i328_3_7_2_i_fu_6586_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it45))) begin
        p_059_i_i_i328_3_7_4_i_reg_9556 <= p_059_i_i_i328_3_7_4_i_fu_6621_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it46))) begin
        p_059_i_i_i328_3_7_5_i_reg_9563 <= p_059_i_i_i328_3_7_5_i_fu_6638_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it47))) begin
        p_059_i_i_i328_3_7_7_i_reg_9573 <= p_059_i_i_i328_3_7_7_i_fu_6673_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it48))) begin
        p_059_i_i_i328_3_7_9_i_reg_9584 <= p_059_i_i_i328_3_7_9_i_fu_6708_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it43))) begin
        p_059_i_i_i328_3_7_i_reg_9535 <= p_059_i_i_i328_3_7_i_fu_6481_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it50))) begin
        p_059_i_i_i328_3_8_2_i_reg_9643 <= p_059_i_i_i328_3_8_2_i_fu_6859_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it51))) begin
        p_059_i_i_i328_3_8_4_i_reg_9654 <= p_059_i_i_i328_3_8_4_i_fu_6894_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it52))) begin
        p_059_i_i_i328_3_8_5_i_reg_9661 <= p_059_i_i_i328_3_8_5_i_fu_6911_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it53))) begin
        p_059_i_i_i328_3_8_7_i_reg_9671 <= p_059_i_i_i328_3_8_7_i_fu_6946_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it54))) begin
        p_059_i_i_i328_3_8_9_i_reg_9682 <= p_059_i_i_i328_3_8_9_i_fu_6981_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it49))) begin
        p_059_i_i_i328_3_8_i_reg_9633 <= p_059_i_i_i328_3_8_i_fu_6754_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it56))) begin
        p_059_i_i_i328_3_9_2_i_reg_9741 <= p_059_i_i_i328_3_9_2_i_fu_7132_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it57))) begin
        p_059_i_i_i328_3_9_4_i_reg_9752 <= p_059_i_i_i328_3_9_4_i_fu_7167_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it58))) begin
        p_059_i_i_i328_3_9_5_i_reg_9759 <= p_059_i_i_i328_3_9_5_i_fu_7184_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it59))) begin
        p_059_i_i_i328_3_9_7_i_reg_9769 <= p_059_i_i_i328_3_9_7_i_fu_7219_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it55))) begin
        p_059_i_i_i328_3_9_i_reg_9731 <= p_059_i_i_i328_3_9_i_fu_7027_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        right_border_buf_0_val_0_0_fu_932 <= col_buf_0_val_0_0_fu_3924_p3;
        right_border_buf_0_val_1_0_fu_960 <= col_buf_0_val_1_0_fu_3956_p3;
        right_border_buf_0_val_2_0_fu_956 <= col_buf_0_val_2_0_fu_3988_p3;
        right_border_buf_0_val_3_0_fu_952 <= col_buf_0_val_3_0_fu_4020_p3;
        right_border_buf_0_val_4_0_fu_948 <= col_buf_0_val_4_0_fu_4052_p3;
        right_border_buf_0_val_5_0_fu_944 <= col_buf_0_val_5_0_fu_4084_p3;
        right_border_buf_0_val_6_0_fu_940 <= col_buf_0_val_6_0_fu_4116_p3;
        right_border_buf_0_val_7_0_fu_936 <= col_buf_0_val_7_0_fu_4148_p3;
        right_border_buf_0_val_8_0_fu_928 <= col_buf_0_val_8_0_fu_4180_p3;
        right_border_buf_0_val_9_0_fu_924 <= col_buf_0_val_9_0_fu_4212_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_3362_p2 == ap_const_lv1_0))) begin
        row_assign_15_1_t_i_reg_8581 <= row_assign_15_1_t_i_fu_3479_p2;
        row_assign_15_2_t_i_reg_8586 <= row_assign_15_2_t_i_fu_3506_p2;
        row_assign_15_3_t_i_reg_8591 <= row_assign_15_3_t_i_fu_3533_p2;
        row_assign_15_4_t_i_reg_8596 <= row_assign_15_4_t_i_fu_3560_p2;
        row_assign_15_5_t_i_reg_8601 <= row_assign_15_5_t_i_fu_3587_p2;
        row_assign_15_6_t_i_reg_8606 <= row_assign_15_6_t_i_fu_3614_p2;
        row_assign_15_7_t_i_reg_8611 <= row_assign_15_7_t_i_fu_3641_p2;
        row_assign_15_8_t_i_reg_8616 <= row_assign_15_8_t_i_fu_3668_p2;
        row_assign_15_9_t_i_reg_8621 <= row_assign_15_9_t_i_fu_3731_p2;
        row_assign_15_i_reg_8576 <= row_assign_15_i_fu_3452_p2;
        tmp_126_not_i_reg_8528 <= tmp_126_not_i_fu_3378_p2;
        tmp_140_i_reg_8533 <= tmp_140_i_fu_3384_p2;
        tmp_223_5_i_reg_8542 <= tmp_223_5_i_fu_3396_p2;
        tmp_223_6_i_reg_8546 <= tmp_223_6_i_fu_3401_p2;
        tmp_223_7_i_reg_8550 <= tmp_223_7_i_fu_3407_p2;
        tmp_223_8_i_reg_8554 <= tmp_223_8_i_fu_3413_p2;
        tmp_223_9_i_reg_8558 <= tmp_223_9_i_fu_3419_p2;
        tmp_223_i_reg_8538 <= tmp_223_i_fu_3390_p2;
        tmp_3011_i_reg_8562 <= tmp_3011_i_fu_3425_p2;
        tmp_46_i_reg_8524 <= tmp_46_i_fu_3373_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        src_kernel_win_0_val_0_0_reg_8783 <= src_kernel_win_0_val_0_0_fu_4294_p3;
        src_kernel_win_0_val_1_0_reg_8790 <= src_kernel_win_0_val_1_0_fu_4326_p3;
        src_kernel_win_0_val_2_0_reg_8797 <= src_kernel_win_0_val_2_0_fu_4358_p3;
        src_kernel_win_0_val_3_0_reg_8804 <= src_kernel_win_0_val_3_0_fu_4390_p3;
        src_kernel_win_0_val_4_0_reg_8811 <= src_kernel_win_0_val_4_0_fu_4422_p3;
        src_kernel_win_0_val_5_0_reg_8818 <= src_kernel_win_0_val_5_0_fu_4454_p3;
        src_kernel_win_0_val_6_0_reg_8825 <= src_kernel_win_0_val_6_0_fu_4486_p3;
        src_kernel_win_0_val_7_0_reg_8832 <= src_kernel_win_0_val_7_0_fu_4518_p3;
        src_kernel_win_0_val_8_0_reg_8839 <= src_kernel_win_0_val_8_0_fu_4550_p3;
        src_kernel_win_0_val_9_0_reg_8846 <= src_kernel_win_0_val_9_0_fu_4582_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it56) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it55))) begin
        src_kernel_win_0_val_0_1_fu_564 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it55;
        src_kernel_win_0_val_0_2_fu_568 <= src_kernel_win_0_val_0_1_fu_564;
        src_kernel_win_0_val_0_3_fu_572 <= src_kernel_win_0_val_0_2_fu_568;
        src_kernel_win_0_val_0_4_fu_576 <= src_kernel_win_0_val_0_3_fu_572;
        src_kernel_win_0_val_0_5_fu_580 <= src_kernel_win_0_val_0_4_fu_576;
        src_kernel_win_0_val_0_6_fu_584 <= src_kernel_win_0_val_0_5_fu_580;
        src_kernel_win_0_val_0_7_fu_588 <= src_kernel_win_0_val_0_6_fu_584;
        src_kernel_win_0_val_0_8_fu_592 <= src_kernel_win_0_val_0_7_fu_588;
        src_kernel_win_0_val_0_9_fu_596 <= src_kernel_win_0_val_0_8_fu_592;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it55) & (tmp_343_9_8_i_reg_8487 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_1_lo_2_reg_9689 <= src_kernel_win_0_val_0_1_fu_564;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it55) & (tmp_343_9_7_i_reg_8482 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_2_lo_3_reg_9695 <= src_kernel_win_0_val_0_2_fu_568;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it55) & (tmp_343_9_6_i_reg_8477 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_3_lo_4_reg_9701 <= src_kernel_win_0_val_0_3_fu_572;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it55) & (tmp_343_9_5_i_reg_8472 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_4_lo_4_reg_9707 <= src_kernel_win_0_val_0_4_fu_576;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it55) & (tmp_343_9_4_i_reg_8467 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_5_lo_4_reg_9713 <= src_kernel_win_0_val_0_5_fu_580;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it55) & (tmp_343_9_3_i_reg_8462 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_6_lo_4_reg_9719 <= src_kernel_win_0_val_0_6_fu_584;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it55) & (tmp_343_9_2_i_reg_8457 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_0_7_lo_4_reg_9725 <= src_kernel_win_0_val_0_7_fu_588;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it50) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it49))) begin
        src_kernel_win_0_val_1_1_fu_600 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it49;
        src_kernel_win_0_val_1_2_fu_604 <= src_kernel_win_0_val_1_1_fu_600;
        src_kernel_win_0_val_1_3_fu_608 <= src_kernel_win_0_val_1_2_fu_604;
        src_kernel_win_0_val_1_4_fu_612 <= src_kernel_win_0_val_1_3_fu_608;
        src_kernel_win_0_val_1_5_fu_616 <= src_kernel_win_0_val_1_4_fu_612;
        src_kernel_win_0_val_1_6_fu_620 <= src_kernel_win_0_val_1_5_fu_616;
        src_kernel_win_0_val_1_7_fu_624 <= src_kernel_win_0_val_1_6_fu_620;
        src_kernel_win_0_val_1_8_fu_628 <= src_kernel_win_0_val_1_7_fu_624;
        src_kernel_win_0_val_1_9_fu_632 <= src_kernel_win_0_val_1_8_fu_628;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it49) & (tmp_343_8_8_i_reg_8437 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_1_lo_4_reg_9591 <= src_kernel_win_0_val_1_1_fu_600;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it49) & (tmp_343_8_7_i_reg_8432 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_2_lo_4_reg_9597 <= src_kernel_win_0_val_1_2_fu_604;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it49) & (tmp_343_8_6_i_reg_8427 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_3_lo_4_reg_9603 <= src_kernel_win_0_val_1_3_fu_608;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it49) & (tmp_343_8_5_i_reg_8422 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_4_lo_4_reg_9609 <= src_kernel_win_0_val_1_4_fu_612;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it49) & (tmp_343_8_4_i_reg_8417 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_5_lo_4_reg_9615 <= src_kernel_win_0_val_1_5_fu_616;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it49) & (tmp_343_8_3_i_reg_8412 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_6_lo_4_reg_9621 <= src_kernel_win_0_val_1_6_fu_620;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it49) & (tmp_343_8_2_i_reg_8407 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_1_7_lo_4_reg_9627 <= src_kernel_win_0_val_1_7_fu_624;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it44) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it43))) begin
        src_kernel_win_0_val_2_1_fu_640 <= ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it43;
        src_kernel_win_0_val_2_2_fu_644 <= src_kernel_win_0_val_2_1_fu_640;
        src_kernel_win_0_val_2_3_fu_648 <= src_kernel_win_0_val_2_2_fu_644;
        src_kernel_win_0_val_2_4_fu_652 <= src_kernel_win_0_val_2_3_fu_648;
        src_kernel_win_0_val_2_5_fu_656 <= src_kernel_win_0_val_2_4_fu_652;
        src_kernel_win_0_val_2_6_fu_660 <= src_kernel_win_0_val_2_5_fu_656;
        src_kernel_win_0_val_2_7_fu_664 <= src_kernel_win_0_val_2_6_fu_660;
        src_kernel_win_0_val_2_8_fu_668 <= src_kernel_win_0_val_2_7_fu_664;
        src_kernel_win_0_val_2_9_fu_672 <= src_kernel_win_0_val_2_8_fu_668;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it43) & (tmp_343_7_8_i_reg_8387 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_1_lo_4_reg_9493 <= src_kernel_win_0_val_2_1_fu_640;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it43) & (tmp_343_7_7_i_reg_8382 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_2_lo_4_reg_9499 <= src_kernel_win_0_val_2_2_fu_644;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it43) & (tmp_343_7_6_i_reg_8377 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_3_lo_4_reg_9505 <= src_kernel_win_0_val_2_3_fu_648;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it43) & (tmp_343_7_5_i_reg_8372 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_4_lo_4_reg_9511 <= src_kernel_win_0_val_2_4_fu_652;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it43) & (tmp_343_7_4_i_reg_8367 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_5_lo_4_reg_9517 <= src_kernel_win_0_val_2_5_fu_656;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it43) & (tmp_343_7_3_i_reg_8362 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_6_lo_4_reg_9523 <= src_kernel_win_0_val_2_6_fu_660;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it43) & (tmp_343_7_2_i_reg_8357 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_2_7_lo_4_reg_9529 <= src_kernel_win_0_val_2_7_fu_664;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it37))) begin
        src_kernel_win_0_val_3_1_fu_680 <= ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it37;
        src_kernel_win_0_val_3_2_fu_684 <= src_kernel_win_0_val_3_1_fu_680;
        src_kernel_win_0_val_3_3_fu_688 <= src_kernel_win_0_val_3_2_fu_684;
        src_kernel_win_0_val_3_4_fu_692 <= src_kernel_win_0_val_3_3_fu_688;
        src_kernel_win_0_val_3_5_fu_696 <= src_kernel_win_0_val_3_4_fu_692;
        src_kernel_win_0_val_3_6_fu_700 <= src_kernel_win_0_val_3_5_fu_696;
        src_kernel_win_0_val_3_7_fu_704 <= src_kernel_win_0_val_3_6_fu_700;
        src_kernel_win_0_val_3_8_fu_708 <= src_kernel_win_0_val_3_7_fu_704;
        src_kernel_win_0_val_3_9_fu_712 <= src_kernel_win_0_val_3_8_fu_708;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it37) & (tmp_343_6_8_i_reg_8337 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_1_lo_4_reg_9395 <= src_kernel_win_0_val_3_1_fu_680;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it37) & (tmp_343_6_7_i_reg_8332 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_2_lo_4_reg_9401 <= src_kernel_win_0_val_3_2_fu_684;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it37) & (tmp_343_6_6_i_reg_8327 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_3_lo_4_reg_9407 <= src_kernel_win_0_val_3_3_fu_688;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it37) & (tmp_343_6_5_i_reg_8322 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_4_lo_4_reg_9413 <= src_kernel_win_0_val_3_4_fu_692;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it37) & (tmp_343_6_4_i_reg_8317 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_5_lo_4_reg_9419 <= src_kernel_win_0_val_3_5_fu_696;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it37) & (tmp_343_6_3_i_reg_8312 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_6_lo_4_reg_9425 <= src_kernel_win_0_val_3_6_fu_700;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it37) & (tmp_343_6_2_i_reg_8307 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_3_7_lo_4_reg_9431 <= src_kernel_win_0_val_3_7_fu_704;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it31))) begin
        src_kernel_win_0_val_4_1_fu_720 <= ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it31;
        src_kernel_win_0_val_4_2_fu_724 <= src_kernel_win_0_val_4_1_fu_720;
        src_kernel_win_0_val_4_3_fu_728 <= src_kernel_win_0_val_4_2_fu_724;
        src_kernel_win_0_val_4_4_fu_732 <= src_kernel_win_0_val_4_3_fu_728;
        src_kernel_win_0_val_4_5_fu_736 <= src_kernel_win_0_val_4_4_fu_732;
        src_kernel_win_0_val_4_6_fu_740 <= src_kernel_win_0_val_4_5_fu_736;
        src_kernel_win_0_val_4_7_fu_744 <= src_kernel_win_0_val_4_6_fu_740;
        src_kernel_win_0_val_4_8_fu_748 <= src_kernel_win_0_val_4_7_fu_744;
        src_kernel_win_0_val_4_9_fu_752 <= src_kernel_win_0_val_4_8_fu_748;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it31) & (tmp_343_5_8_i_reg_8287 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_1_lo_4_reg_9297 <= src_kernel_win_0_val_4_1_fu_720;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it31) & (tmp_343_5_7_i_reg_8282 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_2_lo_4_reg_9303 <= src_kernel_win_0_val_4_2_fu_724;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it31) & (tmp_343_5_6_i_reg_8277 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_3_lo_4_reg_9309 <= src_kernel_win_0_val_4_3_fu_728;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it31) & (tmp_343_5_5_i_reg_8272 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_4_lo_4_reg_9315 <= src_kernel_win_0_val_4_4_fu_732;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it31) & (tmp_343_5_4_i_reg_8267 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_5_lo_4_reg_9321 <= src_kernel_win_0_val_4_5_fu_736;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it31) & (tmp_343_5_3_i_reg_8262 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_6_lo_4_reg_9327 <= src_kernel_win_0_val_4_6_fu_740;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it31) & (tmp_343_5_2_i_reg_8257 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_4_7_lo_4_reg_9333 <= src_kernel_win_0_val_4_7_fu_744;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it26) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it25))) begin
        src_kernel_win_0_val_5_1_fu_760 <= ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it25;
        src_kernel_win_0_val_5_2_fu_764 <= src_kernel_win_0_val_5_1_fu_760;
        src_kernel_win_0_val_5_3_fu_768 <= src_kernel_win_0_val_5_2_fu_764;
        src_kernel_win_0_val_5_4_fu_772 <= src_kernel_win_0_val_5_3_fu_768;
        src_kernel_win_0_val_5_5_fu_776 <= src_kernel_win_0_val_5_4_fu_772;
        src_kernel_win_0_val_5_6_fu_780 <= src_kernel_win_0_val_5_5_fu_776;
        src_kernel_win_0_val_5_7_fu_784 <= src_kernel_win_0_val_5_6_fu_780;
        src_kernel_win_0_val_5_8_fu_788 <= src_kernel_win_0_val_5_7_fu_784;
        src_kernel_win_0_val_5_9_fu_792 <= src_kernel_win_0_val_5_8_fu_788;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it25) & (tmp_343_4_8_i_reg_8237 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_1_lo_4_reg_9199 <= src_kernel_win_0_val_5_1_fu_760;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it25) & (tmp_343_4_7_i_reg_8232 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_2_lo_4_reg_9205 <= src_kernel_win_0_val_5_2_fu_764;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it25) & (tmp_343_4_6_i_reg_8227 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_3_lo_4_reg_9211 <= src_kernel_win_0_val_5_3_fu_768;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it25) & (tmp_343_4_5_i_reg_8222 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_4_lo_4_reg_9217 <= src_kernel_win_0_val_5_4_fu_772;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it25) & (tmp_343_4_4_i_reg_8217 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_5_lo_4_reg_9223 <= src_kernel_win_0_val_5_5_fu_776;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it25) & (tmp_343_4_3_i_reg_8212 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_6_lo_4_reg_9229 <= src_kernel_win_0_val_5_6_fu_780;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it25) & (tmp_343_4_2_i_reg_8207 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_5_7_lo_4_reg_9235 <= src_kernel_win_0_val_5_7_fu_784;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it19))) begin
        src_kernel_win_0_val_6_1_fu_800 <= ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it19;
        src_kernel_win_0_val_6_2_fu_804 <= src_kernel_win_0_val_6_1_fu_800;
        src_kernel_win_0_val_6_3_fu_808 <= src_kernel_win_0_val_6_2_fu_804;
        src_kernel_win_0_val_6_4_fu_812 <= src_kernel_win_0_val_6_3_fu_808;
        src_kernel_win_0_val_6_5_fu_816 <= src_kernel_win_0_val_6_4_fu_812;
        src_kernel_win_0_val_6_6_fu_820 <= src_kernel_win_0_val_6_5_fu_816;
        src_kernel_win_0_val_6_7_fu_824 <= src_kernel_win_0_val_6_6_fu_820;
        src_kernel_win_0_val_6_8_fu_828 <= src_kernel_win_0_val_6_7_fu_824;
        src_kernel_win_0_val_6_9_fu_832 <= src_kernel_win_0_val_6_8_fu_828;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it19) & (tmp_343_3_8_i_reg_8187 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_1_lo_4_reg_9101 <= src_kernel_win_0_val_6_1_fu_800;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it19) & (tmp_343_3_7_i_reg_8182 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_2_lo_4_reg_9107 <= src_kernel_win_0_val_6_2_fu_804;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it19) & (tmp_343_3_6_i_reg_8177 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_3_lo_4_reg_9113 <= src_kernel_win_0_val_6_3_fu_808;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it19) & (tmp_343_3_5_i_reg_8172 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_4_lo_4_reg_9119 <= src_kernel_win_0_val_6_4_fu_812;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it19) & (tmp_343_3_4_i_reg_8167 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_5_lo_4_reg_9125 <= src_kernel_win_0_val_6_5_fu_816;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it19) & (tmp_343_3_3_i_reg_8162 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_6_lo_4_reg_9131 <= src_kernel_win_0_val_6_6_fu_820;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it19) & (tmp_343_3_2_i_reg_8157 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_6_7_lo_4_reg_9137 <= src_kernel_win_0_val_6_7_fu_824;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it13))) begin
        src_kernel_win_0_val_7_1_fu_840 <= ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it13;
        src_kernel_win_0_val_7_2_fu_844 <= src_kernel_win_0_val_7_1_fu_840;
        src_kernel_win_0_val_7_3_fu_848 <= src_kernel_win_0_val_7_2_fu_844;
        src_kernel_win_0_val_7_4_fu_852 <= src_kernel_win_0_val_7_3_fu_848;
        src_kernel_win_0_val_7_5_fu_856 <= src_kernel_win_0_val_7_4_fu_852;
        src_kernel_win_0_val_7_6_fu_860 <= src_kernel_win_0_val_7_5_fu_856;
        src_kernel_win_0_val_7_7_fu_864 <= src_kernel_win_0_val_7_6_fu_860;
        src_kernel_win_0_val_7_8_fu_868 <= src_kernel_win_0_val_7_7_fu_864;
        src_kernel_win_0_val_7_9_fu_872 <= src_kernel_win_0_val_7_8_fu_868;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it13) & (tmp_343_2_8_i_reg_8137 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_1_lo_4_reg_9003 <= src_kernel_win_0_val_7_1_fu_840;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it13) & (tmp_343_2_7_i_reg_8132 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_2_lo_4_reg_9009 <= src_kernel_win_0_val_7_2_fu_844;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it13) & (tmp_343_2_6_i_reg_8127 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_3_lo_4_reg_9015 <= src_kernel_win_0_val_7_3_fu_848;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it13) & (tmp_343_2_5_i_reg_8122 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_4_lo_4_reg_9021 <= src_kernel_win_0_val_7_4_fu_852;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it13) & (tmp_343_2_4_i_reg_8117 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_5_lo_4_reg_9027 <= src_kernel_win_0_val_7_5_fu_856;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it13) & (tmp_343_2_3_i_reg_8112 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_6_lo_4_reg_9033 <= src_kernel_win_0_val_7_6_fu_860;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it13) & (tmp_343_2_2_i_reg_8107 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_7_7_lo_4_reg_9039 <= src_kernel_win_0_val_7_7_fu_864;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it7))) begin
        src_kernel_win_0_val_8_1_fu_880 <= ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it7;
        src_kernel_win_0_val_8_2_fu_884 <= src_kernel_win_0_val_8_1_fu_880;
        src_kernel_win_0_val_8_3_fu_888 <= src_kernel_win_0_val_8_2_fu_884;
        src_kernel_win_0_val_8_4_fu_892 <= src_kernel_win_0_val_8_3_fu_888;
        src_kernel_win_0_val_8_5_fu_896 <= src_kernel_win_0_val_8_4_fu_892;
        src_kernel_win_0_val_8_6_fu_900 <= src_kernel_win_0_val_8_5_fu_896;
        src_kernel_win_0_val_8_7_fu_904 <= src_kernel_win_0_val_8_6_fu_900;
        src_kernel_win_0_val_8_8_fu_908 <= src_kernel_win_0_val_8_7_fu_904;
        src_kernel_win_0_val_8_9_fu_912 <= src_kernel_win_0_val_8_8_fu_908;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it7) & (tmp_343_1_8_i_reg_8087 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_1_lo_4_reg_8905 <= src_kernel_win_0_val_8_1_fu_880;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it7) & (tmp_343_1_7_i_reg_8082 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_2_lo_4_reg_8911 <= src_kernel_win_0_val_8_2_fu_884;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it7) & (tmp_343_1_6_i_reg_8077 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_3_lo_4_reg_8917 <= src_kernel_win_0_val_8_3_fu_888;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it7) & (tmp_343_1_5_i_reg_8072 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_4_lo_4_reg_8923 <= src_kernel_win_0_val_8_4_fu_892;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it7) & (tmp_343_1_4_i_reg_8067 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_5_lo_4_reg_8929 <= src_kernel_win_0_val_8_5_fu_896;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it7) & (tmp_343_1_3_i_reg_8062 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_6_lo_4_reg_8935 <= src_kernel_win_0_val_8_6_fu_900;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it7) & (tmp_343_1_2_i_reg_8057 == ap_const_lv1_0))) begin
        src_kernel_win_0_val_8_7_lo_4_reg_8941 <= src_kernel_win_0_val_8_7_fu_904;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        src_kernel_win_0_val_9_1_fu_920 <= src_kernel_win_0_val_9_0_fu_4582_p3;
        src_kernel_win_0_val_9_2_fu_916 <= src_kernel_win_0_val_9_1_fu_920;
        src_kernel_win_0_val_9_3_fu_876 <= src_kernel_win_0_val_9_2_fu_916;
        src_kernel_win_0_val_9_4_fu_836 <= src_kernel_win_0_val_9_3_fu_876;
        src_kernel_win_0_val_9_5_fu_796 <= src_kernel_win_0_val_9_4_fu_836;
        src_kernel_win_0_val_9_6_fu_756 <= src_kernel_win_0_val_9_5_fu_796;
        src_kernel_win_0_val_9_7_fu_716 <= src_kernel_win_0_val_9_6_fu_756;
        src_kernel_win_0_val_9_8_fu_676 <= src_kernel_win_0_val_9_7_fu_716;
        src_kernel_win_0_val_9_9_fu_636 <= src_kernel_win_0_val_9_8_fu_676;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_1_6_i_reg_8077 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it10))) begin
        temp_0_i_i_i_i452_059_i_i_i32_14_reg_8980 <= temp_0_i_i_i_i452_059_i_i_i32_14_fu_5011_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it13) & (tmp_343_2_1_i_reg_8102 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_19_reg_9050 <= temp_0_i_i_i_i452_059_i_i_i32_19_fu_5128_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_2_6_i_reg_8127 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it16))) begin
        temp_0_i_i_i_i452_059_i_i_i32_24_reg_9078 <= temp_0_i_i_i_i452_059_i_i_i32_24_fu_5284_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it19) & (tmp_343_3_1_i_reg_8152 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_29_reg_9148 <= temp_0_i_i_i_i452_059_i_i_i32_29_fu_5401_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_3_6_i_reg_8177 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it22))) begin
        temp_0_i_i_i_i452_059_i_i_i32_34_reg_9176 <= temp_0_i_i_i_i452_059_i_i_i32_34_fu_5557_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it25) & (tmp_343_4_1_i_reg_8202 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_39_reg_9246 <= temp_0_i_i_i_i452_059_i_i_i32_39_fu_5674_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_4_6_i_reg_8227 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it28))) begin
        temp_0_i_i_i_i452_059_i_i_i32_44_reg_9274 <= temp_0_i_i_i_i452_059_i_i_i32_44_fu_5830_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it31) & (tmp_343_5_1_i_reg_8252 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_49_reg_9344 <= temp_0_i_i_i_i452_059_i_i_i32_49_fu_5947_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it3) & (tmp_343_0_5_i_reg_8022 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_4_reg_8875 <= temp_0_i_i_i_i452_059_i_i_i32_4_fu_4722_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_5_6_i_reg_8277 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it34))) begin
        temp_0_i_i_i_i452_059_i_i_i32_54_reg_9372 <= temp_0_i_i_i_i452_059_i_i_i32_54_fu_6103_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it37) & (tmp_343_6_1_i_reg_8302 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_59_reg_9442 <= temp_0_i_i_i_i452_059_i_i_i32_59_fu_6220_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_6_6_i_reg_8327 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it40))) begin
        temp_0_i_i_i_i452_059_i_i_i32_64_reg_9470 <= temp_0_i_i_i_i452_059_i_i_i32_64_fu_6376_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it43) & (tmp_343_7_1_i_reg_8352 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_69_reg_9540 <= temp_0_i_i_i_i452_059_i_i_i32_69_fu_6493_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_7_6_i_reg_8377 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it46))) begin
        temp_0_i_i_i_i452_059_i_i_i32_74_reg_9568 <= temp_0_i_i_i_i452_059_i_i_i32_74_fu_6649_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it49) & (tmp_343_8_1_i_reg_8402 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_79_reg_9638 <= temp_0_i_i_i_i452_059_i_i_i32_79_fu_6766_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_8_6_i_reg_8427 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it52))) begin
        temp_0_i_i_i_i452_059_i_i_i32_84_reg_9666 <= temp_0_i_i_i_i452_059_i_i_i32_84_fu_6922_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it55) & (tmp_343_9_1_i_reg_8452 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_89_reg_9736 <= temp_0_i_i_i_i452_059_i_i_i32_89_fu_7039_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_9_6_i_reg_8477 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it58))) begin
        temp_0_i_i_i_i452_059_i_i_i32_94_reg_9764 <= temp_0_i_i_i_i452_059_i_i_i32_94_fu_7195_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it7) & (tmp_343_1_1_i_reg_8052 == ap_const_lv1_0))) begin
        temp_0_i_i_i_i452_059_i_i_i32_reg_8952 <= temp_0_i_i_i_i452_059_i_i_i32_fu_4855_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it1) & (tmp_343_0_2_i_reg_8007 == ap_const_lv1_0))) begin
        tmp_355_0_2_i_reg_8858 <= tmp_355_0_2_i_fu_4620_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it4) & (tmp_343_0_7_i_reg_8032 == ap_const_lv1_0))) begin
        tmp_355_0_7_i_reg_8886 <= tmp_355_0_7_i_fu_4753_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_1_3_i_reg_8062 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it8))) begin
        tmp_355_1_3_i_reg_8963 <= tmp_355_1_3_i_fu_4955_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_1_8_i_reg_8087 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it11))) begin
        tmp_355_1_8_i_reg_8991 <= tmp_355_1_8_i_fu_5042_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_2_3_i_reg_8112 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it14))) begin
        tmp_355_2_3_i_reg_9061 <= tmp_355_2_3_i_fu_5228_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_2_8_i_reg_8137 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it17))) begin
        tmp_355_2_8_i_reg_9089 <= tmp_355_2_8_i_fu_5315_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_3_3_i_reg_8162 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it20))) begin
        tmp_355_3_3_i_reg_9159 <= tmp_355_3_3_i_fu_5501_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_3_8_i_reg_8187 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it23))) begin
        tmp_355_3_8_i_reg_9187 <= tmp_355_3_8_i_fu_5588_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_4_3_i_reg_8212 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it26))) begin
        tmp_355_4_3_i_reg_9257 <= tmp_355_4_3_i_fu_5774_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_4_8_i_reg_8237 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it29))) begin
        tmp_355_4_8_i_reg_9285 <= tmp_355_4_8_i_fu_5861_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_5_3_i_reg_8262 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it32))) begin
        tmp_355_5_3_i_reg_9355 <= tmp_355_5_3_i_fu_6047_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_5_8_i_reg_8287 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it35))) begin
        tmp_355_5_8_i_reg_9383 <= tmp_355_5_8_i_fu_6134_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_6_3_i_reg_8312 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it38))) begin
        tmp_355_6_3_i_reg_9453 <= tmp_355_6_3_i_fu_6320_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_6_8_i_reg_8337 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it41))) begin
        tmp_355_6_8_i_reg_9481 <= tmp_355_6_8_i_fu_6407_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_7_3_i_reg_8362 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it44))) begin
        tmp_355_7_3_i_reg_9551 <= tmp_355_7_3_i_fu_6593_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_7_8_i_reg_8387 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it47))) begin
        tmp_355_7_8_i_reg_9579 <= tmp_355_7_8_i_fu_6680_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_8_3_i_reg_8412 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it50))) begin
        tmp_355_8_3_i_reg_9649 <= tmp_355_8_3_i_fu_6866_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_8_8_i_reg_8437 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it53))) begin
        tmp_355_8_8_i_reg_9677 <= tmp_355_8_8_i_fu_6953_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_9_3_i_reg_8462 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it56))) begin
        tmp_355_9_3_i_reg_9747 <= tmp_355_9_3_i_fu_7139_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & (tmp_343_9_8_i_reg_8487 == ap_const_lv1_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it59))) begin
        tmp_355_9_8_i_reg_9775 <= tmp_355_9_8_i_fu_7226_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it60))) begin
        tmp_4_reg_9780 <= tmp_4_fu_7254_p3;
    end
end

always @ (ap_done_reg or exitcond1_fu_3362_p2 or ap_sig_cseq_ST_st2_fsm_1) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_3362_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (exitcond1_fu_3362_p2 or ap_sig_cseq_ST_st2_fsm_1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_3362_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1627) begin
    if (ap_sig_bdd_1627) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_23) begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1573) begin
    if (ap_sig_bdd_1573) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_3398) begin
    if (ap_sig_bdd_3398) begin
        ap_sig_cseq_ST_st66_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st66_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        heightloop_1_reload_out_write = ap_const_logic_1;
    end else begin
        heightloop_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        heightloop_1_reload_read = ap_const_logic_1;
    end else begin
        heightloop_1_reload_read = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))))) begin
        img_1_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        img_1_data_stream_0_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it61 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it61) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        img_2_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        img_2_data_stream_0_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_10_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_9_i_reg_8558 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_9_i_reg_8558)))) begin
        k_buf_0_val_10_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_9_i_reg_8558 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_9_i_reg_8558)))) begin
        k_buf_0_val_10_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_10_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_11_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_8_i_reg_8554 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_8_i_reg_8554)))) begin
        k_buf_0_val_11_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_1_data_stream_0_V_dout or k_buf_0_val_10_3_i_q0 or ap_sig_bdd_6934 or ap_sig_bdd_6936 or ap_sig_bdd_6933) begin
    if (ap_sig_bdd_6933) begin
        if (ap_sig_bdd_6936) begin
            k_buf_0_val_11_3_i_d1 = k_buf_0_val_10_3_i_q0;
        end else if (ap_sig_bdd_6934) begin
            k_buf_0_val_11_3_i_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_11_3_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_11_3_i_d1 = 'bx;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_8_i_reg_8554 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_8_i_reg_8554)))) begin
        k_buf_0_val_11_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_11_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_12_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_7_i_reg_8550 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_7_i_reg_8550)))) begin
        k_buf_0_val_12_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_1_data_stream_0_V_dout or k_buf_0_val_11_3_i_q0 or ap_sig_bdd_6936 or ap_sig_bdd_6933 or ap_sig_bdd_6939) begin
    if (ap_sig_bdd_6933) begin
        if (ap_sig_bdd_6936) begin
            k_buf_0_val_12_3_i_d1 = k_buf_0_val_11_3_i_q0;
        end else if (ap_sig_bdd_6939) begin
            k_buf_0_val_12_3_i_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_12_3_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_12_3_i_d1 = 'bx;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_7_i_reg_8550 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_7_i_reg_8550)))) begin
        k_buf_0_val_12_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_12_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_13_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_6_i_reg_8546 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_6_i_reg_8546)))) begin
        k_buf_0_val_13_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_1_data_stream_0_V_dout or k_buf_0_val_12_3_i_q0 or ap_sig_bdd_6936 or ap_sig_bdd_6933 or ap_sig_bdd_6941) begin
    if (ap_sig_bdd_6933) begin
        if (ap_sig_bdd_6936) begin
            k_buf_0_val_13_3_i_d1 = k_buf_0_val_12_3_i_q0;
        end else if (ap_sig_bdd_6941) begin
            k_buf_0_val_13_3_i_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_13_3_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_13_3_i_d1 = 'bx;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_6_i_reg_8546 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_6_i_reg_8546)))) begin
        k_buf_0_val_13_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_13_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_14_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_5_i_reg_8542 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_5_i_reg_8542)))) begin
        k_buf_0_val_14_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_1_data_stream_0_V_dout or k_buf_0_val_13_3_i_q0 or ap_sig_bdd_6936 or ap_sig_bdd_6933 or ap_sig_bdd_6943) begin
    if (ap_sig_bdd_6933) begin
        if (ap_sig_bdd_6936) begin
            k_buf_0_val_14_3_i_d1 = k_buf_0_val_13_3_i_q0;
        end else if (ap_sig_bdd_6943) begin
            k_buf_0_val_14_3_i_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_14_3_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_14_3_i_d1 = 'bx;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_5_i_reg_8542 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_5_i_reg_8542)))) begin
        k_buf_0_val_14_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_14_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_15_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_i_reg_8538 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8538)))) begin
        k_buf_0_val_15_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_1_data_stream_0_V_dout or k_buf_0_val_14_3_i_q0 or ap_sig_bdd_6936 or ap_sig_bdd_6933 or ap_sig_bdd_6945) begin
    if (ap_sig_bdd_6933) begin
        if (ap_sig_bdd_6936) begin
            k_buf_0_val_15_3_i_d1 = k_buf_0_val_14_3_i_q0;
        end else if (ap_sig_bdd_6945) begin
            k_buf_0_val_15_3_i_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_15_3_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_15_3_i_d1 = 'bx;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_i_reg_8538 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8538)))) begin
        k_buf_0_val_15_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_15_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_16_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_i_reg_8538 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8538)))) begin
        k_buf_0_val_16_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_1_data_stream_0_V_dout or k_buf_0_val_15_3_i_q0 or ap_sig_bdd_6936 or ap_sig_bdd_6933 or ap_sig_bdd_6945) begin
    if (ap_sig_bdd_6933) begin
        if (ap_sig_bdd_6936) begin
            k_buf_0_val_16_3_i_d1 = k_buf_0_val_15_3_i_q0;
        end else if (ap_sig_bdd_6945) begin
            k_buf_0_val_16_3_i_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_16_3_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_16_3_i_d1 = 'bx;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_i_reg_8538 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8538)))) begin
        k_buf_0_val_16_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_16_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_17_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_i_reg_8538 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8538)))) begin
        k_buf_0_val_17_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_1_data_stream_0_V_dout or k_buf_0_val_16_3_i_q0 or ap_sig_bdd_6936 or ap_sig_bdd_6933 or ap_sig_bdd_6945) begin
    if (ap_sig_bdd_6933) begin
        if (ap_sig_bdd_6936) begin
            k_buf_0_val_17_3_i_d1 = k_buf_0_val_16_3_i_q0;
        end else if (ap_sig_bdd_6945) begin
            k_buf_0_val_17_3_i_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_17_3_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_17_3_i_d1 = 'bx;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_i_reg_8538 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8538)))) begin
        k_buf_0_val_17_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_17_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_18_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_i_reg_8538 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8538)))) begin
        k_buf_0_val_18_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_1_data_stream_0_V_dout or k_buf_0_val_17_3_i_q0 or ap_sig_bdd_6936 or ap_sig_bdd_6933 or ap_sig_bdd_6945) begin
    if (ap_sig_bdd_6933) begin
        if (ap_sig_bdd_6936) begin
            k_buf_0_val_18_3_i_d1 = k_buf_0_val_17_3_i_q0;
        end else if (ap_sig_bdd_6945) begin
            k_buf_0_val_18_3_i_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_18_3_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_18_3_i_d1 = 'bx;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_i_reg_8538 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8538)))) begin
        k_buf_0_val_18_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_18_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))))) begin
        k_buf_0_val_19_3_i_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_3_i_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_i_reg_8538 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8538)))) begin
        k_buf_0_val_19_3_i_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_3_i_ce1 = ap_const_logic_0;
    end
end

always @ (img_1_data_stream_0_V_dout or k_buf_0_val_18_3_i_q0 or ap_sig_bdd_6936 or ap_sig_bdd_6933 or ap_sig_bdd_6945) begin
    if (ap_sig_bdd_6933) begin
        if (ap_sig_bdd_6936) begin
            k_buf_0_val_19_3_i_d1 = k_buf_0_val_18_3_i_q0;
        end else if (ap_sig_bdd_6945) begin
            k_buf_0_val_19_3_i_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_19_3_i_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_19_3_i_d1 = 'bx;
    end
end

always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or tmp_223_i_reg_8538 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_lv1_0 == tmp_223_i_reg_8538)))) begin
        k_buf_0_val_19_3_i_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_19_3_i_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast27809_reload_out_write = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27809_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast27809_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27809_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast27810_reload_out_write = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27810_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast27810_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast27810_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast_reload_out_write = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_cast_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_cast_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_reload_out_write = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        p_neg392_i_i_i2_reload_read = ap_const_logic_1;
    end else begin
        p_neg392_i_i_i2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        tmp_41_cast_reload_out_write = ap_const_logic_1;
    end else begin
        tmp_41_cast_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        tmp_41_cast_reload_read = ap_const_logic_1;
    end else begin
        tmp_41_cast_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        tmp_41_reload_out_write = ap_const_logic_1;
    end else begin
        tmp_41_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        tmp_41_reload_read = ap_const_logic_1;
    end else begin
        tmp_41_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_0_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_0_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_0_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_1_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_1_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_1_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_2_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_2_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_2_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_3_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_3_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_3_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_4_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_4_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_4_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_5_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_5_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_5_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_6_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_6_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_6_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_7_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_7_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_7_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_8_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_8_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_8_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_0_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_0_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_0_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_0_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_1_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_1_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_1_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_2_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_2_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_2_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_2_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_3_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_3_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_3_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_3_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_4_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_4_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_4_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_4_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_5_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_5_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_5_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_5_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_6_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_6_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_6_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_6_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_7_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_7_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_7_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_7_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_8_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_8_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_8_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_8_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_9_reload_out_write = ap_const_logic_1;
    end else begin
        wdw_val_9_9_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        wdw_val_9_9_reload_read = ap_const_logic_1;
    end else begin
        wdw_val_9_9_reload_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        widthloop_1_reload_out_write = ap_const_logic_1;
    end else begin
        widthloop_1_reload_out_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_1343) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_1343)) begin
        widthloop_1_reload_read = ap_const_logic_1;
    end else begin
        widthloop_1_reload_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_1343 or exitcond1_fu_3362_p2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_1651 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it61 or ap_sig_bdd_1779 or ap_reg_ppiten_pp0_it62) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_1343) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(exitcond1_fu_3362_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it61)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it62) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it61)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_1651 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_1779 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it62))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_st66_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_st66_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ImagLoc_x_fu_3757_p2 = ($signed(ap_const_lv12_FFB) + $signed(tmp_51_cast27806_i_fu_3736_p1));


always @ (ap_start or ap_done_reg or heightloop_1_reload_empty_n or widthloop_1_reload_empty_n or p_neg392_i_i_i2_cast_reload_empty_n or p_neg392_i_i_i2_cast27809_reload_empty_n or p_neg392_i_i_i2_reload_empty_n or tmp_41_cast_reload_empty_n or tmp_41_reload_empty_n or p_neg392_i_i_i2_cast27810_reload_empty_n or wdw_val_0_0_reload_empty_n or wdw_val_0_1_reload_empty_n or wdw_val_0_2_reload_empty_n or wdw_val_0_3_reload_empty_n or wdw_val_0_4_reload_empty_n or wdw_val_0_5_reload_empty_n or wdw_val_0_6_reload_empty_n or wdw_val_0_7_reload_empty_n or wdw_val_0_8_reload_empty_n or wdw_val_0_9_reload_empty_n or wdw_val_1_0_reload_empty_n or wdw_val_1_1_reload_empty_n or wdw_val_1_2_reload_empty_n or wdw_val_1_3_reload_empty_n or wdw_val_1_4_reload_empty_n or wdw_val_1_5_reload_empty_n or wdw_val_1_6_reload_empty_n or wdw_val_1_7_reload_empty_n or wdw_val_1_8_reload_empty_n or wdw_val_1_9_reload_empty_n or wdw_val_2_0_reload_empty_n or wdw_val_2_1_reload_empty_n or wdw_val_2_2_reload_empty_n or wdw_val_2_3_reload_empty_n or wdw_val_2_4_reload_empty_n or wdw_val_2_5_reload_empty_n or wdw_val_2_6_reload_empty_n or wdw_val_2_7_reload_empty_n or wdw_val_2_8_reload_empty_n or wdw_val_2_9_reload_empty_n or wdw_val_3_0_reload_empty_n or wdw_val_3_1_reload_empty_n or wdw_val_3_2_reload_empty_n or wdw_val_3_3_reload_empty_n or wdw_val_3_4_reload_empty_n or wdw_val_3_5_reload_empty_n or wdw_val_3_6_reload_empty_n or wdw_val_3_7_reload_empty_n or wdw_val_3_8_reload_empty_n or wdw_val_3_9_reload_empty_n or wdw_val_4_0_reload_empty_n or wdw_val_4_1_reload_empty_n or wdw_val_4_2_reload_empty_n or wdw_val_4_3_reload_empty_n or wdw_val_4_4_reload_empty_n or wdw_val_4_5_reload_empty_n or wdw_val_4_6_reload_empty_n or wdw_val_4_7_reload_empty_n or wdw_val_4_8_reload_empty_n or wdw_val_4_9_reload_empty_n or wdw_val_5_0_reload_empty_n or wdw_val_5_1_reload_empty_n or wdw_val_5_2_reload_empty_n or wdw_val_5_3_reload_empty_n or wdw_val_5_4_reload_empty_n or wdw_val_5_5_reload_empty_n or wdw_val_5_6_reload_empty_n or wdw_val_5_7_reload_empty_n or wdw_val_5_8_reload_empty_n or wdw_val_5_9_reload_empty_n or wdw_val_6_0_reload_empty_n or wdw_val_6_1_reload_empty_n or wdw_val_6_2_reload_empty_n or wdw_val_6_3_reload_empty_n or wdw_val_6_4_reload_empty_n or wdw_val_6_5_reload_empty_n or wdw_val_6_6_reload_empty_n or wdw_val_6_7_reload_empty_n or wdw_val_6_8_reload_empty_n or wdw_val_6_9_reload_empty_n or wdw_val_7_0_reload_empty_n or wdw_val_7_1_reload_empty_n or wdw_val_7_2_reload_empty_n or wdw_val_7_3_reload_empty_n or wdw_val_7_4_reload_empty_n or wdw_val_7_5_reload_empty_n or wdw_val_7_6_reload_empty_n or wdw_val_7_7_reload_empty_n or wdw_val_7_8_reload_empty_n or wdw_val_7_9_reload_empty_n or wdw_val_8_0_reload_empty_n or wdw_val_8_1_reload_empty_n or wdw_val_8_2_reload_empty_n or wdw_val_8_3_reload_empty_n or wdw_val_8_4_reload_empty_n or wdw_val_8_5_reload_empty_n or wdw_val_8_6_reload_empty_n or wdw_val_8_7_reload_empty_n or wdw_val_8_8_reload_empty_n or wdw_val_8_9_reload_empty_n or wdw_val_9_0_reload_empty_n or wdw_val_9_1_reload_empty_n or wdw_val_9_2_reload_empty_n or wdw_val_9_3_reload_empty_n or wdw_val_9_4_reload_empty_n or wdw_val_9_5_reload_empty_n or wdw_val_9_6_reload_empty_n or wdw_val_9_7_reload_empty_n or wdw_val_9_9_reload_empty_n or wdw_val_9_8_reload_empty_n or heightloop_1_reload_out_full_n or widthloop_1_reload_out_full_n or p_neg392_i_i_i2_cast_reload_out_full_n or p_neg392_i_i_i2_cast27809_reload_out_full_n or p_neg392_i_i_i2_reload_out_full_n or tmp_41_cast_reload_out_full_n or tmp_41_reload_out_full_n or p_neg392_i_i_i2_cast27810_reload_out_full_n or wdw_val_0_0_reload_out_full_n or wdw_val_0_1_reload_out_full_n or wdw_val_0_2_reload_out_full_n or wdw_val_0_3_reload_out_full_n or wdw_val_0_4_reload_out_full_n or wdw_val_0_5_reload_out_full_n or wdw_val_0_6_reload_out_full_n or wdw_val_0_7_reload_out_full_n or wdw_val_0_8_reload_out_full_n or wdw_val_0_9_reload_out_full_n or wdw_val_1_0_reload_out_full_n or wdw_val_1_1_reload_out_full_n or wdw_val_1_2_reload_out_full_n or wdw_val_1_3_reload_out_full_n or wdw_val_1_4_reload_out_full_n or wdw_val_1_5_reload_out_full_n or wdw_val_1_6_reload_out_full_n or wdw_val_1_7_reload_out_full_n or wdw_val_1_8_reload_out_full_n or wdw_val_1_9_reload_out_full_n or wdw_val_2_0_reload_out_full_n or wdw_val_2_1_reload_out_full_n or wdw_val_2_2_reload_out_full_n or wdw_val_2_3_reload_out_full_n or wdw_val_2_4_reload_out_full_n or wdw_val_2_5_reload_out_full_n or wdw_val_2_6_reload_out_full_n or wdw_val_2_7_reload_out_full_n or wdw_val_2_8_reload_out_full_n or wdw_val_2_9_reload_out_full_n or wdw_val_3_0_reload_out_full_n or wdw_val_3_1_reload_out_full_n or wdw_val_3_2_reload_out_full_n or wdw_val_3_3_reload_out_full_n or wdw_val_3_4_reload_out_full_n or wdw_val_3_5_reload_out_full_n or wdw_val_3_6_reload_out_full_n or wdw_val_3_7_reload_out_full_n or wdw_val_3_8_reload_out_full_n or wdw_val_3_9_reload_out_full_n or wdw_val_4_0_reload_out_full_n or wdw_val_4_1_reload_out_full_n or wdw_val_4_2_reload_out_full_n or wdw_val_4_3_reload_out_full_n or wdw_val_4_4_reload_out_full_n or wdw_val_4_5_reload_out_full_n or wdw_val_4_6_reload_out_full_n or wdw_val_4_7_reload_out_full_n or wdw_val_4_8_reload_out_full_n or wdw_val_4_9_reload_out_full_n or wdw_val_5_0_reload_out_full_n or wdw_val_5_1_reload_out_full_n or wdw_val_5_2_reload_out_full_n or wdw_val_5_3_reload_out_full_n or wdw_val_5_4_reload_out_full_n or wdw_val_5_5_reload_out_full_n or wdw_val_5_6_reload_out_full_n or wdw_val_5_7_reload_out_full_n or wdw_val_5_8_reload_out_full_n or wdw_val_5_9_reload_out_full_n or wdw_val_6_0_reload_out_full_n or wdw_val_6_1_reload_out_full_n or wdw_val_6_2_reload_out_full_n or wdw_val_6_3_reload_out_full_n or wdw_val_6_4_reload_out_full_n or wdw_val_6_5_reload_out_full_n or wdw_val_6_6_reload_out_full_n or wdw_val_6_7_reload_out_full_n or wdw_val_6_8_reload_out_full_n or wdw_val_6_9_reload_out_full_n or wdw_val_7_0_reload_out_full_n or wdw_val_7_1_reload_out_full_n or wdw_val_7_2_reload_out_full_n or wdw_val_7_3_reload_out_full_n or wdw_val_7_4_reload_out_full_n or wdw_val_7_5_reload_out_full_n or wdw_val_7_6_reload_out_full_n or wdw_val_7_7_reload_out_full_n or wdw_val_7_8_reload_out_full_n or wdw_val_7_9_reload_out_full_n or wdw_val_8_0_reload_out_full_n or wdw_val_8_1_reload_out_full_n or wdw_val_8_2_reload_out_full_n or wdw_val_8_3_reload_out_full_n or wdw_val_8_4_reload_out_full_n or wdw_val_8_5_reload_out_full_n or wdw_val_8_6_reload_out_full_n or wdw_val_8_7_reload_out_full_n or wdw_val_8_8_reload_out_full_n or wdw_val_8_9_reload_out_full_n or wdw_val_9_0_reload_out_full_n or wdw_val_9_1_reload_out_full_n or wdw_val_9_2_reload_out_full_n or wdw_val_9_3_reload_out_full_n or wdw_val_9_4_reload_out_full_n or wdw_val_9_5_reload_out_full_n or wdw_val_9_6_reload_out_full_n or wdw_val_9_7_reload_out_full_n or wdw_val_9_9_reload_out_full_n or wdw_val_9_8_reload_out_full_n) begin
    ap_sig_bdd_1343 = ((heightloop_1_reload_empty_n == ap_const_logic_0) | (widthloop_1_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast27809_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_reload_empty_n == ap_const_logic_0) | (tmp_41_cast_reload_empty_n == ap_const_logic_0) | (tmp_41_reload_empty_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast27810_reload_empty_n == ap_const_logic_0) | (wdw_val_0_0_reload_empty_n == ap_const_logic_0) | (wdw_val_0_1_reload_empty_n == ap_const_logic_0) | (wdw_val_0_2_reload_empty_n == ap_const_logic_0) | (wdw_val_0_3_reload_empty_n == ap_const_logic_0) | (wdw_val_0_4_reload_empty_n == ap_const_logic_0) | (wdw_val_0_5_reload_empty_n == ap_const_logic_0) | (wdw_val_0_6_reload_empty_n == ap_const_logic_0) | (wdw_val_0_7_reload_empty_n == ap_const_logic_0) | (wdw_val_0_8_reload_empty_n == ap_const_logic_0) | (wdw_val_0_9_reload_empty_n == ap_const_logic_0) | (wdw_val_1_0_reload_empty_n == ap_const_logic_0) | (wdw_val_1_1_reload_empty_n == ap_const_logic_0) | (wdw_val_1_2_reload_empty_n == ap_const_logic_0) | (wdw_val_1_3_reload_empty_n == ap_const_logic_0) | (wdw_val_1_4_reload_empty_n == ap_const_logic_0) | (wdw_val_1_5_reload_empty_n == ap_const_logic_0) | (wdw_val_1_6_reload_empty_n == ap_const_logic_0) | (wdw_val_1_7_reload_empty_n == ap_const_logic_0) | (wdw_val_1_8_reload_empty_n == ap_const_logic_0) | (wdw_val_1_9_reload_empty_n == ap_const_logic_0) | (wdw_val_2_0_reload_empty_n == ap_const_logic_0) | (wdw_val_2_1_reload_empty_n == ap_const_logic_0) | (wdw_val_2_2_reload_empty_n == ap_const_logic_0) | (wdw_val_2_3_reload_empty_n == ap_const_logic_0) | (wdw_val_2_4_reload_empty_n == ap_const_logic_0) | (wdw_val_2_5_reload_empty_n == ap_const_logic_0) | (wdw_val_2_6_reload_empty_n == ap_const_logic_0) | (wdw_val_2_7_reload_empty_n == ap_const_logic_0) | (wdw_val_2_8_reload_empty_n == ap_const_logic_0) | (wdw_val_2_9_reload_empty_n == ap_const_logic_0) | (wdw_val_3_0_reload_empty_n == ap_const_logic_0) | (wdw_val_3_1_reload_empty_n == ap_const_logic_0) | (wdw_val_3_2_reload_empty_n == ap_const_logic_0) | (wdw_val_3_3_reload_empty_n == ap_const_logic_0) | (wdw_val_3_4_reload_empty_n == ap_const_logic_0) | (wdw_val_3_5_reload_empty_n == ap_const_logic_0) | (wdw_val_3_6_reload_empty_n == ap_const_logic_0) | (wdw_val_3_7_reload_empty_n == ap_const_logic_0) | (wdw_val_3_8_reload_empty_n == ap_const_logic_0) | (wdw_val_3_9_reload_empty_n == ap_const_logic_0) | (wdw_val_4_0_reload_empty_n == ap_const_logic_0) | (wdw_val_4_1_reload_empty_n == ap_const_logic_0) | (wdw_val_4_2_reload_empty_n == ap_const_logic_0) | (wdw_val_4_3_reload_empty_n == ap_const_logic_0) | (wdw_val_4_4_reload_empty_n == ap_const_logic_0) | (wdw_val_4_5_reload_empty_n == ap_const_logic_0) | (wdw_val_4_6_reload_empty_n == ap_const_logic_0) | (wdw_val_4_7_reload_empty_n == ap_const_logic_0) | (wdw_val_4_8_reload_empty_n == ap_const_logic_0) | (wdw_val_4_9_reload_empty_n == ap_const_logic_0) | (wdw_val_5_0_reload_empty_n == ap_const_logic_0) | (wdw_val_5_1_reload_empty_n == ap_const_logic_0) | (wdw_val_5_2_reload_empty_n == ap_const_logic_0) | (wdw_val_5_3_reload_empty_n == ap_const_logic_0) | (wdw_val_5_4_reload_empty_n == ap_const_logic_0) | (wdw_val_5_5_reload_empty_n == ap_const_logic_0) | (wdw_val_5_6_reload_empty_n == ap_const_logic_0) | (wdw_val_5_7_reload_empty_n == ap_const_logic_0) | (wdw_val_5_8_reload_empty_n == ap_const_logic_0) | (wdw_val_5_9_reload_empty_n == ap_const_logic_0) | (wdw_val_6_0_reload_empty_n == ap_const_logic_0) | (wdw_val_6_1_reload_empty_n == ap_const_logic_0) | (wdw_val_6_2_reload_empty_n == ap_const_logic_0) | (wdw_val_6_3_reload_empty_n == ap_const_logic_0) | (wdw_val_6_4_reload_empty_n == ap_const_logic_0) | (wdw_val_6_5_reload_empty_n == ap_const_logic_0) | (wdw_val_6_6_reload_empty_n == ap_const_logic_0) | (wdw_val_6_7_reload_empty_n == ap_const_logic_0) | (wdw_val_6_8_reload_empty_n == ap_const_logic_0) | (wdw_val_6_9_reload_empty_n == ap_const_logic_0) | (wdw_val_7_0_reload_empty_n == ap_const_logic_0) | (wdw_val_7_1_reload_empty_n == ap_const_logic_0) | (wdw_val_7_2_reload_empty_n == ap_const_logic_0) | (wdw_val_7_3_reload_empty_n == ap_const_logic_0) | (wdw_val_7_4_reload_empty_n == ap_const_logic_0) | (wdw_val_7_5_reload_empty_n == ap_const_logic_0) | (wdw_val_7_6_reload_empty_n == ap_const_logic_0) | (wdw_val_7_7_reload_empty_n == ap_const_logic_0) | (wdw_val_7_8_reload_empty_n == ap_const_logic_0) | (wdw_val_7_9_reload_empty_n == ap_const_logic_0) | (wdw_val_8_0_reload_empty_n == ap_const_logic_0) | (wdw_val_8_1_reload_empty_n == ap_const_logic_0) | (wdw_val_8_2_reload_empty_n == ap_const_logic_0) | (wdw_val_8_3_reload_empty_n == ap_const_logic_0) | (wdw_val_8_4_reload_empty_n == ap_const_logic_0) | (wdw_val_8_5_reload_empty_n == ap_const_logic_0) | (wdw_val_8_6_reload_empty_n == ap_const_logic_0) | (wdw_val_8_7_reload_empty_n == ap_const_logic_0) | (wdw_val_8_8_reload_empty_n == ap_const_logic_0) | (wdw_val_8_9_reload_empty_n == ap_const_logic_0) | (wdw_val_9_0_reload_empty_n == ap_const_logic_0) | (wdw_val_9_1_reload_empty_n == ap_const_logic_0) | (wdw_val_9_2_reload_empty_n == ap_const_logic_0) | (wdw_val_9_3_reload_empty_n == ap_const_logic_0) | (wdw_val_9_4_reload_empty_n == ap_const_logic_0) | (wdw_val_9_5_reload_empty_n == ap_const_logic_0) | (wdw_val_9_6_reload_empty_n == ap_const_logic_0) | (wdw_val_9_7_reload_empty_n == ap_const_logic_0) | (wdw_val_9_9_reload_empty_n == ap_const_logic_0) | (wdw_val_9_8_reload_empty_n == ap_const_logic_0) | (heightloop_1_reload_out_full_n == ap_const_logic_0) | (widthloop_1_reload_out_full_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast_reload_out_full_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast27809_reload_out_full_n == ap_const_logic_0) | (p_neg392_i_i_i2_reload_out_full_n == ap_const_logic_0) | (tmp_41_cast_reload_out_full_n == ap_const_logic_0) | (tmp_41_reload_out_full_n == ap_const_logic_0) | (p_neg392_i_i_i2_cast27810_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_0_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_1_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_2_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_3_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_4_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_5_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_6_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_7_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_8_reload_out_full_n == ap_const_logic_0) | (wdw_val_8_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_0_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_1_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_2_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_3_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_4_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_5_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_6_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_7_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_9_reload_out_full_n == ap_const_logic_0) | (wdw_val_9_8_reload_out_full_n == ap_const_logic_0) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1573 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1627 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (img_1_data_stream_0_V_empty_n or tmp_46_i_reg_8524 or tmp_140_i_reg_8533 or ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) begin
    ap_sig_bdd_1651 = (((img_1_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_lv1_0 == tmp_140_i_reg_8533)) | ((img_1_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0)));
end


always @ (img_2_data_stream_0_V_full_n or ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it61) begin
    ap_sig_bdd_1779 = ((img_2_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i2_i_reg_8664_pp0_it61));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_23 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_3398 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_reg_ppstg_exitcond_reg_8626_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1 or ap_reg_ppiten_pp0_it2) begin
    ap_sig_bdd_6933 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_8626_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_i2_i_reg_8640_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2));
end


always @ (tmp_140_i_reg_8533 or tmp_223_8_i_reg_8554) begin
    ap_sig_bdd_6934 = ((ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(ap_const_lv1_0 == tmp_223_8_i_reg_8554));
end


always @ (tmp_46_i_reg_8524 or tmp_140_i_reg_8533) begin
    ap_sig_bdd_6936 = (~(ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(tmp_46_i_reg_8524 == ap_const_lv1_0));
end


always @ (tmp_140_i_reg_8533 or tmp_223_7_i_reg_8550) begin
    ap_sig_bdd_6939 = ((ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(ap_const_lv1_0 == tmp_223_7_i_reg_8550));
end


always @ (tmp_140_i_reg_8533 or tmp_223_6_i_reg_8546) begin
    ap_sig_bdd_6941 = ((ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(ap_const_lv1_0 == tmp_223_6_i_reg_8546));
end


always @ (tmp_140_i_reg_8533 or tmp_223_5_i_reg_8542) begin
    ap_sig_bdd_6943 = ((ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(ap_const_lv1_0 == tmp_223_5_i_reg_8542));
end


always @ (tmp_140_i_reg_8533 or tmp_223_i_reg_8538) begin
    ap_sig_bdd_6945 = ((ap_const_lv1_0 == tmp_140_i_reg_8533) & ~(ap_const_lv1_0 == tmp_223_i_reg_8538));
end

assign brmerge4_i_fu_3800_p2 = (tmp_61_i_fu_3781_p2 | tmp_126_not_i_reg_8528);

assign col_assign_fu_3840_p2 = (tmp_reg_7965 - tmp_183_fu_3822_p1);

assign col_buf_0_val_0_0_fu_3924_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8650_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_10_3_i_q0 : tmp_130_fu_3899_p12);

assign col_buf_0_val_1_0_fu_3956_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8650_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_11_3_i_q0 : tmp_131_fu_3931_p12);

assign col_buf_0_val_2_0_fu_3988_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8650_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_12_3_i_q0 : tmp_132_fu_3963_p12);

assign col_buf_0_val_3_0_fu_4020_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8650_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_13_3_i_q0 : tmp_133_fu_3995_p12);

assign col_buf_0_val_4_0_fu_4052_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8650_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_14_3_i_q0 : tmp_134_fu_4027_p12);

assign col_buf_0_val_5_0_fu_4084_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8650_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_15_3_i_q0 : tmp_135_fu_4059_p12);

assign col_buf_0_val_6_0_fu_4116_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8650_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_16_3_i_q0 : tmp_136_fu_4091_p12);

assign col_buf_0_val_7_0_fu_4148_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8650_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_17_3_i_q0 : tmp_137_fu_4123_p12);

assign col_buf_0_val_8_0_fu_4180_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8650_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_18_3_i_q0 : tmp_138_fu_4155_p12);

assign col_buf_0_val_9_0_fu_4212_p3 = ((ap_reg_ppstg_brmerge4_i_reg_8650_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_19_3_i_q0 : tmp_139_fu_4187_p12);

assign exitcond1_fu_3362_p2 = (p_014_0_i_i_i2_i_reg_2700 == heightloop_1_reload_read_reg_7941? 1'b1: 1'b0);

assign exitcond_fu_3740_p2 = (p_027_0_i_i_i2_i_reg_2711 == widthloop_1_reload_read_reg_7946? 1'b1: 1'b0);

assign heightloop_1_reload_out_din = heightloop_1_reload_dout;

assign i_V_fu_3367_p2 = (p_014_0_i_i_i2_i_reg_2700 + ap_const_lv10_1);

assign img_2_data_stream_0_V_din = tmp_4_reg_9780;

assign j_V_fu_3745_p2 = (p_027_0_i_i_i2_i_reg_2711 + ap_const_lv11_1);

assign k_buf_0_val_10_3_i_address0 = tmp_70_i_fu_3826_p1;

assign k_buf_0_val_10_3_i_address1 = k_buf_0_val_10_3_i_addr_reg_8682;

assign k_buf_0_val_10_3_i_d1 = img_1_data_stream_0_V_dout;

assign k_buf_0_val_11_3_i_address0 = tmp_70_i_fu_3826_p1;

assign k_buf_0_val_11_3_i_address1 = k_buf_0_val_11_3_i_addr_reg_8688;

assign k_buf_0_val_12_3_i_address0 = tmp_70_i_fu_3826_p1;

assign k_buf_0_val_12_3_i_address1 = k_buf_0_val_12_3_i_addr_reg_8694;

assign k_buf_0_val_13_3_i_address0 = tmp_70_i_fu_3826_p1;

assign k_buf_0_val_13_3_i_address1 = k_buf_0_val_13_3_i_addr_reg_8700;

assign k_buf_0_val_14_3_i_address0 = tmp_70_i_fu_3826_p1;

assign k_buf_0_val_14_3_i_address1 = k_buf_0_val_14_3_i_addr_reg_8706;

assign k_buf_0_val_15_3_i_address0 = tmp_70_i_fu_3826_p1;

assign k_buf_0_val_15_3_i_address1 = k_buf_0_val_15_3_i_addr_reg_8712;

assign k_buf_0_val_16_3_i_address0 = tmp_70_i_fu_3826_p1;

assign k_buf_0_val_16_3_i_address1 = k_buf_0_val_16_3_i_addr_reg_8718;

assign k_buf_0_val_17_3_i_address0 = tmp_70_i_fu_3826_p1;

assign k_buf_0_val_17_3_i_address1 = k_buf_0_val_17_3_i_addr_reg_8724;

assign k_buf_0_val_18_3_i_address0 = tmp_70_i_fu_3826_p1;

assign k_buf_0_val_18_3_i_address1 = k_buf_0_val_18_3_i_addr_reg_8730;

assign k_buf_0_val_19_3_i_address0 = tmp_70_i_fu_3826_p1;

assign k_buf_0_val_19_3_i_address1 = k_buf_0_val_19_3_i_addr_reg_8736;

assign or_cond_i411_i_i_i2_9_i_fu_3698_p2 = (tmp_308_9_i_fu_3693_p2 & rev_fu_3687_p2);

assign or_cond_i_i_i2_i_fu_3805_p2 = (tmp_140_i_reg_8533 & tmp_58_i_fu_3751_p2);

assign or_cond_i_i_i_i2_i_fu_3786_p2 = (tmp_61_i_fu_3781_p2 & rev2_fu_3775_p2);

assign p_059_i_i_i328_3_0_1_i_fu_4613_p3 = ((tmp_343_0_1_i_reg_8002[0:0] === 1'b1) ? p_temp_1_0_i_fu_4592_p3 : temp_0_i_i_i_i452_059_i_i_i_fu_4605_p3);

assign p_059_i_i_i328_3_0_2_i_fu_4676_p3 = ((tmp_343_0_2_i_reg_8007[0:0] === 1'b1) ? p_059_i_i_i328_3_0_1_i_reg_8852 : temp_0_i_i_i_i452_059_i_i_i32_1_fu_4671_p3);

assign p_059_i_i_i328_3_0_3_i_fu_4694_p3 = ((tmp_343_0_3_i_reg_8012[0:0] === 1'b1) ? p_059_i_i_i328_3_0_2_i_fu_4676_p3 : temp_0_i_i_i_i452_059_i_i_i32_2_fu_4687_p3);

assign p_059_i_i_i328_3_0_4_i_fu_4711_p3 = ((tmp_343_0_4_i_reg_8017[0:0] === 1'b1) ? p_059_i_i_i328_3_0_3_i_reg_8863 : temp_0_i_i_i_i452_059_i_i_i32_3_fu_4705_p3);

assign p_059_i_i_i328_3_0_5_i_fu_4729_p3 = ((tmp_343_0_5_i_reg_8022[0:0] === 1'b1) ? p_059_i_i_i328_3_0_4_i_reg_8870 : temp_0_i_i_i_i452_059_i_i_i32_4_reg_8875);

assign p_059_i_i_i328_3_0_6_i_fu_4746_p3 = ((tmp_343_0_6_i_reg_8027[0:0] === 1'b1) ? p_059_i_i_i328_3_0_5_i_fu_4729_p3 : temp_0_i_i_i_i452_059_i_i_i32_5_fu_4739_p3);

assign p_059_i_i_i328_3_0_7_i_fu_4763_p3 = ((tmp_343_0_7_i_reg_8032[0:0] === 1'b1) ? p_059_i_i_i328_3_0_6_i_reg_8880 : temp_0_i_i_i_i452_059_i_i_i32_6_fu_4758_p3);

assign p_059_i_i_i328_3_0_8_i_fu_4781_p3 = ((tmp_343_0_8_i_reg_8037[0:0] === 1'b1) ? p_059_i_i_i328_3_0_7_i_fu_4763_p3 : temp_0_i_i_i_i452_059_i_i_i32_7_fu_4774_p3);

assign p_059_i_i_i328_3_0_9_i_fu_4798_p3 = ((tmp_343_0_9_i_reg_8042[0:0] === 1'b1) ? p_059_i_i_i328_3_0_8_i_reg_8891 : temp_0_i_i_i_i452_059_i_i_i32_8_fu_4792_p3);

assign p_059_i_i_i328_3_1_1_i_fu_4931_p3 = ((tmp_343_1_1_i_reg_8052[0:0] === 1'b1) ? p_059_i_i_i328_3_1_i_reg_8947 : temp_0_i_i_i_i452_059_i_i_i32_reg_8952);

assign p_059_i_i_i328_3_1_2_i_fu_4948_p3 = ((tmp_343_1_2_i_reg_8057[0:0] === 1'b1) ? p_059_i_i_i328_3_1_1_i_fu_4931_p3 : temp_0_i_i_i_i452_059_i_i_i32_10_fu_4941_p3);

assign p_059_i_i_i328_3_1_3_i_fu_4965_p3 = ((tmp_343_1_3_i_reg_8062[0:0] === 1'b1) ? p_059_i_i_i328_3_1_2_i_reg_8957 : temp_0_i_i_i_i452_059_i_i_i32_11_fu_4960_p3);

assign p_059_i_i_i328_3_1_4_i_fu_4983_p3 = ((tmp_343_1_4_i_reg_8067[0:0] === 1'b1) ? p_059_i_i_i328_3_1_3_i_fu_4965_p3 : temp_0_i_i_i_i452_059_i_i_i32_12_fu_4976_p3);

assign p_059_i_i_i328_3_1_5_i_fu_5000_p3 = ((tmp_343_1_5_i_reg_8072[0:0] === 1'b1) ? p_059_i_i_i328_3_1_4_i_reg_8968 : temp_0_i_i_i_i452_059_i_i_i32_13_fu_4994_p3);

assign p_059_i_i_i328_3_1_6_i_fu_5018_p3 = ((tmp_343_1_6_i_reg_8077[0:0] === 1'b1) ? p_059_i_i_i328_3_1_5_i_reg_8975 : temp_0_i_i_i_i452_059_i_i_i32_14_reg_8980);

assign p_059_i_i_i328_3_1_7_i_fu_5035_p3 = ((tmp_343_1_7_i_reg_8082[0:0] === 1'b1) ? p_059_i_i_i328_3_1_6_i_fu_5018_p3 : temp_0_i_i_i_i452_059_i_i_i32_15_fu_5028_p3);

assign p_059_i_i_i328_3_1_8_i_fu_5052_p3 = ((tmp_343_1_8_i_reg_8087[0:0] === 1'b1) ? p_059_i_i_i328_3_1_7_i_reg_8985 : temp_0_i_i_i_i452_059_i_i_i32_16_fu_5047_p3);

assign p_059_i_i_i328_3_1_9_i_fu_5070_p3 = ((tmp_343_1_9_i_reg_8092[0:0] === 1'b1) ? p_059_i_i_i328_3_1_8_i_fu_5052_p3 : temp_0_i_i_i_i452_059_i_i_i32_17_fu_5063_p3);

assign p_059_i_i_i328_3_1_i_fu_4843_p3 = ((tmp_343_1_i_reg_8047[0:0] === 1'b1) ? p_059_i_i_i328_3_0_9_i_reg_8898 : temp_0_i_i_i_i452_059_i_i_i32_9_fu_4836_p3);

assign p_059_i_i_i328_3_2_1_i_fu_5204_p3 = ((tmp_343_2_1_i_reg_8102[0:0] === 1'b1) ? p_059_i_i_i328_3_2_i_reg_9045 : temp_0_i_i_i_i452_059_i_i_i32_19_reg_9050);

assign p_059_i_i_i328_3_2_2_i_fu_5221_p3 = ((tmp_343_2_2_i_reg_8107[0:0] === 1'b1) ? p_059_i_i_i328_3_2_1_i_fu_5204_p3 : temp_0_i_i_i_i452_059_i_i_i32_20_fu_5214_p3);

assign p_059_i_i_i328_3_2_3_i_fu_5238_p3 = ((tmp_343_2_3_i_reg_8112[0:0] === 1'b1) ? p_059_i_i_i328_3_2_2_i_reg_9055 : temp_0_i_i_i_i452_059_i_i_i32_21_fu_5233_p3);

assign p_059_i_i_i328_3_2_4_i_fu_5256_p3 = ((tmp_343_2_4_i_reg_8117[0:0] === 1'b1) ? p_059_i_i_i328_3_2_3_i_fu_5238_p3 : temp_0_i_i_i_i452_059_i_i_i32_22_fu_5249_p3);

assign p_059_i_i_i328_3_2_5_i_fu_5273_p3 = ((tmp_343_2_5_i_reg_8122[0:0] === 1'b1) ? p_059_i_i_i328_3_2_4_i_reg_9066 : temp_0_i_i_i_i452_059_i_i_i32_23_fu_5267_p3);

assign p_059_i_i_i328_3_2_6_i_fu_5291_p3 = ((tmp_343_2_6_i_reg_8127[0:0] === 1'b1) ? p_059_i_i_i328_3_2_5_i_reg_9073 : temp_0_i_i_i_i452_059_i_i_i32_24_reg_9078);

assign p_059_i_i_i328_3_2_7_i_fu_5308_p3 = ((tmp_343_2_7_i_reg_8132[0:0] === 1'b1) ? p_059_i_i_i328_3_2_6_i_fu_5291_p3 : temp_0_i_i_i_i452_059_i_i_i32_25_fu_5301_p3);

assign p_059_i_i_i328_3_2_8_i_fu_5325_p3 = ((tmp_343_2_8_i_reg_8137[0:0] === 1'b1) ? p_059_i_i_i328_3_2_7_i_reg_9083 : temp_0_i_i_i_i452_059_i_i_i32_26_fu_5320_p3);

assign p_059_i_i_i328_3_2_9_i_fu_5343_p3 = ((tmp_343_2_9_i_reg_8142[0:0] === 1'b1) ? p_059_i_i_i328_3_2_8_i_fu_5325_p3 : temp_0_i_i_i_i452_059_i_i_i32_27_fu_5336_p3);

assign p_059_i_i_i328_3_2_i_fu_5116_p3 = ((tmp_343_2_i_reg_8097[0:0] === 1'b1) ? p_059_i_i_i328_3_1_9_i_reg_8996 : temp_0_i_i_i_i452_059_i_i_i32_18_fu_5109_p3);

assign p_059_i_i_i328_3_3_1_i_fu_5477_p3 = ((tmp_343_3_1_i_reg_8152[0:0] === 1'b1) ? p_059_i_i_i328_3_3_i_reg_9143 : temp_0_i_i_i_i452_059_i_i_i32_29_reg_9148);

assign p_059_i_i_i328_3_3_2_i_fu_5494_p3 = ((tmp_343_3_2_i_reg_8157[0:0] === 1'b1) ? p_059_i_i_i328_3_3_1_i_fu_5477_p3 : temp_0_i_i_i_i452_059_i_i_i32_30_fu_5487_p3);

assign p_059_i_i_i328_3_3_3_i_fu_5511_p3 = ((tmp_343_3_3_i_reg_8162[0:0] === 1'b1) ? p_059_i_i_i328_3_3_2_i_reg_9153 : temp_0_i_i_i_i452_059_i_i_i32_31_fu_5506_p3);

assign p_059_i_i_i328_3_3_4_i_fu_5529_p3 = ((tmp_343_3_4_i_reg_8167[0:0] === 1'b1) ? p_059_i_i_i328_3_3_3_i_fu_5511_p3 : temp_0_i_i_i_i452_059_i_i_i32_32_fu_5522_p3);

assign p_059_i_i_i328_3_3_5_i_fu_5546_p3 = ((tmp_343_3_5_i_reg_8172[0:0] === 1'b1) ? p_059_i_i_i328_3_3_4_i_reg_9164 : temp_0_i_i_i_i452_059_i_i_i32_33_fu_5540_p3);

assign p_059_i_i_i328_3_3_6_i_fu_5564_p3 = ((tmp_343_3_6_i_reg_8177[0:0] === 1'b1) ? p_059_i_i_i328_3_3_5_i_reg_9171 : temp_0_i_i_i_i452_059_i_i_i32_34_reg_9176);

assign p_059_i_i_i328_3_3_7_i_fu_5581_p3 = ((tmp_343_3_7_i_reg_8182[0:0] === 1'b1) ? p_059_i_i_i328_3_3_6_i_fu_5564_p3 : temp_0_i_i_i_i452_059_i_i_i32_35_fu_5574_p3);

assign p_059_i_i_i328_3_3_8_i_fu_5598_p3 = ((tmp_343_3_8_i_reg_8187[0:0] === 1'b1) ? p_059_i_i_i328_3_3_7_i_reg_9181 : temp_0_i_i_i_i452_059_i_i_i32_36_fu_5593_p3);

assign p_059_i_i_i328_3_3_9_i_fu_5616_p3 = ((tmp_343_3_9_i_reg_8192[0:0] === 1'b1) ? p_059_i_i_i328_3_3_8_i_fu_5598_p3 : temp_0_i_i_i_i452_059_i_i_i32_37_fu_5609_p3);

assign p_059_i_i_i328_3_3_i_fu_5389_p3 = ((tmp_343_3_i_reg_8147[0:0] === 1'b1) ? p_059_i_i_i328_3_2_9_i_reg_9094 : temp_0_i_i_i_i452_059_i_i_i32_28_fu_5382_p3);

assign p_059_i_i_i328_3_4_1_i_fu_5750_p3 = ((tmp_343_4_1_i_reg_8202[0:0] === 1'b1) ? p_059_i_i_i328_3_4_i_reg_9241 : temp_0_i_i_i_i452_059_i_i_i32_39_reg_9246);

assign p_059_i_i_i328_3_4_2_i_fu_5767_p3 = ((tmp_343_4_2_i_reg_8207[0:0] === 1'b1) ? p_059_i_i_i328_3_4_1_i_fu_5750_p3 : temp_0_i_i_i_i452_059_i_i_i32_40_fu_5760_p3);

assign p_059_i_i_i328_3_4_3_i_fu_5784_p3 = ((tmp_343_4_3_i_reg_8212[0:0] === 1'b1) ? p_059_i_i_i328_3_4_2_i_reg_9251 : temp_0_i_i_i_i452_059_i_i_i32_41_fu_5779_p3);

assign p_059_i_i_i328_3_4_4_i_fu_5802_p3 = ((tmp_343_4_4_i_reg_8217[0:0] === 1'b1) ? p_059_i_i_i328_3_4_3_i_fu_5784_p3 : temp_0_i_i_i_i452_059_i_i_i32_42_fu_5795_p3);

assign p_059_i_i_i328_3_4_5_i_fu_5819_p3 = ((tmp_343_4_5_i_reg_8222[0:0] === 1'b1) ? p_059_i_i_i328_3_4_4_i_reg_9262 : temp_0_i_i_i_i452_059_i_i_i32_43_fu_5813_p3);

assign p_059_i_i_i328_3_4_6_i_fu_5837_p3 = ((tmp_343_4_6_i_reg_8227[0:0] === 1'b1) ? p_059_i_i_i328_3_4_5_i_reg_9269 : temp_0_i_i_i_i452_059_i_i_i32_44_reg_9274);

assign p_059_i_i_i328_3_4_7_i_fu_5854_p3 = ((tmp_343_4_7_i_reg_8232[0:0] === 1'b1) ? p_059_i_i_i328_3_4_6_i_fu_5837_p3 : temp_0_i_i_i_i452_059_i_i_i32_45_fu_5847_p3);

assign p_059_i_i_i328_3_4_8_i_fu_5871_p3 = ((tmp_343_4_8_i_reg_8237[0:0] === 1'b1) ? p_059_i_i_i328_3_4_7_i_reg_9279 : temp_0_i_i_i_i452_059_i_i_i32_46_fu_5866_p3);

assign p_059_i_i_i328_3_4_9_i_fu_5889_p3 = ((tmp_343_4_9_i_reg_8242[0:0] === 1'b1) ? p_059_i_i_i328_3_4_8_i_fu_5871_p3 : temp_0_i_i_i_i452_059_i_i_i32_47_fu_5882_p3);

assign p_059_i_i_i328_3_4_i_fu_5662_p3 = ((tmp_343_4_i_reg_8197[0:0] === 1'b1) ? p_059_i_i_i328_3_3_9_i_reg_9192 : temp_0_i_i_i_i452_059_i_i_i32_38_fu_5655_p3);

assign p_059_i_i_i328_3_5_1_i_fu_6023_p3 = ((tmp_343_5_1_i_reg_8252[0:0] === 1'b1) ? p_059_i_i_i328_3_5_i_reg_9339 : temp_0_i_i_i_i452_059_i_i_i32_49_reg_9344);

assign p_059_i_i_i328_3_5_2_i_fu_6040_p3 = ((tmp_343_5_2_i_reg_8257[0:0] === 1'b1) ? p_059_i_i_i328_3_5_1_i_fu_6023_p3 : temp_0_i_i_i_i452_059_i_i_i32_50_fu_6033_p3);

assign p_059_i_i_i328_3_5_3_i_fu_6057_p3 = ((tmp_343_5_3_i_reg_8262[0:0] === 1'b1) ? p_059_i_i_i328_3_5_2_i_reg_9349 : temp_0_i_i_i_i452_059_i_i_i32_51_fu_6052_p3);

assign p_059_i_i_i328_3_5_4_i_fu_6075_p3 = ((tmp_343_5_4_i_reg_8267[0:0] === 1'b1) ? p_059_i_i_i328_3_5_3_i_fu_6057_p3 : temp_0_i_i_i_i452_059_i_i_i32_52_fu_6068_p3);

assign p_059_i_i_i328_3_5_5_i_fu_6092_p3 = ((tmp_343_5_5_i_reg_8272[0:0] === 1'b1) ? p_059_i_i_i328_3_5_4_i_reg_9360 : temp_0_i_i_i_i452_059_i_i_i32_53_fu_6086_p3);

assign p_059_i_i_i328_3_5_6_i_fu_6110_p3 = ((tmp_343_5_6_i_reg_8277[0:0] === 1'b1) ? p_059_i_i_i328_3_5_5_i_reg_9367 : temp_0_i_i_i_i452_059_i_i_i32_54_reg_9372);

assign p_059_i_i_i328_3_5_7_i_fu_6127_p3 = ((tmp_343_5_7_i_reg_8282[0:0] === 1'b1) ? p_059_i_i_i328_3_5_6_i_fu_6110_p3 : temp_0_i_i_i_i452_059_i_i_i32_55_fu_6120_p3);

assign p_059_i_i_i328_3_5_8_i_fu_6144_p3 = ((tmp_343_5_8_i_reg_8287[0:0] === 1'b1) ? p_059_i_i_i328_3_5_7_i_reg_9377 : temp_0_i_i_i_i452_059_i_i_i32_56_fu_6139_p3);

assign p_059_i_i_i328_3_5_9_i_fu_6162_p3 = ((tmp_343_5_9_i_reg_8292[0:0] === 1'b1) ? p_059_i_i_i328_3_5_8_i_fu_6144_p3 : temp_0_i_i_i_i452_059_i_i_i32_57_fu_6155_p3);

assign p_059_i_i_i328_3_5_i_fu_5935_p3 = ((tmp_343_5_i_reg_8247[0:0] === 1'b1) ? p_059_i_i_i328_3_4_9_i_reg_9290 : temp_0_i_i_i_i452_059_i_i_i32_48_fu_5928_p3);

assign p_059_i_i_i328_3_6_1_i_fu_6296_p3 = ((tmp_343_6_1_i_reg_8302[0:0] === 1'b1) ? p_059_i_i_i328_3_6_i_reg_9437 : temp_0_i_i_i_i452_059_i_i_i32_59_reg_9442);

assign p_059_i_i_i328_3_6_2_i_fu_6313_p3 = ((tmp_343_6_2_i_reg_8307[0:0] === 1'b1) ? p_059_i_i_i328_3_6_1_i_fu_6296_p3 : temp_0_i_i_i_i452_059_i_i_i32_60_fu_6306_p3);

assign p_059_i_i_i328_3_6_3_i_fu_6330_p3 = ((tmp_343_6_3_i_reg_8312[0:0] === 1'b1) ? p_059_i_i_i328_3_6_2_i_reg_9447 : temp_0_i_i_i_i452_059_i_i_i32_61_fu_6325_p3);

assign p_059_i_i_i328_3_6_4_i_fu_6348_p3 = ((tmp_343_6_4_i_reg_8317[0:0] === 1'b1) ? p_059_i_i_i328_3_6_3_i_fu_6330_p3 : temp_0_i_i_i_i452_059_i_i_i32_62_fu_6341_p3);

assign p_059_i_i_i328_3_6_5_i_fu_6365_p3 = ((tmp_343_6_5_i_reg_8322[0:0] === 1'b1) ? p_059_i_i_i328_3_6_4_i_reg_9458 : temp_0_i_i_i_i452_059_i_i_i32_63_fu_6359_p3);

assign p_059_i_i_i328_3_6_6_i_fu_6383_p3 = ((tmp_343_6_6_i_reg_8327[0:0] === 1'b1) ? p_059_i_i_i328_3_6_5_i_reg_9465 : temp_0_i_i_i_i452_059_i_i_i32_64_reg_9470);

assign p_059_i_i_i328_3_6_7_i_fu_6400_p3 = ((tmp_343_6_7_i_reg_8332[0:0] === 1'b1) ? p_059_i_i_i328_3_6_6_i_fu_6383_p3 : temp_0_i_i_i_i452_059_i_i_i32_65_fu_6393_p3);

assign p_059_i_i_i328_3_6_8_i_fu_6417_p3 = ((tmp_343_6_8_i_reg_8337[0:0] === 1'b1) ? p_059_i_i_i328_3_6_7_i_reg_9475 : temp_0_i_i_i_i452_059_i_i_i32_66_fu_6412_p3);

assign p_059_i_i_i328_3_6_9_i_fu_6435_p3 = ((tmp_343_6_9_i_reg_8342[0:0] === 1'b1) ? p_059_i_i_i328_3_6_8_i_fu_6417_p3 : temp_0_i_i_i_i452_059_i_i_i32_67_fu_6428_p3);

assign p_059_i_i_i328_3_6_i_fu_6208_p3 = ((tmp_343_6_i_reg_8297[0:0] === 1'b1) ? p_059_i_i_i328_3_5_9_i_reg_9388 : temp_0_i_i_i_i452_059_i_i_i32_58_fu_6201_p3);

assign p_059_i_i_i328_3_7_1_i_fu_6569_p3 = ((tmp_343_7_1_i_reg_8352[0:0] === 1'b1) ? p_059_i_i_i328_3_7_i_reg_9535 : temp_0_i_i_i_i452_059_i_i_i32_69_reg_9540);

assign p_059_i_i_i328_3_7_2_i_fu_6586_p3 = ((tmp_343_7_2_i_reg_8357[0:0] === 1'b1) ? p_059_i_i_i328_3_7_1_i_fu_6569_p3 : temp_0_i_i_i_i452_059_i_i_i32_70_fu_6579_p3);

assign p_059_i_i_i328_3_7_3_i_fu_6603_p3 = ((tmp_343_7_3_i_reg_8362[0:0] === 1'b1) ? p_059_i_i_i328_3_7_2_i_reg_9545 : temp_0_i_i_i_i452_059_i_i_i32_71_fu_6598_p3);

assign p_059_i_i_i328_3_7_4_i_fu_6621_p3 = ((tmp_343_7_4_i_reg_8367[0:0] === 1'b1) ? p_059_i_i_i328_3_7_3_i_fu_6603_p3 : temp_0_i_i_i_i452_059_i_i_i32_72_fu_6614_p3);

assign p_059_i_i_i328_3_7_5_i_fu_6638_p3 = ((tmp_343_7_5_i_reg_8372[0:0] === 1'b1) ? p_059_i_i_i328_3_7_4_i_reg_9556 : temp_0_i_i_i_i452_059_i_i_i32_73_fu_6632_p3);

assign p_059_i_i_i328_3_7_6_i_fu_6656_p3 = ((tmp_343_7_6_i_reg_8377[0:0] === 1'b1) ? p_059_i_i_i328_3_7_5_i_reg_9563 : temp_0_i_i_i_i452_059_i_i_i32_74_reg_9568);

assign p_059_i_i_i328_3_7_7_i_fu_6673_p3 = ((tmp_343_7_7_i_reg_8382[0:0] === 1'b1) ? p_059_i_i_i328_3_7_6_i_fu_6656_p3 : temp_0_i_i_i_i452_059_i_i_i32_75_fu_6666_p3);

assign p_059_i_i_i328_3_7_8_i_fu_6690_p3 = ((tmp_343_7_8_i_reg_8387[0:0] === 1'b1) ? p_059_i_i_i328_3_7_7_i_reg_9573 : temp_0_i_i_i_i452_059_i_i_i32_76_fu_6685_p3);

assign p_059_i_i_i328_3_7_9_i_fu_6708_p3 = ((tmp_343_7_9_i_reg_8392[0:0] === 1'b1) ? p_059_i_i_i328_3_7_8_i_fu_6690_p3 : temp_0_i_i_i_i452_059_i_i_i32_77_fu_6701_p3);

assign p_059_i_i_i328_3_7_i_fu_6481_p3 = ((tmp_343_7_i_reg_8347[0:0] === 1'b1) ? p_059_i_i_i328_3_6_9_i_reg_9486 : temp_0_i_i_i_i452_059_i_i_i32_68_fu_6474_p3);

assign p_059_i_i_i328_3_8_1_i_fu_6842_p3 = ((tmp_343_8_1_i_reg_8402[0:0] === 1'b1) ? p_059_i_i_i328_3_8_i_reg_9633 : temp_0_i_i_i_i452_059_i_i_i32_79_reg_9638);

assign p_059_i_i_i328_3_8_2_i_fu_6859_p3 = ((tmp_343_8_2_i_reg_8407[0:0] === 1'b1) ? p_059_i_i_i328_3_8_1_i_fu_6842_p3 : temp_0_i_i_i_i452_059_i_i_i32_80_fu_6852_p3);

assign p_059_i_i_i328_3_8_3_i_fu_6876_p3 = ((tmp_343_8_3_i_reg_8412[0:0] === 1'b1) ? p_059_i_i_i328_3_8_2_i_reg_9643 : temp_0_i_i_i_i452_059_i_i_i32_81_fu_6871_p3);

assign p_059_i_i_i328_3_8_4_i_fu_6894_p3 = ((tmp_343_8_4_i_reg_8417[0:0] === 1'b1) ? p_059_i_i_i328_3_8_3_i_fu_6876_p3 : temp_0_i_i_i_i452_059_i_i_i32_82_fu_6887_p3);

assign p_059_i_i_i328_3_8_5_i_fu_6911_p3 = ((tmp_343_8_5_i_reg_8422[0:0] === 1'b1) ? p_059_i_i_i328_3_8_4_i_reg_9654 : temp_0_i_i_i_i452_059_i_i_i32_83_fu_6905_p3);

assign p_059_i_i_i328_3_8_6_i_fu_6929_p3 = ((tmp_343_8_6_i_reg_8427[0:0] === 1'b1) ? p_059_i_i_i328_3_8_5_i_reg_9661 : temp_0_i_i_i_i452_059_i_i_i32_84_reg_9666);

assign p_059_i_i_i328_3_8_7_i_fu_6946_p3 = ((tmp_343_8_7_i_reg_8432[0:0] === 1'b1) ? p_059_i_i_i328_3_8_6_i_fu_6929_p3 : temp_0_i_i_i_i452_059_i_i_i32_85_fu_6939_p3);

assign p_059_i_i_i328_3_8_8_i_fu_6963_p3 = ((tmp_343_8_8_i_reg_8437[0:0] === 1'b1) ? p_059_i_i_i328_3_8_7_i_reg_9671 : temp_0_i_i_i_i452_059_i_i_i32_86_fu_6958_p3);

assign p_059_i_i_i328_3_8_9_i_fu_6981_p3 = ((tmp_343_8_9_i_reg_8442[0:0] === 1'b1) ? p_059_i_i_i328_3_8_8_i_fu_6963_p3 : temp_0_i_i_i_i452_059_i_i_i32_87_fu_6974_p3);

assign p_059_i_i_i328_3_8_i_fu_6754_p3 = ((tmp_343_8_i_reg_8397[0:0] === 1'b1) ? p_059_i_i_i328_3_7_9_i_reg_9584 : temp_0_i_i_i_i452_059_i_i_i32_78_fu_6747_p3);

assign p_059_i_i_i328_3_9_1_i_fu_7115_p3 = ((tmp_343_9_1_i_reg_8452[0:0] === 1'b1) ? p_059_i_i_i328_3_9_i_reg_9731 : temp_0_i_i_i_i452_059_i_i_i32_89_reg_9736);

assign p_059_i_i_i328_3_9_2_i_fu_7132_p3 = ((tmp_343_9_2_i_reg_8457[0:0] === 1'b1) ? p_059_i_i_i328_3_9_1_i_fu_7115_p3 : temp_0_i_i_i_i452_059_i_i_i32_90_fu_7125_p3);

assign p_059_i_i_i328_3_9_3_i_fu_7149_p3 = ((tmp_343_9_3_i_reg_8462[0:0] === 1'b1) ? p_059_i_i_i328_3_9_2_i_reg_9741 : temp_0_i_i_i_i452_059_i_i_i32_91_fu_7144_p3);

assign p_059_i_i_i328_3_9_4_i_fu_7167_p3 = ((tmp_343_9_4_i_reg_8467[0:0] === 1'b1) ? p_059_i_i_i328_3_9_3_i_fu_7149_p3 : temp_0_i_i_i_i452_059_i_i_i32_92_fu_7160_p3);

assign p_059_i_i_i328_3_9_5_i_fu_7184_p3 = ((tmp_343_9_5_i_reg_8472[0:0] === 1'b1) ? p_059_i_i_i328_3_9_4_i_reg_9752 : temp_0_i_i_i_i452_059_i_i_i32_93_fu_7178_p3);

assign p_059_i_i_i328_3_9_6_i_fu_7202_p3 = ((tmp_343_9_6_i_reg_8477[0:0] === 1'b1) ? p_059_i_i_i328_3_9_5_i_reg_9759 : temp_0_i_i_i_i452_059_i_i_i32_94_reg_9764);

assign p_059_i_i_i328_3_9_7_i_fu_7219_p3 = ((tmp_343_9_7_i_reg_8482[0:0] === 1'b1) ? p_059_i_i_i328_3_9_6_i_fu_7202_p3 : temp_0_i_i_i_i452_059_i_i_i32_95_fu_7212_p3);

assign p_059_i_i_i328_3_9_8_i_fu_7236_p3 = ((tmp_343_9_8_i_reg_8487[0:0] === 1'b1) ? p_059_i_i_i328_3_9_7_i_reg_9769 : temp_0_i_i_i_i452_059_i_i_i32_96_fu_7231_p3);

assign p_059_i_i_i328_3_9_i_fu_7027_p3 = ((tmp_343_9_i_reg_8447[0:0] === 1'b1) ? p_059_i_i_i328_3_8_9_i_reg_9682 : temp_0_i_i_i_i452_059_i_i_i32_88_fu_7020_p3);

assign p_assign_12_1_i_fu_3457_p2 = ($signed(ap_const_lv10_3FE) + $signed(p_014_0_i_i_i2_i_reg_2700));

assign p_assign_12_2_i_fu_3484_p2 = ($signed(ap_const_lv11_7FD) + $signed(tmp_42_cast27807_i_fu_3358_p1));

assign p_assign_12_3_i_fu_3511_p2 = ($signed(ap_const_lv11_7FC) + $signed(tmp_42_cast27807_i_fu_3358_p1));

assign p_assign_12_4_i_fu_3538_p2 = ($signed(ap_const_lv11_7FB) + $signed(tmp_42_cast27807_i_fu_3358_p1));

assign p_assign_12_5_i_fu_3565_p2 = ($signed(ap_const_lv11_7FA) + $signed(tmp_42_cast27807_i_fu_3358_p1));

assign p_assign_12_6_i_fu_3592_p2 = ($signed(ap_const_lv11_7F9) + $signed(tmp_42_cast27807_i_fu_3358_p1));

assign p_assign_12_7_i_fu_3619_p2 = ($signed(ap_const_lv11_7F8) + $signed(tmp_42_cast27807_i_fu_3358_p1));

assign p_assign_12_8_i_fu_3646_p2 = ($signed(ap_const_lv11_7F7) + $signed(tmp_42_cast27807_i_fu_3358_p1));

assign p_assign_12_9_i_fu_3673_p2 = ($signed(ap_const_lv11_7F6) + $signed(tmp_42_cast27807_i_fu_3358_p1));

assign p_assign_4_fu_3810_p3 = ((tmp_182_reg_8645[0:0] === 1'b1) ? ap_const_lv11_0 : tmp_41_reload_read_reg_7970);

assign p_neg392_i_i_i2_cast27809_reload_out_din = p_neg392_i_i_i2_cast27809_reload_dout;

assign p_neg392_i_i_i2_cast27810_reload_out_din = p_neg392_i_i_i2_cast27810_reload_dout;

assign p_neg392_i_i_i2_cast_reload_out_din = p_neg392_i_i_i2_cast_reload_dout;

assign p_neg392_i_i_i2_reload_out_din = p_neg392_i_i_i2_reload_dout;

assign p_temp_1_0_i_fu_4592_p3 = ((tmp_343_0_i_reg_7997[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_9_9_fu_636);

assign rev2_fu_3775_p2 = (tmp_181_fu_3767_p3 ^ ap_const_lv1_1);

assign rev_fu_3687_p2 = (tmp_177_fu_3679_p3 ^ ap_const_lv1_1);

assign row_assign_15_1_t_i_fu_3479_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7951 - tmp_96_fu_3472_p3);

assign row_assign_15_2_t_i_fu_3506_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7951 - tmp_121_fu_3499_p3);

assign row_assign_15_3_t_i_fu_3533_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7951 - tmp_122_fu_3526_p3);

assign row_assign_15_4_t_i_fu_3560_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7951 - tmp_123_fu_3553_p3);

assign row_assign_15_5_t_i_fu_3587_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7951 - tmp_124_fu_3580_p3);

assign row_assign_15_6_t_i_fu_3614_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7951 - tmp_125_fu_3607_p3);

assign row_assign_15_7_t_i_fu_3641_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7951 - tmp_126_fu_3634_p3);

assign row_assign_15_8_t_i_fu_3668_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7951 - tmp_127_fu_3661_p3);

assign row_assign_15_9_t_i_fu_3731_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7951 - tmp_129_fu_3723_p3);

assign row_assign_15_i_fu_3452_p2 = (p_neg392_i_i_i2_cast_reload_rea_reg_7951 - tmp_93_fu_3445_p3);

assign src_kernel_win_0_val_0_0_fu_4294_p3 = ((tmp_3011_i_reg_8562[0:0] === 1'b1) ? tmp_140_fu_4269_p12 : col_buf_0_val_0_0_fu_3924_p3);

assign src_kernel_win_0_val_1_0_fu_4326_p3 = ((tmp_3011_i_reg_8562[0:0] === 1'b1) ? tmp_141_fu_4301_p12 : col_buf_0_val_1_0_fu_3956_p3);

assign src_kernel_win_0_val_2_0_fu_4358_p3 = ((tmp_3011_i_reg_8562[0:0] === 1'b1) ? tmp_143_fu_4333_p12 : col_buf_0_val_2_0_fu_3988_p3);

assign src_kernel_win_0_val_3_0_fu_4390_p3 = ((tmp_3011_i_reg_8562[0:0] === 1'b1) ? tmp_145_fu_4365_p12 : col_buf_0_val_3_0_fu_4020_p3);

assign src_kernel_win_0_val_4_0_fu_4422_p3 = ((tmp_3011_i_reg_8562[0:0] === 1'b1) ? tmp_147_fu_4397_p12 : col_buf_0_val_4_0_fu_4052_p3);

assign src_kernel_win_0_val_5_0_fu_4454_p3 = ((tmp_3011_i_reg_8562[0:0] === 1'b1) ? tmp_148_fu_4429_p12 : col_buf_0_val_5_0_fu_4084_p3);

assign src_kernel_win_0_val_6_0_fu_4486_p3 = ((tmp_3011_i_reg_8562[0:0] === 1'b1) ? tmp_149_fu_4461_p12 : col_buf_0_val_6_0_fu_4116_p3);

assign src_kernel_win_0_val_7_0_fu_4518_p3 = ((tmp_3011_i_reg_8562[0:0] === 1'b1) ? tmp_150_fu_4493_p12 : col_buf_0_val_7_0_fu_4148_p3);

assign src_kernel_win_0_val_8_0_fu_4550_p3 = ((tmp_3011_i_reg_8562[0:0] === 1'b1) ? tmp_151_fu_4525_p12 : col_buf_0_val_8_0_fu_4180_p3);

assign src_kernel_win_0_val_9_0_fu_4582_p3 = ((tmp_3011_i_reg_8562[0:0] === 1'b1) ? tmp_152_fu_4557_p12 : col_buf_0_val_9_0_fu_4212_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_10_fu_4941_p3 = ((tmp_355_1_2_i_fu_4936_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_7_lo_4_reg_8941 : p_059_i_i_i328_3_1_1_i_fu_4931_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_11_fu_4960_p3 = ((tmp_355_1_3_i_reg_8963[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_6_lo_4_reg_8935_pp0_it9 : p_059_i_i_i328_3_1_2_i_reg_8957);

assign temp_0_i_i_i_i452_059_i_i_i32_12_fu_4976_p3 = ((tmp_355_1_4_i_fu_4971_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_4_reg_8929_pp0_it9 : p_059_i_i_i328_3_1_3_i_fu_4965_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_13_fu_4994_p3 = ((tmp_355_1_5_i_fu_4990_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_4_reg_8923_pp0_it10 : p_059_i_i_i328_3_1_4_i_reg_8968);

assign temp_0_i_i_i_i452_059_i_i_i32_14_fu_5011_p3 = ((tmp_355_1_6_i_fu_5006_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_4_reg_8917_pp0_it10 : p_059_i_i_i328_3_1_5_i_fu_5000_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_15_fu_5028_p3 = ((tmp_355_1_7_i_fu_5023_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8911_pp0_it11 : p_059_i_i_i328_3_1_6_i_fu_5018_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_16_fu_5047_p3 = ((tmp_355_1_8_i_reg_8991[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8905_pp0_it12 : p_059_i_i_i328_3_1_7_i_reg_8985);

assign temp_0_i_i_i_i452_059_i_i_i32_17_fu_5063_p3 = ((tmp_355_1_9_i_fu_5058_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it12 : p_059_i_i_i328_3_1_8_i_fu_5052_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_18_fu_5109_p3 = ((tmp_355_2_i_fu_5104_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_9_fu_872 : p_059_i_i_i328_3_1_9_i_reg_8996);

assign temp_0_i_i_i_i452_059_i_i_i32_19_fu_5128_p3 = ((tmp_355_2_1_i_fu_5122_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_8_fu_868 : p_059_i_i_i328_3_2_i_fu_5116_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_1_fu_4671_p3 = ((tmp_355_0_2_i_reg_8858[0:0] === 1'b1) ? src_kernel_win_0_val_9_7_4_reg_8742 : p_059_i_i_i328_3_0_1_i_reg_8852);

assign temp_0_i_i_i_i452_059_i_i_i32_20_fu_5214_p3 = ((tmp_355_2_2_i_fu_5209_p2[0:0] === 1'b1) ? src_kernel_win_0_val_7_7_lo_4_reg_9039 : p_059_i_i_i328_3_2_1_i_fu_5204_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_21_fu_5233_p3 = ((tmp_355_2_3_i_reg_9061[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_6_lo_4_reg_9033_pp0_it15 : p_059_i_i_i328_3_2_2_i_reg_9055);

assign temp_0_i_i_i_i452_059_i_i_i32_22_fu_5249_p3 = ((tmp_355_2_4_i_fu_5244_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_4_reg_9027_pp0_it15 : p_059_i_i_i328_3_2_3_i_fu_5238_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_23_fu_5267_p3 = ((tmp_355_2_5_i_fu_5263_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_4_reg_9021_pp0_it16 : p_059_i_i_i328_3_2_4_i_reg_9066);

assign temp_0_i_i_i_i452_059_i_i_i32_24_fu_5284_p3 = ((tmp_355_2_6_i_fu_5279_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_4_reg_9015_pp0_it16 : p_059_i_i_i328_3_2_5_i_fu_5273_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_25_fu_5301_p3 = ((tmp_355_2_7_i_fu_5296_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_9009_pp0_it17 : p_059_i_i_i328_3_2_6_i_fu_5291_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_26_fu_5320_p3 = ((tmp_355_2_8_i_reg_9089[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_9003_pp0_it18 : p_059_i_i_i328_3_2_7_i_reg_9083);

assign temp_0_i_i_i_i452_059_i_i_i32_27_fu_5336_p3 = ((tmp_355_2_9_i_fu_5331_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it18 : p_059_i_i_i328_3_2_8_i_fu_5325_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_28_fu_5382_p3 = ((tmp_355_3_i_fu_5377_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_9_fu_832 : p_059_i_i_i328_3_2_9_i_reg_9094);

assign temp_0_i_i_i_i452_059_i_i_i32_29_fu_5401_p3 = ((tmp_355_3_1_i_fu_5395_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_8_fu_828 : p_059_i_i_i328_3_3_i_fu_5389_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_2_fu_4687_p3 = ((tmp_355_0_3_i_fu_4682_p2[0:0] === 1'b1) ? src_kernel_win_0_val_9_6_4_reg_8747 : p_059_i_i_i328_3_0_2_i_fu_4676_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_30_fu_5487_p3 = ((tmp_355_3_2_i_fu_5482_p2[0:0] === 1'b1) ? src_kernel_win_0_val_6_7_lo_4_reg_9137 : p_059_i_i_i328_3_3_1_i_fu_5477_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_31_fu_5506_p3 = ((tmp_355_3_3_i_reg_9159[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_6_lo_4_reg_9131_pp0_it21 : p_059_i_i_i328_3_3_2_i_reg_9153);

assign temp_0_i_i_i_i452_059_i_i_i32_32_fu_5522_p3 = ((tmp_355_3_4_i_fu_5517_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_4_reg_9125_pp0_it21 : p_059_i_i_i328_3_3_3_i_fu_5511_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_33_fu_5540_p3 = ((tmp_355_3_5_i_fu_5536_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_4_reg_9119_pp0_it22 : p_059_i_i_i328_3_3_4_i_reg_9164);

assign temp_0_i_i_i_i452_059_i_i_i32_34_fu_5557_p3 = ((tmp_355_3_6_i_fu_5552_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_4_reg_9113_pp0_it22 : p_059_i_i_i328_3_3_5_i_fu_5546_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_35_fu_5574_p3 = ((tmp_355_3_7_i_fu_5569_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9107_pp0_it23 : p_059_i_i_i328_3_3_6_i_fu_5564_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_36_fu_5593_p3 = ((tmp_355_3_8_i_reg_9187[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9101_pp0_it24 : p_059_i_i_i328_3_3_7_i_reg_9181);

assign temp_0_i_i_i_i452_059_i_i_i32_37_fu_5609_p3 = ((tmp_355_3_9_i_fu_5604_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it24 : p_059_i_i_i328_3_3_8_i_fu_5598_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_38_fu_5655_p3 = ((tmp_355_4_i_fu_5650_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_9_fu_792 : p_059_i_i_i328_3_3_9_i_reg_9192);

assign temp_0_i_i_i_i452_059_i_i_i32_39_fu_5674_p3 = ((tmp_355_4_1_i_fu_5668_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_8_fu_788 : p_059_i_i_i328_3_4_i_fu_5662_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_3_fu_4705_p3 = ((tmp_355_0_4_i_fu_4701_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_5_4_reg_8753_pp0_it3 : p_059_i_i_i328_3_0_3_i_reg_8863);

assign temp_0_i_i_i_i452_059_i_i_i32_40_fu_5760_p3 = ((tmp_355_4_2_i_fu_5755_p2[0:0] === 1'b1) ? src_kernel_win_0_val_5_7_lo_4_reg_9235 : p_059_i_i_i328_3_4_1_i_fu_5750_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_41_fu_5779_p3 = ((tmp_355_4_3_i_reg_9257[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_6_lo_4_reg_9229_pp0_it27 : p_059_i_i_i328_3_4_2_i_reg_9251);

assign temp_0_i_i_i_i452_059_i_i_i32_42_fu_5795_p3 = ((tmp_355_4_4_i_fu_5790_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_4_reg_9223_pp0_it27 : p_059_i_i_i328_3_4_3_i_fu_5784_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_43_fu_5813_p3 = ((tmp_355_4_5_i_fu_5809_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_4_reg_9217_pp0_it28 : p_059_i_i_i328_3_4_4_i_reg_9262);

assign temp_0_i_i_i_i452_059_i_i_i32_44_fu_5830_p3 = ((tmp_355_4_6_i_fu_5825_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_4_reg_9211_pp0_it28 : p_059_i_i_i328_3_4_5_i_fu_5819_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_45_fu_5847_p3 = ((tmp_355_4_7_i_fu_5842_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9205_pp0_it29 : p_059_i_i_i328_3_4_6_i_fu_5837_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_46_fu_5866_p3 = ((tmp_355_4_8_i_reg_9285[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9199_pp0_it30 : p_059_i_i_i328_3_4_7_i_reg_9279);

assign temp_0_i_i_i_i452_059_i_i_i32_47_fu_5882_p3 = ((tmp_355_4_9_i_fu_5877_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it30 : p_059_i_i_i328_3_4_8_i_fu_5871_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_48_fu_5928_p3 = ((tmp_355_5_i_fu_5923_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_9_fu_752 : p_059_i_i_i328_3_4_9_i_reg_9290);

assign temp_0_i_i_i_i452_059_i_i_i32_49_fu_5947_p3 = ((tmp_355_5_1_i_fu_5941_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_8_fu_748 : p_059_i_i_i328_3_5_i_fu_5935_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_4_fu_4722_p3 = ((tmp_355_0_5_i_fu_4717_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_4_4_reg_8759_pp0_it3 : p_059_i_i_i328_3_0_4_i_fu_4711_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_50_fu_6033_p3 = ((tmp_355_5_2_i_fu_6028_p2[0:0] === 1'b1) ? src_kernel_win_0_val_4_7_lo_4_reg_9333 : p_059_i_i_i328_3_5_1_i_fu_6023_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_51_fu_6052_p3 = ((tmp_355_5_3_i_reg_9355[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_6_lo_4_reg_9327_pp0_it33 : p_059_i_i_i328_3_5_2_i_reg_9349);

assign temp_0_i_i_i_i452_059_i_i_i32_52_fu_6068_p3 = ((tmp_355_5_4_i_fu_6063_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_4_reg_9321_pp0_it33 : p_059_i_i_i328_3_5_3_i_fu_6057_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_53_fu_6086_p3 = ((tmp_355_5_5_i_fu_6082_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_4_reg_9315_pp0_it34 : p_059_i_i_i328_3_5_4_i_reg_9360);

assign temp_0_i_i_i_i452_059_i_i_i32_54_fu_6103_p3 = ((tmp_355_5_6_i_fu_6098_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_4_reg_9309_pp0_it34 : p_059_i_i_i328_3_5_5_i_fu_6092_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_55_fu_6120_p3 = ((tmp_355_5_7_i_fu_6115_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9303_pp0_it35 : p_059_i_i_i328_3_5_6_i_fu_6110_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_56_fu_6139_p3 = ((tmp_355_5_8_i_reg_9383[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9297_pp0_it36 : p_059_i_i_i328_3_5_7_i_reg_9377);

assign temp_0_i_i_i_i452_059_i_i_i32_57_fu_6155_p3 = ((tmp_355_5_9_i_fu_6150_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it36 : p_059_i_i_i328_3_5_8_i_fu_6144_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_58_fu_6201_p3 = ((tmp_355_6_i_fu_6196_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_9_fu_712 : p_059_i_i_i328_3_5_9_i_reg_9388);

assign temp_0_i_i_i_i452_059_i_i_i32_59_fu_6220_p3 = ((tmp_355_6_1_i_fu_6214_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_8_fu_708 : p_059_i_i_i328_3_6_i_fu_6208_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_5_fu_4739_p3 = ((tmp_355_0_6_i_fu_4734_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_3_3_reg_8765_pp0_it4 : p_059_i_i_i328_3_0_5_i_fu_4729_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_60_fu_6306_p3 = ((tmp_355_6_2_i_fu_6301_p2[0:0] === 1'b1) ? src_kernel_win_0_val_3_7_lo_4_reg_9431 : p_059_i_i_i328_3_6_1_i_fu_6296_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_61_fu_6325_p3 = ((tmp_355_6_3_i_reg_9453[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_6_lo_4_reg_9425_pp0_it39 : p_059_i_i_i328_3_6_2_i_reg_9447);

assign temp_0_i_i_i_i452_059_i_i_i32_62_fu_6341_p3 = ((tmp_355_6_4_i_fu_6336_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_4_reg_9419_pp0_it39 : p_059_i_i_i328_3_6_3_i_fu_6330_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_63_fu_6359_p3 = ((tmp_355_6_5_i_fu_6355_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_4_reg_9413_pp0_it40 : p_059_i_i_i328_3_6_4_i_reg_9458);

assign temp_0_i_i_i_i452_059_i_i_i32_64_fu_6376_p3 = ((tmp_355_6_6_i_fu_6371_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_4_reg_9407_pp0_it40 : p_059_i_i_i328_3_6_5_i_fu_6365_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_65_fu_6393_p3 = ((tmp_355_6_7_i_fu_6388_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9401_pp0_it41 : p_059_i_i_i328_3_6_6_i_fu_6383_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_66_fu_6412_p3 = ((tmp_355_6_8_i_reg_9481[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9395_pp0_it42 : p_059_i_i_i328_3_6_7_i_reg_9475);

assign temp_0_i_i_i_i452_059_i_i_i32_67_fu_6428_p3 = ((tmp_355_6_9_i_fu_6423_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it42 : p_059_i_i_i328_3_6_8_i_fu_6417_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_68_fu_6474_p3 = ((tmp_355_7_i_fu_6469_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_9_fu_672 : p_059_i_i_i328_3_6_9_i_reg_9486);

assign temp_0_i_i_i_i452_059_i_i_i32_69_fu_6493_p3 = ((tmp_355_7_1_i_fu_6487_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_8_fu_668 : p_059_i_i_i328_3_7_i_fu_6481_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_6_fu_4758_p3 = ((tmp_355_0_7_i_reg_8886[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8771_pp0_it5 : p_059_i_i_i328_3_0_6_i_reg_8880);

assign temp_0_i_i_i_i452_059_i_i_i32_70_fu_6579_p3 = ((tmp_355_7_2_i_fu_6574_p2[0:0] === 1'b1) ? src_kernel_win_0_val_2_7_lo_4_reg_9529 : p_059_i_i_i328_3_7_1_i_fu_6569_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_71_fu_6598_p3 = ((tmp_355_7_3_i_reg_9551[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_6_lo_4_reg_9523_pp0_it45 : p_059_i_i_i328_3_7_2_i_reg_9545);

assign temp_0_i_i_i_i452_059_i_i_i32_72_fu_6614_p3 = ((tmp_355_7_4_i_fu_6609_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_4_reg_9517_pp0_it45 : p_059_i_i_i328_3_7_3_i_fu_6603_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_73_fu_6632_p3 = ((tmp_355_7_5_i_fu_6628_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_4_reg_9511_pp0_it46 : p_059_i_i_i328_3_7_4_i_reg_9556);

assign temp_0_i_i_i_i452_059_i_i_i32_74_fu_6649_p3 = ((tmp_355_7_6_i_fu_6644_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_4_reg_9505_pp0_it46 : p_059_i_i_i328_3_7_5_i_fu_6638_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_75_fu_6666_p3 = ((tmp_355_7_7_i_fu_6661_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9499_pp0_it47 : p_059_i_i_i328_3_7_6_i_fu_6656_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_76_fu_6685_p3 = ((tmp_355_7_8_i_reg_9579[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9493_pp0_it48 : p_059_i_i_i328_3_7_7_i_reg_9573);

assign temp_0_i_i_i_i452_059_i_i_i32_77_fu_6701_p3 = ((tmp_355_7_9_i_fu_6696_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it48 : p_059_i_i_i328_3_7_8_i_fu_6690_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_78_fu_6747_p3 = ((tmp_355_8_i_fu_6742_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_9_fu_632 : p_059_i_i_i328_3_7_9_i_reg_9584);

assign temp_0_i_i_i_i452_059_i_i_i32_79_fu_6766_p3 = ((tmp_355_8_1_i_fu_6760_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_8_fu_628 : p_059_i_i_i328_3_8_i_fu_6754_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_7_fu_4774_p3 = ((tmp_355_0_8_i_fu_4769_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8777_pp0_it5 : p_059_i_i_i328_3_0_7_i_fu_4763_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_80_fu_6852_p3 = ((tmp_355_8_2_i_fu_6847_p2[0:0] === 1'b1) ? src_kernel_win_0_val_1_7_lo_4_reg_9627 : p_059_i_i_i328_3_8_1_i_fu_6842_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_81_fu_6871_p3 = ((tmp_355_8_3_i_reg_9649[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_6_lo_4_reg_9621_pp0_it51 : p_059_i_i_i328_3_8_2_i_reg_9643);

assign temp_0_i_i_i_i452_059_i_i_i32_82_fu_6887_p3 = ((tmp_355_8_4_i_fu_6882_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_4_reg_9615_pp0_it51 : p_059_i_i_i328_3_8_3_i_fu_6876_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_83_fu_6905_p3 = ((tmp_355_8_5_i_fu_6901_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_4_reg_9609_pp0_it52 : p_059_i_i_i328_3_8_4_i_reg_9654);

assign temp_0_i_i_i_i452_059_i_i_i32_84_fu_6922_p3 = ((tmp_355_8_6_i_fu_6917_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_4_reg_9603_pp0_it52 : p_059_i_i_i328_3_8_5_i_fu_6911_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_85_fu_6939_p3 = ((tmp_355_8_7_i_fu_6934_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9597_pp0_it53 : p_059_i_i_i328_3_8_6_i_fu_6929_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_86_fu_6958_p3 = ((tmp_355_8_8_i_reg_9677[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9591_pp0_it54 : p_059_i_i_i328_3_8_7_i_reg_9671);

assign temp_0_i_i_i_i452_059_i_i_i32_87_fu_6974_p3 = ((tmp_355_8_9_i_fu_6969_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it54 : p_059_i_i_i328_3_8_8_i_fu_6963_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_88_fu_7020_p3 = ((tmp_355_9_i_fu_7015_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_9_fu_596 : p_059_i_i_i328_3_8_9_i_reg_9682);

assign temp_0_i_i_i_i452_059_i_i_i32_89_fu_7039_p3 = ((tmp_355_9_1_i_fu_7033_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_8_fu_592 : p_059_i_i_i328_3_9_i_fu_7027_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_8_fu_4792_p3 = ((tmp_355_0_9_i_fu_4788_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8846_pp0_it6 : p_059_i_i_i328_3_0_8_i_reg_8891);

assign temp_0_i_i_i_i452_059_i_i_i32_90_fu_7125_p3 = ((tmp_355_9_2_i_fu_7120_p2[0:0] === 1'b1) ? src_kernel_win_0_val_0_7_lo_4_reg_9725 : p_059_i_i_i328_3_9_1_i_fu_7115_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_91_fu_7144_p3 = ((tmp_355_9_3_i_reg_9747[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_6_lo_4_reg_9719_pp0_it57 : p_059_i_i_i328_3_9_2_i_reg_9741);

assign temp_0_i_i_i_i452_059_i_i_i32_92_fu_7160_p3 = ((tmp_355_9_4_i_fu_7155_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_4_reg_9713_pp0_it57 : p_059_i_i_i328_3_9_3_i_fu_7149_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_93_fu_7178_p3 = ((tmp_355_9_5_i_fu_7174_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_4_reg_9707_pp0_it58 : p_059_i_i_i328_3_9_4_i_reg_9752);

assign temp_0_i_i_i_i452_059_i_i_i32_94_fu_7195_p3 = ((tmp_355_9_6_i_fu_7190_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_4_reg_9701_pp0_it58 : p_059_i_i_i328_3_9_5_i_fu_7184_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_95_fu_7212_p3 = ((tmp_355_9_7_i_fu_7207_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9695_pp0_it59 : p_059_i_i_i328_3_9_6_i_fu_7202_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_96_fu_7231_p3 = ((tmp_355_9_8_i_reg_9775[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9689_pp0_it60 : p_059_i_i_i328_3_9_7_i_reg_9769);

assign temp_0_i_i_i_i452_059_i_i_i32_97_fu_7247_p3 = ((tmp_355_9_9_i_fu_7242_p2[0:0] === 1'b1) ? ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it60 : p_059_i_i_i328_3_9_8_i_fu_7236_p3);

assign temp_0_i_i_i_i452_059_i_i_i32_9_fu_4836_p3 = ((tmp_355_1_i_fu_4831_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_9_fu_912 : p_059_i_i_i328_3_0_9_i_reg_8898);

assign temp_0_i_i_i_i452_059_i_i_i32_fu_4855_p3 = ((tmp_355_1_1_i_fu_4849_p2[0:0] === 1'b1) ? src_kernel_win_0_val_8_8_fu_908 : p_059_i_i_i328_3_1_i_fu_4843_p3);

assign temp_0_i_i_i_i452_059_i_i_i_fu_4605_p3 = ((tmp_355_0_1_i_fu_4599_p2[0:0] === 1'b1) ? src_kernel_win_0_val_9_8_fu_676 : p_temp_1_0_i_fu_4592_p3);

assign tmp_121_fu_3499_p3 = ((tmp_308_2_i_fu_3490_p2[0:0] === 1'b1) ? tmp_170_fu_3495_p1 : tmp_142_reg_8497);

assign tmp_122_fu_3526_p3 = ((tmp_308_3_i_fu_3517_p2[0:0] === 1'b1) ? tmp_171_fu_3522_p1 : tmp_142_reg_8497);

assign tmp_123_fu_3553_p3 = ((tmp_308_4_i_fu_3544_p2[0:0] === 1'b1) ? tmp_172_fu_3549_p1 : tmp_142_reg_8497);

assign tmp_124_fu_3580_p3 = ((tmp_308_5_i_fu_3571_p2[0:0] === 1'b1) ? tmp_173_fu_3576_p1 : tmp_142_reg_8497);

assign tmp_125_fu_3607_p3 = ((tmp_308_6_i_fu_3598_p2[0:0] === 1'b1) ? tmp_174_fu_3603_p1 : tmp_142_reg_8497);

assign tmp_126_fu_3634_p3 = ((tmp_308_7_i_fu_3625_p2[0:0] === 1'b1) ? tmp_175_fu_3630_p1 : tmp_142_reg_8497);

assign tmp_126_not_i_fu_3378_p2 = (tmp_46_i_fu_3373_p2 ^ ap_const_lv1_1);

assign tmp_127_fu_3661_p3 = ((tmp_308_8_i_fu_3652_p2[0:0] === 1'b1) ? tmp_176_fu_3657_p1 : tmp_142_reg_8497);

assign tmp_128_fu_3716_p3 = ((tmp_178_fu_3704_p3[0:0] === 1'b1) ? ap_const_lv4_0 : tmp_144_reg_8508);

assign tmp_129_fu_3723_p3 = ((or_cond_i411_i_i_i2_9_i_fu_3698_p2[0:0] === 1'b1) ? tmp_179_fu_3712_p1 : tmp_128_fu_3716_p3);

assign tmp_140_i_fu_3384_p2 = (p_014_0_i_i_i2_i_reg_2700 > ap_const_lv10_4? 1'b1: 1'b0);

assign tmp_142_fu_3350_p1 = p_neg392_i_i_i2_cast27809_reload_dout[3:0];

assign tmp_144_fu_3354_p1 = p_neg392_i_i_i2_reload_dout[3:0];

assign tmp_146_fu_3441_p1 = tmp_3061_i_fu_3430_p2[3:0];

assign tmp_169_fu_3468_p1 = p_assign_12_1_i_fu_3457_p2[3:0];

assign tmp_170_fu_3495_p1 = p_assign_12_2_i_fu_3484_p2[3:0];

assign tmp_171_fu_3522_p1 = p_assign_12_3_i_fu_3511_p2[3:0];

assign tmp_172_fu_3549_p1 = p_assign_12_4_i_fu_3538_p2[3:0];

assign tmp_173_fu_3576_p1 = p_assign_12_5_i_fu_3565_p2[3:0];

assign tmp_174_fu_3603_p1 = p_assign_12_6_i_fu_3592_p2[3:0];

assign tmp_175_fu_3630_p1 = p_assign_12_7_i_fu_3619_p2[3:0];

assign tmp_176_fu_3657_p1 = p_assign_12_8_i_fu_3646_p2[3:0];

assign tmp_177_fu_3679_p3 = p_assign_12_9_i_fu_3673_p2[ap_const_lv32_A];

assign tmp_178_fu_3704_p3 = p_assign_12_9_i_fu_3673_p2[ap_const_lv32_A];

assign tmp_179_fu_3712_p1 = p_assign_12_9_i_fu_3673_p2[3:0];

assign tmp_180_fu_3763_p1 = ImagLoc_x_fu_3757_p2[10:0];

assign tmp_181_fu_3767_p3 = ImagLoc_x_fu_3757_p2[ap_const_lv32_B];

assign tmp_183_fu_3822_p1 = x_fu_3816_p3[3:0];

assign tmp_207_5_i_fu_2734_p2 = (rows == ap_const_lv10_0? 1'b1: 1'b0);

assign tmp_223_5_i_fu_3396_p2 = (y_2_5_cast_i_reg_7992 == tmp_42_cast27807_i_fu_3358_p1? 1'b1: 1'b0);

assign tmp_223_6_i_fu_3401_p2 = (p_014_0_i_i_i2_i_reg_2700 == ap_const_lv10_1? 1'b1: 1'b0);

assign tmp_223_7_i_fu_3407_p2 = (p_014_0_i_i_i2_i_reg_2700 == ap_const_lv10_2? 1'b1: 1'b0);

assign tmp_223_8_i_fu_3413_p2 = (p_014_0_i_i_i2_i_reg_2700 == ap_const_lv10_3? 1'b1: 1'b0);

assign tmp_223_9_i_fu_3419_p2 = (p_014_0_i_i_i2_i_reg_2700 == ap_const_lv10_4? 1'b1: 1'b0);

assign tmp_223_i_fu_3390_p2 = (p_014_0_i_i_i2_i_reg_2700 == ap_const_lv10_0? 1'b1: 1'b0);

assign tmp_3011_i_fu_3425_p2 = (p_014_0_i_i_i2_i_reg_2700 > rows? 1'b1: 1'b0);

assign tmp_3061_i_fu_3430_p2 = ($signed(ap_const_lv10_3FF) + $signed(p_014_0_i_i_i2_i_reg_2700));

assign tmp_3081_i_fu_3436_p2 = (tmp_3061_i_fu_3430_p2 < rows? 1'b1: 1'b0);

assign tmp_308_1_i_fu_3463_p2 = (p_assign_12_1_i_fu_3457_p2 < rows? 1'b1: 1'b0);

assign tmp_308_2_i_fu_3490_p2 = ($signed(p_assign_12_2_i_fu_3484_p2) < $signed(tmp_3_fu_2730_p1)? 1'b1: 1'b0);

assign tmp_308_3_i_fu_3517_p2 = ($signed(p_assign_12_3_i_fu_3511_p2) < $signed(tmp_3_fu_2730_p1)? 1'b1: 1'b0);

assign tmp_308_4_i_fu_3544_p2 = ($signed(p_assign_12_4_i_fu_3538_p2) < $signed(tmp_3_fu_2730_p1)? 1'b1: 1'b0);

assign tmp_308_5_i_fu_3571_p2 = ($signed(p_assign_12_5_i_fu_3565_p2) < $signed(tmp_3_fu_2730_p1)? 1'b1: 1'b0);

assign tmp_308_6_i_fu_3598_p2 = ($signed(p_assign_12_6_i_fu_3592_p2) < $signed(tmp_3_fu_2730_p1)? 1'b1: 1'b0);

assign tmp_308_7_i_fu_3625_p2 = ($signed(p_assign_12_7_i_fu_3619_p2) < $signed(tmp_3_fu_2730_p1)? 1'b1: 1'b0);

assign tmp_308_8_i_fu_3652_p2 = ($signed(p_assign_12_8_i_fu_3646_p2) < $signed(tmp_3_fu_2730_p1)? 1'b1: 1'b0);

assign tmp_308_9_i_fu_3693_p2 = ($signed(p_assign_12_9_i_fu_3673_p2) < $signed(tmp_3_fu_2730_p1)? 1'b1: 1'b0);

assign tmp_343_0_1_i_fu_2756_p2 = (wdw_val_9_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_0_2_i_fu_2762_p2 = (wdw_val_9_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_0_3_i_fu_2768_p2 = (wdw_val_9_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_0_4_i_fu_2774_p2 = (wdw_val_9_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_0_5_i_fu_2780_p2 = (wdw_val_9_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_0_6_i_fu_2786_p2 = (wdw_val_9_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_0_7_i_fu_2792_p2 = (wdw_val_9_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_0_8_i_fu_2798_p2 = (wdw_val_9_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_0_9_i_fu_2804_p2 = (wdw_val_9_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_0_i_fu_2750_p2 = (wdw_val_9_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_1_i_fu_2816_p2 = (wdw_val_8_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_2_i_fu_2822_p2 = (wdw_val_8_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_3_i_fu_2828_p2 = (wdw_val_8_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_4_i_fu_2834_p2 = (wdw_val_8_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_5_i_fu_2840_p2 = (wdw_val_8_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_6_i_fu_2846_p2 = (wdw_val_8_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_7_i_fu_2852_p2 = (wdw_val_8_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_8_i_fu_2858_p2 = (wdw_val_8_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_9_i_fu_2864_p2 = (wdw_val_8_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_1_i_fu_2810_p2 = (wdw_val_8_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_1_i_fu_2876_p2 = (wdw_val_7_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_2_i_fu_2882_p2 = (wdw_val_7_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_3_i_fu_2888_p2 = (wdw_val_7_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_4_i_fu_2894_p2 = (wdw_val_7_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_5_i_fu_2900_p2 = (wdw_val_7_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_6_i_fu_2906_p2 = (wdw_val_7_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_7_i_fu_2912_p2 = (wdw_val_7_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_8_i_fu_2918_p2 = (wdw_val_7_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_9_i_fu_2924_p2 = (wdw_val_7_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_2_i_fu_2870_p2 = (wdw_val_7_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_1_i_fu_2936_p2 = (wdw_val_6_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_2_i_fu_2942_p2 = (wdw_val_6_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_3_i_fu_2948_p2 = (wdw_val_6_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_4_i_fu_2954_p2 = (wdw_val_6_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_5_i_fu_2960_p2 = (wdw_val_6_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_6_i_fu_2966_p2 = (wdw_val_6_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_7_i_fu_2972_p2 = (wdw_val_6_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_8_i_fu_2978_p2 = (wdw_val_6_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_9_i_fu_2984_p2 = (wdw_val_6_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_3_i_fu_2930_p2 = (wdw_val_6_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_1_i_fu_2996_p2 = (wdw_val_5_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_2_i_fu_3002_p2 = (wdw_val_5_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_3_i_fu_3008_p2 = (wdw_val_5_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_4_i_fu_3014_p2 = (wdw_val_5_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_5_i_fu_3020_p2 = (wdw_val_5_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_6_i_fu_3026_p2 = (wdw_val_5_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_7_i_fu_3032_p2 = (wdw_val_5_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_8_i_fu_3038_p2 = (wdw_val_5_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_9_i_fu_3044_p2 = (wdw_val_5_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_4_i_fu_2990_p2 = (wdw_val_5_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_1_i_fu_3056_p2 = (wdw_val_4_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_2_i_fu_3062_p2 = (wdw_val_4_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_3_i_fu_3068_p2 = (wdw_val_4_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_4_i_fu_3074_p2 = (wdw_val_4_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_5_i_fu_3080_p2 = (wdw_val_4_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_6_i_fu_3086_p2 = (wdw_val_4_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_7_i_fu_3092_p2 = (wdw_val_4_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_8_i_fu_3098_p2 = (wdw_val_4_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_9_i_fu_3104_p2 = (wdw_val_4_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_5_i_fu_3050_p2 = (wdw_val_4_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_1_i_fu_3116_p2 = (wdw_val_3_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_2_i_fu_3122_p2 = (wdw_val_3_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_3_i_fu_3128_p2 = (wdw_val_3_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_4_i_fu_3134_p2 = (wdw_val_3_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_5_i_fu_3140_p2 = (wdw_val_3_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_6_i_fu_3146_p2 = (wdw_val_3_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_7_i_fu_3152_p2 = (wdw_val_3_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_8_i_fu_3158_p2 = (wdw_val_3_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_9_i_fu_3164_p2 = (wdw_val_3_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_6_i_fu_3110_p2 = (wdw_val_3_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_1_i_fu_3176_p2 = (wdw_val_2_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_2_i_fu_3182_p2 = (wdw_val_2_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_3_i_fu_3188_p2 = (wdw_val_2_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_4_i_fu_3194_p2 = (wdw_val_2_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_5_i_fu_3200_p2 = (wdw_val_2_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_6_i_fu_3206_p2 = (wdw_val_2_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_7_i_fu_3212_p2 = (wdw_val_2_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_8_i_fu_3218_p2 = (wdw_val_2_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_9_i_fu_3224_p2 = (wdw_val_2_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_7_i_fu_3170_p2 = (wdw_val_2_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_1_i_fu_3236_p2 = (wdw_val_1_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_2_i_fu_3242_p2 = (wdw_val_1_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_3_i_fu_3248_p2 = (wdw_val_1_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_4_i_fu_3254_p2 = (wdw_val_1_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_5_i_fu_3260_p2 = (wdw_val_1_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_6_i_fu_3266_p2 = (wdw_val_1_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_7_i_fu_3272_p2 = (wdw_val_1_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_8_i_fu_3278_p2 = (wdw_val_1_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_9_i_fu_3284_p2 = (wdw_val_1_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_8_i_fu_3230_p2 = (wdw_val_1_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_1_i_fu_3296_p2 = (wdw_val_0_8_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_2_i_fu_3302_p2 = (wdw_val_0_7_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_3_i_fu_3308_p2 = (wdw_val_0_6_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_4_i_fu_3314_p2 = (wdw_val_0_5_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_5_i_fu_3320_p2 = (wdw_val_0_4_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_6_i_fu_3326_p2 = (wdw_val_0_3_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_7_i_fu_3332_p2 = (wdw_val_0_2_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_8_i_fu_3338_p2 = (wdw_val_0_1_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_9_i_fu_3344_p2 = (wdw_val_0_0_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_343_9_i_fu_3290_p2 = (wdw_val_0_9_reload_dout == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_355_0_1_i_fu_4599_p2 = (src_kernel_win_0_val_9_8_fu_676 > p_temp_1_0_i_fu_4592_p3? 1'b1: 1'b0);

assign tmp_355_0_2_i_fu_4620_p2 = (src_kernel_win_0_val_9_7_fu_716 > p_059_i_i_i328_3_0_1_i_fu_4613_p3? 1'b1: 1'b0);

assign tmp_355_0_3_i_fu_4682_p2 = (src_kernel_win_0_val_9_6_4_reg_8747 > p_059_i_i_i328_3_0_2_i_fu_4676_p3? 1'b1: 1'b0);

assign tmp_355_0_4_i_fu_4701_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_5_4_reg_8753_pp0_it3 > p_059_i_i_i328_3_0_3_i_reg_8863? 1'b1: 1'b0);

assign tmp_355_0_5_i_fu_4717_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_4_4_reg_8759_pp0_it3 > p_059_i_i_i328_3_0_4_i_fu_4711_p3? 1'b1: 1'b0);

assign tmp_355_0_6_i_fu_4734_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_3_3_reg_8765_pp0_it4 > p_059_i_i_i328_3_0_5_i_fu_4729_p3? 1'b1: 1'b0);

assign tmp_355_0_7_i_fu_4753_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_2_2_reg_8771_pp0_it4 > p_059_i_i_i328_3_0_6_i_fu_4746_p3? 1'b1: 1'b0);

assign tmp_355_0_8_i_fu_4769_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_1_1_reg_8777_pp0_it5 > p_059_i_i_i328_3_0_7_i_fu_4763_p3? 1'b1: 1'b0);

assign tmp_355_0_9_i_fu_4788_p2 = (ap_reg_ppstg_src_kernel_win_0_val_9_0_reg_8846_pp0_it6 > p_059_i_i_i328_3_0_8_i_reg_8891? 1'b1: 1'b0);

assign tmp_355_1_1_i_fu_4849_p2 = (src_kernel_win_0_val_8_8_fu_908 > p_059_i_i_i328_3_1_i_fu_4843_p3? 1'b1: 1'b0);

assign tmp_355_1_2_i_fu_4936_p2 = (src_kernel_win_0_val_8_7_lo_4_reg_8941 > p_059_i_i_i328_3_1_1_i_fu_4931_p3? 1'b1: 1'b0);

assign tmp_355_1_3_i_fu_4955_p2 = (src_kernel_win_0_val_8_6_lo_4_reg_8935 > p_059_i_i_i328_3_1_2_i_fu_4948_p3? 1'b1: 1'b0);

assign tmp_355_1_4_i_fu_4971_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_5_lo_4_reg_8929_pp0_it9 > p_059_i_i_i328_3_1_3_i_fu_4965_p3? 1'b1: 1'b0);

assign tmp_355_1_5_i_fu_4990_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_4_lo_4_reg_8923_pp0_it10 > p_059_i_i_i328_3_1_4_i_reg_8968? 1'b1: 1'b0);

assign tmp_355_1_6_i_fu_5006_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_3_lo_4_reg_8917_pp0_it10 > p_059_i_i_i328_3_1_5_i_fu_5000_p3? 1'b1: 1'b0);

assign tmp_355_1_7_i_fu_5023_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_2_lo_4_reg_8911_pp0_it11 > p_059_i_i_i328_3_1_6_i_fu_5018_p3? 1'b1: 1'b0);

assign tmp_355_1_8_i_fu_5042_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_1_lo_4_reg_8905_pp0_it11 > p_059_i_i_i328_3_1_7_i_fu_5035_p3? 1'b1: 1'b0);

assign tmp_355_1_9_i_fu_5058_p2 = (ap_reg_ppstg_src_kernel_win_0_val_8_0_reg_8839_pp0_it12 > p_059_i_i_i328_3_1_8_i_fu_5052_p3? 1'b1: 1'b0);

assign tmp_355_1_i_fu_4831_p2 = (src_kernel_win_0_val_8_9_fu_912 > p_059_i_i_i328_3_0_9_i_reg_8898? 1'b1: 1'b0);

assign tmp_355_2_1_i_fu_5122_p2 = (src_kernel_win_0_val_7_8_fu_868 > p_059_i_i_i328_3_2_i_fu_5116_p3? 1'b1: 1'b0);

assign tmp_355_2_2_i_fu_5209_p2 = (src_kernel_win_0_val_7_7_lo_4_reg_9039 > p_059_i_i_i328_3_2_1_i_fu_5204_p3? 1'b1: 1'b0);

assign tmp_355_2_3_i_fu_5228_p2 = (src_kernel_win_0_val_7_6_lo_4_reg_9033 > p_059_i_i_i328_3_2_2_i_fu_5221_p3? 1'b1: 1'b0);

assign tmp_355_2_4_i_fu_5244_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_5_lo_4_reg_9027_pp0_it15 > p_059_i_i_i328_3_2_3_i_fu_5238_p3? 1'b1: 1'b0);

assign tmp_355_2_5_i_fu_5263_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_4_lo_4_reg_9021_pp0_it16 > p_059_i_i_i328_3_2_4_i_reg_9066? 1'b1: 1'b0);

assign tmp_355_2_6_i_fu_5279_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_3_lo_4_reg_9015_pp0_it16 > p_059_i_i_i328_3_2_5_i_fu_5273_p3? 1'b1: 1'b0);

assign tmp_355_2_7_i_fu_5296_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_2_lo_4_reg_9009_pp0_it17 > p_059_i_i_i328_3_2_6_i_fu_5291_p3? 1'b1: 1'b0);

assign tmp_355_2_8_i_fu_5315_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_1_lo_4_reg_9003_pp0_it17 > p_059_i_i_i328_3_2_7_i_fu_5308_p3? 1'b1: 1'b0);

assign tmp_355_2_9_i_fu_5331_p2 = (ap_reg_ppstg_src_kernel_win_0_val_7_0_reg_8832_pp0_it18 > p_059_i_i_i328_3_2_8_i_fu_5325_p3? 1'b1: 1'b0);

assign tmp_355_2_i_fu_5104_p2 = (src_kernel_win_0_val_7_9_fu_872 > p_059_i_i_i328_3_1_9_i_reg_8996? 1'b1: 1'b0);

assign tmp_355_3_1_i_fu_5395_p2 = (src_kernel_win_0_val_6_8_fu_828 > p_059_i_i_i328_3_3_i_fu_5389_p3? 1'b1: 1'b0);

assign tmp_355_3_2_i_fu_5482_p2 = (src_kernel_win_0_val_6_7_lo_4_reg_9137 > p_059_i_i_i328_3_3_1_i_fu_5477_p3? 1'b1: 1'b0);

assign tmp_355_3_3_i_fu_5501_p2 = (src_kernel_win_0_val_6_6_lo_4_reg_9131 > p_059_i_i_i328_3_3_2_i_fu_5494_p3? 1'b1: 1'b0);

assign tmp_355_3_4_i_fu_5517_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_5_lo_4_reg_9125_pp0_it21 > p_059_i_i_i328_3_3_3_i_fu_5511_p3? 1'b1: 1'b0);

assign tmp_355_3_5_i_fu_5536_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_4_lo_4_reg_9119_pp0_it22 > p_059_i_i_i328_3_3_4_i_reg_9164? 1'b1: 1'b0);

assign tmp_355_3_6_i_fu_5552_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_3_lo_4_reg_9113_pp0_it22 > p_059_i_i_i328_3_3_5_i_fu_5546_p3? 1'b1: 1'b0);

assign tmp_355_3_7_i_fu_5569_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_2_lo_4_reg_9107_pp0_it23 > p_059_i_i_i328_3_3_6_i_fu_5564_p3? 1'b1: 1'b0);

assign tmp_355_3_8_i_fu_5588_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_1_lo_4_reg_9101_pp0_it23 > p_059_i_i_i328_3_3_7_i_fu_5581_p3? 1'b1: 1'b0);

assign tmp_355_3_9_i_fu_5604_p2 = (ap_reg_ppstg_src_kernel_win_0_val_6_0_reg_8825_pp0_it24 > p_059_i_i_i328_3_3_8_i_fu_5598_p3? 1'b1: 1'b0);

assign tmp_355_3_i_fu_5377_p2 = (src_kernel_win_0_val_6_9_fu_832 > p_059_i_i_i328_3_2_9_i_reg_9094? 1'b1: 1'b0);

assign tmp_355_4_1_i_fu_5668_p2 = (src_kernel_win_0_val_5_8_fu_788 > p_059_i_i_i328_3_4_i_fu_5662_p3? 1'b1: 1'b0);

assign tmp_355_4_2_i_fu_5755_p2 = (src_kernel_win_0_val_5_7_lo_4_reg_9235 > p_059_i_i_i328_3_4_1_i_fu_5750_p3? 1'b1: 1'b0);

assign tmp_355_4_3_i_fu_5774_p2 = (src_kernel_win_0_val_5_6_lo_4_reg_9229 > p_059_i_i_i328_3_4_2_i_fu_5767_p3? 1'b1: 1'b0);

assign tmp_355_4_4_i_fu_5790_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_5_lo_4_reg_9223_pp0_it27 > p_059_i_i_i328_3_4_3_i_fu_5784_p3? 1'b1: 1'b0);

assign tmp_355_4_5_i_fu_5809_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_4_lo_4_reg_9217_pp0_it28 > p_059_i_i_i328_3_4_4_i_reg_9262? 1'b1: 1'b0);

assign tmp_355_4_6_i_fu_5825_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_3_lo_4_reg_9211_pp0_it28 > p_059_i_i_i328_3_4_5_i_fu_5819_p3? 1'b1: 1'b0);

assign tmp_355_4_7_i_fu_5842_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_2_lo_4_reg_9205_pp0_it29 > p_059_i_i_i328_3_4_6_i_fu_5837_p3? 1'b1: 1'b0);

assign tmp_355_4_8_i_fu_5861_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_1_lo_4_reg_9199_pp0_it29 > p_059_i_i_i328_3_4_7_i_fu_5854_p3? 1'b1: 1'b0);

assign tmp_355_4_9_i_fu_5877_p2 = (ap_reg_ppstg_src_kernel_win_0_val_5_0_reg_8818_pp0_it30 > p_059_i_i_i328_3_4_8_i_fu_5871_p3? 1'b1: 1'b0);

assign tmp_355_4_i_fu_5650_p2 = (src_kernel_win_0_val_5_9_fu_792 > p_059_i_i_i328_3_3_9_i_reg_9192? 1'b1: 1'b0);

assign tmp_355_5_1_i_fu_5941_p2 = (src_kernel_win_0_val_4_8_fu_748 > p_059_i_i_i328_3_5_i_fu_5935_p3? 1'b1: 1'b0);

assign tmp_355_5_2_i_fu_6028_p2 = (src_kernel_win_0_val_4_7_lo_4_reg_9333 > p_059_i_i_i328_3_5_1_i_fu_6023_p3? 1'b1: 1'b0);

assign tmp_355_5_3_i_fu_6047_p2 = (src_kernel_win_0_val_4_6_lo_4_reg_9327 > p_059_i_i_i328_3_5_2_i_fu_6040_p3? 1'b1: 1'b0);

assign tmp_355_5_4_i_fu_6063_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_5_lo_4_reg_9321_pp0_it33 > p_059_i_i_i328_3_5_3_i_fu_6057_p3? 1'b1: 1'b0);

assign tmp_355_5_5_i_fu_6082_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_4_lo_4_reg_9315_pp0_it34 > p_059_i_i_i328_3_5_4_i_reg_9360? 1'b1: 1'b0);

assign tmp_355_5_6_i_fu_6098_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_3_lo_4_reg_9309_pp0_it34 > p_059_i_i_i328_3_5_5_i_fu_6092_p3? 1'b1: 1'b0);

assign tmp_355_5_7_i_fu_6115_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_4_reg_9303_pp0_it35 > p_059_i_i_i328_3_5_6_i_fu_6110_p3? 1'b1: 1'b0);

assign tmp_355_5_8_i_fu_6134_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_4_reg_9297_pp0_it35 > p_059_i_i_i328_3_5_7_i_fu_6127_p3? 1'b1: 1'b0);

assign tmp_355_5_9_i_fu_6150_p2 = (ap_reg_ppstg_src_kernel_win_0_val_4_0_reg_8811_pp0_it36 > p_059_i_i_i328_3_5_8_i_fu_6144_p3? 1'b1: 1'b0);

assign tmp_355_5_i_fu_5923_p2 = (src_kernel_win_0_val_4_9_fu_752 > p_059_i_i_i328_3_4_9_i_reg_9290? 1'b1: 1'b0);

assign tmp_355_6_1_i_fu_6214_p2 = (src_kernel_win_0_val_3_8_fu_708 > p_059_i_i_i328_3_6_i_fu_6208_p3? 1'b1: 1'b0);

assign tmp_355_6_2_i_fu_6301_p2 = (src_kernel_win_0_val_3_7_lo_4_reg_9431 > p_059_i_i_i328_3_6_1_i_fu_6296_p3? 1'b1: 1'b0);

assign tmp_355_6_3_i_fu_6320_p2 = (src_kernel_win_0_val_3_6_lo_4_reg_9425 > p_059_i_i_i328_3_6_2_i_fu_6313_p3? 1'b1: 1'b0);

assign tmp_355_6_4_i_fu_6336_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_5_lo_4_reg_9419_pp0_it39 > p_059_i_i_i328_3_6_3_i_fu_6330_p3? 1'b1: 1'b0);

assign tmp_355_6_5_i_fu_6355_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_4_lo_4_reg_9413_pp0_it40 > p_059_i_i_i328_3_6_4_i_reg_9458? 1'b1: 1'b0);

assign tmp_355_6_6_i_fu_6371_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_4_reg_9407_pp0_it40 > p_059_i_i_i328_3_6_5_i_fu_6365_p3? 1'b1: 1'b0);

assign tmp_355_6_7_i_fu_6388_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_4_reg_9401_pp0_it41 > p_059_i_i_i328_3_6_6_i_fu_6383_p3? 1'b1: 1'b0);

assign tmp_355_6_8_i_fu_6407_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_4_reg_9395_pp0_it41 > p_059_i_i_i328_3_6_7_i_fu_6400_p3? 1'b1: 1'b0);

assign tmp_355_6_9_i_fu_6423_p2 = (ap_reg_ppstg_src_kernel_win_0_val_3_0_reg_8804_pp0_it42 > p_059_i_i_i328_3_6_8_i_fu_6417_p3? 1'b1: 1'b0);

assign tmp_355_6_i_fu_6196_p2 = (src_kernel_win_0_val_3_9_fu_712 > p_059_i_i_i328_3_5_9_i_reg_9388? 1'b1: 1'b0);

assign tmp_355_7_1_i_fu_6487_p2 = (src_kernel_win_0_val_2_8_fu_668 > p_059_i_i_i328_3_7_i_fu_6481_p3? 1'b1: 1'b0);

assign tmp_355_7_2_i_fu_6574_p2 = (src_kernel_win_0_val_2_7_lo_4_reg_9529 > p_059_i_i_i328_3_7_1_i_fu_6569_p3? 1'b1: 1'b0);

assign tmp_355_7_3_i_fu_6593_p2 = (src_kernel_win_0_val_2_6_lo_4_reg_9523 > p_059_i_i_i328_3_7_2_i_fu_6586_p3? 1'b1: 1'b0);

assign tmp_355_7_4_i_fu_6609_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_5_lo_4_reg_9517_pp0_it45 > p_059_i_i_i328_3_7_3_i_fu_6603_p3? 1'b1: 1'b0);

assign tmp_355_7_5_i_fu_6628_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_4_lo_4_reg_9511_pp0_it46 > p_059_i_i_i328_3_7_4_i_reg_9556? 1'b1: 1'b0);

assign tmp_355_7_6_i_fu_6644_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_3_lo_4_reg_9505_pp0_it46 > p_059_i_i_i328_3_7_5_i_fu_6638_p3? 1'b1: 1'b0);

assign tmp_355_7_7_i_fu_6661_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_2_lo_4_reg_9499_pp0_it47 > p_059_i_i_i328_3_7_6_i_fu_6656_p3? 1'b1: 1'b0);

assign tmp_355_7_8_i_fu_6680_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_4_reg_9493_pp0_it47 > p_059_i_i_i328_3_7_7_i_fu_6673_p3? 1'b1: 1'b0);

assign tmp_355_7_9_i_fu_6696_p2 = (ap_reg_ppstg_src_kernel_win_0_val_2_0_reg_8797_pp0_it48 > p_059_i_i_i328_3_7_8_i_fu_6690_p3? 1'b1: 1'b0);

assign tmp_355_7_i_fu_6469_p2 = (src_kernel_win_0_val_2_9_fu_672 > p_059_i_i_i328_3_6_9_i_reg_9486? 1'b1: 1'b0);

assign tmp_355_8_1_i_fu_6760_p2 = (src_kernel_win_0_val_1_8_fu_628 > p_059_i_i_i328_3_8_i_fu_6754_p3? 1'b1: 1'b0);

assign tmp_355_8_2_i_fu_6847_p2 = (src_kernel_win_0_val_1_7_lo_4_reg_9627 > p_059_i_i_i328_3_8_1_i_fu_6842_p3? 1'b1: 1'b0);

assign tmp_355_8_3_i_fu_6866_p2 = (src_kernel_win_0_val_1_6_lo_4_reg_9621 > p_059_i_i_i328_3_8_2_i_fu_6859_p3? 1'b1: 1'b0);

assign tmp_355_8_4_i_fu_6882_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_5_lo_4_reg_9615_pp0_it51 > p_059_i_i_i328_3_8_3_i_fu_6876_p3? 1'b1: 1'b0);

assign tmp_355_8_5_i_fu_6901_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_4_lo_4_reg_9609_pp0_it52 > p_059_i_i_i328_3_8_4_i_reg_9654? 1'b1: 1'b0);

assign tmp_355_8_6_i_fu_6917_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_3_lo_4_reg_9603_pp0_it52 > p_059_i_i_i328_3_8_5_i_fu_6911_p3? 1'b1: 1'b0);

assign tmp_355_8_7_i_fu_6934_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_2_lo_4_reg_9597_pp0_it53 > p_059_i_i_i328_3_8_6_i_fu_6929_p3? 1'b1: 1'b0);

assign tmp_355_8_8_i_fu_6953_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_4_reg_9591_pp0_it53 > p_059_i_i_i328_3_8_7_i_fu_6946_p3? 1'b1: 1'b0);

assign tmp_355_8_9_i_fu_6969_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_8790_pp0_it54 > p_059_i_i_i328_3_8_8_i_fu_6963_p3? 1'b1: 1'b0);

assign tmp_355_8_i_fu_6742_p2 = (src_kernel_win_0_val_1_9_fu_632 > p_059_i_i_i328_3_7_9_i_reg_9584? 1'b1: 1'b0);

assign tmp_355_9_1_i_fu_7033_p2 = (src_kernel_win_0_val_0_8_fu_592 > p_059_i_i_i328_3_9_i_fu_7027_p3? 1'b1: 1'b0);

assign tmp_355_9_2_i_fu_7120_p2 = (src_kernel_win_0_val_0_7_lo_4_reg_9725 > p_059_i_i_i328_3_9_1_i_fu_7115_p3? 1'b1: 1'b0);

assign tmp_355_9_3_i_fu_7139_p2 = (src_kernel_win_0_val_0_6_lo_4_reg_9719 > p_059_i_i_i328_3_9_2_i_fu_7132_p3? 1'b1: 1'b0);

assign tmp_355_9_4_i_fu_7155_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_5_lo_4_reg_9713_pp0_it57 > p_059_i_i_i328_3_9_3_i_fu_7149_p3? 1'b1: 1'b0);

assign tmp_355_9_5_i_fu_7174_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_4_lo_4_reg_9707_pp0_it58 > p_059_i_i_i328_3_9_4_i_reg_9752? 1'b1: 1'b0);

assign tmp_355_9_6_i_fu_7190_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_3_lo_4_reg_9701_pp0_it58 > p_059_i_i_i328_3_9_5_i_fu_7184_p3? 1'b1: 1'b0);

assign tmp_355_9_7_i_fu_7207_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_3_reg_9695_pp0_it59 > p_059_i_i_i328_3_9_6_i_fu_7202_p3? 1'b1: 1'b0);

assign tmp_355_9_8_i_fu_7226_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_2_reg_9689_pp0_it59 > p_059_i_i_i328_3_9_7_i_fu_7219_p3? 1'b1: 1'b0);

assign tmp_355_9_9_i_fu_7242_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_8783_pp0_it60 > p_059_i_i_i328_3_9_8_i_fu_7236_p3? 1'b1: 1'b0);

assign tmp_355_9_i_fu_7015_p2 = (src_kernel_win_0_val_0_9_fu_596 > p_059_i_i_i328_3_8_9_i_reg_9682? 1'b1: 1'b0);

assign tmp_3_fu_2730_p1 = rows;

assign tmp_41_cast_reload_out_din = tmp_41_cast_reload_dout;

assign tmp_41_reload_out_din = tmp_41_reload_dout;

assign tmp_42_cast27807_i_fu_3358_p1 = p_014_0_i_i_i2_i_reg_2700;

assign tmp_46_i_fu_3373_p2 = (p_014_0_i_i_i2_i_reg_2700 < rows? 1'b1: 1'b0);

assign tmp_4_fu_7254_p3 = ((tmp_343_9_9_i_reg_8492[0:0] === 1'b1) ? p_059_i_i_i328_3_9_8_i_fu_7236_p3 : temp_0_i_i_i_i452_059_i_i_i32_97_fu_7247_p3);

assign tmp_51_cast27806_i_fu_3736_p1 = p_027_0_i_i_i2_i_reg_2711;

assign tmp_58_i_fu_3751_p2 = (p_027_0_i_i_i2_i_reg_2711 > ap_const_lv11_8? 1'b1: 1'b0);

assign tmp_61_i_fu_3781_p2 = ($signed(ImagLoc_x_fu_3757_p2) < $signed(tmp_s_fu_2726_p1)? 1'b1: 1'b0);

assign tmp_70_i_fu_3826_p1 = x_fu_3816_p3;

assign tmp_93_fu_3445_p3 = ((tmp_3081_i_fu_3436_p2[0:0] === 1'b1) ? tmp_146_fu_3441_p1 : tmp_144_reg_8508);

assign tmp_96_fu_3472_p3 = ((tmp_308_1_i_fu_3463_p2[0:0] === 1'b1) ? tmp_169_fu_3468_p1 : tmp_144_reg_8508);

assign tmp_fu_2722_p1 = tmp_41_cast_reload_dout[3:0];

assign tmp_s_fu_2726_p1 = cols;

assign wdw_val_0_0_reload_out_din = wdw_val_0_0_reload_dout;

assign wdw_val_0_1_reload_out_din = wdw_val_0_1_reload_dout;

assign wdw_val_0_2_reload_out_din = wdw_val_0_2_reload_dout;

assign wdw_val_0_3_reload_out_din = wdw_val_0_3_reload_dout;

assign wdw_val_0_4_reload_out_din = wdw_val_0_4_reload_dout;

assign wdw_val_0_5_reload_out_din = wdw_val_0_5_reload_dout;

assign wdw_val_0_6_reload_out_din = wdw_val_0_6_reload_dout;

assign wdw_val_0_7_reload_out_din = wdw_val_0_7_reload_dout;

assign wdw_val_0_8_reload_out_din = wdw_val_0_8_reload_dout;

assign wdw_val_0_9_reload_out_din = wdw_val_0_9_reload_dout;

assign wdw_val_1_0_reload_out_din = wdw_val_1_0_reload_dout;

assign wdw_val_1_1_reload_out_din = wdw_val_1_1_reload_dout;

assign wdw_val_1_2_reload_out_din = wdw_val_1_2_reload_dout;

assign wdw_val_1_3_reload_out_din = wdw_val_1_3_reload_dout;

assign wdw_val_1_4_reload_out_din = wdw_val_1_4_reload_dout;

assign wdw_val_1_5_reload_out_din = wdw_val_1_5_reload_dout;

assign wdw_val_1_6_reload_out_din = wdw_val_1_6_reload_dout;

assign wdw_val_1_7_reload_out_din = wdw_val_1_7_reload_dout;

assign wdw_val_1_8_reload_out_din = wdw_val_1_8_reload_dout;

assign wdw_val_1_9_reload_out_din = wdw_val_1_9_reload_dout;

assign wdw_val_2_0_reload_out_din = wdw_val_2_0_reload_dout;

assign wdw_val_2_1_reload_out_din = wdw_val_2_1_reload_dout;

assign wdw_val_2_2_reload_out_din = wdw_val_2_2_reload_dout;

assign wdw_val_2_3_reload_out_din = wdw_val_2_3_reload_dout;

assign wdw_val_2_4_reload_out_din = wdw_val_2_4_reload_dout;

assign wdw_val_2_5_reload_out_din = wdw_val_2_5_reload_dout;

assign wdw_val_2_6_reload_out_din = wdw_val_2_6_reload_dout;

assign wdw_val_2_7_reload_out_din = wdw_val_2_7_reload_dout;

assign wdw_val_2_8_reload_out_din = wdw_val_2_8_reload_dout;

assign wdw_val_2_9_reload_out_din = wdw_val_2_9_reload_dout;

assign wdw_val_3_0_reload_out_din = wdw_val_3_0_reload_dout;

assign wdw_val_3_1_reload_out_din = wdw_val_3_1_reload_dout;

assign wdw_val_3_2_reload_out_din = wdw_val_3_2_reload_dout;

assign wdw_val_3_3_reload_out_din = wdw_val_3_3_reload_dout;

assign wdw_val_3_4_reload_out_din = wdw_val_3_4_reload_dout;

assign wdw_val_3_5_reload_out_din = wdw_val_3_5_reload_dout;

assign wdw_val_3_6_reload_out_din = wdw_val_3_6_reload_dout;

assign wdw_val_3_7_reload_out_din = wdw_val_3_7_reload_dout;

assign wdw_val_3_8_reload_out_din = wdw_val_3_8_reload_dout;

assign wdw_val_3_9_reload_out_din = wdw_val_3_9_reload_dout;

assign wdw_val_4_0_reload_out_din = wdw_val_4_0_reload_dout;

assign wdw_val_4_1_reload_out_din = wdw_val_4_1_reload_dout;

assign wdw_val_4_2_reload_out_din = wdw_val_4_2_reload_dout;

assign wdw_val_4_3_reload_out_din = wdw_val_4_3_reload_dout;

assign wdw_val_4_4_reload_out_din = wdw_val_4_4_reload_dout;

assign wdw_val_4_5_reload_out_din = wdw_val_4_5_reload_dout;

assign wdw_val_4_6_reload_out_din = wdw_val_4_6_reload_dout;

assign wdw_val_4_7_reload_out_din = wdw_val_4_7_reload_dout;

assign wdw_val_4_8_reload_out_din = wdw_val_4_8_reload_dout;

assign wdw_val_4_9_reload_out_din = wdw_val_4_9_reload_dout;

assign wdw_val_5_0_reload_out_din = wdw_val_5_0_reload_dout;

assign wdw_val_5_1_reload_out_din = wdw_val_5_1_reload_dout;

assign wdw_val_5_2_reload_out_din = wdw_val_5_2_reload_dout;

assign wdw_val_5_3_reload_out_din = wdw_val_5_3_reload_dout;

assign wdw_val_5_4_reload_out_din = wdw_val_5_4_reload_dout;

assign wdw_val_5_5_reload_out_din = wdw_val_5_5_reload_dout;

assign wdw_val_5_6_reload_out_din = wdw_val_5_6_reload_dout;

assign wdw_val_5_7_reload_out_din = wdw_val_5_7_reload_dout;

assign wdw_val_5_8_reload_out_din = wdw_val_5_8_reload_dout;

assign wdw_val_5_9_reload_out_din = wdw_val_5_9_reload_dout;

assign wdw_val_6_0_reload_out_din = wdw_val_6_0_reload_dout;

assign wdw_val_6_1_reload_out_din = wdw_val_6_1_reload_dout;

assign wdw_val_6_2_reload_out_din = wdw_val_6_2_reload_dout;

assign wdw_val_6_3_reload_out_din = wdw_val_6_3_reload_dout;

assign wdw_val_6_4_reload_out_din = wdw_val_6_4_reload_dout;

assign wdw_val_6_5_reload_out_din = wdw_val_6_5_reload_dout;

assign wdw_val_6_6_reload_out_din = wdw_val_6_6_reload_dout;

assign wdw_val_6_7_reload_out_din = wdw_val_6_7_reload_dout;

assign wdw_val_6_8_reload_out_din = wdw_val_6_8_reload_dout;

assign wdw_val_6_9_reload_out_din = wdw_val_6_9_reload_dout;

assign wdw_val_7_0_reload_out_din = wdw_val_7_0_reload_dout;

assign wdw_val_7_1_reload_out_din = wdw_val_7_1_reload_dout;

assign wdw_val_7_2_reload_out_din = wdw_val_7_2_reload_dout;

assign wdw_val_7_3_reload_out_din = wdw_val_7_3_reload_dout;

assign wdw_val_7_4_reload_out_din = wdw_val_7_4_reload_dout;

assign wdw_val_7_5_reload_out_din = wdw_val_7_5_reload_dout;

assign wdw_val_7_6_reload_out_din = wdw_val_7_6_reload_dout;

assign wdw_val_7_7_reload_out_din = wdw_val_7_7_reload_dout;

assign wdw_val_7_8_reload_out_din = wdw_val_7_8_reload_dout;

assign wdw_val_7_9_reload_out_din = wdw_val_7_9_reload_dout;

assign wdw_val_8_0_reload_out_din = wdw_val_8_0_reload_dout;

assign wdw_val_8_1_reload_out_din = wdw_val_8_1_reload_dout;

assign wdw_val_8_2_reload_out_din = wdw_val_8_2_reload_dout;

assign wdw_val_8_3_reload_out_din = wdw_val_8_3_reload_dout;

assign wdw_val_8_4_reload_out_din = wdw_val_8_4_reload_dout;

assign wdw_val_8_5_reload_out_din = wdw_val_8_5_reload_dout;

assign wdw_val_8_6_reload_out_din = wdw_val_8_6_reload_dout;

assign wdw_val_8_7_reload_out_din = wdw_val_8_7_reload_dout;

assign wdw_val_8_8_reload_out_din = wdw_val_8_8_reload_dout;

assign wdw_val_8_9_reload_out_din = wdw_val_8_9_reload_dout;

assign wdw_val_9_0_reload_out_din = wdw_val_9_0_reload_dout;

assign wdw_val_9_1_reload_out_din = wdw_val_9_1_reload_dout;

assign wdw_val_9_2_reload_out_din = wdw_val_9_2_reload_dout;

assign wdw_val_9_3_reload_out_din = wdw_val_9_3_reload_dout;

assign wdw_val_9_4_reload_out_din = wdw_val_9_4_reload_dout;

assign wdw_val_9_5_reload_out_din = wdw_val_9_5_reload_dout;

assign wdw_val_9_6_reload_out_din = wdw_val_9_6_reload_dout;

assign wdw_val_9_7_reload_out_din = wdw_val_9_7_reload_dout;

assign wdw_val_9_8_reload_out_din = wdw_val_9_8_reload_dout;

assign wdw_val_9_9_reload_out_din = wdw_val_9_9_reload_dout;

assign widthloop_1_reload_out_din = widthloop_1_reload_dout;

assign x_fu_3816_p3 = ((or_cond_i_i_i_i2_i_reg_8640[0:0] === 1'b1) ? tmp_180_reg_8635 : p_assign_4_fu_3810_p3);

assign y_2_5_cast_i_fu_2746_p1 = y_2_5_i_fu_2740_p2;

assign y_2_5_i_fu_2740_p2 = (p_neg392_i_i_i2_cast27810_reload_dout & tmp_207_5_i_fu_2734_p2);
always @ (posedge ap_clk) begin
    y_2_5_cast_i_reg_7992[10:1] <= 10'b0000000000;
end



endmodule //morphological_filter_Loop_loop_height_proc1581

