# 高速缓存之cache管理

[https://community.arm.com/support\-forums/f/architectures\-and\-processors\-forum/3608/why\-is\-the\-i\-cache\-designed\-as\-vipt\-while\-the\-d\-cache\-as\-pipt/9882\#9882](https://community.arm.com/support-forums/f/architectures-and-processors-forum/3608/why-is-the-i-cache-designed-as-vipt-while-the-d-cache-as-pipt/9882#9882)
