<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: src/CMSIS/Device/ATMEL/sam4s/include/component/component_twi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00598_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">component_twi.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM4S_TWI_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM4S_TWI_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> TWI_CR;        </div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_MMR;       </div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_SMR;       </div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_IADR;      </div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_CWGR;      </div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[3];</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> TWI_SR;        </div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> TWI_IER;       </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> TWI_IDR;       </div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> TWI_IMR;       </div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> TWI_RHR;       </div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> TWI_THR;       </div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[50];</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_RPR;       </div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_RCR;       </div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_TPR;       </div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_TCR;       </div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_RNPR;      </div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_RNCR;      </div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_TNPR;      </div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> TWI_TNCR;      </div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> TWI_PTCR;      </div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> TWI_PTSR;      </div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;} <a class="code" href="a00173.html">Twi</a>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* -------- TWI_CR : (TWI Offset: 0x00) Control Register -------- */</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="a01707.html#ga328d3bc5d5f0e7932b7c032cbfd0e5d7">   68</a></span>&#160;<span class="preprocessor">#define TWI_CR_START (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="a01707.html#ga7813f2f3303fcc31ea40f2f740e7619c">   69</a></span>&#160;<span class="preprocessor">#define TWI_CR_STOP (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="a01707.html#gafcd9b4ac6f2a1a947bfef8ee6ed23ec1">   70</a></span>&#160;<span class="preprocessor">#define TWI_CR_MSEN (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="a01707.html#ga4d1edde727ae2f2fb8af47bb1fa79f29">   71</a></span>&#160;<span class="preprocessor">#define TWI_CR_MSDIS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="a01707.html#ga5e1d0134643e33cbf772c1ea49506844">   72</a></span>&#160;<span class="preprocessor">#define TWI_CR_SVEN (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="a01707.html#gae016ecef7f10bdcac8de258529b7c0e2">   73</a></span>&#160;<span class="preprocessor">#define TWI_CR_SVDIS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="a01707.html#gaa1085b452d089e822261beef0a9a7401">   74</a></span>&#160;<span class="preprocessor">#define TWI_CR_QUICK (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="a01707.html#ga3d30ed9d14e20f72a7c6d48b30a955d7">   75</a></span>&#160;<span class="preprocessor">#define TWI_CR_SWRST (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_MMR : (TWI Offset: 0x04) Master Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define TWI_MMR_IADRSZ_Pos 8</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="a01707.html#ga6c919fb57f076c83b045d50bab01bd70">   78</a></span>&#160;<span class="preprocessor">#define TWI_MMR_IADRSZ_Msk (0x3u &lt;&lt; TWI_MMR_IADRSZ_Pos) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="a01707.html#ga6c0250ea7d21a43e241f069064b26956">   79</a></span>&#160;<span class="preprocessor">#define   TWI_MMR_IADRSZ_NONE (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="a01707.html#ga6cd79dde0b74cc7032dfc5b70c5f1752">   80</a></span>&#160;<span class="preprocessor">#define   TWI_MMR_IADRSZ_1_BYTE (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="a01707.html#ga77948985298db0560a8e5da8ae253bce">   81</a></span>&#160;<span class="preprocessor">#define   TWI_MMR_IADRSZ_2_BYTE (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="a01707.html#gaae7da5793118e71b189e0c4b5ddc2b64">   82</a></span>&#160;<span class="preprocessor">#define   TWI_MMR_IADRSZ_3_BYTE (0x3u &lt;&lt; 8) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="a01707.html#ga152f8f340bea789e835e659e1bc8c40c">   83</a></span>&#160;<span class="preprocessor">#define TWI_MMR_MREAD (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define TWI_MMR_DADR_Pos 16</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="a01707.html#ga88f13eb71ef9f54331a541243f165107">   85</a></span>&#160;<span class="preprocessor">#define TWI_MMR_DADR_Msk (0x7fu &lt;&lt; TWI_MMR_DADR_Pos) </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define TWI_MMR_DADR(value) ((TWI_MMR_DADR_Msk &amp; ((value) &lt;&lt; TWI_MMR_DADR_Pos)))</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* -------- TWI_SMR : (TWI Offset: 0x08) Slave Mode Register -------- */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define TWI_SMR_SADR_Pos 16</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="a01707.html#gaa4dc3b219e287d8c3599a0cc84ac436a">   89</a></span>&#160;<span class="preprocessor">#define TWI_SMR_SADR_Msk (0x7fu &lt;&lt; TWI_SMR_SADR_Pos) </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define TWI_SMR_SADR(value) ((TWI_SMR_SADR_Msk &amp; ((value) &lt;&lt; TWI_SMR_SADR_Pos)))</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* -------- TWI_IADR : (TWI Offset: 0x0C) Internal Address Register -------- */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define TWI_IADR_IADR_Pos 0</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="a01707.html#ga789e6603396f527deb766cde44fdccda">   93</a></span>&#160;<span class="preprocessor">#define TWI_IADR_IADR_Msk (0xffffffu &lt;&lt; TWI_IADR_IADR_Pos) </span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define TWI_IADR_IADR(value) ((TWI_IADR_IADR_Msk &amp; ((value) &lt;&lt; TWI_IADR_IADR_Pos)))</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* -------- TWI_CWGR : (TWI Offset: 0x10) Clock Waveform Generator Register -------- */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define TWI_CWGR_CLDIV_Pos 0</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="a01707.html#ga3b9ec780afa7fda9fa4034c5a5a37eed">   97</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CLDIV_Msk (0xffu &lt;&lt; TWI_CWGR_CLDIV_Pos) </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define TWI_CWGR_CLDIV(value) ((TWI_CWGR_CLDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CLDIV_Pos)))</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define TWI_CWGR_CHDIV_Pos 8</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="a01707.html#gad635b7873689729ee3664db3ac3ed6cc">  100</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CHDIV_Msk (0xffu &lt;&lt; TWI_CWGR_CHDIV_Pos) </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define TWI_CWGR_CHDIV(value) ((TWI_CWGR_CHDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CHDIV_Pos)))</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define TWI_CWGR_CKDIV_Pos 16</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="a01707.html#ga4788bc8f57fd4de8720e5995622ea6f2">  103</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CKDIV_Msk (0x7u &lt;&lt; TWI_CWGR_CKDIV_Pos) </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define TWI_CWGR_CKDIV(value) ((TWI_CWGR_CKDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CKDIV_Pos)))</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* -------- TWI_SR : (TWI Offset: 0x20) Status Register -------- */</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="a01707.html#ga22a19ea7376d60d8e2623b4615446d46">  106</a></span>&#160;<span class="preprocessor">#define TWI_SR_TXCOMP (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="a01707.html#ga24bcf32b00d0cf9a5b599bbb09f30d41">  107</a></span>&#160;<span class="preprocessor">#define TWI_SR_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="a01707.html#ga4d5780bb4ff0377fe6d248a48059ec1a">  108</a></span>&#160;<span class="preprocessor">#define TWI_SR_TXRDY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="a01707.html#ga900dd1401405038764f92239a17555ed">  109</a></span>&#160;<span class="preprocessor">#define TWI_SR_SVREAD (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="a01707.html#gab17b163d91a251db9eaad6f382a400bb">  110</a></span>&#160;<span class="preprocessor">#define TWI_SR_SVACC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="a01707.html#ga40ea0eb279f1eeb0dc9ee66ea31969a6">  111</a></span>&#160;<span class="preprocessor">#define TWI_SR_GACC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="a01707.html#gae99ccfffb2b606f829047c03928d680d">  112</a></span>&#160;<span class="preprocessor">#define TWI_SR_OVRE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="a01707.html#ga52a8fd87b6a50a887672358c1abd5e29">  113</a></span>&#160;<span class="preprocessor">#define TWI_SR_NACK (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="a01707.html#gad1f7da921bc96eba15f148fe0112742b">  114</a></span>&#160;<span class="preprocessor">#define TWI_SR_ARBLST (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="a01707.html#ga6643e03253b90419c10d561ea86b057b">  115</a></span>&#160;<span class="preprocessor">#define TWI_SR_SCLWS (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="a01707.html#ga6c992458ee07ab39ec7a1e70f5735d30">  116</a></span>&#160;<span class="preprocessor">#define TWI_SR_EOSACC (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="a01707.html#ga526be7eeb1482fe956aef44e3b557bec">  117</a></span>&#160;<span class="preprocessor">#define TWI_SR_ENDRX (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="a01707.html#ga05e5d9ce45a1ca77e012ce77da9b77c3">  118</a></span>&#160;<span class="preprocessor">#define TWI_SR_ENDTX (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="a01707.html#gada39a180222b4f215549c9d8915fcfa7">  119</a></span>&#160;<span class="preprocessor">#define TWI_SR_RXBUFF (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="a01707.html#gadc86a40605a425d6febdb7e8b880e098">  120</a></span>&#160;<span class="preprocessor">#define TWI_SR_TXBUFE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_IER : (TWI Offset: 0x24) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="a01707.html#gabe91bd63eabf3d0442e69b6e278f71cf">  122</a></span>&#160;<span class="preprocessor">#define TWI_IER_TXCOMP (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="a01707.html#ga4ff57ed06330643201152f6e004a8f7b">  123</a></span>&#160;<span class="preprocessor">#define TWI_IER_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="a01707.html#gac2d04ec4cb7382f83bfed81885e3561c">  124</a></span>&#160;<span class="preprocessor">#define TWI_IER_TXRDY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="a01707.html#gad2b4f2bb27d0fbce74de17018968b905">  125</a></span>&#160;<span class="preprocessor">#define TWI_IER_SVACC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="a01707.html#ga1a9167b52a89c9b7799e76bbbf6e9bba">  126</a></span>&#160;<span class="preprocessor">#define TWI_IER_GACC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="a01707.html#ga84481db6f9940ae8e19212b3e99d28da">  127</a></span>&#160;<span class="preprocessor">#define TWI_IER_OVRE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="a01707.html#gafa50ff0480e16b88a9777045297008b3">  128</a></span>&#160;<span class="preprocessor">#define TWI_IER_NACK (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="a01707.html#gab5474b90b502445492351944210a3775">  129</a></span>&#160;<span class="preprocessor">#define TWI_IER_ARBLST (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="a01707.html#ga38c6e3b71accb584497615f144ed93f1">  130</a></span>&#160;<span class="preprocessor">#define TWI_IER_SCL_WS (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a01707.html#ga927f7d303ac1be5383f7d9e391e8ab82">  131</a></span>&#160;<span class="preprocessor">#define TWI_IER_EOSACC (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="a01707.html#gaeaab58c0088ea8e9d34b625564adb303">  132</a></span>&#160;<span class="preprocessor">#define TWI_IER_ENDRX (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="a01707.html#gac34d8262171be93c480698e2bd27e3a8">  133</a></span>&#160;<span class="preprocessor">#define TWI_IER_ENDTX (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="a01707.html#ga1bc1e9397f04b171bb1439af74126273">  134</a></span>&#160;<span class="preprocessor">#define TWI_IER_RXBUFF (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="a01707.html#ga52e0678293eff665c97cbd18a0a7b02b">  135</a></span>&#160;<span class="preprocessor">#define TWI_IER_TXBUFE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_IDR : (TWI Offset: 0x28) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="a01707.html#ga79586ee38590062cba4857f00f1ad216">  137</a></span>&#160;<span class="preprocessor">#define TWI_IDR_TXCOMP (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="a01707.html#ga33fdfa247ae24f54da97d51279e293d3">  138</a></span>&#160;<span class="preprocessor">#define TWI_IDR_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="a01707.html#ga4ebf50bae652d149c7b0b544fa73c355">  139</a></span>&#160;<span class="preprocessor">#define TWI_IDR_TXRDY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="a01707.html#ga80ac7874c6815e8356543300efe5c0a5">  140</a></span>&#160;<span class="preprocessor">#define TWI_IDR_SVACC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="a01707.html#gaadce83eba76e1561be28d132aefb99dd">  141</a></span>&#160;<span class="preprocessor">#define TWI_IDR_GACC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="a01707.html#gac6da1ba52ba0e4a19122ef6fcb6b98f6">  142</a></span>&#160;<span class="preprocessor">#define TWI_IDR_OVRE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="a01707.html#gada8fbe2c14f56d7c2853dfa87872bbf3">  143</a></span>&#160;<span class="preprocessor">#define TWI_IDR_NACK (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="a01707.html#ga1628dd81b7f7a5dcc902df6a92805d40">  144</a></span>&#160;<span class="preprocessor">#define TWI_IDR_ARBLST (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="a01707.html#ga79792170e450f5e30207153e0b8636aa">  145</a></span>&#160;<span class="preprocessor">#define TWI_IDR_SCL_WS (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="a01707.html#ga216e1727564bec1dcb9cf1f822b7a424">  146</a></span>&#160;<span class="preprocessor">#define TWI_IDR_EOSACC (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="a01707.html#ga09e575ae33dbbd14c2234e1503389f9b">  147</a></span>&#160;<span class="preprocessor">#define TWI_IDR_ENDRX (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="a01707.html#gaf19437980c74c64f2a548f9be738263d">  148</a></span>&#160;<span class="preprocessor">#define TWI_IDR_ENDTX (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="a01707.html#gab5e45024419ede0627780803764528c7">  149</a></span>&#160;<span class="preprocessor">#define TWI_IDR_RXBUFF (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="a01707.html#gab259a600a0b39ba94a76489f224eefdd">  150</a></span>&#160;<span class="preprocessor">#define TWI_IDR_TXBUFE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_IMR : (TWI Offset: 0x2C) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="a01707.html#ga638e11531b0f15082fc105d3fbd84e1f">  152</a></span>&#160;<span class="preprocessor">#define TWI_IMR_TXCOMP (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="a01707.html#gaace20cc7ecf71d1bc98542cd10a79182">  153</a></span>&#160;<span class="preprocessor">#define TWI_IMR_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="a01707.html#ga05ec56e70f339d9f36c34ff49396706a">  154</a></span>&#160;<span class="preprocessor">#define TWI_IMR_TXRDY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="a01707.html#ga3e420e622256d29006015a54fc39930d">  155</a></span>&#160;<span class="preprocessor">#define TWI_IMR_SVACC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="a01707.html#ga57cff31c9bf6f8803351e75449737f83">  156</a></span>&#160;<span class="preprocessor">#define TWI_IMR_GACC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="a01707.html#ga90c16d0fd8417245251cbeb133d9a7f3">  157</a></span>&#160;<span class="preprocessor">#define TWI_IMR_OVRE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="a01707.html#ga6feab98a39516f4faeba24399ef23a33">  158</a></span>&#160;<span class="preprocessor">#define TWI_IMR_NACK (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="a01707.html#ga470590d5320c6d9eb130af3f39a91507">  159</a></span>&#160;<span class="preprocessor">#define TWI_IMR_ARBLST (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="a01707.html#ga44d90c37d610d9eccf7593c5ac5acad4">  160</a></span>&#160;<span class="preprocessor">#define TWI_IMR_SCL_WS (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="a01707.html#gae411ee03985c4ce1bbd0fb33e28d8fc8">  161</a></span>&#160;<span class="preprocessor">#define TWI_IMR_EOSACC (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="a01707.html#ga6255aa5657e8795199da768066c53d4e">  162</a></span>&#160;<span class="preprocessor">#define TWI_IMR_ENDRX (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="a01707.html#gaabfe80df679dcbb44930d56e13161d38">  163</a></span>&#160;<span class="preprocessor">#define TWI_IMR_ENDTX (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="a01707.html#ga572346ae56384908ac23ac6c5468e65d">  164</a></span>&#160;<span class="preprocessor">#define TWI_IMR_RXBUFF (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="a01707.html#gacd93e373be24176c9ce4a1bbe5871ed6">  165</a></span>&#160;<span class="preprocessor">#define TWI_IMR_TXBUFE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_RHR : (TWI Offset: 0x30) Receive Holding Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define TWI_RHR_RXDATA_Pos 0</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="a01707.html#ga65f25d9a497aa138600ee37bc9ca42be">  168</a></span>&#160;<span class="preprocessor">#define TWI_RHR_RXDATA_Msk (0xffu &lt;&lt; TWI_RHR_RXDATA_Pos) </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_THR : (TWI Offset: 0x34) Transmit Holding Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define TWI_THR_TXDATA_Pos 0</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="a01707.html#ga9de59c0aeb870d3d6cfe7e5ceea46289">  171</a></span>&#160;<span class="preprocessor">#define TWI_THR_TXDATA_Msk (0xffu &lt;&lt; TWI_THR_TXDATA_Pos) </span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define TWI_THR_TXDATA(value) ((TWI_THR_TXDATA_Msk &amp; ((value) &lt;&lt; TWI_THR_TXDATA_Pos)))</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/* -------- TWI_RPR : (TWI Offset: 0x100) Receive Pointer Register -------- */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define TWI_RPR_RXPTR_Pos 0</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="a01707.html#ga4a634ce228b5ca2a8f96fce82a8a3c78">  175</a></span>&#160;<span class="preprocessor">#define TWI_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; TWI_RPR_RXPTR_Pos) </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define TWI_RPR_RXPTR(value) ((TWI_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; TWI_RPR_RXPTR_Pos)))</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/* -------- TWI_RCR : (TWI Offset: 0x104) Receive Counter Register -------- */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define TWI_RCR_RXCTR_Pos 0</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="a01707.html#ga17f1ab7031d07b9c96ad090b03be4b62">  179</a></span>&#160;<span class="preprocessor">#define TWI_RCR_RXCTR_Msk (0xffffu &lt;&lt; TWI_RCR_RXCTR_Pos) </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define TWI_RCR_RXCTR(value) ((TWI_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; TWI_RCR_RXCTR_Pos)))</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/* -------- TWI_TPR : (TWI Offset: 0x108) Transmit Pointer Register -------- */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define TWI_TPR_TXPTR_Pos 0</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="a01707.html#ga594c0835208faabd92bfeeae202d90a3">  183</a></span>&#160;<span class="preprocessor">#define TWI_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; TWI_TPR_TXPTR_Pos) </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define TWI_TPR_TXPTR(value) ((TWI_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; TWI_TPR_TXPTR_Pos)))</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/* -------- TWI_TCR : (TWI Offset: 0x10C) Transmit Counter Register -------- */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define TWI_TCR_TXCTR_Pos 0</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="a01707.html#ga7b37bc7acd2e32d6faa1005551cc51bc">  187</a></span>&#160;<span class="preprocessor">#define TWI_TCR_TXCTR_Msk (0xffffu &lt;&lt; TWI_TCR_TXCTR_Pos) </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define TWI_TCR_TXCTR(value) ((TWI_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; TWI_TCR_TXCTR_Pos)))</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/* -------- TWI_RNPR : (TWI Offset: 0x110) Receive Next Pointer Register -------- */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define TWI_RNPR_RXNPTR_Pos 0</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="a01707.html#gab24c0a1f007ade924f25d72791444264">  191</a></span>&#160;<span class="preprocessor">#define TWI_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; TWI_RNPR_RXNPTR_Pos) </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define TWI_RNPR_RXNPTR(value) ((TWI_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; TWI_RNPR_RXNPTR_Pos)))</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/* -------- TWI_RNCR : (TWI Offset: 0x114) Receive Next Counter Register -------- */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define TWI_RNCR_RXNCTR_Pos 0</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="a01707.html#ga584fa4f455d3945f91339b174030a551">  195</a></span>&#160;<span class="preprocessor">#define TWI_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; TWI_RNCR_RXNCTR_Pos) </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define TWI_RNCR_RXNCTR(value) ((TWI_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; TWI_RNCR_RXNCTR_Pos)))</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/* -------- TWI_TNPR : (TWI Offset: 0x118) Transmit Next Pointer Register -------- */</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define TWI_TNPR_TXNPTR_Pos 0</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="a01707.html#ga073a478ce113977f19cfad44a0e9daaf">  199</a></span>&#160;<span class="preprocessor">#define TWI_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; TWI_TNPR_TXNPTR_Pos) </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define TWI_TNPR_TXNPTR(value) ((TWI_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; TWI_TNPR_TXNPTR_Pos)))</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/* -------- TWI_TNCR : (TWI Offset: 0x11C) Transmit Next Counter Register -------- */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define TWI_TNCR_TXNCTR_Pos 0</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="a01707.html#ga7d3fbc8d0c7fbeb73717fd91b225bfc8">  203</a></span>&#160;<span class="preprocessor">#define TWI_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; TWI_TNCR_TXNCTR_Pos) </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define TWI_TNCR_TXNCTR(value) ((TWI_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; TWI_TNCR_TXNCTR_Pos)))</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* -------- TWI_PTCR : (TWI Offset: 0x120) Transfer Control Register -------- */</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="a01707.html#ga557b0ebdfceee76135cc67cdc284bf20">  206</a></span>&#160;<span class="preprocessor">#define TWI_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="a01707.html#ga8da797c7bae6c45d007c5e0c7c62474b">  207</a></span>&#160;<span class="preprocessor">#define TWI_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="a01707.html#ga2cb9ad4e52b1e62d2bb89cfbc69333a7">  208</a></span>&#160;<span class="preprocessor">#define TWI_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="a01707.html#ga1f18ac8da479b72f796fa84ce6a35b58">  209</a></span>&#160;<span class="preprocessor">#define TWI_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_PTSR : (TWI Offset: 0x124) Transfer Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="a01707.html#gadb29419def41292adc89a092f6bad11c">  211</a></span>&#160;<span class="preprocessor">#define TWI_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="a01707.html#gac67dd5b1c94b7c822c8a8744a51c4321">  212</a></span>&#160;<span class="preprocessor">#define TWI_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM4S_TWI_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="a01300_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:54</div></div>
<div class="ttc" id="a01300_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:53</div></div>
<div class="ttc" id="a01300_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:49</div></div>
<div class="ttc" id="a00173_html"><div class="ttname"><a href="a00173.html">Twi</a></div><div class="ttdoc">Twi hardware registers. </div><div class="ttdef"><b>Definition:</b> component_twi.h:41</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aa91b471be3929d389112c1a38461b52.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_229331c2a0f67b9540d04d63b18e09c4.html">Device</a></li><li class="navelem"><a class="el" href="dir_6611863d838e2554ab277020077e2f0c.html">ATMEL</a></li><li class="navelem"><a class="el" href="dir_e117d37e69c5237afe9a388d7434c756.html">sam4s</a></li><li class="navelem"><a class="el" href="dir_bce8a565d9c9c0af6119950a575af5bc.html">include</a></li><li class="navelem"><a class="el" href="dir_4efde2bda3b019c44645986208a33555.html">component</a></li><li class="navelem"><b>component_twi.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
