#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Wed Feb 26 10:48:35 2020
# Process ID: 5699
# Current directory: /home/student1/gigia/gigia.runs/synth_1
# Command line: vivado -log prima_zi_de_scoala_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source prima_zi_de_scoala_wrapper.tcl
# Log file: /home/student1/gigia/gigia.runs/synth_1/prima_zi_de_scoala_wrapper.vds
# Journal file: /home/student1/gigia/gigia.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source prima_zi_de_scoala_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top prima_zi_de_scoala_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5746 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1997.613 ; gain = 203.684 ; free physical = 1380 ; free virtual = 6873
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'prima_zi_de_scoala_wrapper' [/home/student1/gigia/gigia.srcs/sources_1/bd/prima_zi_de_scoala/hdl/prima_zi_de_scoala_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'prima_zi_de_scoala' [/home/student1/gigia/gigia.srcs/sources_1/bd/prima_zi_de_scoala/synth/prima_zi_de_scoala.v:13]
INFO: [Synth 8-6157] synthesizing module 'prima_zi_de_scoala_util_vector_logic_1_0' [/home/student1/gigia/gigia.runs/synth_1/.Xil/Vivado-5699-admin1-HP-ProDesk-600-G2-SFF/realtime/prima_zi_de_scoala_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prima_zi_de_scoala_util_vector_logic_1_0' (1#1) [/home/student1/gigia/gigia.runs/synth_1/.Xil/Vivado-5699-admin1-HP-ProDesk-600-G2-SFF/realtime/prima_zi_de_scoala_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'prima_zi_de_scoala_util_vector_logic_0_0' [/home/student1/gigia/gigia.runs/synth_1/.Xil/Vivado-5699-admin1-HP-ProDesk-600-G2-SFF/realtime/prima_zi_de_scoala_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prima_zi_de_scoala_util_vector_logic_0_0' (2#1) [/home/student1/gigia/gigia.runs/synth_1/.Xil/Vivado-5699-admin1-HP-ProDesk-600-G2-SFF/realtime/prima_zi_de_scoala_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prima_zi_de_scoala' (3#1) [/home/student1/gigia/gigia.srcs/sources_1/bd/prima_zi_de_scoala/synth/prima_zi_de_scoala.v:13]
INFO: [Synth 8-6155] done synthesizing module 'prima_zi_de_scoala_wrapper' (4#1) [/home/student1/gigia/gigia.srcs/sources_1/bd/prima_zi_de_scoala/hdl/prima_zi_de_scoala_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.363 ; gain = 265.434 ; free physical = 1412 ; free virtual = 6909
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2062.332 ; gain = 268.402 ; free physical = 1406 ; free virtual = 6905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2062.332 ; gain = 268.402 ; free physical = 1406 ; free virtual = 6905
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2062.332 ; gain = 0.000 ; free physical = 1400 ; free virtual = 6899
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student1/gigia/gigia.srcs/sources_1/bd/prima_zi_de_scoala/ip/prima_zi_de_scoala_util_vector_logic_0_0/prima_zi_de_scoala_util_vector_logic_0_0/prima_zi_de_scoala_util_vector_logic_0_0_in_context.xdc] for cell 'prima_zi_de_scoala_i/xor_0'
Finished Parsing XDC File [/home/student1/gigia/gigia.srcs/sources_1/bd/prima_zi_de_scoala/ip/prima_zi_de_scoala_util_vector_logic_0_0/prima_zi_de_scoala_util_vector_logic_0_0/prima_zi_de_scoala_util_vector_logic_0_0_in_context.xdc] for cell 'prima_zi_de_scoala_i/xor_0'
Parsing XDC File [/home/student1/gigia/gigia.srcs/sources_1/bd/prima_zi_de_scoala/ip/prima_zi_de_scoala_util_vector_logic_1_0/prima_zi_de_scoala_util_vector_logic_1_0/prima_zi_de_scoala_util_vector_logic_1_0_in_context.xdc] for cell 'prima_zi_de_scoala_i/si_1'
Finished Parsing XDC File [/home/student1/gigia/gigia.srcs/sources_1/bd/prima_zi_de_scoala/ip/prima_zi_de_scoala_util_vector_logic_1_0/prima_zi_de_scoala_util_vector_logic_1_0/prima_zi_de_scoala_util_vector_logic_1_0_in_context.xdc] for cell 'prima_zi_de_scoala_i/si_1'
Parsing XDC File [/home/student1/gigia/gigia.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/student1/gigia/gigia.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student1/gigia/gigia.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/prima_zi_de_scoala_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/prima_zi_de_scoala_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student1/gigia/gigia.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/student1/gigia/gigia.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.145 ; gain = 0.000 ; free physical = 1320 ; free virtual = 6823
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.145 ; gain = 0.000 ; free physical = 1320 ; free virtual = 6823
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2150.145 ; gain = 356.215 ; free physical = 1365 ; free virtual = 6875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2150.145 ; gain = 356.215 ; free physical = 1365 ; free virtual = 6875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for prima_zi_de_scoala_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for prima_zi_de_scoala_i/xor_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for prima_zi_de_scoala_i/si_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2150.145 ; gain = 356.215 ; free physical = 1366 ; free virtual = 6876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2150.145 ; gain = 356.215 ; free physical = 1365 ; free virtual = 6875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2150.145 ; gain = 356.215 ; free physical = 1351 ; free virtual = 6866
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2150.145 ; gain = 356.215 ; free physical = 1224 ; free virtual = 6749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2150.145 ; gain = 356.215 ; free physical = 1224 ; free virtual = 6749
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2150.145 ; gain = 356.215 ; free physical = 1223 ; free virtual = 6748
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2160.020 ; gain = 366.090 ; free physical = 1219 ; free virtual = 6750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2160.020 ; gain = 366.090 ; free physical = 1219 ; free virtual = 6750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2160.020 ; gain = 366.090 ; free physical = 1219 ; free virtual = 6750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2160.020 ; gain = 366.090 ; free physical = 1219 ; free virtual = 6750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2160.020 ; gain = 366.090 ; free physical = 1219 ; free virtual = 6750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2160.020 ; gain = 366.090 ; free physical = 1219 ; free virtual = 6750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------+----------+
|      |BlackBox name                            |Instances |
+------+-----------------------------------------+----------+
|1     |prima_zi_de_scoala_util_vector_logic_1_0 |         1|
|2     |prima_zi_de_scoala_util_vector_logic_0_0 |         1|
+------+-----------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |prima_zi_de_scoala_util_vector_logic_0_0 |     1|
|2     |prima_zi_de_scoala_util_vector_logic_1_0 |     1|
|3     |IBUF                                     |     2|
|4     |OBUF                                     |     2|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+-----------------------+-------------------+------+
|      |Instance               |Module             |Cells |
+------+-----------------------+-------------------+------+
|1     |top                    |                   |     6|
|2     |  prima_zi_de_scoala_i |prima_zi_de_scoala |     2|
+------+-----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2160.020 ; gain = 366.090 ; free physical = 1219 ; free virtual = 6750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2160.020 ; gain = 278.277 ; free physical = 1272 ; free virtual = 6803
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2160.027 ; gain = 366.090 ; free physical = 1272 ; free virtual = 6803
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2160.027 ; gain = 0.000 ; free physical = 1340 ; free virtual = 6871
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2166.957 ; gain = 0.000 ; free physical = 1285 ; free virtual = 6818
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2166.957 ; gain = 612.102 ; free physical = 1411 ; free virtual = 6944
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2166.957 ; gain = 0.000 ; free physical = 1411 ; free virtual = 6944
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/student1/gigia/gigia.runs/synth_1/prima_zi_de_scoala_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file prima_zi_de_scoala_wrapper_utilization_synth.rpt -pb prima_zi_de_scoala_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 10:49:14 2020...
