--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5296 paths analyzed, 927 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.854ns.
--------------------------------------------------------------------------------
Slack:                  15.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd1 (FF)
  Destination:          M_current_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.755ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.713 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd1 to M_current_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.AQ      Tcko                  0.430   M_sm_q_FSM_FFd2
                                                       M_sm_q_FSM_FFd1
    SLICE_X12Y55.A2      net (fanout=9)        1.004   M_sm_q_FSM_FFd1
    SLICE_X12Y55.A       Tilo                  0.254   led_2_OBUF
                                                       led<2>1
    SLICE_X11Y28.CE      net (fanout=3)        2.677   led_2_OBUF
    SLICE_X11Y28.CLK     Tceck                 0.390   M_current_q[5]
                                                       M_current_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.755ns (1.074ns logic, 3.681ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  15.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd1 (FF)
  Destination:          M_current_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.730ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.713 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd1 to M_current_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.AQ      Tcko                  0.430   M_sm_q_FSM_FFd2
                                                       M_sm_q_FSM_FFd1
    SLICE_X12Y55.A2      net (fanout=9)        1.004   M_sm_q_FSM_FFd1
    SLICE_X12Y55.A       Tilo                  0.254   led_2_OBUF
                                                       led<2>1
    SLICE_X11Y28.CE      net (fanout=3)        2.677   led_2_OBUF
    SLICE_X11Y28.CLK     Tceck                 0.365   M_current_q[5]
                                                       M_current_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.730ns (1.049ns logic, 3.681ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  15.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_7 (FF)
  Destination:          M_current_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.605ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.713 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_7 to M_current_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.DQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[7]
                                                       buttons/fw_cond/M_ctr_q_7
    SLICE_X11Y34.A6      net (fanout=2)        0.776   buttons/fw_cond/M_ctr_q[7]
    SLICE_X11Y34.A       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/out1
    SLICE_X13Y34.C2      net (fanout=3)        1.148   buttons/out_4
    SLICE_X13Y34.C       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out4
    SLICE_X11Y28.B4      net (fanout=2)        1.314   M_fw_cond_out
    SLICE_X11Y28.CLK     Tas                   0.373   M_current_q[5]
                                                       M_current_q[5]_M_current_q[5]_MUX_864_o1
                                                       M_current_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.605ns (1.367ns logic, 3.238ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  15.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_4 (FF)
  Destination:          M_current_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.713 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_4 to M_current_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[7]
                                                       buttons/fw_cond/M_ctr_q_4
    SLICE_X11Y34.A1      net (fanout=2)        0.748   buttons/fw_cond/M_ctr_q[4]
    SLICE_X11Y34.A       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/out1
    SLICE_X13Y34.C2      net (fanout=3)        1.148   buttons/out_4
    SLICE_X13Y34.C       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out4
    SLICE_X11Y28.B4      net (fanout=2)        1.314   M_fw_cond_out
    SLICE_X11Y28.CLK     Tas                   0.373   M_current_q[5]
                                                       M_current_q[5]_M_current_q[5]_MUX_864_o1
                                                       M_current_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (1.367ns logic, 3.210ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  15.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_16 (FF)
  Destination:          M_current_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.571ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.713 - 0.738)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_16 to M_current_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.AQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[19]
                                                       buttons/fw_cond/M_ctr_q_16
    SLICE_X11Y34.C2      net (fanout=2)        0.939   buttons/fw_cond/M_ctr_q[16]
    SLICE_X11Y34.C       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/out2
    SLICE_X13Y34.C1      net (fanout=3)        0.951   buttons/out1_4
    SLICE_X13Y34.C       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out4
    SLICE_X11Y28.B4      net (fanout=2)        1.314   M_fw_cond_out
    SLICE_X11Y28.CLK     Tas                   0.373   M_current_q[5]
                                                       M_current_q[5]_M_current_q[5]_MUX_864_o1
                                                       M_current_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.571ns (1.367ns logic, 3.204ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  15.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_7 (FF)
  Destination:          M_current_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.551ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.713 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_7 to M_current_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.DQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[7]
                                                       buttons/fw_cond/M_ctr_q_7
    SLICE_X11Y34.A6      net (fanout=2)        0.776   buttons/fw_cond/M_ctr_q[7]
    SLICE_X11Y34.A       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/out1
    SLICE_X13Y34.C2      net (fanout=3)        1.148   buttons/out_4
    SLICE_X13Y34.C       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out4
    SLICE_X11Y28.A4      net (fanout=2)        1.260   M_fw_cond_out
    SLICE_X11Y28.CLK     Tas                   0.373   M_current_q[5]
                                                       Mmux_M_current_q[4]_M_current_q[5]_MUX_865_o11
                                                       M_current_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.551ns (1.367ns logic, 3.184ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  15.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_4 (FF)
  Destination:          M_current_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.523ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.713 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_4 to M_current_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[7]
                                                       buttons/fw_cond/M_ctr_q_4
    SLICE_X11Y34.A1      net (fanout=2)        0.748   buttons/fw_cond/M_ctr_q[4]
    SLICE_X11Y34.A       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/out1
    SLICE_X13Y34.C2      net (fanout=3)        1.148   buttons/out_4
    SLICE_X13Y34.C       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out4
    SLICE_X11Y28.A4      net (fanout=2)        1.260   M_fw_cond_out
    SLICE_X11Y28.CLK     Tas                   0.373   M_current_q[5]
                                                       Mmux_M_current_q[4]_M_current_q[5]_MUX_865_o11
                                                       M_current_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (1.367ns logic, 3.156ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  15.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd2 (FF)
  Destination:          M_current_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.488ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.713 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd2 to M_current_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.BQ      Tcko                  0.430   M_sm_q_FSM_FFd2
                                                       M_sm_q_FSM_FFd2
    SLICE_X12Y55.A5      net (fanout=9)        0.737   M_sm_q_FSM_FFd2
    SLICE_X12Y55.A       Tilo                  0.254   led_2_OBUF
                                                       led<2>1
    SLICE_X11Y28.CE      net (fanout=3)        2.677   led_2_OBUF
    SLICE_X11Y28.CLK     Tceck                 0.390   M_current_q[5]
                                                       M_current_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.488ns (1.074ns logic, 3.414ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  15.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_16 (FF)
  Destination:          M_current_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.517ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.713 - 0.738)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_16 to M_current_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.AQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[19]
                                                       buttons/fw_cond/M_ctr_q_16
    SLICE_X11Y34.C2      net (fanout=2)        0.939   buttons/fw_cond/M_ctr_q[16]
    SLICE_X11Y34.C       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/out2
    SLICE_X13Y34.C1      net (fanout=3)        0.951   buttons/out1_4
    SLICE_X13Y34.C       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out4
    SLICE_X11Y28.A4      net (fanout=2)        1.260   M_fw_cond_out
    SLICE_X11Y28.CLK     Tas                   0.373   M_current_q[5]
                                                       Mmux_M_current_q[4]_M_current_q[5]_MUX_865_o11
                                                       M_current_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.367ns logic, 3.150ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  15.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd2 (FF)
  Destination:          M_current_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.713 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd2 to M_current_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.BQ      Tcko                  0.430   M_sm_q_FSM_FFd2
                                                       M_sm_q_FSM_FFd2
    SLICE_X12Y55.A5      net (fanout=9)        0.737   M_sm_q_FSM_FFd2
    SLICE_X12Y55.A       Tilo                  0.254   led_2_OBUF
                                                       led<2>1
    SLICE_X11Y28.CE      net (fanout=3)        2.677   led_2_OBUF
    SLICE_X11Y28.CLK     Tceck                 0.365   M_current_q[5]
                                                       M_current_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (1.049ns logic, 3.414ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  15.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_14 (FF)
  Destination:          M_current_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.398ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.713 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_14 to M_current_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.CQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[15]
                                                       buttons/fw_cond/M_ctr_q_14
    SLICE_X11Y34.C3      net (fanout=2)        0.766   buttons/fw_cond/M_ctr_q[14]
    SLICE_X11Y34.C       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/out2
    SLICE_X13Y34.C1      net (fanout=3)        0.951   buttons/out1_4
    SLICE_X13Y34.C       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out4
    SLICE_X11Y28.B4      net (fanout=2)        1.314   M_fw_cond_out
    SLICE_X11Y28.CLK     Tas                   0.373   M_current_q[5]
                                                       M_current_q[5]_M_current_q[5]_MUX_864_o1
                                                       M_current_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.398ns (1.367ns logic, 3.031ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  15.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_8 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.402ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_8 to buttons/fw_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[11]
                                                       buttons/fw_cond/M_ctr_q_8
    SLICE_X13Y34.D1      net (fanout=2)        1.226   buttons/fw_cond/M_ctr_q[8]
    SLICE_X13Y34.D       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out3
    SLICE_X11Y34.B1      net (fanout=3)        0.954   buttons/out2_4
    SLICE_X11Y34.B       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/M_fw_cond_out_inv1
    SLICE_X10Y37.CE      net (fanout=5)        0.914   buttons/M_fw_cond_out_inv
    SLICE_X10Y37.CLK     Tceck                 0.314   buttons/fw_cond/M_ctr_q[19]
                                                       buttons/fw_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.402ns (1.308ns logic, 3.094ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  15.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_3 (FF)
  Destination:          M_current_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.384ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.713 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_3 to M_current_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.DQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[3]
                                                       buttons/fw_cond/M_ctr_q_3
    SLICE_X11Y34.A3      net (fanout=2)        0.555   buttons/fw_cond/M_ctr_q[3]
    SLICE_X11Y34.A       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/out1
    SLICE_X13Y34.C2      net (fanout=3)        1.148   buttons/out_4
    SLICE_X13Y34.C       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out4
    SLICE_X11Y28.B4      net (fanout=2)        1.314   M_fw_cond_out
    SLICE_X11Y28.CLK     Tas                   0.373   M_current_q[5]
                                                       M_current_q[5]_M_current_q[5]_MUX_864_o1
                                                       M_current_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.384ns (1.367ns logic, 3.017ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  15.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_6 (FF)
  Destination:          M_current_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.382ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.713 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_6 to M_current_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.CQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[7]
                                                       buttons/fw_cond/M_ctr_q_6
    SLICE_X11Y34.A2      net (fanout=2)        0.553   buttons/fw_cond/M_ctr_q[6]
    SLICE_X11Y34.A       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/out1
    SLICE_X13Y34.C2      net (fanout=3)        1.148   buttons/out_4
    SLICE_X13Y34.C       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out4
    SLICE_X11Y28.B4      net (fanout=2)        1.314   M_fw_cond_out
    SLICE_X11Y28.CLK     Tas                   0.373   M_current_q[5]
                                                       M_current_q[5]_M_current_q[5]_MUX_864_o1
                                                       M_current_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.382ns (1.367ns logic, 3.015ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  15.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_15 (FF)
  Destination:          M_current_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.379ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.713 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_15 to M_current_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.DQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[15]
                                                       buttons/fw_cond/M_ctr_q_15
    SLICE_X11Y34.C1      net (fanout=2)        0.747   buttons/fw_cond/M_ctr_q[15]
    SLICE_X11Y34.C       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/out2
    SLICE_X13Y34.C1      net (fanout=3)        0.951   buttons/out1_4
    SLICE_X13Y34.C       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out4
    SLICE_X11Y28.B4      net (fanout=2)        1.314   M_fw_cond_out
    SLICE_X11Y28.CLK     Tas                   0.373   M_current_q[5]
                                                       M_current_q[5]_M_current_q[5]_MUX_864_o1
                                                       M_current_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (1.367ns logic, 3.012ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  15.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_8 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.379ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_8 to buttons/fw_cond/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[11]
                                                       buttons/fw_cond/M_ctr_q_8
    SLICE_X13Y34.D1      net (fanout=2)        1.226   buttons/fw_cond/M_ctr_q[8]
    SLICE_X13Y34.D       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out3
    SLICE_X11Y34.B1      net (fanout=3)        0.954   buttons/out2_4
    SLICE_X11Y34.B       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/M_fw_cond_out_inv1
    SLICE_X10Y37.CE      net (fanout=5)        0.914   buttons/M_fw_cond_out_inv
    SLICE_X10Y37.CLK     Tceck                 0.291   buttons/fw_cond/M_ctr_q[19]
                                                       buttons/fw_cond/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (1.285ns logic, 3.094ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  15.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_8 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.377ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_8 to buttons/fw_cond/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[11]
                                                       buttons/fw_cond/M_ctr_q_8
    SLICE_X13Y34.D1      net (fanout=2)        1.226   buttons/fw_cond/M_ctr_q[8]
    SLICE_X13Y34.D       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out3
    SLICE_X11Y34.B1      net (fanout=3)        0.954   buttons/out2_4
    SLICE_X11Y34.B       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/M_fw_cond_out_inv1
    SLICE_X10Y37.CE      net (fanout=5)        0.914   buttons/M_fw_cond_out_inv
    SLICE_X10Y37.CLK     Tceck                 0.289   buttons/fw_cond/M_ctr_q[19]
                                                       buttons/fw_cond/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.377ns (1.283ns logic, 3.094ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  15.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_19 (FF)
  Destination:          M_current_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.361ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.713 - 0.738)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_19 to M_current_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.DQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[19]
                                                       buttons/fw_cond/M_ctr_q_19
    SLICE_X11Y34.C4      net (fanout=2)        0.729   buttons/fw_cond/M_ctr_q[19]
    SLICE_X11Y34.C       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/out2
    SLICE_X13Y34.C1      net (fanout=3)        0.951   buttons/out1_4
    SLICE_X13Y34.C       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out4
    SLICE_X11Y28.B4      net (fanout=2)        1.314   M_fw_cond_out
    SLICE_X11Y28.CLK     Tas                   0.373   M_current_q[5]
                                                       M_current_q[5]_M_current_q[5]_MUX_864_o1
                                                       M_current_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.361ns (1.367ns logic, 2.994ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  15.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_8 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.359ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_8 to buttons/fw_cond/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[11]
                                                       buttons/fw_cond/M_ctr_q_8
    SLICE_X13Y34.D1      net (fanout=2)        1.226   buttons/fw_cond/M_ctr_q[8]
    SLICE_X13Y34.D       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out3
    SLICE_X11Y34.B1      net (fanout=3)        0.954   buttons/out2_4
    SLICE_X11Y34.B       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/M_fw_cond_out_inv1
    SLICE_X10Y37.CE      net (fanout=5)        0.914   buttons/M_fw_cond_out_inv
    SLICE_X10Y37.CLK     Tceck                 0.271   buttons/fw_cond/M_ctr_q[19]
                                                       buttons/fw_cond/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.359ns (1.265ns logic, 3.094ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  15.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_14 (FF)
  Destination:          M_current_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.344ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.713 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_14 to M_current_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.CQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[15]
                                                       buttons/fw_cond/M_ctr_q_14
    SLICE_X11Y34.C3      net (fanout=2)        0.766   buttons/fw_cond/M_ctr_q[14]
    SLICE_X11Y34.C       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/out2
    SLICE_X13Y34.C1      net (fanout=3)        0.951   buttons/out1_4
    SLICE_X13Y34.C       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out4
    SLICE_X11Y28.A4      net (fanout=2)        1.260   M_fw_cond_out
    SLICE_X11Y28.CLK     Tas                   0.373   M_current_q[5]
                                                       Mmux_M_current_q[4]_M_current_q[5]_MUX_865_o11
                                                       M_current_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.344ns (1.367ns logic, 2.977ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  15.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_3 (FF)
  Destination:          M_current_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.330ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.713 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_3 to M_current_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.DQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[3]
                                                       buttons/fw_cond/M_ctr_q_3
    SLICE_X11Y34.A3      net (fanout=2)        0.555   buttons/fw_cond/M_ctr_q[3]
    SLICE_X11Y34.A       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/out1
    SLICE_X13Y34.C2      net (fanout=3)        1.148   buttons/out_4
    SLICE_X13Y34.C       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out4
    SLICE_X11Y28.A4      net (fanout=2)        1.260   M_fw_cond_out
    SLICE_X11Y28.CLK     Tas                   0.373   M_current_q[5]
                                                       Mmux_M_current_q[4]_M_current_q[5]_MUX_865_o11
                                                       M_current_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.330ns (1.367ns logic, 2.963ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_6 (FF)
  Destination:          M_current_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.328ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.713 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_6 to M_current_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.CQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[7]
                                                       buttons/fw_cond/M_ctr_q_6
    SLICE_X11Y34.A2      net (fanout=2)        0.553   buttons/fw_cond/M_ctr_q[6]
    SLICE_X11Y34.A       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/out1
    SLICE_X13Y34.C2      net (fanout=3)        1.148   buttons/out_4
    SLICE_X13Y34.C       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out4
    SLICE_X11Y28.A4      net (fanout=2)        1.260   M_fw_cond_out
    SLICE_X11Y28.CLK     Tas                   0.373   M_current_q[5]
                                                       Mmux_M_current_q[4]_M_current_q[5]_MUX_865_o11
                                                       M_current_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (1.367ns logic, 2.961ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_2 (FF)
  Destination:          M_current_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.321ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.713 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_2 to M_current_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.CQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[3]
                                                       buttons/fw_cond/M_ctr_q_2
    SLICE_X11Y34.A4      net (fanout=2)        0.492   buttons/fw_cond/M_ctr_q[2]
    SLICE_X11Y34.A       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/out1
    SLICE_X13Y34.C2      net (fanout=3)        1.148   buttons/out_4
    SLICE_X13Y34.C       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out4
    SLICE_X11Y28.B4      net (fanout=2)        1.314   M_fw_cond_out
    SLICE_X11Y28.CLK     Tas                   0.373   M_current_q[5]
                                                       M_current_q[5]_M_current_q[5]_MUX_864_o1
                                                       M_current_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.321ns (1.367ns logic, 2.954ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_15 (FF)
  Destination:          M_current_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.325ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.713 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_15 to M_current_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.DQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[15]
                                                       buttons/fw_cond/M_ctr_q_15
    SLICE_X11Y34.C1      net (fanout=2)        0.747   buttons/fw_cond/M_ctr_q[15]
    SLICE_X11Y34.C       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/out2
    SLICE_X13Y34.C1      net (fanout=3)        0.951   buttons/out1_4
    SLICE_X13Y34.C       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out4
    SLICE_X11Y28.A4      net (fanout=2)        1.260   M_fw_cond_out
    SLICE_X11Y28.CLK     Tas                   0.373   M_current_q[5]
                                                       Mmux_M_current_q[4]_M_current_q[5]_MUX_865_o11
                                                       M_current_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.325ns (1.367ns logic, 2.958ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_19 (FF)
  Destination:          M_current_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.307ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.713 - 0.738)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_19 to M_current_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.DQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[19]
                                                       buttons/fw_cond/M_ctr_q_19
    SLICE_X11Y34.C4      net (fanout=2)        0.729   buttons/fw_cond/M_ctr_q[19]
    SLICE_X11Y34.C       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/out2
    SLICE_X13Y34.C1      net (fanout=3)        0.951   buttons/out1_4
    SLICE_X13Y34.C       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out4
    SLICE_X11Y28.A4      net (fanout=2)        1.260   M_fw_cond_out
    SLICE_X11Y28.CLK     Tas                   0.373   M_current_q[5]
                                                       Mmux_M_current_q[4]_M_current_q[5]_MUX_865_o11
                                                       M_current_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (1.367ns logic, 2.940ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  15.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.255ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (0.621 - 0.681)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/sync/M_pipe_q_1 to buttons/fw_cond/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.BQ      Tcko                  0.525   buttons/left_cond/M_sync_out
                                                       buttons/fw_cond/sync/M_pipe_q_1
    SLICE_X11Y34.D3      net (fanout=2)        2.246   buttons/fw_cond/M_sync_out
    SLICE_X11Y34.D       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/M_sync_out_inv1_INV_0
    SLICE_X10Y37.SR      net (fanout=5)        0.796   buttons/fw_cond/M_sync_out_inv
    SLICE_X10Y37.CLK     Tsrck                 0.429   buttons/fw_cond/M_ctr_q[19]
                                                       buttons/fw_cond/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (1.213ns logic, 3.042ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  15.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.244ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (0.621 - 0.681)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/sync/M_pipe_q_1 to buttons/fw_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.BQ      Tcko                  0.525   buttons/left_cond/M_sync_out
                                                       buttons/fw_cond/sync/M_pipe_q_1
    SLICE_X11Y34.D3      net (fanout=2)        2.246   buttons/fw_cond/M_sync_out
    SLICE_X11Y34.D       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/M_sync_out_inv1_INV_0
    SLICE_X10Y37.SR      net (fanout=5)        0.796   buttons/fw_cond/M_sync_out_inv
    SLICE_X10Y37.CLK     Tsrck                 0.418   buttons/fw_cond/M_ctr_q[19]
                                                       buttons/fw_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.244ns (1.202ns logic, 3.042ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  15.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_2 (FF)
  Destination:          M_current_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.267ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.713 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_2 to M_current_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.CQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[3]
                                                       buttons/fw_cond/M_ctr_q_2
    SLICE_X11Y34.A4      net (fanout=2)        0.492   buttons/fw_cond/M_ctr_q[2]
    SLICE_X11Y34.A       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/out1
    SLICE_X13Y34.C2      net (fanout=3)        1.148   buttons/out_4
    SLICE_X13Y34.C       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out4
    SLICE_X11Y28.A4      net (fanout=2)        1.260   M_fw_cond_out
    SLICE_X11Y28.CLK     Tas                   0.373   M_current_q[5]
                                                       Mmux_M_current_q[4]_M_current_q[5]_MUX_865_o11
                                                       M_current_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.267ns (1.367ns logic, 2.900ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  15.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/M_ctr_q_12 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.273ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/M_ctr_q_12 to buttons/fw_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.AQ      Tcko                  0.476   buttons/fw_cond/M_ctr_q[15]
                                                       buttons/fw_cond/M_ctr_q_12
    SLICE_X13Y34.D3      net (fanout=2)        1.097   buttons/fw_cond/M_ctr_q[12]
    SLICE_X13Y34.D       Tilo                  0.259   M_last_q_3
                                                       buttons/fw_cond/out3
    SLICE_X11Y34.B1      net (fanout=3)        0.954   buttons/out2_4
    SLICE_X11Y34.B       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/M_fw_cond_out_inv1
    SLICE_X10Y37.CE      net (fanout=5)        0.914   buttons/M_fw_cond_out_inv
    SLICE_X10Y37.CLK     Tceck                 0.314   buttons/fw_cond/M_ctr_q[19]
                                                       buttons/fw_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.273ns (1.308ns logic, 2.965ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  15.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/fw_cond/sync/M_pipe_q_1 (FF)
  Destination:          buttons/fw_cond/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.221ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (0.621 - 0.681)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/fw_cond/sync/M_pipe_q_1 to buttons/fw_cond/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.BQ      Tcko                  0.525   buttons/left_cond/M_sync_out
                                                       buttons/fw_cond/sync/M_pipe_q_1
    SLICE_X11Y34.D3      net (fanout=2)        2.246   buttons/fw_cond/M_sync_out
    SLICE_X11Y34.D       Tilo                  0.259   buttons/fw_cond/M_sync_out_inv
                                                       buttons/fw_cond/M_sync_out_inv1_INV_0
    SLICE_X10Y37.SR      net (fanout=5)        0.796   buttons/fw_cond/M_sync_out_inv
    SLICE_X10Y37.CLK     Tsrck                 0.395   buttons/fw_cond/M_ctr_q[19]
                                                       buttons/fw_cond/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.221ns (1.179ns logic, 3.042ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/bw_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/start_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/down_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/fw_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/right_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/up_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/left_cond/M_sync_out/CLK
  Logical resource: buttons/left_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_1/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_2/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_3/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_4/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_5/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_6/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_7/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[11]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_8/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[11]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_9/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[11]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_10/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[11]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_11/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[15]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_12/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[15]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_13/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[15]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_14/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[15]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_15/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[19]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_16/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[19]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_17/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[19]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_18/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/left_cond/M_ctr_q[19]/CLK
  Logical resource: buttons/left_cond/M_ctr_q_19/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/bw_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/bw_cond/M_ctr_q_1/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/bw_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/bw_cond/M_ctr_q_2/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/bw_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/bw_cond/M_ctr_q_3/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.854|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5296 paths, 0 nets, and 699 connections

Design statistics:
   Minimum period:   4.854ns{1}   (Maximum frequency: 206.016MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 03 16:16:41 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



