============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 22:21:52 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5920 instances
RUN-0007 : 2492 luts, 1985 seqs, 816 mslices, 455 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7073 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4815 nets have 2 pins
RUN-1001 : 1449 nets have [3 - 5] pins
RUN-1001 : 622 nets have [6 - 10] pins
RUN-1001 : 106 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1289     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     487     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  34   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 193
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5918 instances, 2492 luts, 1985 seqs, 1271 slices, 247 macros(1270 instances: 815 mslices 455 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1601 pins
PHY-0007 : Cell area utilization is 25%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27822, tnet num: 7071, tinst num: 5918, tnode num: 34299, tedge num: 46007.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.187452s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (100.0%)

RUN-1004 : used memory is 264 MB, reserved memory is 242 MB, peak memory is 264 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7071 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.357237s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.64708e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5918.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.17353e+06, overlap = 40.5
PHY-3002 : Step(2): len = 999641, overlap = 48.5
PHY-3002 : Step(3): len = 597530, overlap = 53.8125
PHY-3002 : Step(4): len = 547585, overlap = 65.75
PHY-3002 : Step(5): len = 426976, overlap = 88.25
PHY-3002 : Step(6): len = 392234, overlap = 94.0938
PHY-3002 : Step(7): len = 345166, overlap = 111.25
PHY-3002 : Step(8): len = 317644, overlap = 125.125
PHY-3002 : Step(9): len = 272681, overlap = 134.25
PHY-3002 : Step(10): len = 252636, overlap = 151.812
PHY-3002 : Step(11): len = 239203, overlap = 163.375
PHY-3002 : Step(12): len = 215459, overlap = 194.125
PHY-3002 : Step(13): len = 197441, overlap = 203.375
PHY-3002 : Step(14): len = 186512, overlap = 211.75
PHY-3002 : Step(15): len = 179395, overlap = 214.406
PHY-3002 : Step(16): len = 173168, overlap = 224.219
PHY-3002 : Step(17): len = 166177, overlap = 231.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.14998e-05
PHY-3002 : Step(18): len = 176164, overlap = 180.281
PHY-3002 : Step(19): len = 184991, overlap = 162.906
PHY-3002 : Step(20): len = 177390, overlap = 131.125
PHY-3002 : Step(21): len = 184867, overlap = 125.406
PHY-3002 : Step(22): len = 194519, overlap = 112.5
PHY-3002 : Step(23): len = 190620, overlap = 83.8125
PHY-3002 : Step(24): len = 190247, overlap = 82.5938
PHY-3002 : Step(25): len = 185283, overlap = 75.25
PHY-3002 : Step(26): len = 179182, overlap = 77.8125
PHY-3002 : Step(27): len = 174780, overlap = 74.875
PHY-3002 : Step(28): len = 174049, overlap = 67.375
PHY-3002 : Step(29): len = 171576, overlap = 71.3125
PHY-3002 : Step(30): len = 165383, overlap = 75.4062
PHY-3002 : Step(31): len = 164376, overlap = 88.5
PHY-3002 : Step(32): len = 158931, overlap = 84.8125
PHY-3002 : Step(33): len = 158677, overlap = 76.6562
PHY-3002 : Step(34): len = 156737, overlap = 78.0625
PHY-3002 : Step(35): len = 156176, overlap = 78.1562
PHY-3002 : Step(36): len = 153694, overlap = 75.9062
PHY-3002 : Step(37): len = 153300, overlap = 73.4062
PHY-3002 : Step(38): len = 152454, overlap = 70.5
PHY-3002 : Step(39): len = 149597, overlap = 68.8438
PHY-3002 : Step(40): len = 148702, overlap = 69.9688
PHY-3002 : Step(41): len = 148584, overlap = 70.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.29996e-05
PHY-3002 : Step(42): len = 147453, overlap = 71
PHY-3002 : Step(43): len = 147778, overlap = 71.25
PHY-3002 : Step(44): len = 148007, overlap = 71
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.59993e-05
PHY-3002 : Step(45): len = 149497, overlap = 66.25
PHY-3002 : Step(46): len = 149943, overlap = 64
PHY-3002 : Step(47): len = 161556, overlap = 57.9688
PHY-3002 : Step(48): len = 170127, overlap = 50.125
PHY-3002 : Step(49): len = 165891, overlap = 54.4688
PHY-3002 : Step(50): len = 164436, overlap = 53.6875
PHY-3002 : Step(51): len = 163919, overlap = 56.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.96235e-05
PHY-3002 : Step(52): len = 166464, overlap = 55.0312
PHY-3002 : Step(53): len = 166518, overlap = 54.0312
PHY-3002 : Step(54): len = 166402, overlap = 48.875
PHY-3002 : Step(55): len = 166554, overlap = 48.875
PHY-3002 : Step(56): len = 167301, overlap = 43.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021504s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (145.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7073.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 211520, over cnt = 882(2%), over = 4027, worst = 52
PHY-1001 : End global iterations;  0.397584s wall, 0.562500s user + 0.046875s system = 0.609375s CPU (153.3%)

PHY-1001 : Congestion index: top1 = 59.81, top5 = 42.31, top10 = 34.15, top15 = 29.02.
PHY-3001 : End congestion estimation;  0.530676s wall, 0.687500s user + 0.046875s system = 0.734375s CPU (138.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7071 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.200315s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.582e-06
PHY-3002 : Step(57): len = 172644, overlap = 64.5625
PHY-3002 : Step(58): len = 172720, overlap = 68.875
PHY-3002 : Step(59): len = 163320, overlap = 87.4375
PHY-3002 : Step(60): len = 162904, overlap = 96.2188
PHY-3002 : Step(61): len = 155547, overlap = 98.375
PHY-3002 : Step(62): len = 155558, overlap = 97.125
PHY-3002 : Step(63): len = 151996, overlap = 98.5
PHY-3002 : Step(64): len = 151447, overlap = 99.2188
PHY-3002 : Step(65): len = 151131, overlap = 99.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.164e-06
PHY-3002 : Step(66): len = 150702, overlap = 98.0625
PHY-3002 : Step(67): len = 150694, overlap = 97.875
PHY-3002 : Step(68): len = 151326, overlap = 100.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.8328e-05
PHY-3002 : Step(69): len = 154079, overlap = 95
PHY-3002 : Step(70): len = 154357, overlap = 94.6875
PHY-3002 : Step(71): len = 167422, overlap = 66.1562
PHY-3002 : Step(72): len = 170840, overlap = 63.875
PHY-3002 : Step(73): len = 173588, overlap = 61.3438
PHY-3002 : Step(74): len = 175834, overlap = 58.5938
PHY-3002 : Step(75): len = 179721, overlap = 55.8438
PHY-3002 : Step(76): len = 176075, overlap = 52.1875
PHY-3002 : Step(77): len = 175718, overlap = 52.125
PHY-3002 : Step(78): len = 172148, overlap = 53.3125
PHY-3002 : Step(79): len = 171402, overlap = 53.1875
PHY-3002 : Step(80): len = 170292, overlap = 52.75
PHY-3002 : Step(81): len = 167726, overlap = 51.9375
PHY-3002 : Step(82): len = 164372, overlap = 47.7812
PHY-3002 : Step(83): len = 164372, overlap = 47.7812
PHY-3002 : Step(84): len = 163209, overlap = 48.6562
PHY-3002 : Step(85): len = 163051, overlap = 48.5
PHY-3002 : Step(86): len = 163051, overlap = 48.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.6656e-05
PHY-3002 : Step(87): len = 166200, overlap = 43.2812
PHY-3002 : Step(88): len = 166855, overlap = 42.0625
PHY-3002 : Step(89): len = 171846, overlap = 34.7812
PHY-3002 : Step(90): len = 167402, overlap = 35.5
PHY-3002 : Step(91): len = 168146, overlap = 33.5312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.3312e-05
PHY-3002 : Step(92): len = 185150, overlap = 22.7812
PHY-3002 : Step(93): len = 187326, overlap = 22.9688
PHY-3002 : Step(94): len = 183418, overlap = 21
PHY-3002 : Step(95): len = 183354, overlap = 21.0625
PHY-3002 : Step(96): len = 180573, overlap = 17.25
PHY-3002 : Step(97): len = 180293, overlap = 16.0938
PHY-3002 : Step(98): len = 178748, overlap = 15.8125
PHY-3002 : Step(99): len = 180751, overlap = 10.2188
PHY-3002 : Step(100): len = 178934, overlap = 8.84375
PHY-3002 : Step(101): len = 179000, overlap = 9.28125
PHY-3002 : Step(102): len = 179029, overlap = 8.96875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000146624
PHY-3002 : Step(103): len = 182241, overlap = 8.9375
PHY-3002 : Step(104): len = 183290, overlap = 9.875
PHY-3002 : Step(105): len = 190469, overlap = 13.75
PHY-3002 : Step(106): len = 195048, overlap = 12.875
PHY-3002 : Step(107): len = 197011, overlap = 12.4375
PHY-3002 : Step(108): len = 199415, overlap = 14
PHY-3002 : Step(109): len = 197722, overlap = 12.7188
PHY-3002 : Step(110): len = 195739, overlap = 14
PHY-3002 : Step(111): len = 195268, overlap = 12.9375
PHY-3002 : Step(112): len = 192740, overlap = 13
PHY-3002 : Step(113): len = 192030, overlap = 12.8125
PHY-3002 : Step(114): len = 191246, overlap = 12.1875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000293248
PHY-3002 : Step(115): len = 192439, overlap = 11.375
PHY-3002 : Step(116): len = 193204, overlap = 9.78125
PHY-3002 : Step(117): len = 194246, overlap = 8.53125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000586496
PHY-3002 : Step(118): len = 197051, overlap = 10.25
PHY-3002 : Step(119): len = 203199, overlap = 8.65625
PHY-3002 : Step(120): len = 209913, overlap = 7.65625
PHY-3002 : Step(121): len = 213654, overlap = 3
PHY-3002 : Step(122): len = 211255, overlap = 2.53125
PHY-3002 : Step(123): len = 209295, overlap = 1.125
PHY-3002 : Step(124): len = 208074, overlap = 0.5
PHY-3002 : Step(125): len = 206721, overlap = 0.5
PHY-3002 : Step(126): len = 206017, overlap = 0.0625
PHY-3002 : Step(127): len = 206085, overlap = 0.125
PHY-3002 : Step(128): len = 206162, overlap = 0.25
PHY-3002 : Step(129): len = 205492, overlap = 0.6875
PHY-3002 : Step(130): len = 205424, overlap = 0.6875
PHY-3002 : Step(131): len = 205424, overlap = 0.6875
PHY-3002 : Step(132): len = 205375, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 36/7073.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 241432, over cnt = 806(2%), over = 3308, worst = 23
PHY-1001 : End global iterations;  0.410441s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (163.7%)

PHY-1001 : Congestion index: top1 = 47.03, top5 = 34.40, top10 = 28.73, top15 = 25.25.
PHY-3001 : End congestion estimation;  0.551168s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (147.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7071 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.195778s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.50398e-05
PHY-3002 : Step(133): len = 209035, overlap = 61
PHY-3002 : Step(134): len = 210593, overlap = 53.3438
PHY-3002 : Step(135): len = 210551, overlap = 38.1875
PHY-3002 : Step(136): len = 210922, overlap = 39.25
PHY-3002 : Step(137): len = 208831, overlap = 42.6875
PHY-3002 : Step(138): len = 203942, overlap = 30.8125
PHY-3002 : Step(139): len = 203591, overlap = 28.8438
PHY-3002 : Step(140): len = 200784, overlap = 27.9375
PHY-3002 : Step(141): len = 199677, overlap = 29.625
PHY-3002 : Step(142): len = 199642, overlap = 33.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00017008
PHY-3002 : Step(143): len = 203837, overlap = 28.9375
PHY-3002 : Step(144): len = 206326, overlap = 27.75
PHY-3002 : Step(145): len = 208939, overlap = 25.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000340159
PHY-3002 : Step(146): len = 211309, overlap = 19.625
PHY-3002 : Step(147): len = 215688, overlap = 18.7188
PHY-3002 : Step(148): len = 219762, overlap = 15.4688
PHY-3002 : Step(149): len = 222251, overlap = 15.7188
PHY-3002 : Step(150): len = 221247, overlap = 12.5625
PHY-3002 : Step(151): len = 220611, overlap = 12.1875
PHY-3002 : Step(152): len = 220104, overlap = 12.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000680318
PHY-3002 : Step(153): len = 223150, overlap = 13.1562
PHY-3002 : Step(154): len = 224747, overlap = 13.0312
PHY-3002 : Step(155): len = 225304, overlap = 12.8438
PHY-3002 : Step(156): len = 225838, overlap = 12.6562
PHY-3002 : Step(157): len = 227232, overlap = 12.4688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00122027
PHY-3002 : Step(158): len = 228780, overlap = 12.2812
PHY-3002 : Step(159): len = 231129, overlap = 12.5312
PHY-3002 : Step(160): len = 233848, overlap = 11.4062
PHY-3002 : Step(161): len = 234615, overlap = 11.1875
PHY-3002 : Step(162): len = 235019, overlap = 10.4062
PHY-3002 : Step(163): len = 235618, overlap = 11.5312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27822, tnet num: 7071, tinst num: 5918, tnode num: 34299, tedge num: 46007.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.275665s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (100.4%)

RUN-1004 : used memory is 306 MB, reserved memory is 286 MB, peak memory is 317 MB
OPT-1001 : Total overflow 157.78 peak overflow 1.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 394/7073.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 297440, over cnt = 936(2%), over = 2697, worst = 13
PHY-1001 : End global iterations;  0.482735s wall, 0.875000s user + 0.062500s system = 0.937500s CPU (194.2%)

PHY-1001 : Congestion index: top1 = 39.16, top5 = 31.07, top10 = 27.04, top15 = 24.56.
PHY-1001 : End incremental global routing;  0.613357s wall, 1.000000s user + 0.062500s system = 1.062500s CPU (173.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7071 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.193507s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (105.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.927505s wall, 1.312500s user + 0.062500s system = 1.375000s CPU (148.2%)

OPT-1001 : Current memory(MB): used = 313, reserve = 294, peak = 317.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5852/7073.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 297440, over cnt = 936(2%), over = 2697, worst = 13
PHY-1002 : len = 305360, over cnt = 519(1%), over = 1304, worst = 11
PHY-1002 : len = 311736, over cnt = 184(0%), over = 445, worst = 10
PHY-1002 : len = 312944, over cnt = 117(0%), over = 277, worst = 8
PHY-1002 : len = 314944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.452758s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (141.5%)

PHY-1001 : Congestion index: top1 = 33.90, top5 = 27.73, top10 = 24.76, top15 = 22.85.
OPT-1001 : End congestion update;  0.576695s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (132.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7071 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.148104s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (105.5%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.724988s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (127.2%)

OPT-1001 : Current memory(MB): used = 317, reserve = 297, peak = 317.
OPT-1001 : End physical optimization;  2.986845s wall, 3.546875s user + 0.078125s system = 3.625000s CPU (121.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2492 LUT to BLE ...
SYN-4008 : Packed 2492 LUT and 1022 SEQ to BLE.
SYN-4003 : Packing 963 remaining SEQ's ...
SYN-4005 : Packed 515 SEQ with LUT/SLICE
SYN-4006 : 1089 single LUT's are left
SYN-4006 : 448 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2940/5401 primitive instances ...
PHY-3001 : End packing;  0.288639s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (102.9%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3116 instances
RUN-1001 : 1472 mslices, 1472 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6115 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3829 nets have 2 pins
RUN-1001 : 1460 nets have [3 - 5] pins
RUN-1001 : 646 nets have [6 - 10] pins
RUN-1001 : 100 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 3114 instances, 2944 slices, 247 macros(1270 instances: 815 mslices 455 lslices)
PHY-3001 : Cell area utilization is 36%
PHY-3001 : After packing: Len = 235525, Over = 32
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3145/6115.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 305832, over cnt = 327(0%), over = 469, worst = 5
PHY-1002 : len = 307208, over cnt = 196(0%), over = 247, worst = 5
PHY-1002 : len = 309208, over cnt = 54(0%), over = 63, worst = 3
PHY-1002 : len = 309864, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 309880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.598214s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (143.7%)

PHY-1001 : Congestion index: top1 = 32.93, top5 = 26.75, top10 = 24.00, top15 = 22.19.
PHY-3001 : End congestion estimation;  0.747176s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (133.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24544, tnet num: 6113, tinst num: 3114, tnode num: 29323, tedge num: 42262.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.312775s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.0%)

RUN-1004 : used memory is 323 MB, reserved memory is 304 MB, peak memory is 323 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6113 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.525065s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.41358e-05
PHY-3002 : Step(164): len = 223114, overlap = 28.25
PHY-3002 : Step(165): len = 217560, overlap = 30.5
PHY-3002 : Step(166): len = 209683, overlap = 35
PHY-3002 : Step(167): len = 205941, overlap = 38.5
PHY-3002 : Step(168): len = 203956, overlap = 43.5
PHY-3002 : Step(169): len = 202136, overlap = 49
PHY-3002 : Step(170): len = 201844, overlap = 48.25
PHY-3002 : Step(171): len = 201363, overlap = 53
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.82717e-05
PHY-3002 : Step(172): len = 206685, overlap = 46.5
PHY-3002 : Step(173): len = 208659, overlap = 41
PHY-3002 : Step(174): len = 211940, overlap = 37.25
PHY-3002 : Step(175): len = 213254, overlap = 34.75
PHY-3002 : Step(176): len = 214087, overlap = 35
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000176543
PHY-3002 : Step(177): len = 218638, overlap = 31
PHY-3002 : Step(178): len = 221058, overlap = 31
PHY-3002 : Step(179): len = 226852, overlap = 24.25
PHY-3002 : Step(180): len = 226188, overlap = 25
PHY-3002 : Step(181): len = 225748, overlap = 23.75
PHY-3002 : Step(182): len = 224723, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.132152s wall, 0.781250s user + 2.062500s system = 2.843750s CPU (251.2%)

PHY-3001 : Trial Legalized: Len = 242350
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 332/6115.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 301008, over cnt = 458(1%), over = 735, worst = 8
PHY-1002 : len = 303648, over cnt = 272(0%), over = 373, worst = 4
PHY-1002 : len = 306392, over cnt = 98(0%), over = 128, worst = 4
PHY-1002 : len = 307464, over cnt = 11(0%), over = 18, worst = 4
PHY-1002 : len = 307648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.949949s wall, 1.421875s user + 0.093750s system = 1.515625s CPU (159.5%)

PHY-1001 : Congestion index: top1 = 31.79, top5 = 27.09, top10 = 24.45, top15 = 22.66.
PHY-3001 : End congestion estimation;  1.140455s wall, 1.593750s user + 0.093750s system = 1.687500s CPU (148.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6113 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.185459s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.60883e-05
PHY-3002 : Step(183): len = 231232, overlap = 2
PHY-3002 : Step(184): len = 226407, overlap = 6
PHY-3002 : Step(185): len = 224549, overlap = 8.25
PHY-3002 : Step(186): len = 223984, overlap = 8.5
PHY-3002 : Step(187): len = 223738, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010725s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (145.7%)

PHY-3001 : Legalized: Len = 230120, Over = 0
PHY-3001 : Spreading special nets. 24 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028728s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.8%)

PHY-3001 : 24 instances has been re-located, deltaX = 7, deltaY = 15, maxDist = 2.
PHY-3001 : Final: Len = 230566, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24544, tnet num: 6113, tinst num: 3114, tnode num: 29323, tedge num: 42262.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.410396s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (99.7%)

RUN-1004 : used memory is 322 MB, reserved memory is 305 MB, peak memory is 333 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2551/6115.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 293832, over cnt = 386(1%), over = 592, worst = 6
PHY-1002 : len = 295160, over cnt = 242(0%), over = 348, worst = 6
PHY-1002 : len = 297360, over cnt = 125(0%), over = 167, worst = 4
PHY-1002 : len = 298432, over cnt = 50(0%), over = 66, worst = 3
PHY-1002 : len = 299144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.677732s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (126.8%)

PHY-1001 : Congestion index: top1 = 32.20, top5 = 27.04, top10 = 24.21, top15 = 22.31.
PHY-1001 : End incremental global routing;  0.842523s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (122.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6113 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.193887s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.173264s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (115.9%)

OPT-1001 : Current memory(MB): used = 327, reserve = 310, peak = 333.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5218/6115.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 299144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.052072s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.0%)

PHY-1001 : Congestion index: top1 = 32.20, top5 = 27.04, top10 = 24.21, top15 = 22.31.
OPT-1001 : End congestion update;  0.196121s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (95.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6113 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.144704s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.2%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.340980s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (96.2%)

OPT-1001 : Current memory(MB): used = 329, reserve = 311, peak = 333.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6113 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.150794s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (103.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5218/6115.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 299144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051540s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (121.3%)

PHY-1001 : Congestion index: top1 = 32.20, top5 = 27.04, top10 = 24.21, top15 = 22.31.
PHY-1001 : End incremental global routing;  0.204194s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6113 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.181487s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5218/6115.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 299144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.056913s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.4%)

PHY-1001 : Congestion index: top1 = 32.20, top5 = 27.04, top10 = 24.21, top15 = 22.31.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6113 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.141002s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.758621
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.864140s wall, 4.187500s user + 0.062500s system = 4.250000s CPU (110.0%)

RUN-1003 : finish command "place" in  24.018032s wall, 42.515625s user + 11.812500s system = 54.328125s CPU (226.2%)

RUN-1004 : used memory is 304 MB, reserved memory is 285 MB, peak memory is 333 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3116 instances
RUN-1001 : 1472 mslices, 1472 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6115 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3829 nets have 2 pins
RUN-1001 : 1460 nets have [3 - 5] pins
RUN-1001 : 646 nets have [6 - 10] pins
RUN-1001 : 100 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24544, tnet num: 6113, tinst num: 3114, tnode num: 29323, tedge num: 42262.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.353726s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (99.3%)

RUN-1004 : used memory is 320 MB, reserved memory is 302 MB, peak memory is 356 MB
PHY-1001 : 1472 mslices, 1472 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6113 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 283744, over cnt = 536(1%), over = 894, worst = 7
PHY-1002 : len = 286584, over cnt = 326(0%), over = 480, worst = 6
PHY-1002 : len = 289528, over cnt = 170(0%), over = 235, worst = 6
PHY-1002 : len = 292408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.841984s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (157.7%)

PHY-1001 : Congestion index: top1 = 32.28, top5 = 26.83, top10 = 23.99, top15 = 22.07.
PHY-1001 : End global routing;  0.994129s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (149.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 351, reserve = 333, peak = 356.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 606, reserve = 590, peak = 606.
PHY-1001 : End build detailed router design. 4.345257s wall, 4.296875s user + 0.046875s system = 4.343750s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 85880, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 5.384055s wall, 5.390625s user + 0.000000s system = 5.390625s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 638, reserve = 624, peak = 639.
PHY-1001 : End phase 1; 5.393247s wall, 5.390625s user + 0.000000s system = 5.390625s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 2465 net; 4.486031s wall, 4.484375s user + 0.000000s system = 4.484375s CPU (100.0%)

PHY-1022 : len = 649728, over cnt = 193(0%), over = 194, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 642, reserve = 628, peak = 642.
PHY-1001 : End initial routed; 14.057239s wall, 24.531250s user + 0.328125s system = 24.859375s CPU (176.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5009(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.838     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.695528s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 649, reserve = 635, peak = 649.
PHY-1001 : End phase 2; 15.752850s wall, 26.218750s user + 0.328125s system = 26.546875s CPU (168.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 649728, over cnt = 193(0%), over = 194, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.036645s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 648488, over cnt = 37(0%), over = 37, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.318577s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (137.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 648504, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.158425s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (147.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 648544, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.072267s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5009(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.838     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.768952s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (98.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 57 feed throughs used by 31 nets
PHY-1001 : End commit to database; 0.736146s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 681, reserve = 668, peak = 681.
PHY-1001 : End phase 3; 3.296900s wall, 3.468750s user + 0.000000s system = 3.468750s CPU (105.2%)

PHY-1003 : Routed, final wirelength = 648544
PHY-1001 : Current memory(MB): used = 683, reserve = 670, peak = 683.
PHY-1001 : End export database. 0.031994s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.7%)

PHY-1001 : End detail routing;  29.144300s wall, 39.734375s user + 0.375000s system = 40.109375s CPU (137.6%)

RUN-1003 : finish command "route" in  31.773210s wall, 42.828125s user + 0.406250s system = 43.234375s CPU (136.1%)

RUN-1004 : used memory is 648 MB, reserved memory is 635 MB, peak memory is 683 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5134   out of  19600   26.19%
#reg                     1988   out of  19600   10.14%
#le                      5582
  #lut only              3594   out of   5582   64.39%
  #reg only               448   out of   5582    8.03%
  #lut&reg               1540   out of   5582   27.59%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                              Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                   881
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                186
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                46
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                38
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_45.q0                        21
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/reg3_syn_49.q0                        18
#7        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_RGBYCbCr/img_cb1_b_n_syn_12.f1    12
#8        u_image_process/wrreq                                      GCLK               lslice             u_camera_reader/pixel_counter_b[19]_syn_10.f0       10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                    7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5582   |3863    |1271    |1988    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |783    |520     |167     |388     |2       |0       |
|    command1                          |command                                    |54     |54      |0       |43      |0       |0       |
|    control1                          |control_interface                          |92     |57      |24      |46      |0       |0       |
|    data_path1                        |sdr_data_path                              |13     |13      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |132    |64      |18      |101     |1       |0       |
|      dcfifo_component                |softfifo                                   |132    |64      |18      |101     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |19      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |31     |20      |0       |31      |0       |0       |
|    sdram1                            |sdram                                      |3      |3       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |124    |78      |18      |96      |1       |0       |
|      dcfifo_component                |softfifo                                   |124    |78      |18      |96      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |25      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |32      |0       |35      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |15     |15      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |153    |87      |64      |25      |0       |0       |
|  u_camera_init                       |camera_init                                |604    |592     |9       |91      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |188    |188     |0       |49      |0       |0       |
|  u_camera_reader                     |camera_reader                              |93     |45      |17      |58      |0       |0       |
|  u_image_process                     |image_process                              |3610   |2325    |982     |1354    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |181    |117     |45      |80      |2       |0       |
|      u_three_martix_4                |three_martix                               |168    |108     |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |174    |122     |45      |78      |2       |0       |
|      u_three_martix_3                |three_martix                               |163    |111     |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |1      |1       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |926    |637     |251     |249     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |181    |123     |45      |73      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |11     |8       |0       |11      |0       |0       |
|      u_three_martix                  |three_martix                               |170    |115     |45      |62      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |755    |473     |235     |278     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |522    |332     |190     |140     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |85     |55      |30      |33      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |99     |69      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |95     |65      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |47     |27      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |13      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |58     |38      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |233    |141     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |758    |460     |235     |265     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |525    |335     |190     |125     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |92     |62      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |96     |66      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |31      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |56     |36      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |56     |36      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |7       |0       |0       |
|      u_three_martix                  |three_martix                               |233    |125     |45      |140     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |88     |27      |14      |63      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |354    |213     |92      |153     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |150    |102     |47      |36      |0       |0       |
|      u_three_martix_2                |three_martix                               |204    |111     |45      |117     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |63     |63      |0       |35      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |173    |150     |10      |25      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3748  
    #2          2       648   
    #3          3       568   
    #4          4       196   
    #5        5-10      659   
    #6        11-50     140   
    #7       51-100      10   
    #8       101-500     3    
    #9        >500       1    
  Average     2.85            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3114
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6115, pip num: 54234
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 57
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3050 valid insts, and 169329 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  6.516799s wall, 66.265625s user + 0.625000s system = 66.890625s CPU (1026.4%)

RUN-1004 : used memory is 644 MB, reserved memory is 637 MB, peak memory is 831 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_222152.log"
