<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2102" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2102{left:484px;bottom:68px;letter-spacing:0.11px;}
#t2_2102{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2102{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2102{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2102{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2102{left:359px;bottom:788px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2102{left:69px;bottom:704px;letter-spacing:-0.13px;}
#t8_2102{left:69px;bottom:681px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#t9_2102{left:69px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_2102{left:69px;bottom:648px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_2102{left:69px;bottom:625px;letter-spacing:-0.17px;word-spacing:-1px;}
#tc_2102{left:69px;bottom:602px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#td_2102{left:69px;bottom:585px;letter-spacing:-0.17px;}
#te_2102{left:69px;bottom:550px;letter-spacing:-0.13px;}
#tf_2102{left:69px;bottom:525px;letter-spacing:-0.15px;word-spacing:0.06px;}
#tg_2102{left:69px;bottom:507px;letter-spacing:-0.13px;word-spacing:0.01px;}
#th_2102{left:69px;bottom:489px;letter-spacing:-0.11px;}
#ti_2102{left:69px;bottom:452px;letter-spacing:-0.12px;}
#tj_2102{left:90px;bottom:434px;letter-spacing:-0.13px;}
#tk_2102{left:69px;bottom:415px;letter-spacing:-0.12px;}
#tl_2102{left:90px;bottom:397px;letter-spacing:-0.14px;}
#tm_2102{left:69px;bottom:360px;letter-spacing:-0.11px;}
#tn_2102{left:90px;bottom:342px;letter-spacing:-0.11px;}
#to_2102{left:117px;bottom:324px;letter-spacing:-0.12px;}
#tp_2102{left:145px;bottom:305px;letter-spacing:-0.11px;}
#tq_2102{left:117px;bottom:287px;letter-spacing:-0.11px;}
#tr_2102{left:145px;bottom:269px;letter-spacing:-0.1px;}
#ts_2102{left:117px;bottom:250px;letter-spacing:-0.12px;}
#tt_2102{left:90px;bottom:232px;letter-spacing:-0.11px;}
#tu_2102{left:117px;bottom:214px;letter-spacing:-0.11px;}
#tv_2102{left:90px;bottom:195px;letter-spacing:-0.11px;}
#tw_2102{left:69px;bottom:159px;letter-spacing:-0.13px;}
#tx_2102{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#ty_2102{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#tz_2102{left:313px;bottom:1065px;letter-spacing:-0.13px;}
#t10_2102{left:313px;bottom:1050px;letter-spacing:-0.18px;}
#t11_2102{left:356px;bottom:1065px;letter-spacing:-0.12px;}
#t12_2102{left:356px;bottom:1050px;letter-spacing:-0.13px;word-spacing:-1.03px;}
#t13_2102{left:356px;bottom:1034px;letter-spacing:-0.14px;}
#t14_2102{left:429px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t15_2102{left:429px;bottom:1050px;letter-spacing:-0.12px;}
#t16_2102{left:554px;bottom:1065px;letter-spacing:-0.12px;}
#t17_2102{left:78px;bottom:1011px;letter-spacing:-0.13px;}
#t18_2102{left:78px;bottom:995px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t19_2102{left:78px;bottom:978px;letter-spacing:-0.15px;}
#t1a_2102{left:313px;bottom:1011px;}
#t1b_2102{left:356px;bottom:1011px;letter-spacing:-0.13px;}
#t1c_2102{left:429px;bottom:1011px;letter-spacing:-0.15px;}
#t1d_2102{left:429px;bottom:995px;letter-spacing:-0.15px;}
#t1e_2102{left:554px;bottom:1011px;letter-spacing:-0.12px;}
#t1f_2102{left:554px;bottom:995px;letter-spacing:-0.13px;}
#t1g_2102{left:554px;bottom:978px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#t1h_2102{left:78px;bottom:955px;letter-spacing:-0.13px;}
#t1i_2102{left:78px;bottom:938px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1j_2102{left:78px;bottom:921px;letter-spacing:-0.15px;}
#t1k_2102{left:313px;bottom:955px;}
#t1l_2102{left:356px;bottom:955px;letter-spacing:-0.13px;}
#t1m_2102{left:429px;bottom:955px;letter-spacing:-0.15px;}
#t1n_2102{left:429px;bottom:938px;letter-spacing:-0.15px;}
#t1o_2102{left:554px;bottom:955px;letter-spacing:-0.12px;}
#t1p_2102{left:554px;bottom:938px;letter-spacing:-0.13px;}
#t1q_2102{left:554px;bottom:921px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#t1r_2102{left:78px;bottom:898px;letter-spacing:-0.13px;}
#t1s_2102{left:78px;bottom:881px;letter-spacing:-0.14px;}
#t1t_2102{left:78px;bottom:865px;letter-spacing:-0.13px;}
#t1u_2102{left:313px;bottom:898px;}
#t1v_2102{left:356px;bottom:898px;letter-spacing:-0.12px;}
#t1w_2102{left:429px;bottom:898px;letter-spacing:-0.15px;}
#t1x_2102{left:554px;bottom:898px;letter-spacing:-0.12px;}
#t1y_2102{left:554px;bottom:881px;letter-spacing:-0.13px;}
#t1z_2102{left:554px;bottom:865px;letter-spacing:-0.11px;}
#t20_2102{left:554px;bottom:848px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t21_2102{left:83px;bottom:767px;letter-spacing:-0.15px;}
#t22_2102{left:164px;bottom:767px;letter-spacing:-0.14px;}
#t23_2102{left:269px;bottom:767px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t24_2102{left:422px;bottom:767px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t25_2102{left:581px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t26_2102{left:739px;bottom:767px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t27_2102{left:98px;bottom:742px;}
#t28_2102{left:171px;bottom:742px;letter-spacing:-0.09px;}
#t29_2102{left:258px;bottom:742px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_2102{left:413px;bottom:742px;letter-spacing:-0.12px;}
#t2b_2102{left:602px;bottom:742px;letter-spacing:-0.16px;}
#t2c_2102{left:760px;bottom:742px;letter-spacing:-0.15px;}

.s1_2102{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2102{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2102{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2102{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2102{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2102{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2102{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_2102{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2102" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2102Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2102" style="-webkit-user-select: none;"><object width="935" height="1210" data="2102/2102.svg" type="image/svg+xml" id="pdf2102" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2102" class="t s1_2102">VCVTUW2PH—Convert Packed Unsigned Word Integers to FP16 Values </span>
<span id="t2_2102" class="t s2_2102">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2102" class="t s1_2102">5-140 </span><span id="t4_2102" class="t s1_2102">Vol. 2C </span>
<span id="t5_2102" class="t s3_2102">VCVTUW2PH—Convert Packed Unsigned Word Integers to FP16 Values </span>
<span id="t6_2102" class="t s4_2102">Instruction Operand Encoding </span>
<span id="t7_2102" class="t s5_2102">Description </span>
<span id="t8_2102" class="t s6_2102">This instruction converts packed unsigned word integers in the source operand to FP16 values in the destination </span>
<span id="t9_2102" class="t s6_2102">operand. When conversion is inexact, the value returned is rounded according to the rounding control bits in the </span>
<span id="ta_2102" class="t s6_2102">MXCSR register or embedded rounding controls. </span>
<span id="tb_2102" class="t s6_2102">The destination elements are updated according to the writemask. </span>
<span id="tc_2102" class="t s6_2102">If the result of the convert operation is overflow and MXCSR.OM=0 then a SIMD exception will be raised with OE=1, </span>
<span id="td_2102" class="t s6_2102">PE=1. </span>
<span id="te_2102" class="t s5_2102">Operation </span>
<span id="tf_2102" class="t s7_2102">VCVTUW2PH dest, src </span>
<span id="tg_2102" class="t s8_2102">VL = 128, 256 or 512 </span>
<span id="th_2102" class="t s8_2102">KL := VL / 16 </span>
<span id="ti_2102" class="t s8_2102">IF *SRC is a register* and (VL = 512) AND (EVEX.b = 1): </span>
<span id="tj_2102" class="t s8_2102">SET_RM(EVEX.RC) </span>
<span id="tk_2102" class="t s8_2102">ELSE: </span>
<span id="tl_2102" class="t s8_2102">SET_RM(MXCSR.RC) </span>
<span id="tm_2102" class="t s8_2102">FOR j := 0 TO KL-1: </span>
<span id="tn_2102" class="t s8_2102">IF k1[j] OR *no writemask*: </span>
<span id="to_2102" class="t s8_2102">IF *SRC is memory* and EVEX.b = 1: </span>
<span id="tp_2102" class="t s8_2102">tsrc := SRC.word[0] </span>
<span id="tq_2102" class="t s8_2102">ELSE </span>
<span id="tr_2102" class="t s8_2102">tsrc := SRC.word[j] </span>
<span id="ts_2102" class="t s8_2102">DEST.fp16[j] := Convert_unsignd_integer16_to_fp16(tsrc) </span>
<span id="tt_2102" class="t s8_2102">ELSE IF *zeroing*: </span>
<span id="tu_2102" class="t s8_2102">DEST.fp16[j] := 0 </span>
<span id="tv_2102" class="t s8_2102">// else dest.fp16[j] remains unchanged </span>
<span id="tw_2102" class="t s8_2102">DEST[MAXVL-1:VL] := 0 </span>
<span id="tx_2102" class="t s7_2102">Opcode/ </span>
<span id="ty_2102" class="t s7_2102">Instruction </span>
<span id="tz_2102" class="t s7_2102">Op/ </span>
<span id="t10_2102" class="t s7_2102">En </span>
<span id="t11_2102" class="t s7_2102">64/32 </span>
<span id="t12_2102" class="t s7_2102">bit Mode </span>
<span id="t13_2102" class="t s7_2102">Support </span>
<span id="t14_2102" class="t s7_2102">CPUID Feature </span>
<span id="t15_2102" class="t s7_2102">Flag </span>
<span id="t16_2102" class="t s7_2102">Description </span>
<span id="t17_2102" class="t s8_2102">EVEX.128.F2.MAP5.W0 7D /r </span>
<span id="t18_2102" class="t s8_2102">VCVTUW2PH xmm1{k1}{z}, xmm2/ </span>
<span id="t19_2102" class="t s8_2102">m128/m16bcst </span>
<span id="t1a_2102" class="t s8_2102">A </span><span id="t1b_2102" class="t s8_2102">V/V </span><span id="t1c_2102" class="t s8_2102">AVX512-FP16 </span>
<span id="t1d_2102" class="t s8_2102">AVX512VL </span>
<span id="t1e_2102" class="t s8_2102">Convert eight packed unsigned word integers </span>
<span id="t1f_2102" class="t s8_2102">from xmm2/m128/m16bcst to FP16 values, and </span>
<span id="t1g_2102" class="t s8_2102">store the result in xmm1 subject to writemask k1. </span>
<span id="t1h_2102" class="t s8_2102">EVEX.256.F2.MAP5.W0 7D /r </span>
<span id="t1i_2102" class="t s8_2102">VCVTUW2PH ymm1{k1}{z}, ymm2/ </span>
<span id="t1j_2102" class="t s8_2102">m256/m16bcst </span>
<span id="t1k_2102" class="t s8_2102">A </span><span id="t1l_2102" class="t s8_2102">V/V </span><span id="t1m_2102" class="t s8_2102">AVX512-FP16 </span>
<span id="t1n_2102" class="t s8_2102">AVX512VL </span>
<span id="t1o_2102" class="t s8_2102">Convert sixteen packed unsigned word integers </span>
<span id="t1p_2102" class="t s8_2102">from ymm2/m256/m16bcst to FP16 values, and </span>
<span id="t1q_2102" class="t s8_2102">store the result in ymm1 subject to writemask k1. </span>
<span id="t1r_2102" class="t s8_2102">EVEX.512.F2.MAP5.W0 7D /r </span>
<span id="t1s_2102" class="t s8_2102">VCVTUW2PH zmm1{k1}{z}, zmm2/ </span>
<span id="t1t_2102" class="t s8_2102">m512/m16bcst {er} </span>
<span id="t1u_2102" class="t s8_2102">A </span><span id="t1v_2102" class="t s8_2102">V/V </span><span id="t1w_2102" class="t s8_2102">AVX512-FP16 </span><span id="t1x_2102" class="t s8_2102">Convert thirty-two packed unsigned word </span>
<span id="t1y_2102" class="t s8_2102">integers from zmm2/m512/m16bcst to FP16 </span>
<span id="t1z_2102" class="t s8_2102">values, and store the result in zmm1 subject to </span>
<span id="t20_2102" class="t s8_2102">writemask k1. </span>
<span id="t21_2102" class="t s7_2102">Op/En </span><span id="t22_2102" class="t s7_2102">Tuple </span><span id="t23_2102" class="t s7_2102">Operand 1 </span><span id="t24_2102" class="t s7_2102">Operand 2 </span><span id="t25_2102" class="t s7_2102">Operand 3 </span><span id="t26_2102" class="t s7_2102">Operand 4 </span>
<span id="t27_2102" class="t s8_2102">A </span><span id="t28_2102" class="t s8_2102">Full </span><span id="t29_2102" class="t s8_2102">ModRM:reg (w) </span><span id="t2a_2102" class="t s8_2102">ModRM:r/m (r) </span><span id="t2b_2102" class="t s8_2102">N/A </span><span id="t2c_2102" class="t s8_2102">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
