just changed value, and “CLK=’1’,” then a rising transition has occurred on CLK. The output signal Z is driven
by a nonguarded, selected concurrent signal assignment statement that executes any time STATE changes value.