
---------- Begin Simulation Statistics ----------
final_tick                                24774727500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    541                       # Simulator instruction rate (inst/s)
host_mem_usage                               10237816                       # Number of bytes of host memory used
host_op_rate                                      554                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29062.51                       # Real time elapsed on the host
host_tick_rate                                 590090                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15731146                       # Number of instructions simulated
sim_ops                                      16104690                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017149                       # Number of seconds simulated
sim_ticks                                 17149490000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.104748                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  665051                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               684880                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                927                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7500                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            690425                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9023                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10606                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1583                       # Number of indirect misses.
system.cpu.branchPred.lookups                  755754                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   24518                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1159                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4616503                       # Number of instructions committed
system.cpu.committedOps                       4692401                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.140013                       # CPI: cycles per instruction
system.cpu.discardedOps                         19072                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2551209                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            167979                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1260850                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4442295                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.318470                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      836                       # number of quiesce instructions executed
system.cpu.numCycles                         14495881                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       836                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3214665     68.51%     68.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2363      0.05%     68.56% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::MemRead                 180461      3.85%     72.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1294912     27.60%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4692401                       # Class of committed instruction
system.cpu.quiesceCycles                     12943303                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10053586                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1193                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1187092                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              389237                       # Transaction distribution
system.membus.trans_dist::ReadResp             395268                       # Transaction distribution
system.membus.trans_dist::WriteReq             206681                       # Transaction distribution
system.membus.trans_dist::WriteResp            206681                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          605                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5561                       # Transaction distribution
system.membus.trans_dist::ReadExReq               323                       # Transaction distribution
system.membus.trans_dist::ReadExResp              323                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5343                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           689                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       587282                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        587282                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        15839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        15839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           69                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1177533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1194874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1174564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1174564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2385277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       341888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       341888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         6936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        19079                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       129631                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     37585788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     37585788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                38057307                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1777136                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000681                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.026085                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1775926     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                    1210      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1777136                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2971416121                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            17578749                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15502390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3350750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15283095                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2344763190                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           27600250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3821455                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       955364                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4776818                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       955364                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3821455                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4776818                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4776818                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4776818                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9553637                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       405504                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       405504                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       791320                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       791320                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7910                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        13804                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        49184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2310146                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2310146                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2393648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          330                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        12430                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        19079                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       786804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     36962308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     36962308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     38096387                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4086339875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3303209771                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2008600000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3821455                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2866091                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3821455                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10509001                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3821455                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2866091                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6687546                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3821455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6687546                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6687546                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17196546                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2866091                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6687546                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9553637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2866091                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       985452                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3851543                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2866091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9553637                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       985452                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13405180                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       388370                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       388370                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       198912                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       198912                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1155074                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1174564                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       524660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     36962308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     37585788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       716047                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       716047    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       716047                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1656048250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2140751000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12309408                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3005672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    698663809                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19107274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    717771082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19107274                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     19128965                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     38236239                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    717771082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     38236239                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    756007322                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     12320768                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     43843588                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     24641540                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     42598404                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       385024                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8237057                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       770049                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5259265                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3821455                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1830477058                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    718433493                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3821455                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2556553460                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1047078601                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1436867219                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2483945820                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3821455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2877555659                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2155300712                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3821455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5040499280                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       341952                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       343808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       341952                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       341952                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5343                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5372                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     19939485                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       108225                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       20047710                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     19939485                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     19939485                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     19939485                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       108225                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      20047710                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     24641540                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24918332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     12320768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12769216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       385025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              389353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          607                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       192512                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199519                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11486056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1436867219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       985452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3668447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1453007174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2265257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19107274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    718433493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3821455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       955364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            744582842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2265257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     30593330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2155300712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3821455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       955364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       985452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3668447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2197590016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    577438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000548054000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          262                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          262                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              702015                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             212589                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      389353                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199519                       # Number of write requests accepted
system.mem_ctrls.readBursts                    389353                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199519                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     99                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12482                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12545797570                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1946270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22763715070                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32230.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58480.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       292                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   363039                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  185636                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                389351                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199519                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  343629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   13731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   13467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   13475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  32285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    584                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.651380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   861.962345                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.539501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1012      2.52%      2.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          970      2.42%      4.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          719      1.79%      6.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          517      1.29%      8.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          641      1.60%      9.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          536      1.34%     10.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          735      1.83%     12.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          606      1.51%     14.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        34365     85.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40101                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1485.778626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1246.834295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            72     27.48%     27.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.38%     27.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           49     18.70%     46.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.38%     46.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          112     42.75%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.76%     90.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           14      5.34%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.38%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.38%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.76%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      1.53%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            3      1.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           262                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     761.545802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    459.355008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    424.627116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             32     12.21%     12.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      1.15%     13.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      5.34%     18.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           13      4.96%     23.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.38%     24.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.38%     24.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.76%     25.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.15%     26.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.15%     27.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.38%     27.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.38%     28.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.38%     28.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      3.82%     32.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          177     67.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           262                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               24912256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12769600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                24918332                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12769216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1452.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       744.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1453.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    744.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17149393750                       # Total gap between requests
system.mem_ctrls.avgGap                      29122.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     24635204                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     12319680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11486055.853555995971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1436497761.741019725800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 985452.045512723736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3668447.283271980938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2351090.323968817946                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19107273.744000550359                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 718370050.654567599297                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3821454.748800110072                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 955363.687200027518                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       385025                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          983                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          607                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       192512                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    179412460                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  22517876085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     24051420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42375105                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22397221755                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   9733919375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 286235847875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3936153625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    243248375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58250.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58484.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     90760.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43107.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36898223.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1901156.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1486846.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3843900.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    950188.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9058028350                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    927570000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7164653150                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1672                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           836                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9676927.631579                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2470800.139466                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          836    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        71875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11959000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             836                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     16684816000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8089911500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2290241                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2290241                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2290241                       # number of overall hits
system.cpu.icache.overall_hits::total         2290241                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5343                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5343                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5343                       # number of overall misses
system.cpu.icache.overall_misses::total          5343                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    233676875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    233676875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    233676875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    233676875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2295584                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2295584                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2295584                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2295584                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002328                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002328                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002328                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002328                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43735.144114                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43735.144114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43735.144114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43735.144114                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5343                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5343                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5343                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5343                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    225370750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    225370750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    225370750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    225370750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002328                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002328                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002328                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002328                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42180.563354                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42180.563354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42180.563354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42180.563354                       # average overall mshr miss latency
system.cpu.icache.replacements                   5154                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2290241                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2290241                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5343                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5343                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    233676875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    233676875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2295584                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2295584                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43735.144114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43735.144114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5343                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5343                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    225370750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    225370750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42180.563354                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42180.563354                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           469.488398                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1527429                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5154                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            296.357974                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   469.488398                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.916970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.916970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4596510                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4596510                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       291979                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           291979                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       291979                       # number of overall hits
system.cpu.dcache.overall_hits::total          291979                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1312                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1312                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1312                       # number of overall misses
system.cpu.dcache.overall_misses::total          1312                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     99068750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     99068750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     99068750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     99068750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       293291                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       293291                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       293291                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       293291                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004473                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004473                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004473                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004473                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75509.717988                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75509.717988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75509.717988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75509.717988                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          605                       # number of writebacks
system.cpu.dcache.writebacks::total               605                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          300                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         8636                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         8636                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75763875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75763875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75763875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75763875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     18786500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     18786500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003450                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003450                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003450                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003450                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74865.489130                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74865.489130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74865.489130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74865.489130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2175.370542                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2175.370542                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1012                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       180546                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          180546                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          741                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           741                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57438625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57438625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       181287                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       181287                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004087                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004087                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77515.013495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77515.013495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           52                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          689                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          689                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          867                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          867                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53058750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53058750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     18786500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     18786500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003801                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003801                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77008.345428                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77008.345428                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21668.396770                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21668.396770                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       111433                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         111433                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41630125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41630125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       112004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       112004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72907.399299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72907.399299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          248                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          248                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         7769                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         7769                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22705125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22705125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002884                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002884                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70294.504644                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70294.504644                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       587282                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       587282                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6131067875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6131067875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10439.734020                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10439.734020                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       107465                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       107465                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       479817                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       479817                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   5917101496                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   5917101496                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12331.996357                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12331.996357                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.860688                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               25386                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1014                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.035503                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.860688                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999728                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999728                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          306                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          169                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5872432                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5872432                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24774727500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                24775003125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    541                       # Simulator instruction rate (inst/s)
host_mem_usage                               10237816                       # Number of bytes of host memory used
host_op_rate                                      554                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29062.61                       # Real time elapsed on the host
host_tick_rate                                 590097                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15731155                       # Number of instructions simulated
sim_ops                                      16104705                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017150                       # Number of seconds simulated
sim_ticks                                 17149765625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.104331                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  665053                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               684885                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                928                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7502                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            690426                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9023                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10607                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1584                       # Number of indirect misses.
system.cpu.branchPred.lookups                  755762                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   24521                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1159                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4616512                       # Number of instructions committed
system.cpu.committedOps                       4692416                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.140103                       # CPI: cycles per instruction
system.cpu.discardedOps                         19079                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2551229                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            167980                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1260852                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4442670                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.318461                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      836                       # number of quiesce instructions executed
system.cpu.numCycles                         14496322                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       836                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3214673     68.51%     68.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2363      0.05%     68.56% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.56% # Class of committed instruction
system.cpu.op_class_0::MemRead                 180467      3.85%     72.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1294912     27.60%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4692416                       # Class of committed instruction
system.cpu.quiesceCycles                     12943303                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10053652                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1193                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1187101                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              389237                       # Transaction distribution
system.membus.trans_dist::ReadResp             395273                       # Transaction distribution
system.membus.trans_dist::WriteReq             206681                       # Transaction distribution
system.membus.trans_dist::WriteResp            206681                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          606                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5565                       # Transaction distribution
system.membus.trans_dist::ReadExReq               323                       # Transaction distribution
system.membus.trans_dist::ReadExResp              323                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5345                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           691                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       587282                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        587282                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        15847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        15847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           69                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1177539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1194880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1174564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1174564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2385291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       342080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       342080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         6936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        19079                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       129823                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     37585788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     37585788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                38057691                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1777140                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000681                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.026085                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1775930     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                    1210      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1777140                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2971425621                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            17578749                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15510140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3350750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15294595                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2344763190                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           27615250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3821393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       955348                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4776742                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       955348                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3821393                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4776742                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4776742                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4776742                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9553483                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       405504                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       405504                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       791320                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       791320                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7910                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        13804                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        49184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2310146                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2310146                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2393648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          330                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        12430                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        19079                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       786804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     36962308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     36962308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     38096387                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4086339875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3303209771                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2008600000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3821393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2866045                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3821393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10508832                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3821393                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2866045                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6687438                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3821393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6687438                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6687438                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17196270                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2866045                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6687438                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9553483                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2866045                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       985436                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3851481                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2866045                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9553483                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       985436                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13404965                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       388370                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       388370                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       198912                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       198912                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1155074                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1174564                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       524660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     36962308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     37585788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       716047                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       716047    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       716047                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1656048250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2140751000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12309408                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3005672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    698652580                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19106967                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    717759547                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19106967                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     19128658                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     38235625                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    717759547                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     38235625                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    755995171                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     12320768                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     43843588                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     24641540                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     42598404                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       385024                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8237057                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       770049                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5259265                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3821393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1830447639                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    718421946                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3821393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2556512372                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1047061773                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1436844126                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2483905899                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3821393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2877509412                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2155266072                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3821393                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5040418271                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       342080                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       343936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       342080                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       342080                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5345                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5374                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     19946628                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       108223                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       20054851                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     19946628                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     19946628                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     19946628                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       108223                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      20054851                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     24641540                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24918460                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     12320768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12769280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       385025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              389355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          608                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       192512                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199520                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11485871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1436844126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       985436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3675852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1452991285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2268952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19106967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    718421946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3821393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       955348                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            744574607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2268952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     30592838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2155266072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3821393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       955348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       985436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3675852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2197565892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    577438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000548054000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          262                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          262                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              702020                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             212589                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      389355                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199520                       # Number of write requests accepted
system.mem_ctrls.readBursts                    389355                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199520                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     99                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12482                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12545797570                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1946280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22763767570                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32230.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58480.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       292                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   363041                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  185636                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                389353                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199520                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  343629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   13731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   13467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   13475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  32285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    584                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.597556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   861.862232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.608207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1013      2.53%      2.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          971      2.42%      4.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          719      1.79%      6.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          517      1.29%      8.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          642      1.60%      9.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          536      1.34%     10.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          736      1.84%     12.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          606      1.51%     14.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        34365     85.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40105                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1485.778626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1246.834295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            72     27.48%     27.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.38%     27.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           49     18.70%     46.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.38%     46.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          112     42.75%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.76%     90.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           14      5.34%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.38%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.38%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.76%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      1.53%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            3      1.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           262                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     761.545802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    459.355008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    424.627116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             32     12.21%     12.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      1.15%     13.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      5.34%     18.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           13      4.96%     23.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.38%     24.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.38%     24.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.76%     25.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.15%     26.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.15%     27.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.38%     27.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.38%     28.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.38%     28.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      3.82%     32.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          177     67.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           262                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               24912384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12769600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                24918460                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12769280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1452.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       744.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1452.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    744.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17149853750                       # Total gap between requests
system.mem_ctrls.avgGap                      29123.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     24635204                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     12319680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11485871.253707000986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1436474674.854339361191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 985436.207674120902                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3675851.984128791839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2351052.538072221912                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19106966.658618692309                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 718358505.263829231262                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3821393.331723738927                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 955348.332930934732                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       385025                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          985                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          608                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       192512                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    179412460                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  22517876085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     24051420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42427605                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22397221755                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   9733919375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 286235847875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3936153625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    243248375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58250.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58484.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     90760.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43073.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36837535.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1901156.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1486846.78                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3843900.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    950188.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9058028350                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    927631125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7164867650                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1672                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           836                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9676927.631579                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2470800.139466                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          836    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        71875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11959000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             836                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     16685091625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8089911500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2290254                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2290254                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2290254                       # number of overall hits
system.cpu.icache.overall_hits::total         2290254                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5345                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5345                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5345                       # number of overall misses
system.cpu.icache.overall_misses::total          5345                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    233808125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    233808125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    233808125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    233808125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2295599                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2295599                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2295599                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2295599                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002328                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002328                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002328                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002328                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43743.334892                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43743.334892                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43743.334892                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43743.334892                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5345                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5345                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5345                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5345                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    225497000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    225497000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    225497000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    225497000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002328                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002328                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002328                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002328                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42188.400374                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42188.400374                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42188.400374                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42188.400374                       # average overall mshr miss latency
system.cpu.icache.replacements                   5157                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2290254                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2290254                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5345                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5345                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    233808125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    233808125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2295599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2295599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43743.334892                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43743.334892                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5345                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5345                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    225497000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    225497000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42188.400374                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42188.400374                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           469.488422                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5714907                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5628                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1015.441898                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   469.488422                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.916970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.916970                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4596543                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4596543                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       291983                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           291983                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       291983                       # number of overall hits
system.cpu.dcache.overall_hits::total          291983                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1314                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1314                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1314                       # number of overall misses
system.cpu.dcache.overall_misses::total          1314                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     99188750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     99188750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     99188750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     99188750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       293297                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       293297                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       293297                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       293297                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004480                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004480                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004480                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004480                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75486.111111                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75486.111111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75486.111111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75486.111111                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          606                       # number of writebacks
system.cpu.dcache.writebacks::total               606                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          300                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1014                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1014                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1014                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1014                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         8636                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         8636                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75880875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75880875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75880875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75880875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     18786500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     18786500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003457                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003457                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003457                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003457                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74833.210059                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74833.210059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74833.210059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74833.210059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2175.370542                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2175.370542                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1014                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       180550                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          180550                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          743                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           743                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57558625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57558625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       181293                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       181293                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004098                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004098                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77467.866756                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77467.866756                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           52                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          691                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          691                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          867                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          867                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53175750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53175750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     18786500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     18786500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003812                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003812                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76954.775687                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76954.775687                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21668.396770                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21668.396770                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       111433                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         111433                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41630125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41630125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       112004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       112004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72907.399299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72907.399299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          248                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          248                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         7769                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         7769                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22705125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22705125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002884                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002884                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70294.504644                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70294.504644                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       587282                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       587282                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6131067875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6131067875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10439.734020                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10439.734020                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       107465                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       107465                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       479817                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       479817                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   5917101496                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   5917101496                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12331.996357                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12331.996357                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.860658                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              296528                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1526                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            194.317169                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.860658                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999728                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999728                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          304                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          169                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5872458                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5872458                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  24775003125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
