###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx03.ecn.purdue.edu)
#  Generated on:      Tue Mar  8 20:20:57 2016
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
+ Removal                       0.480
+ Phase Shift                   0.000
= Required Time                 1.391
  Arrival Time                  1.544
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.946 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.343 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] | R ^            | DFFSR  | 0.753 | 0.048 |   1.544 |    1.391 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.254 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.396 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.715 | 
     | nclk__L2_I7                                     | A v -> Y ^     | INVX8  | 0.325 | 0.313 |   0.875 |    1.028 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] | CLK ^          | DFFSR  | 0.343 | 0.036 |   0.910 |    1.064 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin I0/LD/OCTRL/d_minus_reg_reg/CLK 
Endpoint:   I0/LD/OCTRL/d_minus_reg_reg/R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
+ Removal                       0.481
+ Phase Shift                   0.000
= Required Time                 1.392
  Arrival Time                  1.548
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | n_rst ^        |        | 0.161 |       |   1.100 |    0.944 | 
     | U8                          | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.340 | 
     | I0/LD/OCTRL/d_minus_reg_reg | R ^            | DFFSR  | 0.759 | 0.051 |   1.548 |    1.392 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | clk ^          |        | 0.161 |       |   0.100 |    0.256 | 
     | U7                          | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.398 | 
     | nclk__L1_I0                 | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.717 | 
     | nclk__L2_I7                 | A v -> Y ^     | INVX8  | 0.325 | 0.313 |   0.874 |    1.030 | 
     | I0/LD/OCTRL/d_minus_reg_reg | CLK ^          | DFFSR  | 0.343 | 0.036 |   0.911 |    1.066 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
+ Removal                       0.484
+ Phase Shift                   0.000
= Required Time                 1.391
  Arrival Time                  1.569
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.922 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.319 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] | R ^            | DFFSR  | 0.774 | 0.073 |   1.569 |    1.391 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.278 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.420 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.739 | 
     | nclk__L2_I7                             | A v -> Y ^     | INVX8  | 0.325 | 0.313 |   0.875 |    1.052 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] | CLK ^          | DFFSR  | 0.343 | 0.033 |   0.908 |    1.085 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
+ Removal                       0.485
+ Phase Shift                   0.000
= Required Time                 1.391
  Arrival Time                  1.581
  Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.910 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.307 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] | R ^            | DFFSR  | 0.780 | 0.084 |   1.581 |    1.391 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.290 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.432 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.751 | 
     | nclk__L2_I7                                     | A v -> Y ^     | INVX8  | 0.325 | 0.313 |   0.874 |    1.064 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] | CLK ^          | DFFSR  | 0.343 | 0.032 |   0.906 |    1.096 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[2] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
+ Removal                       0.489
+ Phase Shift                   0.000
= Required Time                 1.394
  Arrival Time                  1.588
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.906 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.302 | 
     | I0/LD/CTRL/\curr_state_reg[2] | R ^            | DFFSR  | 0.790 | 0.091 |   1.588 |    1.394 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.294 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.436 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.755 | 
     | nclk__L2_I4                   | A v -> Y ^     | INVX8  | 0.340 | 0.324 |   0.885 |    1.079 | 
     | I0/LD/CTRL/\curr_state_reg[2] | CLK ^          | DFFSR  | 0.364 | 0.021 |   0.905 |    1.099 | 
     +----------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.918
+ Removal                       0.489
+ Phase Shift                   0.000
= Required Time                 1.407
  Arrival Time                  1.614
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.893 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.290 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | R ^            | DFFSR  | 0.790 | 0.118 |   1.614 |    1.407 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.307 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.449 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.768 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.093 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | CLK ^          | DFFSR  | 0.371 | 0.032 |   0.918 |    1.125 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
+ Removal                       0.489
+ Phase Shift                   0.000
= Required Time                 1.396
  Arrival Time                  1.609
  Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.887 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | R ^            | DFFSR  | 0.790 | 0.112 |   1.609 |    1.396 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.313 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.456 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.774 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^          | DFFSR  | 0.365 | 0.020 |   0.907 |    1.120 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
+ Removal                       0.489
+ Phase Shift                   0.000
= Required Time                 1.395
  Arrival Time                  1.611
  Slack Time                    0.216
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.884 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.281 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | R ^            | DFFSR  | 0.790 | 0.115 |   1.611 |    1.395 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.316 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.458 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.777 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | CLK ^          | DFFSR  | 0.365 | 0.020 |   0.907 |    1.122 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[3] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
+ Removal                       0.489
+ Phase Shift                   0.000
= Required Time                 1.396
  Arrival Time                  1.614
  Slack Time                    0.218
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.882 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.278 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[3] | R ^            | DFFSR  | 0.790 | 0.117 |   1.614 |    1.396 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.318 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.461 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.779 | 
     | nclk__L2_I2                                     | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.105 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[3] | CLK ^          | DFFSR  | 0.365 | 0.020 |   0.907 |    1.125 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
+ Removal                       0.489
+ Phase Shift                   0.000
= Required Time                 1.395
  Arrival Time                  1.614
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.881 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.278 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | R ^            | DFFSR  | 0.790 | 0.117 |   1.614 |    1.395 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.319 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.461 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.780 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.105 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | CLK ^          | DFFSR  | 0.365 | 0.020 |   0.907 |    1.125 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[2] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
+ Removal                       0.489
+ Phase Shift                   0.000
= Required Time                 1.396
  Arrival Time                  1.615
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.881 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.277 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[2] | R ^            | DFFSR  | 0.790 | 0.118 |   1.615 |    1.396 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.319 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.462 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.780 | 
     | nclk__L2_I2                                     | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.106 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[2] | CLK ^          | DFFSR  | 0.365 | 0.020 |   0.907 |    1.126 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[3] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
+ Removal                       0.490
+ Phase Shift                   0.000
= Required Time                 1.394
  Arrival Time                  1.616
  Slack Time                    0.222
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.878 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.274 | 
     | I0/LD/CTRL/\curr_state_reg[3] | R ^            | DFFSR  | 0.799 | 0.119 |   1.616 |    1.394 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.322 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.465 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.783 | 
     | nclk__L2_I4                   | A v -> Y ^     | INVX8  | 0.340 | 0.324 |   0.885 |    1.107 | 
     | I0/LD/CTRL/\curr_state_reg[3] | CLK ^          | DFFSR  | 0.363 | 0.019 |   0.903 |    1.126 | 
     +----------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
+ Removal                       0.489
+ Phase Shift                   0.000
= Required Time                 1.396
  Arrival Time                  1.619
  Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.877 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.274 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | R ^            | DFFSR  | 0.792 | 0.122 |   1.619 |    1.396 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.323 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.465 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.784 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.109 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | CLK ^          | DFFSR  | 0.365 | 0.020 |   0.907 |    1.130 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
+ Removal                       0.491
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  1.634
  Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.865 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.261 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | R ^            | DFFSR  | 0.801 | 0.138 |   1.634 |    1.398 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.335 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.478 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.797 | 
     | nclk__L2_I4                   | A v -> Y ^     | INVX8  | 0.340 | 0.324 |   0.885 |    1.120 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.366 | 0.023 |   0.908 |    1.143 | 
     +----------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
+ Removal                       0.489
+ Phase Shift                   0.000
= Required Time                 1.392
  Arrival Time                  1.628
  Slack Time                    0.236
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.864 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.260 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] | R ^            | DFFSR  | 0.793 | 0.132 |   1.628 |    1.392 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.336 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.479 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.797 | 
     | nclk__L2_I2                             | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.123 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] | CLK ^          | DFFSR  | 0.362 | 0.016 |   0.903 |    1.139 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
+ Removal                       0.489
+ Phase Shift                   0.000
= Required Time                 1.392
  Arrival Time                  1.633
  Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.859 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | R ^            | DFFSR  | 0.793 | 0.136 |   1.633 |    1.392 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.341 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.483 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.802 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | CLK ^          | DFFSR  | 0.362 | 0.016 |   0.903 |    1.144 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.391
  Arrival Time                  1.633
  Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    0.858 | 
     | U8                                        | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | R ^            | DFFSR  | 0.793 | 0.137 |   1.633 |    1.391 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |    0.342 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.485 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.803 | 
     | nclk__L2_I7                               | A v -> Y ^     | INVX8  | 0.325 | 0.313 |   0.875 |    1.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.343 | 0.030 |   0.904 |    1.146 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
+ Removal                       0.489
+ Phase Shift                   0.000
= Required Time                 1.396
  Arrival Time                  1.639
  Slack Time                    0.244
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.856 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.253 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | R ^            | DFFSR  | 0.793 | 0.143 |   1.639 |    1.396 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.344 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.486 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.805 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.130 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^          | DFFSR  | 0.365 | 0.020 |   0.906 |    1.150 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
+ Removal                       0.489
+ Phase Shift                   0.000
= Required Time                 1.394
  Arrival Time                  1.639
  Slack Time                    0.244
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.856 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.252 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | R ^            | DFFSR  | 0.793 | 0.142 |   1.639 |    1.394 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.344 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.487 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.805 | 
     | nclk__L2_I2                             | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.131 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | CLK ^          | DFFSR  | 0.364 | 0.018 |   0.905 |    1.149 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.906
+ Removal                       0.489
+ Phase Shift                   0.000
= Required Time                 1.395
  Arrival Time                  1.643
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.852 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.248 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | R ^            | DFFSR  | 0.793 | 0.147 |   1.643 |    1.395 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.348 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.491 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.809 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.135 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | CLK ^          | DFFSR  | 0.364 | 0.019 |   0.906 |    1.154 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.918
+ Removal                       0.490
+ Phase Shift                   0.000
= Required Time                 1.407
  Arrival Time                  1.658
  Slack Time                    0.250
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.850 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.246 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | R ^            | DFFSR  | 0.791 | 0.161 |   1.658 |    1.407 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.350 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.493 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.812 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.137 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | CLK ^          | DFFSR  | 0.370 | 0.031 |   0.918 |    1.168 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.920
+ Removal                       0.491
+ Phase Shift                   0.000
= Required Time                 1.410
  Arrival Time                  1.661
  Slack Time                    0.251
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.849 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.245 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | R ^            | DFFSR  | 0.799 | 0.165 |   1.661 |    1.410 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.351 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.494 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.812 | 
     | nclk__L2_I4                   | A v -> Y ^     | INVX8  | 0.340 | 0.324 |   0.885 |    1.136 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.371 | 0.035 |   0.919 |    1.171 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
+ Removal                       0.491
+ Phase Shift                   0.000
= Required Time                 1.402
  Arrival Time                  1.657
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.845 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.241 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | R ^            | DFFSR  | 0.800 | 0.161 |   1.657 |    1.402 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.355 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.498 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.817 | 
     | nclk__L2_I4                   | A v -> Y ^     | INVX8  | 0.340 | 0.324 |   0.885 |    1.140 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.368 | 0.027 |   0.911 |    1.167 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[1] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.920
+ Removal                       0.490
+ Phase Shift                   0.000
= Required Time                 1.410
  Arrival Time                  1.672
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.838 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.234 | 
     | I0/LD/T_SR_0/\curr_val_reg[1] | R ^            | DFFSR  | 0.796 | 0.176 |   1.672 |    1.410 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.362 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.504 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.823 | 
     | nclk__L2_I4                   | A v -> Y ^     | INVX8  | 0.340 | 0.324 |   0.885 |    1.146 | 
     | I0/LD/T_SR_0/\curr_val_reg[1] | CLK ^          | DFFSR  | 0.371 | 0.035 |   0.920 |    1.181 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.917
+ Removal                       0.489
+ Phase Shift                   0.000
= Required Time                 1.406
  Arrival Time                  1.668
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.838 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.234 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | R ^            | DFFSR  | 0.789 | 0.172 |   1.668 |    1.406 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.362 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.505 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.823 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.149 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^          | DFFSR  | 0.370 | 0.030 |   0.917 |    1.179 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.915
+ Removal                       0.489
+ Phase Shift                   0.000
= Required Time                 1.403
  Arrival Time                  1.674
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.829 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] | R ^            | DFFSR  | 0.786 | 0.178 |   1.674 |    1.403 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.371 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.513 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.832 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] | CLK ^          | DFFSR  | 0.369 | 0.028 |   0.915 |    1.186 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin I0/LD/TIM/\clk_cnt_reg[0] /CLK 
Endpoint:   I0/LD/TIM/\clk_cnt_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.918
+ Removal                       0.490
+ Phase Shift                   0.000
= Required Time                 1.408
  Arrival Time                  1.680
  Slack Time                    0.272
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | n_rst ^        |        | 0.161 |       |   1.100 |    0.828 | 
     | U8                        | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.225 | 
     | I0/LD/TIM/\clk_cnt_reg[0] | R ^            | DFFSR  | 0.794 | 0.184 |   1.680 |    1.408 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.372 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.514 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.833 | 
     | nclk__L2_I4               | A v -> Y ^     | INVX8  | 0.340 | 0.324 |   0.885 |    1.156 | 
     | I0/LD/TIM/\clk_cnt_reg[0] | CLK ^          | DFFSR  | 0.371 | 0.034 |   0.918 |    1.190 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.922
+ Removal                       0.488
+ Phase Shift                   0.000
= Required Time                 1.410
  Arrival Time                  1.682
  Slack Time                    0.272
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.828 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | R ^            | DFFSR  | 0.783 | 0.186 |   1.682 |    1.410 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.372 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.515 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.833 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | CLK ^          | DFFSR  | 0.371 | 0.035 |   0.922 |    1.194 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[3] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.923
+ Removal                       0.490
+ Phase Shift                   0.000
= Required Time                 1.414
  Arrival Time                  1.687
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.827 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.223 | 
     | I0/LD/T_SR_0/\curr_val_reg[3] | R ^            | DFFSR  | 0.795 | 0.191 |   1.687 |    1.414 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.373 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.516 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.834 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.347 | 0.331 |   0.893 |    1.166 | 
     | I0/LD/T_SR_0/\curr_val_reg[3] | CLK ^          | DFFSR  | 0.374 | 0.031 |   0.923 |    1.197 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.923
+ Removal                       0.490
+ Phase Shift                   0.000
= Required Time                 1.414
  Arrival Time                  1.688
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.826 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.222 | 
     | I0/LD/T_SR_0/\curr_val_reg[4] | R ^            | DFFSR  | 0.795 | 0.192 |   1.688 |    1.414 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.374 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.517 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.835 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.347 | 0.331 |   0.893 |    1.167 | 
     | I0/LD/T_SR_0/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.374 | 0.031 |   0.923 |    1.197 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.922
+ Removal                       0.488
+ Phase Shift                   0.000
= Required Time                 1.410
  Arrival Time                  1.685
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.825 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.222 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | R ^            | DFFSR  | 0.782 | 0.188 |   1.685 |    1.410 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.375 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.517 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.836 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.161 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^          | DFFSR  | 0.371 | 0.035 |   0.922 |    1.197 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.923
+ Removal                       0.491
+ Phase Shift                   0.000
= Required Time                 1.414
  Arrival Time                  1.689
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.825 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.221 | 
     | I0/LD/T_SR_0/\curr_val_reg[5] | R ^            | DFFSR  | 0.795 | 0.193 |   1.689 |    1.414 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.375 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.518 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.836 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.347 | 0.331 |   0.893 |    1.168 | 
     | I0/LD/T_SR_0/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.374 | 0.031 |   0.923 |    1.199 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.924
+ Removal                       0.491
+ Phase Shift                   0.000
= Required Time                 1.415
  Arrival Time                  1.691
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.824 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.220 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | R ^            | DFFSR  | 0.795 | 0.194 |   1.691 |    1.415 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.376 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.518 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.837 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.347 | 0.331 |   0.893 |    1.168 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.375 | 0.032 |   0.924 |    1.200 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[3] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.924
+ Removal                       0.491
+ Phase Shift                   0.000
= Required Time                 1.415
  Arrival Time                  1.691
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.824 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.220 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | R ^            | DFFSR  | 0.795 | 0.194 |   1.691 |    1.415 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.376 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.518 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.837 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.347 | 0.331 |   0.893 |    1.168 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | CLK ^          | DFFSR  | 0.375 | 0.032 |   0.924 |    1.200 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
+ Removal                       0.488
+ Phase Shift                   0.000
= Required Time                 1.400
  Arrival Time                  1.677
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.823 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | R ^            | DFFSR  | 0.785 | 0.181 |   1.677 |    1.400 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.377 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.519 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.838 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | CLK ^          | DFFSR  | 0.368 | 0.025 |   0.912 |    1.189 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.919
+ Removal                       0.490
+ Phase Shift                   0.000
= Required Time                 1.409
  Arrival Time                  1.686
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.823 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.219 | 
     | I0/LD/T_SR_0/\curr_val_reg[2] | R ^            | DFFSR  | 0.795 | 0.190 |   1.686 |    1.409 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.377 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.520 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.838 | 
     | nclk__L2_I4                   | A v -> Y ^     | INVX8  | 0.340 | 0.324 |   0.885 |    1.162 | 
     | I0/LD/T_SR_0/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.371 | 0.034 |   0.919 |    1.196 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin I0/LD/TIM/\clk_cnt_reg[1] /CLK 
Endpoint:   I0/LD/TIM/\clk_cnt_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.919
+ Removal                       0.490
+ Phase Shift                   0.000
= Required Time                 1.409
  Arrival Time                  1.687
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | n_rst ^        |        | 0.161 |       |   1.100 |    0.822 | 
     | U8                        | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.219 | 
     | I0/LD/TIM/\clk_cnt_reg[1] | R ^            | DFFSR  | 0.795 | 0.191 |   1.687 |    1.409 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.378 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.520 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.839 | 
     | nclk__L2_I4               | A v -> Y ^     | INVX8  | 0.340 | 0.324 |   0.885 |    1.162 | 
     | I0/LD/TIM/\clk_cnt_reg[1] | CLK ^          | DFFSR  | 0.371 | 0.034 |   0.919 |    1.197 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[6] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.922
+ Removal                       0.490
+ Phase Shift                   0.000
= Required Time                 1.412
  Arrival Time                  1.690
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.822 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.218 | 
     | I0/LD/T_SR_0/\curr_val_reg[6] | R ^            | DFFSR  | 0.795 | 0.194 |   1.690 |    1.412 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.378 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.521 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.839 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.347 | 0.331 |   0.893 |    1.171 | 
     | I0/LD/T_SR_0/\curr_val_reg[6] | CLK ^          | DFFSR  | 0.374 | 0.029 |   0.922 |    1.200 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[3] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.922
+ Removal                       0.488
+ Phase Shift                   0.000
= Required Time                 1.410
  Arrival Time                  1.688
  Slack Time                    0.279
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.821 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[3] | R ^            | DFFSR  | 0.781 | 0.192 |   1.688 |    1.410 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.378 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.521 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.840 | 
     | nclk__L2_I2                                     | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[3] | CLK ^          | DFFSR  | 0.371 | 0.035 |   0.922 |    1.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.921
+ Removal                       0.488
+ Phase Shift                   0.000
= Required Time                 1.409
  Arrival Time                  1.689
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.820 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | R ^            | DFFSR  | 0.781 | 0.192 |   1.689 |    1.409 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.380 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.522 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.841 | 
     | nclk__L2_I2                                   | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | CLK ^          | DFFSR  | 0.371 | 0.034 |   0.921 |    1.201 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.921
+ Removal                       0.488
+ Phase Shift                   0.000
= Required Time                 1.409
  Arrival Time                  1.689
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.820 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.216 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | R ^            | DFFSR  | 0.781 | 0.193 |   1.689 |    1.409 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.380 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.523 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.841 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.167 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | CLK ^          | DFFSR  | 0.371 | 0.034 |   0.921 |    1.201 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin I0/LD/TIM/\clk_cnt_reg[2] /CLK 
Endpoint:   I0/LD/TIM/\clk_cnt_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.916
+ Removal                       0.490
+ Phase Shift                   0.000
= Required Time                 1.406
  Arrival Time                  1.686
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | n_rst ^        |        | 0.161 |       |   1.100 |    0.820 | 
     | U8                        | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.216 | 
     | I0/LD/TIM/\clk_cnt_reg[2] | R ^            | DFFSR  | 0.795 | 0.190 |   1.686 |    1.406 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.380 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.523 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.841 | 
     | nclk__L2_I4               | A v -> Y ^     | INVX8  | 0.340 | 0.324 |   0.885 |    1.165 | 
     | I0/LD/TIM/\clk_cnt_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.031 |   0.916 |    1.196 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin I0/LD/TIM/\curr_state_reg[1] /CLK 
Endpoint:   I0/LD/TIM/\curr_state_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.920
+ Removal                       0.490
+ Phase Shift                   0.000
= Required Time                 1.410
  Arrival Time                  1.690
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | n_rst ^        |        | 0.161 |       |   1.100 |    0.820 | 
     | U8                           | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.216 | 
     | I0/LD/TIM/\curr_state_reg[1] | R ^            | DFFSR  | 0.795 | 0.194 |   1.690 |    1.410 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | clk ^          |        | 0.161 |       |   0.100 |    0.380 | 
     | U7                           | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.523 | 
     | nclk__L1_I0                  | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.841 | 
     | nclk__L2_I4                  | A v -> Y ^     | INVX8  | 0.340 | 0.324 |   0.885 |    1.165 | 
     | I0/LD/TIM/\curr_state_reg[1] | CLK ^          | DFFSR  | 0.371 | 0.035 |   0.920 |    1.200 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[7] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.921
+ Removal                       0.491
+ Phase Shift                   0.000
= Required Time                 1.411
  Arrival Time                  1.691
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.820 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.216 | 
     | I0/LD/T_SR_0/\curr_val_reg[7] | R ^            | DFFSR  | 0.795 | 0.195 |   1.691 |    1.411 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.380 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.523 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.841 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.347 | 0.331 |   0.893 |    1.173 | 
     | I0/LD/T_SR_0/\curr_val_reg[7] | CLK ^          | DFFSR  | 0.373 | 0.028 |   0.921 |    1.201 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.921
+ Removal                       0.488
+ Phase Shift                   0.000
= Required Time                 1.408
  Arrival Time                  1.689
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.819 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.215 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | R ^            | DFFSR  | 0.781 | 0.193 |   1.689 |    1.408 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.381 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.523 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.842 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.168 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^          | DFFSR  | 0.371 | 0.034 |   0.921 |    1.201 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
+ Removal                       0.488
+ Phase Shift                   0.000
= Required Time                 1.396
  Arrival Time                  1.678
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.819 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | R ^            | DFFSR  | 0.785 | 0.181 |   1.678 |    1.396 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.381 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.524 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.842 | 
     | nclk__L2_I2                                | A v -> Y ^     | INVX8  | 0.342 | 0.326 |   0.887 |    1.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^          | DFFSR  | 0.366 | 0.022 |   0.908 |    1.189 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin I0/LD/CTRL/\bit_cnt_reg[0] /CLK 
Endpoint:   I0/LD/CTRL/\bit_cnt_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.923
+ Removal                       0.490
+ Phase Shift                   0.000
= Required Time                 1.413
  Arrival Time                  1.695
  Slack Time                    0.282
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.818 | 
     | U8                         | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.215 | 
     | I0/LD/CTRL/\bit_cnt_reg[0] | R ^            | DFFSR  | 0.796 | 0.199 |   1.695 |    1.413 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |    0.382 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.524 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.843 | 
     | nclk__L2_I4                | A v -> Y ^     | INVX8  | 0.340 | 0.324 |   0.885 |    1.166 | 
     | I0/LD/CTRL/\bit_cnt_reg[0] | CLK ^          | DFFSR  | 0.372 | 0.038 |   0.923 |    1.205 | 
     +-------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin I0/LD/TIM/\curr_state_reg[0] /CLK 
Endpoint:   I0/LD/TIM/\curr_state_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.922
+ Removal                       0.490
+ Phase Shift                   0.000
= Required Time                 1.413
  Arrival Time                  1.694
  Slack Time                    0.282
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | n_rst ^        |        | 0.161 |       |   1.100 |    0.818 | 
     | U8                           | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.214 | 
     | I0/LD/TIM/\curr_state_reg[0] | R ^            | DFFSR  | 0.796 | 0.198 |   1.694 |    1.413 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | clk ^          |        | 0.161 |       |   0.100 |    0.382 | 
     | U7                           | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.524 | 
     | nclk__L1_I0                  | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.843 | 
     | nclk__L2_I4                  | A v -> Y ^     | INVX8  | 0.340 | 0.324 |   0.885 |    1.166 | 
     | I0/LD/TIM/\curr_state_reg[0] | CLK ^          | DFFSR  | 0.371 | 0.038 |   0.922 |    1.204 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[1] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.923
+ Removal                       0.490
+ Phase Shift                   0.000
= Required Time                 1.413
  Arrival Time                  1.695
  Slack Time                    0.282
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.818 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.214 | 
     | I0/LD/CTRL/\curr_state_reg[1] | R ^            | DFFSR  | 0.796 | 0.199 |   1.695 |    1.413 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.382 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.525 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.843 | 
     | nclk__L2_I4                   | A v -> Y ^     | INVX8  | 0.340 | 0.324 |   0.885 |    1.167 | 
     | I0/LD/CTRL/\curr_state_reg[1] | CLK ^          | DFFSR  | 0.371 | 0.038 |   0.923 |    1.205 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin I0/LD/CTRL/\bit_cnt_reg[2] /CLK 
Endpoint:   I0/LD/CTRL/\bit_cnt_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.924
+ Removal                       0.490
+ Phase Shift                   0.000
= Required Time                 1.414
  Arrival Time                  1.697
  Slack Time                    0.282
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.818 | 
     | U8                         | YPAD ^ -> DI ^ | PADINC | 0.675 | 0.396 |   1.496 |    1.214 | 
     | I0/LD/CTRL/\bit_cnt_reg[2] | R ^            | DFFSR  | 0.796 | 0.201 |   1.697 |    1.414 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |    0.382 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.082 | 0.143 |   0.243 |    0.525 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.395 | 0.318 |   0.561 |    0.844 | 
     | nclk__L2_I4                | A v -> Y ^     | INVX8  | 0.340 | 0.324 |   0.885 |    1.167 | 
     | I0/LD/CTRL/\bit_cnt_reg[2] | CLK ^          | DFFSR  | 0.372 | 0.039 |   0.924 |    1.206 | 
     +-------------------------------------------------------------------------------------------+ 

