 
****************************************
Report : timing
        -path full
        -delay min
        -nets
        -max_paths 50
        -capacitance
Design : core
Version: T-2022.03-SP3
Date   : Tue Jun  6 19:43:09 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: fast   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/inst_valid_o_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U91/ZN (NOR2_X1)                             0.01       0.11 f
  fetch/N70 (net)                1         1.34      0.00       0.11 f
  fetch/inst_valid_o_reg/D (DFF_X1)                  0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/inst_valid_o_reg/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U121/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N37 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[31]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[31]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[30]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U120/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N36 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[30]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[30]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[29]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U119/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N35 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[29]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[29]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[28]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U118/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N34 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[28]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[28]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[27]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U117/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N33 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[27]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[27]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[26]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U116/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N32 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[26]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[26]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[25]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U115/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N31 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[25]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[25]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[24]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U114/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N30 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[24]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[24]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[23]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U113/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N29 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[23]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[23]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[22]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U112/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N28 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[22]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[22]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[21]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U111/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N27 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[21]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[21]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[20]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U110/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N26 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[20]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[20]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[19]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U109/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N25 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[19]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[19]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U108/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N24 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[18]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[18]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[17]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U107/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N23 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[17]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[17]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[16]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U106/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N22 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[16]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[16]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[15]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U105/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N21 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[15]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[15]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U104/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N20 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[14]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[14]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U103/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N19 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[13]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[13]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[12]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U102/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N18 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[12]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[12]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U101/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N17 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[11]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[11]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U100/ZN (NOR2_X1)                            0.01       0.11 f
  fetch/N16 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[10]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[10]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U99/ZN (NOR2_X1)                             0.01       0.11 f
  fetch/N15 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[9]/D (DFF_X1)                       0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[9]/CK (DFF_X1)                      0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U98/ZN (NOR2_X1)                             0.01       0.11 f
  fetch/N14 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[8]/D (DFF_X1)                       0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[8]/CK (DFF_X1)                      0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U97/ZN (NOR2_X1)                             0.01       0.11 f
  fetch/N13 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[7]/D (DFF_X1)                       0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[7]/CK (DFF_X1)                      0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U96/ZN (NOR2_X1)                             0.01       0.11 f
  fetch/N12 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[6]/D (DFF_X1)                       0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[6]/CK (DFF_X1)                      0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U95/ZN (NOR2_X1)                             0.01       0.11 f
  fetch/N11 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[5]/D (DFF_X1)                       0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[5]/CK (DFF_X1)                      0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U94/ZN (NOR2_X1)                             0.01       0.11 f
  fetch/N10 (net)                1         1.34      0.00       0.11 f
  fetch/pc_o_reg[4]/D (DFF_X1)                       0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[4]/CK (DFF_X1)                      0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U93/ZN (NOR2_X1)                             0.01       0.11 f
  fetch/N9 (net)                 1         1.34      0.00       0.11 f
  fetch/pc_o_reg[3]/D (DFF_X1)                       0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[3]/CK (DFF_X1)                      0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: fetch/pc_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                227         0.00      0.00       0.10 r
  fetch/reset_i (fetch)                              0.00       0.10 r
  fetch/reset_i (net)                      0.00      0.00       0.10 r
  fetch/U92/ZN (NOR2_X1)                             0.01       0.11 f
  fetch/N8 (net)                 1         1.34      0.00       0.11 f
  fetch/pc_o_reg[2]/D (DFF_X1)                       0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  fetch/pc_o_reg[2]/CK (DFF_X1)                      0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_prd/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               227         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)      0.00       0.10 r
  reorder_buf/cbuf_prd/reset_i (net)                      0.00      0.00       0.10 r
  reorder_buf/cbuf_prd/U408/ZN (NOR2_X1)                            0.01       0.11 f
  reorder_buf/cbuf_prd/N61 (net)                1         1.34      0.00       0.11 f
  reorder_buf/cbuf_prd/rd_ptr_reg[0]/D (DFF_X1)                     0.01       0.11 f
  data arrival time                                                            0.11

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_prd/rd_ptr_reg[0]/CK (DFF_X1)                    0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_pc/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               227         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_1)     0.00      0.10 r
  reorder_buf/cbuf_pc/reset_i (net)                       0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/U1898/ZN (NOR2_X1)                            0.01       0.11 f
  reorder_buf/cbuf_pc/N61 (net)                 1         1.34      0.00       0.11 f
  reorder_buf/cbuf_pc/rd_ptr_reg[0]/D (DFF_X1)                      0.01       0.11 f
  data arrival time                                                            0.11

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_pc/rd_ptr_reg[0]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_inst/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               227         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_0)     0.00     0.10 r
  reorder_buf/cbuf_inst/reset_i (net)                     0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/U843/ZN (NOR2_X1)                           0.01       0.11 f
  reorder_buf/cbuf_inst/N61 (net)               1         1.34      0.00       0.11 f
  reorder_buf/cbuf_inst/rd_ptr_reg[0]/D (DFF_X1)                    0.01       0.11 f
  data arrival time                                                            0.11

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_inst/rd_ptr_reg[0]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.11
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_prd/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               227         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)      0.00       0.10 r
  reorder_buf/cbuf_prd/reset_i (net)                      0.00      0.00       0.10 r
  reorder_buf/cbuf_prd/U409/ZN (NOR3_X1)                            0.01       0.11 f
  reorder_buf/cbuf_prd/N62 (net)                1         1.34      0.00       0.11 f
  reorder_buf/cbuf_prd/rd_ptr_reg[1]/D (DFF_X1)                     0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_prd/rd_ptr_reg[1]/CK (DFF_X1)                    0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_pc/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               227         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_1)     0.00      0.10 r
  reorder_buf/cbuf_pc/reset_i (net)                       0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/U1899/ZN (AOI21_X1)                           0.01       0.11 f
  reorder_buf/cbuf_pc/N62 (net)                 1         1.34      0.00       0.11 f
  reorder_buf/cbuf_pc/rd_ptr_reg[1]/D (DFF_X1)                      0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_pc/rd_ptr_reg[1]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_inst/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               227         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_0)     0.00     0.10 r
  reorder_buf/cbuf_inst/reset_i (net)                     0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/U844/ZN (AOI21_X1)                          0.01       0.11 f
  reorder_buf/cbuf_inst/N62 (net)               1         1.34      0.00       0.11 f
  reorder_buf/cbuf_inst/rd_ptr_reg[1]/D (DFF_X1)                    0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_inst/rd_ptr_reg[1]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_pc/wr_ptr_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               227         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_1)     0.00      0.10 r
  reorder_buf/cbuf_pc/reset_i (net)                       0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/U1911/ZN (AOI211_X1)                          0.01       0.11 f
  reorder_buf/cbuf_pc/n2085 (net)               1         1.34      0.00       0.11 f
  reorder_buf/cbuf_pc/wr_ptr_reg[4]/D (DFF_X1)                      0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_pc/wr_ptr_reg[4]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_pc/wr_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               227         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_1)     0.00      0.10 r
  reorder_buf/cbuf_pc/reset_i (net)                       0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/U1910/ZN (AOI211_X1)                          0.01       0.11 f
  reorder_buf/cbuf_pc/n2083 (net)               1         1.34      0.00       0.11 f
  reorder_buf/cbuf_pc/wr_ptr_reg[2]/D (DFF_X1)                      0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_pc/wr_ptr_reg[2]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_inst/wr_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               227         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_0)     0.00     0.10 r
  reorder_buf/cbuf_inst/reset_i (net)                     0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/U1986/ZN (AOI211_X1)                        0.01       0.11 f
  reorder_buf/cbuf_inst/n3003 (net)             1         1.34      0.00       0.11 f
  reorder_buf/cbuf_inst/wr_ptr_reg[3]/D (DFF_X1)                    0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_inst/wr_ptr_reg[3]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_inst/wr_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               227         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_0)     0.00     0.10 r
  reorder_buf/cbuf_inst/reset_i (net)                     0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/U1984/ZN (AOI211_X1)                        0.01       0.11 f
  reorder_buf/cbuf_inst/n3004 (net)             1         1.34      0.00       0.11 f
  reorder_buf/cbuf_inst/wr_ptr_reg[2]/D (DFF_X1)                    0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_inst/wr_ptr_reg[2]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_prd/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               227         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_prd/reset_i (fifo_WIDTH5_DEPTH32_ADDR_LEN5)      0.00       0.10 r
  reorder_buf/cbuf_prd/reset_i (net)                      0.00      0.00       0.10 r
  reorder_buf/cbuf_prd/U411/ZN (AOI211_X1)                          0.01       0.11 f
  reorder_buf/cbuf_prd/N64 (net)                1         1.34      0.00       0.11 f
  reorder_buf/cbuf_prd/rd_ptr_reg[3]/D (DFF_X1)                     0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_prd/rd_ptr_reg[3]/CK (DFF_X1)                    0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_pc/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               227         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_1)     0.00      0.10 r
  reorder_buf/cbuf_pc/reset_i (net)                       0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/U1903/ZN (AOI211_X1)                          0.01       0.11 f
  reorder_buf/cbuf_pc/N64 (net)                 1         1.34      0.00       0.11 f
  reorder_buf/cbuf_pc/rd_ptr_reg[3]/D (DFF_X1)                      0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_pc/rd_ptr_reg[3]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_pc/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               227         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_1)     0.00      0.10 r
  reorder_buf/cbuf_pc/reset_i (net)                       0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/U1901/ZN (AOI211_X1)                          0.01       0.11 f
  reorder_buf/cbuf_pc/N63 (net)                 1         1.34      0.00       0.11 f
  reorder_buf/cbuf_pc/rd_ptr_reg[2]/D (DFF_X1)                      0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_pc/rd_ptr_reg[2]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_pc/wr_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               227         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_1)     0.00      0.10 r
  reorder_buf/cbuf_pc/reset_i (net)                       0.00      0.00       0.10 r
  reorder_buf/cbuf_pc/U1906/ZN (AOI211_X1)                          0.01       0.11 f
  reorder_buf/cbuf_pc/n2081 (net)               1         1.34      0.00       0.11 f
  reorder_buf/cbuf_pc/wr_ptr_reg[0]/D (DFF_X1)                      0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_pc/wr_ptr_reg[0]/CK (DFF_X1)                     0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_inst/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               227         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_0)     0.00     0.10 r
  reorder_buf/cbuf_inst/reset_i (net)                     0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/U849/ZN (AOI211_X1)                         0.01       0.11 f
  reorder_buf/cbuf_inst/N64 (net)               1         1.34      0.00       0.11 f
  reorder_buf/cbuf_inst/rd_ptr_reg[3]/D (DFF_X1)                    0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_inst/rd_ptr_reg[3]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_inst/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               227         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_0)     0.00     0.10 r
  reorder_buf/cbuf_inst/reset_i (net)                     0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/U846/ZN (AOI211_X1)                         0.01       0.11 f
  reorder_buf/cbuf_inst/N63 (net)               1         1.34      0.00       0.11 f
  reorder_buf/cbuf_inst/rd_ptr_reg[2]/D (DFF_X1)                    0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_inst/rd_ptr_reg[2]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_inst/wr_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               227         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_0)     0.00     0.10 r
  reorder_buf/cbuf_inst/reset_i (net)                     0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/U1979/ZN (AOI211_X1)                        0.01       0.11 f
  reorder_buf/cbuf_inst/n3006 (net)             1         1.34      0.00       0.11 f
  reorder_buf/cbuf_inst/wr_ptr_reg[0]/D (DFF_X1)                    0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_inst/wr_ptr_reg[0]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_inst/rd_ptr_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               227         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_0)     0.00     0.10 r
  reorder_buf/cbuf_inst/reset_i (net)                     0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/U850/ZN (AOI221_X1)                         0.01       0.11 f
  reorder_buf/cbuf_inst/N65 (net)               1         1.34      0.00       0.11 f
  reorder_buf/cbuf_inst/rd_ptr_reg[4]/D (DFF_X1)                    0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_inst/rd_ptr_reg[4]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: reorder_buf/cbuf_inst/wr_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                               227         0.00      0.00       0.10 r
  reorder_buf/reset_i (rob)                                         0.00       0.10 r
  reorder_buf/reset_i (net)                               0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/reset_i (fifo_WIDTH32_DEPTH32_ADDR_LEN5_0)     0.00     0.10 r
  reorder_buf/cbuf_inst/reset_i (net)                     0.00      0.00       0.10 r
  reorder_buf/cbuf_inst/U1980/ZN (AOI221_X1)                        0.01       0.11 f
  reorder_buf/cbuf_inst/n3005 (net)             1         1.34      0.00       0.11 f
  reorder_buf/cbuf_inst/wr_ptr_reg[1]/D (DFF_X1)                    0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  reorder_buf/cbuf_inst/wr_ptr_reg[1]/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: fetch/pc_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[7]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch/pc_reg[9]/CK (DFF_X1)                        0.00 #     0.00 r
  fetch/pc_reg[9]/Q (DFF_X1)                         0.27       0.27 f
  fetch/imem_addr_o[7] (net)     1        25.00      0.00       0.27 f
  fetch/imem_addr_o[7] (fetch)                       0.00       0.27 f
  imem_addr_o[7] (net)                    25.00      0.00       0.27 f
  imem_addr_o[7] (out)                               0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: fetch/pc_reg[7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[5]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch/pc_reg[7]/CK (DFF_X1)                        0.00 #     0.00 r
  fetch/pc_reg[7]/Q (DFF_X1)                         0.27       0.27 f
  fetch/imem_addr_o[5] (net)     1        25.00      0.00       0.27 f
  fetch/imem_addr_o[5] (fetch)                       0.00       0.27 f
  imem_addr_o[5] (net)                    25.00      0.00       0.27 f
  imem_addr_o[5] (out)                               0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: fetch/pc_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch/pc_reg[5]/CK (DFF_X1)                        0.00 #     0.00 r
  fetch/pc_reg[5]/Q (DFF_X1)                         0.27       0.27 f
  fetch/imem_addr_o[3] (net)     1        25.00      0.00       0.27 f
  fetch/imem_addr_o[3] (fetch)                       0.00       0.27 f
  imem_addr_o[3] (net)                    25.00      0.00       0.27 f
  imem_addr_o[3] (out)                               0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: fetch/pc_reg[8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[6]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch/pc_reg[8]/CK (DFF_X1)                        0.00 #     0.00 r
  fetch/pc_reg[8]/Q (DFF_X1)                         0.27       0.27 f
  fetch/imem_addr_o[6] (net)     2        26.85      0.00       0.27 f
  fetch/imem_addr_o[6] (fetch)                       0.00       0.27 f
  imem_addr_o[6] (net)                    26.85      0.00       0.27 f
  imem_addr_o[6] (out)                               0.14       0.41 f
  data arrival time                                             0.41

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.41
  ---------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: fetch/pc_reg[6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch/pc_reg[6]/CK (DFF_X1)                        0.00 #     0.00 r
  fetch/pc_reg[6]/Q (DFF_X1)                         0.27       0.27 f
  fetch/imem_addr_o[4] (net)     2        26.85      0.00       0.27 f
  fetch/imem_addr_o[4] (fetch)                       0.00       0.27 f
  imem_addr_o[4] (net)                    26.85      0.00       0.27 f
  imem_addr_o[4] (out)                               0.14       0.41 f
  data arrival time                                             0.41

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.41
  ---------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: fetch/pc_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch/pc_reg[3]/CK (DFF_X1)                        0.00 #     0.00 r
  fetch/pc_reg[3]/Q (DFF_X1)                         0.28       0.28 f
  fetch/imem_addr_o[1] (net)     3        28.78      0.00       0.28 f
  fetch/imem_addr_o[1] (fetch)                       0.00       0.28 f
  imem_addr_o[1] (net)                    28.78      0.00       0.28 f
  imem_addr_o[1] (out)                               0.15       0.43 f
  data arrival time                                             0.43

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.43
  ---------------------------------------------------------------------
  slack (MET)                                                   0.52


  Startpoint: fetch/pc_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch/pc_reg[4]/CK (DFF_X1)                        0.00 #     0.00 r
  fetch/pc_reg[4]/Q (DFF_X1)                         0.28       0.28 f
  fetch/imem_addr_o[2] (net)     3        29.02      0.00       0.28 f
  fetch/imem_addr_o[2] (fetch)                       0.00       0.28 f
  imem_addr_o[2] (net)                    29.02      0.00       0.28 f
  imem_addr_o[2] (out)                               0.15       0.43 f
  data arrival time                                             0.43

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.43
  ---------------------------------------------------------------------
  slack (MET)                                                   0.52


  Startpoint: fetch/pc_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  fetch/pc_reg[2]/CK (DFF_X1)                        0.00 #     0.00 r
  fetch/pc_reg[2]/Q (DFF_X1)                         0.28       0.28 f
  fetch/imem_addr_o[0] (net)     5        32.58      0.00       0.28 f
  fetch/imem_addr_o[0] (fetch)                       0.00       0.28 f
  imem_addr_o[0] (net)                    32.58      0.00       0.28 f
  imem_addr_o[0] (out)                               0.17       0.45 f
  data arrival time                                             0.45

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.45
  ---------------------------------------------------------------------
  slack (MET)                                                   0.54


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_wmask_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[8]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[8]/Q (DFF_X1)     0.27     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[8] (net)     2     3.95     0.00     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[8] (rs_entry_2)     0.00     0.27 r
  reservation_station/lsu_inst[1][8] (net)                3.95      0.00       0.27 r
  reservation_station/U148/ZN (AOI22_X1)                            0.05       0.32 f
  reservation_station/n80 (net)                 1         1.76      0.00       0.32 f
  reservation_station/U150/ZN (NAND2_X1)                            0.07       0.39 r
  reservation_station/lsu_inst_o[8] (net)       2         5.55      0.00       0.39 r
  reservation_station/lsu_inst_o[8] (rs)                            0.00       0.39 r
  lsu_inst_issued[8] (net)                                5.55      0.00       0.39 r
  lsu0/inst_i[8] (lsu)                                              0.00       0.39 r
  lsu0/mem_addr_w[1] (net)                                5.55      0.00       0.39 r
  lsu0/U3/ZN (NOR3_X2)                                              0.08       0.47 f
  lsu0/dmem_wmask_o[1] (net)                    2        26.05      0.00       0.47 f
  lsu0/dmem_wmask_o[1] (lsu)                                        0.00       0.47 f
  dmem_wmask_o[1] (net)                                  26.05      0.00       0.47 f
  dmem_wmask_o[1] (out)                                             0.14       0.61 f
  data arrival time                                                            0.61

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.61
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.70


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_waddr_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[11]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[11]/Q (DFF_X1)     0.22     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[11] (net)     2     3.49     0.00     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[11] (rs_entry_2)     0.00     0.22 f
  reservation_station/lsu_inst[1][11] (net)               3.49      0.00       0.22 f
  reservation_station/U94/ZN (AOI22_X1)                             0.08       0.30 r
  reservation_station/n53 (net)                 1         1.88      0.00       0.30 r
  reservation_station/U96/ZN (NAND2_X1)                             0.04       0.34 f
  reservation_station/lsu_inst_o[11] (net)      1         0.97      0.00       0.34 f
  reservation_station/lsu_inst_o[11] (rs)                           0.00       0.34 f
  lsu_inst_issued[11] (net)                               0.97      0.00       0.34 f
  lsu0/inst_i[11] (lsu)                                             0.00       0.34 f
  lsu0/inst_i[11] (net)                                   0.97      0.00       0.34 f
  lsu0/U18/Z (CLKBUF_X1)                                            0.18       0.52 f
  lsu0/dmem_waddr_o[2] (net)                    1        25.00      0.00       0.52 f
  lsu0/dmem_waddr_o[2] (lsu)                                        0.00       0.52 f
  dmem_waddr_o[2] (net)                                  25.00      0.00       0.52 f
  dmem_waddr_o[2] (out)                                             0.12       0.64 f
  data arrival time                                                            0.64

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.64
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.73


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_waddr_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[10]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[10]/Q (DFF_X1)     0.22     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[10] (net)     2     3.49     0.00     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[10] (rs_entry_2)     0.00     0.22 f
  reservation_station/lsu_inst[1][10] (net)               3.49      0.00       0.22 f
  reservation_station/U91/ZN (AOI22_X1)                             0.08       0.30 r
  reservation_station/n51 (net)                 1         1.88      0.00       0.30 r
  reservation_station/U93/ZN (NAND2_X1)                             0.04       0.34 f
  reservation_station/lsu_inst_o[10] (net)      1         0.97      0.00       0.34 f
  reservation_station/lsu_inst_o[10] (rs)                           0.00       0.34 f
  lsu_inst_issued[10] (net)                               0.97      0.00       0.34 f
  lsu0/inst_i[10] (lsu)                                             0.00       0.34 f
  lsu0/inst_i[10] (net)                                   0.97      0.00       0.34 f
  lsu0/U17/Z (CLKBUF_X1)                                            0.18       0.52 f
  lsu0/dmem_waddr_o[1] (net)                    1        25.00      0.00       0.52 f
  lsu0/dmem_waddr_o[1] (lsu)                                        0.00       0.52 f
  dmem_waddr_o[1] (net)                                  25.00      0.00       0.52 f
  dmem_waddr_o[1] (out)                                             0.12       0.64 f
  data arrival time                                                            0.64

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.64
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.73


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_waddr_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[9]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[9]/Q (DFF_X1)     0.22     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[9] (net)     2     3.49     0.00     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[9] (rs_entry_2)     0.00     0.22 f
  reservation_station/lsu_inst[1][9] (net)                3.49      0.00       0.22 f
  reservation_station/U88/ZN (AOI22_X1)                             0.08       0.30 r
  reservation_station/n49 (net)                 1         1.88      0.00       0.30 r
  reservation_station/U90/ZN (NAND2_X1)                             0.04       0.34 f
  reservation_station/lsu_inst_o[9] (net)       1         0.97      0.00       0.34 f
  reservation_station/lsu_inst_o[9] (rs)                            0.00       0.34 f
  lsu_inst_issued[9] (net)                                0.97      0.00       0.34 f
  lsu0/inst_i[9] (lsu)                                              0.00       0.34 f
  lsu0/inst_i[9] (net)                                    0.97      0.00       0.34 f
  lsu0/U16/Z (CLKBUF_X1)                                            0.18       0.52 f
  lsu0/dmem_waddr_o[0] (net)                    1        25.00      0.00       0.52 f
  lsu0/dmem_waddr_o[0] (lsu)                                        0.00       0.52 f
  dmem_waddr_o[0] (net)                                  25.00      0.00       0.52 f
  dmem_waddr_o[0] (out)                                             0.12       0.64 f
  data arrival time                                                            0.64

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.64
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.73


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[24]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_raddr_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[24]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[24]/Q (DFF_X1)     0.22     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[24] (net)     2     3.49     0.00     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[24] (rs_entry_2)     0.00     0.22 f
  reservation_station/lsu_inst[1][24] (net)               3.49      0.00       0.22 f
  reservation_station/U100/ZN (AOI22_X1)                            0.08       0.30 r
  reservation_station/n57 (net)                 1         1.88      0.00       0.30 r
  reservation_station/U102/ZN (NAND2_X1)                            0.04       0.35 f
  reservation_station/lsu_inst_o[24] (net)      2         1.36      0.00       0.35 f
  reservation_station/lsu_inst_o[24] (rs)                           0.00       0.35 f
  lsu_inst_issued[24] (net)                               1.36      0.00       0.35 f
  lsu0/inst_i[24] (lsu)                                             0.00       0.35 f
  lsu0/inst_i[24] (net)                                   1.36      0.00       0.35 f
  lsu0/U15/Z (CLKBUF_X1)                                            0.18       0.52 f
  lsu0/dmem_raddr_o[2] (net)                    1        25.00      0.00       0.52 f
  lsu0/dmem_raddr_o[2] (lsu)                                        0.00       0.52 f
  dmem_raddr_o[2] (net)                                  25.00      0.00       0.52 f
  dmem_raddr_o[2] (out)                                             0.12       0.65 f
  data arrival time                                                            0.65

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.65
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.74


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[23]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_raddr_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[23]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[23]/Q (DFF_X1)     0.22     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[23] (net)     2     3.49     0.00     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[23] (rs_entry_2)     0.00     0.22 f
  reservation_station/lsu_inst[1][23] (net)               3.49      0.00       0.22 f
  reservation_station/U82/ZN (AOI22_X1)                             0.08       0.30 r
  reservation_station/n45 (net)                 1         1.88      0.00       0.30 r
  reservation_station/U84/ZN (NAND2_X1)                             0.04       0.35 f
  reservation_station/lsu_inst_o[23] (net)      2         1.36      0.00       0.35 f
  reservation_station/lsu_inst_o[23] (rs)                           0.00       0.35 f
  lsu_inst_issued[23] (net)                               1.36      0.00       0.35 f
  lsu0/inst_i[23] (lsu)                                             0.00       0.35 f
  lsu0/inst_i[23] (net)                                   1.36      0.00       0.35 f
  lsu0/U14/Z (CLKBUF_X1)                                            0.18       0.52 f
  lsu0/dmem_raddr_o[1] (net)                    1        25.00      0.00       0.52 f
  lsu0/dmem_raddr_o[1] (lsu)                                        0.00       0.52 f
  dmem_raddr_o[1] (net)                                  25.00      0.00       0.52 f
  dmem_raddr_o[1] (out)                                             0.12       0.65 f
  data arrival time                                                            0.65

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.65
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.74


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[22]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_raddr_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[22]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[22]/Q (DFF_X1)     0.22     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[22] (net)     2     3.49     0.00     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[22] (rs_entry_2)     0.00     0.22 f
  reservation_station/lsu_inst[1][22] (net)               3.49      0.00       0.22 f
  reservation_station/U85/ZN (AOI22_X1)                             0.08       0.30 r
  reservation_station/n47 (net)                 1         1.88      0.00       0.30 r
  reservation_station/U87/ZN (NAND2_X1)                             0.04       0.35 f
  reservation_station/lsu_inst_o[22] (net)      2         1.36      0.00       0.35 f
  reservation_station/lsu_inst_o[22] (rs)                           0.00       0.35 f
  lsu_inst_issued[22] (net)                               1.36      0.00       0.35 f
  lsu0/inst_i[22] (lsu)                                             0.00       0.35 f
  lsu0/inst_i[22] (net)                                   1.36      0.00       0.35 f
  lsu0/U12/Z (CLKBUF_X1)                                            0.18       0.52 f
  lsu0/dmem_raddr_o[0] (net)                    1        25.00      0.00       0.52 f
  lsu0/dmem_raddr_o[0] (lsu)                                        0.00       0.52 f
  dmem_raddr_o[0] (net)                                  25.00      0.00       0.52 f
  dmem_raddr_o[0] (out)                                             0.12       0.65 f
  data arrival time                                                            0.65

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.65
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.74


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[27]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_waddr_o[5]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[27]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[27]/Q (DFF_X1)     0.22     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[27] (net)     2     3.49     0.00     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[27] (rs_entry_2)     0.00     0.22 f
  reservation_station/lsu_inst[1][27] (net)               3.49      0.00       0.22 f
  reservation_station/U66/ZN (AOI22_X1)                             0.08       0.30 r
  reservation_station/n37 (net)                 1         1.88      0.00       0.30 r
  reservation_station/U72/ZN (NAND2_X1)                             0.05       0.35 f
  reservation_station/lsu_inst_o[27] (net)      3         2.46      0.00       0.35 f
  reservation_station/lsu_inst_o[27] (rs)                           0.00       0.35 f
  lsu_inst_issued[27] (net)                               2.46      0.00       0.35 f
  lsu0/inst_i[27] (lsu)                                             0.00       0.35 f
  lsu0/inst_i[27] (net)                                   2.46      0.00       0.35 f
  lsu0/U13/Z (CLKBUF_X1)                                            0.18       0.53 f
  lsu0/dmem_waddr_o[5] (net)                    1        25.00      0.00       0.53 f
  lsu0/dmem_waddr_o[5] (lsu)                                        0.00       0.53 f
  dmem_waddr_o[5] (net)                                  25.00      0.00       0.53 f
  dmem_waddr_o[5] (out)                                             0.12       0.66 f
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.75


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[26]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_waddr_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[26]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[26]/Q (DFF_X1)     0.22     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[26] (net)     2     3.49     0.00     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[26] (rs_entry_2)     0.00     0.22 f
  reservation_station/lsu_inst[1][26] (net)               3.49      0.00       0.22 f
  reservation_station/U73/ZN (AOI22_X1)                             0.08       0.30 r
  reservation_station/n39 (net)                 1         1.88      0.00       0.30 r
  reservation_station/U75/ZN (NAND2_X1)                             0.05       0.35 f
  reservation_station/lsu_inst_o[26] (net)      3         2.46      0.00       0.35 f
  reservation_station/lsu_inst_o[26] (rs)                           0.00       0.35 f
  lsu_inst_issued[26] (net)                               2.46      0.00       0.35 f
  lsu0/inst_i[26] (lsu)                                             0.00       0.35 f
  lsu0/inst_i[26] (net)                                   2.46      0.00       0.35 f
  lsu0/U22/Z (CLKBUF_X1)                                            0.18       0.53 f
  lsu0/dmem_waddr_o[4] (net)                    1        25.00      0.00       0.53 f
  lsu0/dmem_waddr_o[4] (lsu)                                        0.00       0.53 f
  dmem_waddr_o[4] (net)                                  25.00      0.00       0.53 f
  dmem_waddr_o[4] (out)                                             0.12       0.66 f
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.75


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[25]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_waddr_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[25]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[25]/Q (DFF_X1)     0.22     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[25] (net)     2     3.49     0.00     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[25] (rs_entry_2)     0.00     0.22 f
  reservation_station/lsu_inst[1][25] (net)               3.49      0.00       0.22 f
  reservation_station/U76/ZN (AOI22_X1)                             0.08       0.30 r
  reservation_station/n41 (net)                 1         1.88      0.00       0.30 r
  reservation_station/U78/ZN (NAND2_X1)                             0.05       0.35 f
  reservation_station/lsu_inst_o[25] (net)      3         2.46      0.00       0.35 f
  reservation_station/lsu_inst_o[25] (rs)                           0.00       0.35 f
  lsu_inst_issued[25] (net)                               2.46      0.00       0.35 f
  lsu0/inst_i[25] (lsu)                                             0.00       0.35 f
  lsu0/inst_i[25] (net)                                   2.46      0.00       0.35 f
  lsu0/U20/Z (CLKBUF_X1)                                            0.18       0.53 f
  lsu0/dmem_waddr_o[3] (net)                    1        25.00      0.00       0.53 f
  lsu0/dmem_waddr_o[3] (lsu)                                        0.00       0.53 f
  dmem_waddr_o[3] (net)                                  25.00      0.00       0.53 f
  dmem_waddr_o[3] (out)                                             0.12       0.66 f
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.75


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[27]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_raddr_o[5]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[27]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[27]/Q (DFF_X1)     0.22     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[27] (net)     2     3.49     0.00     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[27] (rs_entry_2)     0.00     0.22 f
  reservation_station/lsu_inst[1][27] (net)               3.49      0.00       0.22 f
  reservation_station/U66/ZN (AOI22_X1)                             0.08       0.30 r
  reservation_station/n37 (net)                 1         1.88      0.00       0.30 r
  reservation_station/U72/ZN (NAND2_X1)                             0.05       0.35 f
  reservation_station/lsu_inst_o[27] (net)      3         2.46      0.00       0.35 f
  reservation_station/lsu_inst_o[27] (rs)                           0.00       0.35 f
  lsu_inst_issued[27] (net)                               2.46      0.00       0.35 f
  lsu0/inst_i[27] (lsu)                                             0.00       0.35 f
  lsu0/inst_i[27] (net)                                   2.46      0.00       0.35 f
  lsu0/U23/Z (CLKBUF_X1)                                            0.18       0.53 f
  lsu0/dmem_raddr_o[5] (net)                    1        25.00      0.00       0.53 f
  lsu0/dmem_raddr_o[5] (lsu)                                        0.00       0.53 f
  dmem_raddr_o[5] (net)                                  25.00      0.00       0.53 f
  dmem_raddr_o[5] (out)                                             0.12       0.66 f
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.75


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[26]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_raddr_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[26]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[26]/Q (DFF_X1)     0.22     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[26] (net)     2     3.49     0.00     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[26] (rs_entry_2)     0.00     0.22 f
  reservation_station/lsu_inst[1][26] (net)               3.49      0.00       0.22 f
  reservation_station/U73/ZN (AOI22_X1)                             0.08       0.30 r
  reservation_station/n39 (net)                 1         1.88      0.00       0.30 r
  reservation_station/U75/ZN (NAND2_X1)                             0.05       0.35 f
  reservation_station/lsu_inst_o[26] (net)      3         2.46      0.00       0.35 f
  reservation_station/lsu_inst_o[26] (rs)                           0.00       0.35 f
  lsu_inst_issued[26] (net)                               2.46      0.00       0.35 f
  lsu0/inst_i[26] (lsu)                                             0.00       0.35 f
  lsu0/inst_i[26] (net)                                   2.46      0.00       0.35 f
  lsu0/U21/Z (CLKBUF_X1)                                            0.18       0.53 f
  lsu0/dmem_raddr_o[4] (net)                    1        25.00      0.00       0.53 f
  lsu0/dmem_raddr_o[4] (lsu)                                        0.00       0.53 f
  dmem_raddr_o[4] (net)                                  25.00      0.00       0.53 f
  dmem_raddr_o[4] (out)                                             0.12       0.66 f
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.75


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[25]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_raddr_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[25]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[25]/Q (DFF_X1)     0.22     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[25] (net)     2     3.49     0.00     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[25] (rs_entry_2)     0.00     0.22 f
  reservation_station/lsu_inst[1][25] (net)               3.49      0.00       0.22 f
  reservation_station/U76/ZN (AOI22_X1)                             0.08       0.30 r
  reservation_station/n41 (net)                 1         1.88      0.00       0.30 r
  reservation_station/U78/ZN (NAND2_X1)                             0.05       0.35 f
  reservation_station/lsu_inst_o[25] (net)      3         2.46      0.00       0.35 f
  reservation_station/lsu_inst_o[25] (rs)                           0.00       0.35 f
  lsu_inst_issued[25] (net)                               2.46      0.00       0.35 f
  lsu0/inst_i[25] (lsu)                                             0.00       0.35 f
  lsu0/inst_i[25] (net)                                   2.46      0.00       0.35 f
  lsu0/U19/Z (CLKBUF_X1)                                            0.18       0.53 f
  lsu0/dmem_raddr_o[3] (net)                    1        25.00      0.00       0.53 f
  lsu0/dmem_raddr_o[3] (lsu)                                        0.00       0.53 f
  dmem_raddr_o[3] (net)                                  25.00      0.00       0.53 f
  dmem_raddr_o[3] (out)                                             0.12       0.66 f
  data arrival time                                                            0.66

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.66
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.75


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_wmask_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[8]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[8]/Q (DFF_X1)     0.22     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[8] (net)     2     3.49     0.00     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[8] (rs_entry_2)     0.00     0.22 f
  reservation_station/lsu_inst[1][8] (net)                3.49      0.00       0.22 f
  reservation_station/U148/ZN (AOI22_X1)                            0.08       0.30 r
  reservation_station/n80 (net)                 1         1.88      0.00       0.30 r
  reservation_station/U150/ZN (NAND2_X1)                            0.06       0.36 f
  reservation_station/lsu_inst_o[8] (net)       2         4.76      0.00       0.36 f
  reservation_station/lsu_inst_o[8] (rs)                            0.00       0.36 f
  lsu_inst_issued[8] (net)                                4.76      0.00       0.36 f
  lsu0/inst_i[8] (lsu)                                              0.00       0.36 f
  lsu0/mem_addr_w[1] (net)                                4.76      0.00       0.36 f
  lsu0/U11/ZN (INV_X1)                                              0.07       0.44 r
  lsu0/n11 (net)                                2         5.63      0.00       0.44 r
  lsu0/U4/ZN (AOI211_X2)                                            0.11       0.54 f
  lsu0/dmem_wmask_o[3] (net)                    2        26.05      0.00       0.54 f
  lsu0/dmem_wmask_o[3] (lsu)                                        0.00       0.54 f
  dmem_wmask_o[3] (net)                                  26.05      0.00       0.54 f
  dmem_wmask_o[3] (out)                                             0.14       0.69 f
  data arrival time                                                            0.69

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.69
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.78


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_csb_read_o
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[5]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[5]/Q (DFF_X1)     0.22     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[5] (net)     2     3.49     0.00     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[5] (rs_entry_2)     0.00     0.22 f
  reservation_station/lsu_inst[1][5] (net)                3.49      0.00       0.22 f
  reservation_station/U139/ZN (AOI22_X1)                            0.08       0.30 r
  reservation_station/n73 (net)                 1         1.88      0.00       0.30 r
  reservation_station/U141/ZN (NAND2_X1)                            0.06       0.36 f
  reservation_station/lsu_inst_o[5] (net)       2         3.61      0.00       0.36 f
  reservation_station/lsu_inst_o[5] (rs)                            0.00       0.36 f
  lsu_inst_issued[5] (net)                                3.61      0.00       0.36 f
  lsu0/inst_i[5] (lsu)                                              0.00       0.36 f
  lsu0/inst_i[5] (net)                                    3.61      0.00       0.36 f
  lsu0/U28/ZN (INV_X1)                                              0.05       0.40 r
  lsu0/n4 (net)                                 1         1.92      0.00       0.40 r
  lsu0/U29/ZN (NAND2_X1)                                            0.15       0.55 f
  lsu0/dmem_csb_read_o (net)                    4        30.67      0.00       0.55 f
  lsu0/dmem_csb_read_o (lsu)                                        0.00       0.55 f
  dmem_csb_read_o (net)                                  30.67      0.00       0.55 f
  dmem_csb_read_o (out)                                             0.17       0.72 f
  data arrival time                                                            0.72

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.72
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.81


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_csb_write_o
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[5]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[5]/Q (DFF_X1)     0.27     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[5] (net)     2     3.95     0.00     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[5] (rs_entry_2)     0.00     0.27 r
  reservation_station/lsu_inst[1][5] (net)                3.95      0.00       0.27 r
  reservation_station/U139/ZN (AOI22_X1)                            0.05       0.32 f
  reservation_station/n73 (net)                 1         1.76      0.00       0.32 f
  reservation_station/U141/ZN (NAND2_X1)                            0.06       0.38 r
  reservation_station/lsu_inst_o[5] (net)       2         3.96      0.00       0.38 r
  reservation_station/lsu_inst_o[5] (rs)                            0.00       0.38 r
  lsu_inst_issued[5] (net)                                3.96      0.00       0.38 r
  lsu0/inst_i[5] (lsu)                                              0.00       0.38 r
  lsu0/inst_i[5] (net)                                    3.96      0.00       0.38 r
  lsu0/U27/ZN (NAND2_X1)                                            0.18       0.56 f
  lsu0/dmem_csb_write_o (net)                   5        35.59      0.00       0.56 f
  lsu0/dmem_csb_write_o (lsu)                                       0.00       0.56 f
  dmem_csb_write_o (net)                                 35.59      0.00       0.56 f
  dmem_csb_write_o (out)                                            0.17       0.73 f
  data arrival time                                                            0.73

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.73
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.82


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_wmask_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[8]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[8]/Q (DFF_X1)     0.27     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[8] (net)     2     3.95     0.00     0.27 r
  reservation_station/genblk3[1].lsu_entry/inst_o[8] (rs_entry_2)     0.00     0.27 r
  reservation_station/lsu_inst[1][8] (net)                3.95      0.00       0.27 r
  reservation_station/U148/ZN (AOI22_X1)                            0.05       0.32 f
  reservation_station/n80 (net)                 1         1.76      0.00       0.32 f
  reservation_station/U150/ZN (NAND2_X1)                            0.07       0.39 r
  reservation_station/lsu_inst_o[8] (net)       2         5.55      0.00       0.39 r
  reservation_station/lsu_inst_o[8] (rs)                            0.00       0.39 r
  lsu_inst_issued[8] (net)                                5.55      0.00       0.39 r
  lsu0/inst_i[8] (lsu)                                              0.00       0.39 r
  lsu0/mem_addr_w[1] (net)                                5.55      0.00       0.39 r
  lsu0/U3/ZN (NOR3_X2)                                              0.08       0.47 f
  lsu0/dmem_wmask_o[1] (net)                    2        26.05      0.00       0.47 f
  lsu0/U36/Z (CLKBUF_X1)                                            0.19       0.66 f
  lsu0/dmem_wmask_o[0] (net)                    1        25.00      0.00       0.66 f
  lsu0/dmem_wmask_o[0] (lsu)                                        0.00       0.66 f
  dmem_wmask_o[0] (net)                                  25.00      0.00       0.66 f
  dmem_wmask_o[0] (out)                                             0.12       0.78 f
  data arrival time                                                            0.78

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.78
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.87


  Startpoint: reservation_station/genblk3[1].lsu_entry/inst_o_reg[8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: dmem_wmask_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[8]/CK (DFF_X1)     0.00 #     0.00 r
  reservation_station/genblk3[1].lsu_entry/inst_o_reg[8]/Q (DFF_X1)     0.22     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[8] (net)     2     3.49     0.00     0.22 f
  reservation_station/genblk3[1].lsu_entry/inst_o[8] (rs_entry_2)     0.00     0.22 f
  reservation_station/lsu_inst[1][8] (net)                3.49      0.00       0.22 f
  reservation_station/U148/ZN (AOI22_X1)                            0.08       0.30 r
  reservation_station/n80 (net)                 1         1.88      0.00       0.30 r
  reservation_station/U150/ZN (NAND2_X1)                            0.06       0.36 f
  reservation_station/lsu_inst_o[8] (net)       2         4.76      0.00       0.36 f
  reservation_station/lsu_inst_o[8] (rs)                            0.00       0.36 f
  lsu_inst_issued[8] (net)                                4.76      0.00       0.36 f
  lsu0/inst_i[8] (lsu)                                              0.00       0.36 f
  lsu0/mem_addr_w[1] (net)                                4.76      0.00       0.36 f
  lsu0/U11/ZN (INV_X1)                                              0.07       0.44 r
  lsu0/n11 (net)                                2         5.63      0.00       0.44 r
  lsu0/U4/ZN (AOI211_X2)                                            0.11       0.54 f
  lsu0/dmem_wmask_o[3] (net)                    2        26.05      0.00       0.54 f
  lsu0/U38/Z (CLKBUF_X1)                                            0.19       0.74 f
  lsu0/dmem_wmask_o[2] (net)                    1        25.00      0.00       0.74 f
  lsu0/dmem_wmask_o[2] (lsu)                                        0.00       0.74 f
  dmem_wmask_o[2] (net)                                  25.00      0.00       0.74 f
  dmem_wmask_o[2] (out)                                             0.12       0.86 f
  data arrival time                                                            0.86

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.86
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.95


  Startpoint: lsu0/lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/rd_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/rd_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/rd_ptr[1] (net)                 2         0.70      0.00       0.00 r
  lsu0/lsu_fifo/add_54/A_1 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 r
  lsu0/lsu_fifo/add_54/net40966 (net)                     0.70      0.00       0.00 r
  lsu0/lsu_fifo/add_54/*cell*47967/A[1] (DW01_inc_width2)           0.00       0.00 r
  lsu0/lsu_fifo/add_54/*cell*47967/A[1] (net)             0.70      0.00       0.00 r
  ...
  lsu0/lsu_fifo/add_54/*cell*47967/SUM[1] (DW01_inc_width2)         0.00       0.00 r
  lsu0/lsu_fifo/add_54/net40968 (net)                     0.31      0.00       0.00 r
  lsu0/lsu_fifo/add_54/Z_1 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 r
  lsu0/lsu_fifo/N33 (net)                                 0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_1 (*SELECT_OP_2.2_2.1_2)                     0.00       0.00 r
  lsu0/lsu_fifo/N37 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/rd_ptr_reg[1]/next_state (**SEQGEN**)               0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/rd_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/rd_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/rd_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/rd_ptr[0] (net)                 3         1.15      0.00       0.00 f
  lsu0/lsu_fifo/add_54/A_0 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 f
  lsu0/lsu_fifo/add_54/net40967 (net)                     1.15      0.00       0.00 f
  lsu0/lsu_fifo/add_54/*cell*47967/A[0] (DW01_inc_width2)           0.00       0.00 f
  lsu0/lsu_fifo/add_54/*cell*47967/A[0] (net)             1.15      0.00       0.00 f
  ...
  lsu0/lsu_fifo/add_54/*cell*47967/SUM[0] (DW01_inc_width2)         0.00       0.00 r
  lsu0/lsu_fifo/add_54/net40969 (net)                     0.31      0.00       0.00 r
  lsu0/lsu_fifo/add_54/Z_0 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 r
  lsu0/lsu_fifo/N32 (net)                                 0.31      0.00       0.00 r
  lsu0/lsu_fifo/C186/Z_0 (*SELECT_OP_2.2_2.1_2)                     0.00       0.00 r
  lsu0/lsu_fifo/N36 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/rd_ptr_reg[0]/next_state (**SEQGEN**)               0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/rd_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/fifo_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/fifo_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/fifo_cnt_reg[1]/clocked_on (**SEQGEN**)             0.00 #     0.00 r
  lsu0/lsu_fifo/fifo_cnt_reg[1]/Q (**SEQGEN**)                      0.00       0.00 r
  lsu0/lsu_fifo/fifo_cnt[1] (net)               4         1.64      0.00       0.00 r
  lsu0/lsu_fifo/add_41/A_1 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 r
  lsu0/lsu_fifo/add_41/net40952 (net)                     1.64      0.00       0.00 r
  lsu0/lsu_fifo/add_41/*cell*47963/A[1] (DW01_inc_width2)           0.00       0.00 r
  lsu0/lsu_fifo/add_41/*cell*47963/A[1] (net)             1.64      0.00       0.00 r
  ...
  lsu0/lsu_fifo/add_41/*cell*47963/SUM[1] (DW01_inc_width2)         0.00       0.00 r
  lsu0/lsu_fifo/add_41/net40954 (net)                     0.31      0.00       0.00 r
  lsu0/lsu_fifo/add_41/Z_1 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 r
  lsu0/lsu_fifo/N18 (net)                                 0.31      0.00       0.00 r
  lsu0/lsu_fifo/C184/Z_1 (*SELECT_OP_3.2_3.1_2)                     0.00       0.00 r
  lsu0/lsu_fifo/N21 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/fifo_cnt_reg[1]/next_state (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/fifo_cnt_reg[1]/clocked_on (**SEQGEN**)             0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/add_53/A_1 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 r
  lsu0/lsu_fifo/add_53/net40959 (net)                     2.11      0.00       0.00 r
  lsu0/lsu_fifo/add_53/*cell*47965/A[1] (DW01_inc_width2)           0.00       0.00 r
  lsu0/lsu_fifo/add_53/*cell*47965/A[1] (net)             2.11      0.00       0.00 r
  ...
  lsu0/lsu_fifo/add_53/*cell*47965/SUM[1] (DW01_inc_width2)         0.00       0.00 r
  lsu0/lsu_fifo/add_53/net40961 (net)                     0.31      0.00       0.00 r
  lsu0/lsu_fifo/add_53/Z_1 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 r
  lsu0/lsu_fifo/N30 (net)                                 0.31      0.00       0.00 r
  lsu0/lsu_fifo/C185/Z_1 (*SELECT_OP_2.2_2.1_2)                     0.00       0.00 r
  lsu0/lsu_fifo/N35 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/next_state (**SEQGEN**)               0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/fifo_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/fifo_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/fifo_cnt_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.00 r
  lsu0/lsu_fifo/fifo_cnt_reg[0]/Q (**SEQGEN**)                      0.00       0.00 f
  lsu0/lsu_fifo/fifo_cnt[0] (net)               5         2.11      0.00       0.00 f
  lsu0/lsu_fifo/sub_39/A_0 (*SUB_UNS_OP_2_1_2)                      0.00       0.00 f
  lsu0/lsu_fifo/sub_39/net40947 (net)                     2.11      0.00       0.00 f
  lsu0/lsu_fifo/sub_39/*cell*47961/A[0] (DW01_dec_width2)           0.00       0.00 f
  lsu0/lsu_fifo/sub_39/*cell*47961/A[0] (net)             2.11      0.00       0.00 f
  ...
  lsu0/lsu_fifo/sub_39/*cell*47961/SUM[0] (DW01_dec_width2)         0.00       0.00 r
  lsu0/lsu_fifo/sub_39/net40949 (net)                     0.31      0.00       0.00 r
  lsu0/lsu_fifo/sub_39/Z_0 (*SUB_UNS_OP_2_1_2)                      0.00       0.00 r
  lsu0/lsu_fifo/N14 (net)                                 0.31      0.00       0.00 r
  lsu0/lsu_fifo/C184/Z_0 (*SELECT_OP_3.2_3.1_2)                     0.00       0.00 r
  lsu0/lsu_fifo/N20 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/fifo_cnt_reg[0]/next_state (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/fifo_cnt_reg[0]/clocked_on (**SEQGEN**)             0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 f
  lsu0/lsu_fifo/add_53/A_0 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 f
  lsu0/lsu_fifo/add_53/net40960 (net)                     2.63      0.00       0.00 f
  lsu0/lsu_fifo/add_53/*cell*47965/A[0] (DW01_inc_width2)           0.00       0.00 f
  lsu0/lsu_fifo/add_53/*cell*47965/A[0] (net)             2.63      0.00       0.00 f
  ...
  lsu0/lsu_fifo/add_53/*cell*47965/SUM[0] (DW01_inc_width2)         0.00       0.00 r
  lsu0/lsu_fifo/add_53/net40962 (net)                     0.31      0.00       0.00 r
  lsu0/lsu_fifo/add_53/Z_0 (*ADD_UNS_OP_2_1_2)                      0.00       0.00 r
  lsu0/lsu_fifo/N29 (net)                                 0.31      0.00       0.00 r
  lsu0/lsu_fifo/C185/Z_0 (*SELECT_OP_2.2_2.1_2)                     0.00       0.00 r
  lsu0/lsu_fifo/N34 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/next_state (**SEQGEN**)               0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][11]/synch_enable (**SEQGEN**)            0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][11]/clocked_on (**SEQGEN**)              0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][10]/synch_enable (**SEQGEN**)            0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][10]/clocked_on (**SEQGEN**)              0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][9]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][9]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][8]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][8]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][7]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][7]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][6]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][6]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][5]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][5]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][4]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][4]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][3]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][3]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][2]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][2]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][1]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][1]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C180/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N43 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_1 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N58 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[2][0]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[2][0]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][11]/synch_enable (**SEQGEN**)            0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][11]/clocked_on (**SEQGEN**)              0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][10]/synch_enable (**SEQGEN**)            0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][10]/clocked_on (**SEQGEN**)              0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][9]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][9]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][8]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][8]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][7]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][7]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][6]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][6]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][5]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][5]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][4]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][4]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][3]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][3]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][2]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][2]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][1]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][1]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[3][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 r
  lsu0/lsu_fifo/C179/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N44 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_0 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N45 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[3][0]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[3][0]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][11]/synch_enable (**SEQGEN**)            0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][11]/clocked_on (**SEQGEN**)              0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][10]/synch_enable (**SEQGEN**)            0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][10]/clocked_on (**SEQGEN**)              0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][9]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][9]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][8]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][8]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][7]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][7]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][6]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][6]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][5]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][5]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][4]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][4]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][3]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][3]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][2]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][2]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][1]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][1]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[0]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[0]/Q (**SEQGEN**)                        0.00       0.00 r
  lsu0/lsu_fifo/wr_ptr[0] (net)                 6         2.63      0.00       0.00 r
  lsu0/lsu_fifo/C181/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N42 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_2 (*SELECT_OP_3.4_3.1_4)                     0.00       0.00 r
  lsu0/lsu_fifo/N59 (net)                      12         5.68      0.00       0.00 r
  lsu0/lsu_fifo/mem_reg[1][0]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[1][0]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 f
  lsu0/lsu_fifo/I_4/Z (GTECH_NOT)                                   0.00       0.00 r
  lsu0/lsu_fifo/N3 (net)                        1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C182/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N41 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_3 (*SELECT_OP_3.4_3.1_4)                     0.00       0.01 r
  lsu0/lsu_fifo/N60 (net)                      12         5.68      0.00       0.01 r
  lsu0/lsu_fifo/mem_reg[0][7]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[0][7]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 f
  lsu0/lsu_fifo/I_4/Z (GTECH_NOT)                                   0.00       0.00 r
  lsu0/lsu_fifo/N3 (net)                        1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C182/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N41 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_3 (*SELECT_OP_3.4_3.1_4)                     0.00       0.01 r
  lsu0/lsu_fifo/N60 (net)                      12         5.68      0.00       0.01 r
  lsu0/lsu_fifo/mem_reg[0][6]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[0][6]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 f
  lsu0/lsu_fifo/I_4/Z (GTECH_NOT)                                   0.00       0.00 r
  lsu0/lsu_fifo/N3 (net)                        1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C182/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N41 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_3 (*SELECT_OP_3.4_3.1_4)                     0.00       0.01 r
  lsu0/lsu_fifo/N60 (net)                      12         5.68      0.00       0.01 r
  lsu0/lsu_fifo/mem_reg[0][5]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[0][5]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 f
  lsu0/lsu_fifo/I_4/Z (GTECH_NOT)                                   0.00       0.00 r
  lsu0/lsu_fifo/N3 (net)                        1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C182/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N41 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_3 (*SELECT_OP_3.4_3.1_4)                     0.00       0.01 r
  lsu0/lsu_fifo/N60 (net)                      12         5.68      0.00       0.01 r
  lsu0/lsu_fifo/mem_reg[0][4]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[0][4]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 f
  lsu0/lsu_fifo/I_4/Z (GTECH_NOT)                                   0.00       0.00 r
  lsu0/lsu_fifo/N3 (net)                        1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C182/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N41 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_3 (*SELECT_OP_3.4_3.1_4)                     0.00       0.01 r
  lsu0/lsu_fifo/N60 (net)                      12         5.68      0.00       0.01 r
  lsu0/lsu_fifo/mem_reg[0][3]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[0][3]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 f
  lsu0/lsu_fifo/I_4/Z (GTECH_NOT)                                   0.00       0.00 r
  lsu0/lsu_fifo/N3 (net)                        1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C182/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N41 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_3 (*SELECT_OP_3.4_3.1_4)                     0.00       0.01 r
  lsu0/lsu_fifo/N60 (net)                      12         5.68      0.00       0.01 r
  lsu0/lsu_fifo/mem_reg[0][2]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[0][2]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 f
  lsu0/lsu_fifo/I_4/Z (GTECH_NOT)                                   0.00       0.00 r
  lsu0/lsu_fifo/N3 (net)                        1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C182/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N41 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_3 (*SELECT_OP_3.4_3.1_4)                     0.00       0.01 r
  lsu0/lsu_fifo/N60 (net)                      12         5.68      0.00       0.01 r
  lsu0/lsu_fifo/mem_reg[0][1]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[0][1]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


  Startpoint: lsu0/lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu0/lsu_fifo/mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu0/lsu_fifo/wr_ptr_reg[1]/clocked_on (**SEQGEN**)               0.00 #     0.00 r
  lsu0/lsu_fifo/wr_ptr_reg[1]/Q (**SEQGEN**)                        0.00       0.00 f
  lsu0/lsu_fifo/wr_ptr[1] (net)                 5         2.11      0.00       0.00 f
  lsu0/lsu_fifo/I_4/Z (GTECH_NOT)                                   0.00       0.00 r
  lsu0/lsu_fifo/N3 (net)                        1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C182/Z (GTECH_AND2)                                 0.00       0.00 r
  lsu0/lsu_fifo/N41 (net)                       1         0.31      0.00       0.00 r
  lsu0/lsu_fifo/C187/Z_3 (*SELECT_OP_3.4_3.1_4)                     0.00       0.01 r
  lsu0/lsu_fifo/N60 (net)                      12         5.68      0.00       0.01 r
  lsu0/lsu_fifo/mem_reg[0][0]/synch_enable (**SEQGEN**)             0.00       0.01 r
  data arrival time                                                            0.01

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu0/lsu_fifo/mem_reg[0][0]/clocked_on (**SEQGEN**)               0.00       0.01 r
  library hold time                                                 0.00       0.01
  data required time                                                           0.01
  ------------------------------------------------------------------------------------
  data required time                                                           0.01
  data arrival time                                                           -0.01
  ------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                0.00


1
