Info: Generated by version: 23.4 build 79
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps.ip --synthesis=VERILOG --output-directory=/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/ip/qsys_top/emif_hps --family="Agilex 5" --part=A5ED065BB32AE5SR0
Progress: emif_hps: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Warning: emif_hps.emif_hps_ph2_inst: Timing is currently in a preliminary state. Designs will have to be recompiled in future releases.
Info: emif_hps.emif_hps_ph2_inst: Configuring this IP for device A5ED065BB32AE5SR0 (Agilex 5). This device has speedgrade 5.
Progress: emif_hps: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Info: emif_hps.emif_hps_ph2_inst: Please place pins associated with the memory interfaces to bank 3A.
Info: emif_hps.emif_hps_ph2_inst: Please only connect s0_axi4, s0_axil to Hard Processor System emif0_ch0, emif0_csr interface.
Progress: emif_hps.emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps.emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps.emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps.emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps.emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps.emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps.emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps.emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps.emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps.emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps.emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps.emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Warning: emif_hps.emif_hps_ph2_inst.emif: Timing is currently in a preliminary state. Designs will have to be recompiled in future releases.
Info: emif_hps.emif_hps_ph2_inst.emif: Configuring this IP for device A5ED065BB32AE5SR0 (Agilex 5). This device has speedgrade 5.
Progress: emif_hps.emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps.emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps.emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps.emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps.emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Info: emif_hps.emif_hps_ph2_inst.refclk_gpio: Intel GPIO supports a maximum interface frequency of 300 MHZ.
Info: emif_hps: "Transforming system: emif_hps"
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Warning: emif_hps_ph2_inst: Timing is currently in a preliminary state. Designs will have to be recompiled in future releases.
Info: emif_hps_ph2_inst: Configuring this IP for device A5ED065BB32AE5SR0 (Agilex 5). This device has speedgrade 5.
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Info: emif_hps_ph2_inst: Please place pins associated with the memory interfaces to bank 3A.
Info: emif_hps_ph2_inst: Please only connect s0_axi4, s0_axil to Hard Processor System emif0_ch0, emif0_csr interface.
Progress: emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Warning: emif_hps_ph2_inst.emif: Timing is currently in a preliminary state. Designs will have to be recompiled in future releases.
Info: emif_hps_ph2_inst.emif: Configuring this IP for device A5ED065BB32AE5SR0 (Agilex 5). This device has speedgrade 5.
Progress: emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: emif_hps_ph2_inst: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Info: emif_hps_ph2_inst.refclk_gpio: Intel GPIO supports a maximum interface frequency of 300 MHZ.
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Warning: emif: Timing is currently in a preliminary state. Designs will have to be recompiled in future releases.
Info: emif: Configuring this IP for device A5ED065BB32AE5SR0 (Agilex 5). This device has speedgrade 5.
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Progress: Loading ddr4/DDR4-1866M_933MHz_CL13_alloff_component_1CS_1D_16Gb_1Gx16.qprs
Info: emif_hps: "Naming system components in system: emif_hps"
Info: emif_hps: "Processing generation queue"
Info: emif_hps: "Generating: emif_hps"
Info: emif_hps: "Generating: emif_hps_emif_hps_ph2_600_pwhrmka"
Info: emif_hps: "Generating: emif_hps_emif_ph2_600_mtzi73i"
Info: emif_hps: "Generating: emif_hps_altera_gpio_2200_yh2w5qy"
Info: emif_hps: "Generating: emif_hps_qsys_interface_bridge_10_ujh3egy"
Info: emif_hps: "Generating: emif_hps_emif_ph2_phy_arch_fp_600_jc3j7xi"
Info: emif_hps: "Generating: emif_hps_emif_ph2_cal_400_55d3puq"
Info: emif_hps: "Generating: altera_gpio"
Info: emif_hps: "Generating: emif_hps_emif_ph2_cal_arch_fp_400_rrp6sxa"
Info: emif_hps: Done "emif_hps" with 9 modules, 58 files
Info: Finished: Create HDL design files for synthesis
