Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

MON 29 OCT 13:58:0 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   BTN(1)_IBUF
   BTN(2)_IBUF
   BTN(4)_IBUF
   SW(1)_IBUF
   SW(2)_IBUF
   SW(3)_IBUF
   SW(4)_IBUF
   SW(5)_IBUF


