
---------- Begin Simulation Statistics ----------
final_tick                               2541828973500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 212417                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744068                       # Number of bytes of host memory used
host_op_rate                                   212415                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.75                       # Real time elapsed on the host
host_tick_rate                              598439151                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195176                       # Number of instructions simulated
sim_ops                                       4195176                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011819                       # Number of seconds simulated
sim_ticks                                 11819128500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.518912                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  376768                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846310                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2418                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74716                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            804990                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52810                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279633                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226823                       # Number of indirect misses.
system.cpu.branchPred.lookups                  977066                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63915                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26748                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195176                       # Number of instructions committed
system.cpu.committedOps                       4195176                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.631369                       # CPI: cycles per instruction
system.cpu.discardedOps                        189533                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606774                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1451393                       # DTB hits
system.cpu.dtb.data_misses                       7723                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405390                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848785                       # DTB read hits
system.cpu.dtb.read_misses                       6922                       # DTB read misses
system.cpu.dtb.write_accesses                  201384                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602608                       # DTB write hits
system.cpu.dtb.write_misses                       801                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18029                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3374834                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027050                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658380                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16733536                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177577                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  953002                       # ITB accesses
system.cpu.itb.fetch_acv                          667                       # ITB acv
system.cpu.itb.fetch_hits                      946620                       # ITB hits
system.cpu.itb.fetch_misses                      6382                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.84% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4222     69.38%     79.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.02% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.13% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.72%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6085                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14428                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2435     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2683     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5135                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2422     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2422     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4861                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10913780500     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8796000      0.07%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17504500      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               883291000      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11823372000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902721                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7984363000     67.53%     67.53% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3839009000     32.47%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23624584                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85404      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540918     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839151     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592508     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104867      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195176                       # Class of committed instruction
system.cpu.quiesceCycles                        13673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6891048                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155609                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312820                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22954456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22954456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22954456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22954456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117715.158974                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117715.158974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117715.158974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117715.158974                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13192489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13192489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13192489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13192489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67653.789744                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67653.789744                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67653.789744                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67653.789744                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22604959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22604959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117734.161458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117734.161458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12992992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12992992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67671.833333                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67671.833333                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.272058                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539410841000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.272058                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204504                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204504                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128123                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34843                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86500                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34243                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29009                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29009                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87090                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40928                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11105728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11105728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6694272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6694705                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17811697                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157441                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002795                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052791                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157001     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157441                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820511536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376208500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461702000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5569728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4475584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10045312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5569728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5569728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34843                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34843                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471246928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378672928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849919857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471246928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471246928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188673133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188673133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188673133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471246928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378672928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038592989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000140959750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7315                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7315                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406608                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111523                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156958                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121122                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156958                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121122                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10348                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2355                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5856                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2013804000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4762741500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13735.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32485.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103958                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80092                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156958                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121122                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.876249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.476206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.528521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34314     42.21%     42.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24301     29.89%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9951     12.24%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4634      5.70%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2310      2.84%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1452      1.79%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          898      1.10%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          615      0.76%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2817      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81292                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.041695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.422662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.794351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1287     17.59%     17.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5549     75.86%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           284      3.88%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            95      1.30%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            38      0.52%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.26%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7315                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.233219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.218081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.733783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6559     89.67%     89.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.29%     90.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              446      6.10%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              148      2.02%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               65      0.89%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7315                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9383040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  662272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7599744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10045312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7751808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11819123500                       # Total gap between requests
system.mem_ctrls.avgGap                      42502.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4937152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4445888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7599744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417725553.961106359959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376160391.182818591595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643003754.464637517929                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87027                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69931                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121122                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2516457000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2246284500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290665951000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28915.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32121.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2399778.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314859720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167325345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560525700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309399840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5180037450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        176408640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7640965575                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.491455                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    407216250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11017492250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265665120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141177795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486269700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          310454280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5114799240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        231346080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7482121095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.051844                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    549307000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10875401500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11811928500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1626437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1626437                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1626437                       # number of overall hits
system.cpu.icache.overall_hits::total         1626437                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87091                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87091                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87091                       # number of overall misses
system.cpu.icache.overall_misses::total         87091                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5365603000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5365603000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5365603000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5365603000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1713528                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1713528                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1713528                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1713528                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050826                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050826                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050826                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050826                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61609.155940                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61609.155940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61609.155940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61609.155940                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86500                       # number of writebacks
system.cpu.icache.writebacks::total             86500                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87091                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87091                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87091                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87091                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5278513000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5278513000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5278513000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5278513000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050826                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050826                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050826                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050826                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60609.167423                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60609.167423                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60609.167423                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60609.167423                       # average overall mshr miss latency
system.cpu.icache.replacements                  86500                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1626437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1626437                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87091                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87091                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5365603000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5365603000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1713528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1713528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050826                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050826                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61609.155940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61609.155940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87091                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87091                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5278513000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5278513000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050826                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050826                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60609.167423                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60609.167423                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.804313                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1649542                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86578                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.052669                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.804313                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3514146                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3514146                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312133                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312133                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312133                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312133                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105739                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105739                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105739                       # number of overall misses
system.cpu.dcache.overall_misses::total        105739                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6775150500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6775150500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6775150500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6775150500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417872                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417872                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074576                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074576                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074576                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074576                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64074.281958                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64074.281958                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64074.281958                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64074.281958                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34667                       # number of writebacks
system.cpu.dcache.writebacks::total             34667                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36686                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36686                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36686                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36686                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69053                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69053                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4394874000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4394874000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4394874000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4394874000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048702                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048702                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048702                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048702                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63644.939394                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63644.939394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63644.939394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63644.939394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68907                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3299149000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3299149000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059284                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059284                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67000.040617                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67000.040617                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40031                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40031                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2673267500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2673267500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66779.933052                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66779.933052                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530776                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530776                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56498                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56498                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476001500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476001500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587274                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587274                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096204                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096204                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61524.328295                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61524.328295                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27476                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27476                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721606500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721606500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59320.739439                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59320.739439                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     65526000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65526000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080086                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080086                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73131.696429                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73131.696429                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64630000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64630000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080086                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080086                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72131.696429                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72131.696429                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541828973500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.477440                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373810                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68907                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.937162                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.477440                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950293                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950293                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3188015898000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 219298                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747140                       # Number of bytes of host memory used
host_op_rate                                   219298                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1774.69                       # Real time elapsed on the host
host_tick_rate                              362841318                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   389187242                       # Number of instructions simulated
sim_ops                                     389187242                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.643932                       # Number of seconds simulated
sim_ticks                                643932465500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.921064                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                56925531                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             85063697                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             154126                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           6570822                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          73819171                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3749609                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        14356940                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         10607331                       # Number of indirect misses.
system.cpu.branchPred.lookups               105650657                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 9343435                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       456154                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   384250945                       # Number of instructions committed
system.cpu.committedOps                     384250945                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.351233                       # CPI: cycles per instruction
system.cpu.discardedOps                      11656672                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                105328210                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    109126348                       # DTB hits
system.cpu.dtb.data_misses                    1117314                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 71739593                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     72078520                       # DTB read hits
system.cpu.dtb.read_misses                    1082142                       # DTB read misses
system.cpu.dtb.write_accesses                33588617                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    37047828                       # DTB write hits
system.cpu.dtb.write_misses                     35172                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              360046                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          281699841                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          82223799                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         38184044                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       604998202                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.298398                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               197589921                       # ITB accesses
system.cpu.itb.fetch_acv                          370                       # ITB acv
system.cpu.itb.fetch_hits                   197588260                       # ITB hits
system.cpu.itb.fetch_misses                      1661                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.06%      0.06% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 23684      6.94%      7.00% # number of callpals executed
system.cpu.kern.callpal::rdps                    1499      0.44%      7.44% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.44% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.44% # number of callpals executed
system.cpu.kern.callpal::rti                     3633      1.06%      8.50% # number of callpals executed
system.cpu.kern.callpal::callsys                  184      0.05%      8.55% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.56% # number of callpals executed
system.cpu.kern.callpal::rdunique              312112     91.44%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 341316                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1360810                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10193     36.37%     36.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.18%     36.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     659      2.35%     38.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17124     61.10%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                28027                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10192     48.32%     48.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.24%     48.56% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      659      3.12%     51.68% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10192     48.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21094                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             630369016500     97.91%     97.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                82945500      0.01%     97.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               792037500      0.12%     98.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             12562664500      1.95%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         643806664000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999902                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.595188                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.752631                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3551                      
system.cpu.kern.mode_good::user                  3551                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3821                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3551                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.929338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.963375                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        50102747500      7.78%      7.78% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         593703893500     92.22%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1287714258                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        99                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            29640342      7.71%      7.71% # Class of committed instruction
system.cpu.op_class_0::IntAlu               231831894     60.33%     68.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                 222455      0.06%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                232058      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 42560      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 14192      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::MemRead               74631083     19.42%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              36903803      9.60%     97.21% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             43663      0.01%     97.22% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            43683      0.01%     97.23% # Class of committed instruction
system.cpu.op_class_0::IprAccess             10645212      2.77%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                384250945                       # Class of committed instruction
system.cpu.quiesceCycles                       150673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       682716056                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1957888                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 236                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        242                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          152                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6380075                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12760035                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        30666                       # number of demand (read+write) misses
system.iocache.demand_misses::total             30666                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        30666                       # number of overall misses
system.iocache.overall_misses::total            30666                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3616225381                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3616225381                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3616225381                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3616225381                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        30666                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           30666                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        30666                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          30666                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117922.956401                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117922.956401                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117922.956401                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117922.956401                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           148                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    9                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    16.444444                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          30592                       # number of writebacks
system.iocache.writebacks::total                30592                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        30666                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        30666                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        30666                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        30666                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2081183968                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2081183968                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2081183968                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2081183968                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67866.169960                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67866.169960                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67866.169960                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67866.169960                       # average overall mshr miss latency
system.iocache.replacements                     30666                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           74                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               74                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8530967                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8530967                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115283.337838                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115283.337838                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4830967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4830967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65283.337838                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65283.337838                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3607694414                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3607694414                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117929.341462                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117929.341462                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2076353001                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2076353001                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67872.417658                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67872.417658                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  30682                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                30682                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               275994                       # Number of tag accesses
system.iocache.tags.data_accesses              275994                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1205                       # Transaction distribution
system.membus.trans_dist::ReadResp            5872303                       # Transaction distribution
system.membus.trans_dist::WriteReq               1593                       # Transaction distribution
system.membus.trans_dist::WriteResp              1593                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1016362                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3623741                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1739855                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq            478269                       # Transaction distribution
system.membus.trans_dist::ReadExResp           478269                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3623742                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2247356                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30592                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     10871225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     10871225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8176668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8182264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19114821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    463838912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    463838912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8651                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    237524544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    237533195                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               703329995                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6382772                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000023                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004815                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6382624    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     148      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6382772                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5170500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32557025616                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             402967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        14758270250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        18826318500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      231919488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      174435264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          406354752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    231919488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     231919488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     65047168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        65047168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3623742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2725551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6349293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1016362                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1016362                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         360161198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         270890619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             631051816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    360161198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        360161198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      101015512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            101015512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      101015512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        360161198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        270890619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            732067329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4270098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2068740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2714445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000153676250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       252378                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       252378                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14034601                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4022586                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6349293                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4640061                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6349293                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4640061                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1566108                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                369963                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            165838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            245560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            330381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            163732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            188863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            351164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            279735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            477586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            186465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            183742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           592096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           267121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           288642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           216812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           406203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           439245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            111226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            352048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            276667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            106378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            116502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            315446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            149810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            598043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             85367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             78638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           452612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           282349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           265246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           126175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           431778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521806                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  66149589250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23915925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            155834308000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13829.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32579.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       103                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3031967                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3000997                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6349293                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4640061                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4593744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  183205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  86432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  92311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 238520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 258227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 256067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 254718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 257132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 270652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 255891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 255352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 255428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 253563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 252578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 252634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 252300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 252542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 252645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    331                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3020308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.837813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.772066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.619011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1149261     38.05%     38.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1171745     38.80%     76.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       296233      9.81%     86.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       152764      5.06%     91.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       104229      3.45%     95.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        35670      1.18%     96.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24993      0.83%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16506      0.55%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        68907      2.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3020308                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       252378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.952448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.100350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           14571      5.77%      5.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          83892     33.24%     39.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         89815     35.59%     74.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         37050     14.68%     89.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         20318      8.05%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4170      1.65%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           860      0.34%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           476      0.19%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           342      0.14%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           247      0.10%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           165      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           136      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           99      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           81      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           51      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           40      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           50      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           13      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        252378                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       252378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.919426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.870779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.317727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           159903     63.36%     63.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3299      1.31%     64.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            54969     21.78%     86.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            20109      7.97%     94.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            12817      5.08%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              882      0.35%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              186      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              105      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               54      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               29      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        252378                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              306123840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               100230912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               273285824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               406354752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            296963904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       475.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       424.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    631.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    461.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  643932231000                       # Total gap between requests
system.mem_ctrls.avgGap                      58596.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    132399360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    173724480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    273285824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 205610630.141461610794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 269786801.112918853760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 424401375.364416956902                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3623742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2725551                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4640061                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  65702704500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  90131603500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15574920170500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18131.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33069.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3356619.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11337456060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6025974240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18423706140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        11713643460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     50831342640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     277791065220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13342086240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       389465274000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        604.823168                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  32258385000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21502260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 590175303000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10227792960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5436178110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15728570340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10576482120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50831342640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     274990932810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15700122240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       383491421220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        595.546027                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  38394082500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21502260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 584039683000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32185                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32185                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1552                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5596                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   66928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8651                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1967131                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1851000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            30740000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4003000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           159747381                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1542000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1585500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              143000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 198                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284282.124888                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           99    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    646107724500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     79200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    197078925                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        197078925                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    197078925                       # number of overall hits
system.cpu.icache.overall_hits::total       197078925                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3623741                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3623741                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3623741                       # number of overall misses
system.cpu.icache.overall_misses::total       3623741                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 171370746500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 171370746500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 171370746500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 171370746500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    200702666                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    200702666                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    200702666                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    200702666                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47291.113383                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47291.113383                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47291.113383                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47291.113383                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3623741                       # number of writebacks
system.cpu.icache.writebacks::total           3623741                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3623741                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3623741                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3623741                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3623741                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 167747004500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 167747004500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 167747004500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 167747004500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018055                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46291.113107                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46291.113107                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46291.113107                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46291.113107                       # average overall mshr miss latency
system.cpu.icache.replacements                3623741                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    197078925                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       197078925                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3623741                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3623741                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 171370746500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 171370746500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    200702666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    200702666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47291.113383                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47291.113383                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3623741                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3623741                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 167747004500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 167747004500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46291.113107                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46291.113107                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           200731580                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3624253                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.385642                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          145                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         405029074                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        405029074                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    102429266                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        102429266                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    102429266                       # number of overall hits
system.cpu.dcache.overall_hits::total       102429266                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3106617                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3106617                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3106617                       # number of overall misses
system.cpu.dcache.overall_misses::total       3106617                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 203479253500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 203479253500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 203479253500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 203479253500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    105535883                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    105535883                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    105535883                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    105535883                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029437                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029437                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029437                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029437                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65498.660923                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65498.660923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65498.660923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65498.660923                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       985770                       # number of writebacks
system.cpu.dcache.writebacks::total            985770                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       389031                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       389031                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       389031                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       389031                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2717586                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2717586                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2717586                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2717586                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2798                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2798                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 176616870500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 176616870500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 176616870500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 176616870500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    241359500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    241359500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025750                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025750                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025750                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025750                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64990.351915                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64990.351915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64990.351915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64990.351915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 86261.436741                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 86261.436741                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2725551                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     67950018                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        67950018                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2245125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2245125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 150463935500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 150463935500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     70195143                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     70195143                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031984                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031984                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67018.066032                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67018.066032                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5703                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5703                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2239422                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2239422                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 147809458000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 147809458000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    241359500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    241359500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031903                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031903                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66003.396412                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66003.396412                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200298.340249                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200298.340249                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     34479248                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       34479248                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       861492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       861492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  53015318000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  53015318000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     35340740                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     35340740                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024377                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024377                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61538.955672                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61538.955672                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       383328                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       383328                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       478164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       478164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1593                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1593                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  28807412500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28807412500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013530                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013530                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60245.883212                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60245.883212                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1577708                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1577708                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         7980                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         7980                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    596437500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    596437500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1585688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1585688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005033                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005033                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74741.541353                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74741.541353                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         7980                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         7980                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    588457500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    588457500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005033                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005033                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73741.541353                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73741.541353                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1585395                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1585395                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1585395                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1585395                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 646186924500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           108347218                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2726575                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.737479                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          594                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         220139483                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        220139483                       # Number of data accesses

---------- End Simulation Statistics   ----------
