728 5.3 0.4 4:17.78
728 11.1 0.4 4:17.83
728 0.0 0.4 4:17.86
728 5.6 0.4 4:17.90
728 5.9 0.4 4:17.94
728 5.0 0.4 4:17.98
728 11.1 0.4 4:18.03
728 5.6 0.4 4:18.07
KiB 1523728 avail Mem
728 5.6 0.4 4:18.15
728 5.0 0.4 4:18.20
728 5.6 0.4 4:18.23
728 4.8 0.4 4:18.27
728 5.3 0.4 4:18.31
728 5.3 0.4 4:18.35
728 11.1 0.4 4:18.40
728 5.3 0.4 4:18.43
728 4.8 0.4 4:18.48
728 10.5 0.4 4:18.53
728 4.8 0.4 4:18.56
728 0.0 0.4 4:18.59
728 11.1 0.4 4:18.63
728 5.3 0.4 4:18.66
728 0.0 0.4 4:18.70
728 4.8 0.4 4:18.74
728 11.1 0.4 4:18.78
728 5.3 0.4 4:18.81
728 5.3 0.4 4:18.85
728 0.0 0.4 4:18.88
728 5.3 0.4 4:18.93
728 5.3 0.4 4:18.97
728 5.6 0.4 4:19.01
728 10.0 0.4 4:19.06
728 17.6 0.4 4:19.11
728 5.6 0.4 4:19.14
728 0.0 0.4 4:19.17
728 5.6 0.4 4:19.21
728 15.8 0.4 4:19.27
728 0.0 0.4 4:19.29
465 0.0 0.1 0:00.00
728 5.6 0.4 4:19.35
728 5.0 0.4 4:19.39
728 5.6 0.4 4:19.43
728 5.0 0.4 4:19.47
728 5.3 0.4 4:19.50
728 5.9 0.4 4:19.54
728 5.3 0.4 4:19.58
728 5.6 0.4 4:19.61
728 5.6 0.4 4:19.66
728 5.3 0.4 4:19.70
728 11.1 0.4 4:19.74
728 5.3 0.4 4:19.77
728 5.6 0.4 4:19.80
728 0.0 0.4 4:19.84
728 4.5 0.4 4:19.89
728 0.0 0.4 4:19.92
728 5.3 0.4 4:19.98
728 5.9 0.4 4:20.02
728 4.8 0.4 4:20.06
728 4.8 0.4 4:20.10
728 5.0 0.4 4:20.14
728 5.6 0.4 4:20.19
728 5.6 0.4 4:20.24
728 5.3 0.4 4:20.28
728 5.3 0.4 4:20.32
728 5.6 0.4 4:20.36
728 5.0 0.4 4:20.40
728 5.3 0.4 4:20.43
728 5.0 0.4 4:20.47
728 5.6 0.4 4:20.51
728 5.6 0.4 4:20.54
728 11.1 0.4 4:20.58
728 5.6 0.4 4:20.62
728 5.3 0.4 4:20.66
728 5.3 0.4 4:20.69
728 5.6 0.4 4:20.73
728 5.6 0.4 4:20.76
728 5.6 0.4 4:20.80
KiB used, 454728 buff/cache
728 0.0 0.4 4:20.86
728 0.0 0.4 4:20.86
728 0.0 0.4 4:20.86
728 0.0 0.4 4:20.86
KiB used, 454756 buff/cache
728 0.0 0.4 4:20.86
728 0.0 0.4 4:20.86
728 0.0 0.4 4:20.86
728 0.0 0.4 4:20.86
728 0.0 0.4 4:20.86
728 0.0 0.4 4:20.86
728 0.0 0.4 4:20.86
728 0.0 0.4 4:20.86
2728 11.1 0.2 0:00.02
728 0.0 0.4 4:20.86
728 0.0 0.4 4:20.86
728 0.0 0.4 4:20.86
728 0.0 0.4 4:20.86
728 0.0 0.4 4:20.86
