// Seed: 2830870263
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_9;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd1,
    parameter id_2 = 32'd97
) (
    input tri0 id_0,
    input wor  _id_1[-1 'b0 -  -1 'b0 : id_2],
    input wire _id_2
);
  logic id_4;
  logic id_5 [-1 : -1  !==  id_2];
  ;
  logic id_6[id_1 : id_2];
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_4
  );
  wire id_7;
  wire id_8, id_9[-1 : -1];
endmodule
